=========================================================================================================
Auto created by the td v4.6.14756
@Copy Right: Shanghai Anlogic Infotech, 2011 - 2021.
Thu Aug 25 14:49:50 2022
=========================================================================================================


Top Model:                TOP_Simple_RMII_L2_SWITCH                                       
Device:                   eagle_s20                                                       
Timing Constraint File:   constraints/rmii_timing.sdc                                     
STA Level:                Detail                                                          
Process parameter::       TT  1.10v  85C                                                  

=========================================================================================================
Timing constraint:        clock: phy0_ref_clk                                             
Clock = phy0_ref_clk, period 20ns, rising at 0ns, falling at 10ns

490 endpoints analyzed totally, and 16640 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 10.289ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3 (240 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      9.711 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.b[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.q[1] cell                    0.146
 _al_u2319|_al_u3558.b[1] (frame_fifo_tx_empty_flag[0])      net (fanout = 3)        1.515 src/TOP_Simple_RMII_L2_SWITCH.v(256)
 _al_u2319|_al_u3558.f[1]                                    cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u8013.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0]) net (fanout = 1)        1.787               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u8013.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u8014.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u8014.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u8015.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u8015.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u11_al_u8016.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u11_al_u8016.fx[0]   cell                    0.387
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b11.a[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[12]) net (fanout = 5)        0.950 ../common/src/FRAME_FIFO.v(155)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b11.f[0] cell                    0.408
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b11.a[1] (_al_u3149_o) net (fanout = 1)        0.158               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b11.f[1] cell                    0.408
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.a[0] (_al_u3150_o) net (fanout = 1)        0.456               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.f[0] cell                    0.424
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.d[1] (_al_u3151_o) net (fanout = 1)        0.158               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.f[1] cell                    0.262
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg4_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.a[0] (_al_u3152_o) net (fanout = 1)        0.456               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg4_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.f[0] cell                    0.424
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.b[1] (_al_u3153_o) net (fanout = 1)        0.307 src/TOP_Simple_RMII_L2_SWITCH.v(256)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3 path2reg1               0.549
 Arrival time                                                                       13.753 (9 lvl)
                                                                                          (58% logic, 42% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.332
 Required time                                                                      23.464
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.711 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.032 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.b[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.q[1] cell                    0.146
 _al_u2319|_al_u3558.b[1] (frame_fifo_tx_empty_flag[0])      net (fanout = 3)        1.515 src/TOP_Simple_RMII_L2_SWITCH.v(256)
 _al_u2319|_al_u3558.f[1]                                    cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u8013.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0]) net (fanout = 1)        1.787               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u8013.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u8014.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u8014.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u8015.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u8015.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u11_al_u8016.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u11_al_u8016.f[0]    cell                    0.198
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b11.b[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[11]) net (fanout = 5)        0.893 ../common/src/FRAME_FIFO.v(155)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b11.f[0] cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b11.a[1] (_al_u3149_o) net (fanout = 1)        0.158               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b11.f[1] cell                    0.408
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.a[0] (_al_u3150_o) net (fanout = 1)        0.456               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.f[0] cell                    0.424
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.d[1] (_al_u3151_o) net (fanout = 1)        0.158               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.f[1] cell                    0.262
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg4_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.a[0] (_al_u3152_o) net (fanout = 1)        0.456               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg4_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.f[0] cell                    0.424
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.b[1] (_al_u3153_o) net (fanout = 1)        0.307 src/TOP_Simple_RMII_L2_SWITCH.v(256)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3 path2reg1               0.549
 Arrival time                                                                       13.432 (9 lvl)
                                                                                          (58% logic, 42% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.332
 Required time                                                                      23.464
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.032 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.400 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.b[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.q[1] cell                    0.146
 _al_u2319|_al_u3558.b[1] (frame_fifo_tx_empty_flag[0])      net (fanout = 3)        1.515 src/TOP_Simple_RMII_L2_SWITCH.v(256)
 _al_u2319|_al_u3558.f[1]                                    cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u8013.e[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n22[0]) net (fanout = 1)        1.787               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/ucin_al_u8013.fco    cell                    0.781
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u8014.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u3_al_u8014.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u8015.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u7_al_u8015.fco      cell                    0.132
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u11_al_u8016.fci (PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/add2/u11_al_u8016.f[1]    cell                    0.264
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg4_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b13.a[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/radr_next[13]) net (fanout = 3)        0.459 ../common/src/FRAME_FIFO.v(155)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg4_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b13.f[0] cell                    0.408
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b11.b[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/n30) net (fanout = 2)        0.158               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b11.f[1] cell                    0.333
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.a[0] (_al_u3150_o) net (fanout = 1)        0.456               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.f[0] cell                    0.424
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.d[1] (_al_u3151_o) net (fanout = 1)        0.158               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b7|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b8.f[1] cell                    0.262
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg4_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.a[0] (_al_u3152_o) net (fanout = 1)        0.456               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/reg4_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b2.f[0] cell                    0.424
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.b[1] (_al_u3153_o) net (fanout = 1)        0.307 src/TOP_Simple_RMII_L2_SWITCH.v(256)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3 path2reg1               0.549
 Arrival time                                                                       13.064 (9 lvl)
                                                                                          (60% logic, 40% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[0]$frame_fifo_tx/reg3_b3.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.332
 Required time                                                                      23.464
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.400 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222 (107 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      10.255 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.e[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.clk            clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.q[1]           cell                    0.146
 PHY_TX_INTERFACE[0]$phy_tx/lt0_4|PHY_TX_INTERFACE[0]$phy_tx/lt0_3.a[0] (PHY_TX_INTERFACE[0]$phy_tx/cnt_reg[3]) net (fanout = 6)        0.797 ../common/src/RMII_TX.v(66)
 PHY_TX_INTERFACE[0]$phy_tx/lt0_4|PHY_TX_INTERFACE[0]$phy_tx/lt0_3.fco cell                    0.706
 PHY_TX_INTERFACE[0]$phy_tx/lt0_6|PHY_TX_INTERFACE[0]$phy_tx/lt0_5.fci (PHY_TX_INTERFACE[0]$phy_tx/lt0_c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$phy_tx/lt0_6|PHY_TX_INTERFACE[0]$phy_tx/lt0_5.fco cell                    0.073
 PHY_TX_INTERFACE[0]$phy_tx/lt0_cout|PHY_TX_INTERFACE[0]$phy_tx/lt0_7.fci (PHY_TX_INTERFACE[0]$phy_tx/lt0_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$phy_tx/lt0_cout|PHY_TX_INTERFACE[0]$phy_tx/lt0_7.f[1] cell                    0.355
 _al_u2923|_al_u3001.a[1] (PHY_TX_INTERFACE[0]$phy_tx/n10)   net (fanout = 4)        1.876               
 _al_u2923|_al_u3001.f[1]                                    cell                    0.424
 _al_u3208.a[1] (_al_u2923_o)                                net (fanout = 5)        1.839               
 _al_u3208.fx[0]                                             cell                    0.618
 PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b26|_al_u3221.a[0] (_al_u3208_o) net (fanout = 13)       1.152               
 PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b26|_al_u3221.fx[0] cell                    0.618
 PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.e[1] (_al_u3221_o) net (fanout = 1)        0.625 ../common/src/RMII_TX.v(66)
 PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222                path2reg1               0.400
 Arrival time                                                                       13.209 (6 lvl)
                                                                                          (53% logic, 47% net)

 PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.clk                                    3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.332
 Required time                                                                      23.464
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.255 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.255 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.e[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.clk            clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.q[1]           cell                    0.146
 PHY_TX_INTERFACE[0]$phy_tx/lt0_4|PHY_TX_INTERFACE[0]$phy_tx/lt0_3.a[0] (PHY_TX_INTERFACE[0]$phy_tx/cnt_reg[3]) net (fanout = 6)        0.797 ../common/src/RMII_TX.v(66)
 PHY_TX_INTERFACE[0]$phy_tx/lt0_4|PHY_TX_INTERFACE[0]$phy_tx/lt0_3.fco cell                    0.706
 PHY_TX_INTERFACE[0]$phy_tx/lt0_6|PHY_TX_INTERFACE[0]$phy_tx/lt0_5.fci (PHY_TX_INTERFACE[0]$phy_tx/lt0_c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$phy_tx/lt0_6|PHY_TX_INTERFACE[0]$phy_tx/lt0_5.fco cell                    0.073
 PHY_TX_INTERFACE[0]$phy_tx/lt0_cout|PHY_TX_INTERFACE[0]$phy_tx/lt0_7.fci (PHY_TX_INTERFACE[0]$phy_tx/lt0_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$phy_tx/lt0_cout|PHY_TX_INTERFACE[0]$phy_tx/lt0_7.f[1] cell                    0.355
 _al_u2923|_al_u3001.a[1] (PHY_TX_INTERFACE[0]$phy_tx/n10)   net (fanout = 4)        1.876               
 _al_u2923|_al_u3001.f[1]                                    cell                    0.424
 _al_u3208.a[0] (_al_u2923_o)                                net (fanout = 5)        1.839               
 _al_u3208.fx[0]                                             cell                    0.618
 PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b26|_al_u3221.a[0] (_al_u3208_o) net (fanout = 13)       1.152               
 PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b26|_al_u3221.fx[0] cell                    0.618
 PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.e[1] (_al_u3221_o) net (fanout = 1)        0.625 ../common/src/RMII_TX.v(66)
 PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222                path2reg1               0.400
 Arrival time                                                                       13.209 (6 lvl)
                                                                                          (53% logic, 47% net)

 PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.clk                                    3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.332
 Required time                                                                      23.464
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.255 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.370 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[0]$phy_tx/reg5_b6|_al_u3213.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.e[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$phy_tx/reg5_b6|_al_u3213.clk            clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$phy_tx/reg5_b6|_al_u3213.q[1]           cell                    0.146
 PHY_TX_INTERFACE[0]$phy_tx/lt0_6|PHY_TX_INTERFACE[0]$phy_tx/lt0_5.a[1] (PHY_TX_INTERFACE[0]$phy_tx/cnt_reg[6]) net (fanout = 6)        0.813 ../common/src/RMII_TX.v(66)
 PHY_TX_INTERFACE[0]$phy_tx/lt0_6|PHY_TX_INTERFACE[0]$phy_tx/lt0_5.fco cell                    0.627
 PHY_TX_INTERFACE[0]$phy_tx/lt0_cout|PHY_TX_INTERFACE[0]$phy_tx/lt0_7.fci (PHY_TX_INTERFACE[0]$phy_tx/lt0_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[0]$phy_tx/lt0_cout|PHY_TX_INTERFACE[0]$phy_tx/lt0_7.f[1] cell                    0.355
 _al_u2923|_al_u3001.a[1] (PHY_TX_INTERFACE[0]$phy_tx/n10)   net (fanout = 4)        1.876               
 _al_u2923|_al_u3001.f[1]                                    cell                    0.424
 _al_u3208.a[1] (_al_u2923_o)                                net (fanout = 5)        1.839               
 _al_u3208.fx[0]                                             cell                    0.618
 PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b26|_al_u3221.a[0] (_al_u3208_o) net (fanout = 13)       1.152               
 PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b26|_al_u3221.fx[0] cell                    0.618
 PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.e[1] (_al_u3221_o) net (fanout = 1)        0.625 ../common/src/RMII_TX.v(66)
 PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222                path2reg1               0.400
 Arrival time                                                                       13.073 (6 lvl)
                                                                                          (52% logic, 48% net)

 PHY_TX_INTERFACE[0]$phy_tx/reg5_b3|_al_u3222.clk                                    3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.311
 Required time                                                                      23.443
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.370 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 (1595 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      10.283 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(115)
 _al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.622 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.158 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.601 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.348
 _al_u2426|_al_u3690.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        1.131 ../common/src/FRAME_FIFO.v(119)
 _al_u2426|_al_u3690.f[1]                                    cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.982 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7969.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7969.fco    cell                    0.715
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7970.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7970.fco      cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7971.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7971.fco      cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7972.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7972.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.053 (10 lvl)
                                                                                          (59% logic, 41% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.283 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.289 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(115)
 _al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.622 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.158 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.601 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.348
 _al_u2426|_al_u3690.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        1.131 ../common/src/FRAME_FIFO.v(119)
 _al_u2426|_al_u3690.f[1]                                    cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.982 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7969.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7969.fco    cell                    0.715
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7970.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7970.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.047 (10 lvl)
                                                                                          (60% logic, 40% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.289 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.408 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.639 ../common/src/FRAME_FIFO.v(115)
 _al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.622 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.282
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.158 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.601 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.348
 _al_u2426|_al_u3690.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        1.131 ../common/src/FRAME_FIFO.v(119)
 _al_u2426|_al_u3690.f[1]                                    cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.d[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.982 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7969.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7969.fco    cell                    0.715
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7970.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7970.fco      cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7971.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7971.f[1]     cell                    0.264
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[9]) net (fanout = 2)        0.757 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fco cell                    0.627
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       12.928 (10 lvl)
                                                                                          (59% logic, 41% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.408 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.341 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.rstb (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.q[1] cell                    0.140
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 45)       0.770 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.158 (1 lvl)
                                                                                          (82% logic, 18% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.clkb                         3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.650
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.817
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.341 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b6.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                _al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.mi[0] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b6.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b6.q[1] cell                    0.140
 _al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.mi[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/temp1[12]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 _al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12 path2reg0               0.138
 Arrival time                                                                        3.797 (1 lvl)
                                                                                          (93% logic, 7% net)

 _al_u3202|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b16|PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b17 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.359 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b14|PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b15.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b16|PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b17.mi[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b14|PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b15.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b14|PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b15.q[0] cell                    0.140
 PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b16|PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b17.mi[1] (PHY_TX_INTERFACE[0]$phy_tx/randgen/mseq32[15]) net (fanout = 1)        0.283 ../common/src/m_seq_32.v(6)
 PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b16|PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b17 path2reg1               0.138
 Arrival time                                                                        3.809 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b16|PHY_TX_INTERFACE[0]$phy_tx/randgen/reg0_b17.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.359 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.893 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.q[1] cell                    0.146
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 45)       1.583 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.309 (1 lvl)
                                                                                          (71% logic, 29% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.893 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.466 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 45)       1.010 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.736 (1 lvl)
                                                                                          (79% logic, 21% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.466 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.633 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 45)       0.871 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.259 (1 lvl)
                                                                                          (80% logic, 20% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.633 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.186 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2704.q[1] cell                    0.140
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 45)       1.424 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.812 (1 lvl)
                                                                                          (71% logic, 29% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.186 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy1_ref_clk                                             
Clock = phy1_ref_clk, period 20ns, rising at 0ns, falling at 10ns

488 endpoints analyzed totally, and 17418 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 9.061ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 (1595 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      10.939 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.479 ../common/src/FRAME_FIFO.v(115)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.468 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[1] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.c[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.323 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.f[0] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.360 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fx[1]    cell                    0.453
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[6]) net (fanout = 2)        1.138 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(70)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       12.397 (11 lvl)
                                                                                          (65% logic, 35% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.939 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.980 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.479 ../common/src/FRAME_FIFO.v(115)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.468 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[1] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.c[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.323 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.f[0] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.360 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7983.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7983.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7984.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7984.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        1.118 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(70)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       12.356 (11 lvl)
                                                                                          (65% logic, 35% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.980 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      11.149 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.q[0] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.a[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(115)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.468 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[1] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.c[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.323 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.f[0] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.360 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fx[1]    cell                    0.453
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[6]) net (fanout = 2)        1.138 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_5.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(70)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       12.294 (11 lvl)
                                                                                          (67% logic, 33% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.311
 Required time                                                                      23.443
---------------------------------------------------------------------------------------------------------
 Slack                                                                           11.149 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 (1595 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      11.268 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.479 ../common/src/FRAME_FIFO.v(115)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.468 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[1] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.c[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.323 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.f[0] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.360 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_3.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.802 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_3.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       12.068 (11 lvl)
                                                                                          (67% logic, 33% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           11.268 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      11.282 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.479 ../common/src/FRAME_FIFO.v(115)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.468 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[1] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.c[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.323 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.f[0] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.360 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7983.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7983.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[8]) net (fanout = 2)        0.802 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_7.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       12.054 (11 lvl)
                                                                                          (67% logic, 33% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           11.282 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      11.286 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.479 ../common/src/FRAME_FIFO.v(115)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.503 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.205
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.468 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b6.f[1] cell                    0.333
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.c[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.323 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b1.f[0] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.c[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.360 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b0|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12.f[1] cell                    0.251
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[0]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/ucin_al_u7981.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7982.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7983.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7983.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7984.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7984.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.812 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       12.050 (11 lvl)
                                                                                          (67% logic, 33% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           11.286 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13 (1586 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      11.355 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.e[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        0.326 ../common/src/FRAME_FIFO.v(193)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.282
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.262
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11]) net (fanout = 2)        0.502 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.333
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.205
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7.b[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.158 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.333
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7]) net (fanout = 5)        0.473 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.431
 _al_u2486|_al_u2434.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(197)
 _al_u2486|_al_u2434.f[1]                                    cell                    0.333
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin_al_u8037.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.775 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin_al_u8037.fco    cell                    0.881
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3_al_u8038.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3_al_u8038.fco      cell                    0.132
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7_al_u8039.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7_al_u8039.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[10]) net (fanout = 1)        0.506 ../common/src/FRAME_FIFO.v(208)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.fco cell                    0.627
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(257)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       11.981 (11 lvl)
                                                                                          (71% logic, 29% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           11.355 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      11.366 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.q[1] cell                    0.146
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(193)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.424
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.262
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11]) net (fanout = 2)        0.502 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.333
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.205
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7.b[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.158 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.333
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7]) net (fanout = 5)        0.473 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.431
 _al_u2486|_al_u2434.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(197)
 _al_u2486|_al_u2434.f[1]                                    cell                    0.333
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin_al_u8037.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.775 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin_al_u8037.fco    cell                    0.881
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3_al_u8038.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3_al_u8038.fco      cell                    0.132
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7_al_u8039.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u7_al_u8039.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[10]) net (fanout = 1)        0.506 ../common/src/FRAME_FIFO.v(208)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.fco cell                    0.627
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(257)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       11.970 (11 lvl)
                                                                                          (72% logic, 28% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           11.366 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      11.380 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.e[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        0.326 ../common/src/FRAME_FIFO.v(193)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.282
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.262
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[11]) net (fanout = 2)        0.502 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.333
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.d[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.205
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7.b[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.158 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.333
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[7]) net (fanout = 5)        0.473 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b4|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b3.f[1] cell                    0.431
 _al_u2486|_al_u2434.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(197)
 _al_u2486|_al_u2434.f[1]                                    cell                    0.333
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin_al_u8037.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.775 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/ucin_al_u8037.fco    cell                    0.881
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3_al_u8038.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub1/u3_al_u8038.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_4|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_3.a[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_r[4]) net (fanout = 1)        0.460 ../common/src/FRAME_FIFO.v(208)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_4|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_3.fco cell                    0.627
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_5.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_5.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_7.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_7.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(257)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       11.956 (11 lvl)
                                                                                          (71% logic, 29% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           11.380 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point _al_u2480|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b0.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                _al_u2480|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0.mi[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b0.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b9|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg1_b0.q[0] cell                    0.140
 _al_u2480|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0.mi[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/temp1[0]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 _al_u2480|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0  path2reg0               0.138
 Arrival time                                                                        3.797 (1 lvl)
                                                                                          (93% logic, 7% net)

 _al_u2480|PHY_TX_INTERFACE[1]$frame_fifo_tx/sync_1/reg0_b0.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b18|PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b19 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b16|PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b17.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b18|PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b19.mi[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b16|PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b17.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b16|PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b17.q[0] cell                    0.140
 PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b18|PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b19.mi[1] (PHY_TX_INTERFACE[1]$phy_tx/randgen/mseq32[17]) net (fanout = 1)        0.271 ../common/src/m_seq_32.v(6)
 PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b18|PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b19 path2reg1               0.138
 Arrival time                                                                        3.797 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b18|PHY_TX_INTERFACE[1]$phy_tx/randgen/reg0_b19.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$phy_rx/reg5_b2|PHY_RX_INTERFACE[1]$phy_rx/reg5_b5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.357 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$phy_rx/reg1_b2|PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg5_b2|PHY_RX_INTERFACE[1]$phy_rx/reg5_b5.mi[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b2|PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b2|PHY_RX_INTERFACE[1]$phy_rx/reg1_b0.q[1] cell                    0.140
 PHY_RX_INTERFACE[1]$phy_rx/reg5_b2|PHY_RX_INTERFACE[1]$phy_rx/reg5_b5.mi[1] (PHY_RX_INTERFACE[1]$phy_rx/seq[2]) net (fanout = 3)        0.281 ../common/src/RMII_RX.v(50)
 PHY_RX_INTERFACE[1]$phy_rx/reg5_b2|PHY_RX_INTERFACE[1]$phy_rx/reg5_b5 path2reg1               0.138
 Arrival time                                                                        3.807 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg5_b2|PHY_RX_INTERFACE[1]$phy_rx/reg5_b5.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.357 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.608 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 45)       1.868 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.594 (1 lvl)
                                                                                          (67% logic, 33% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.608 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.937 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.q[1] cell                    0.146
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 45)       1.539 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.265 (1 lvl)
                                                                                          (71% logic, 29% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.937 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.148 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.q[1] cell                    0.140
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 45)       1.386 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.774 (1 lvl)
                                                                                          (71% logic, 29% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.148 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.423 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2928.q[1] cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 45)       1.661 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.049 (1 lvl)
                                                                                          (68% logic, 32% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.423 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy2_ref_clk                                             
Clock = phy2_ref_clk, period 20ns, rising at 0ns, falling at 10ns

488 endpoints analyzed totally, and 16722 paths analyzed
1 errors detected : 0 setup errors (TNS = 0.000), 1 hold errors (TNS = -0.187)
Minimum period is 9.961ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 (1595 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      10.039 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.032
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.885 ../common/src/FRAME_FIFO.v(115)
 _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.333
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.770 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.307 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.205
 _al_u2440|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.519 ../common/src/FRAME_FIFO.v(119)
 _al_u2440|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.344 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[0] cell                    0.348
 _al_u2444|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(119)
 _al_u2444|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.307 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.fco    cell                    0.781
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7994.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7994.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        1.060 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(70)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       13.749 (11 lvl)
                                                                                          (63% logic, 37% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.699
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.205
 Required time                                                                      23.788
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.039 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.263 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.032
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.885 ../common/src/FRAME_FIFO.v(115)
 _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.333
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.770 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.307 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.205
 _al_u2440|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.519 ../common/src/FRAME_FIFO.v(119)
 _al_u2440|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.344 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[0] cell                    0.348
 _al_u2444|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(119)
 _al_u2444|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.307 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.fx[0]  cell                    0.770
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_0|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_cin.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[0]) net (fanout = 2)        1.088 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_0|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_cin.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_1.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c1) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_1.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(70)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       13.525 (10 lvl)
                                                                                          (62% logic, 38% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.699
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.205
 Required time                                                                      23.788
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.263 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.297 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.032
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.885 ../common/src/FRAME_FIFO.v(115)
 _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.333
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.770 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.307 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.333
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        0.696 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3.f[0] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.594 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 3)        0.459 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.fco    cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7994.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7994.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        1.060 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(70)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       13.491 (10 lvl)
                                                                                          (62% logic, 38% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.699
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.205
 Required time                                                                      23.788
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.297 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 (1595 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      10.338 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.032
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.885 ../common/src/FRAME_FIFO.v(115)
 _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.333
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.770 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.307 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.205
 _al_u2440|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.519 ../common/src/FRAME_FIFO.v(119)
 _al_u2440|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.344 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[0] cell                    0.348
 _al_u2444|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(119)
 _al_u2444|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.307 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.fx[1]  cell                    1.102
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_1.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[2]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_1.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.450 (10 lvl)
                                                                                          (65% logic, 35% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.clk                         3.699
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.205
 Required time                                                                      23.788
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.338 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.373 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.032
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.885 ../common/src/FRAME_FIFO.v(115)
 _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.333
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.770 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.307 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.205
 _al_u2440|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.519 ../common/src/FRAME_FIFO.v(119)
 _al_u2440|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.344 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[0] cell                    0.348
 _al_u2444|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(119)
 _al_u2444|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.307 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.fco    cell                    0.781
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7994.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7994.fco      cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7995.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7995.fco      cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u7996.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u11_al_u7996.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.415 (11 lvl)
                                                                                          (65% logic, 35% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.clk                         3.699
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.205
 Required time                                                                      23.788
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.373 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.410 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.032
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.885 ../common/src/FRAME_FIFO.v(115)
 _al_u3346|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.333
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.770 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.251
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.307 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8.f[1] cell                    0.205
 _al_u2440|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[9]) net (fanout = 2)        0.519 ../common/src/FRAME_FIFO.v(119)
 _al_u2440|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.c[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.344 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[0] cell                    0.348
 _al_u2444|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.468 ../common/src/FRAME_FIFO.v(119)
 _al_u2444|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.282
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.e[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[0]) net (fanout = 1)        0.307 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7993.fx[0]  cell                    0.770
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_0|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_cin.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[0]) net (fanout = 2)        0.941 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_0|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_cin.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_1.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c1) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_1.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_3.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(69)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.378 (10 lvl)
                                                                                          (63% logic, 37% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt0_13.clk                         3.699
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.205
 Required time                                                                      23.788
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.410 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13 (1586 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      10.555 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.clk clock                   4.032
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.q[1] cell                    0.146
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(193)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.408
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.431
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.c[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.348
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.c[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.348
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7]) net (fanout = 5)        0.695 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.431
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.c[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.601 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.f[0] cell                    0.251
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin_al_u8053.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.615 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin_al_u8053.fco    cell                    0.881
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3_al_u8054.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3_al_u8054.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_5.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[6]) net (fanout = 1)        0.591 ../common/src/FRAME_FIFO.v(208)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_5.fco cell                    0.627
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(257)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       13.233 (11 lvl)
                                                                                          (70% logic, 30% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.clk                         3.699
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.205
 Required time                                                                      23.788
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.555 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.559 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   4.032
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.c[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        0.326 ../common/src/FRAME_FIFO.v(193)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.251
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.431
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.c[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.348
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.c[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.348
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7]) net (fanout = 5)        0.695 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.431
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.c[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.601 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.f[0] cell                    0.251
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin_al_u8053.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.615 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin_al_u8053.fco    cell                    0.881
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3_al_u8054.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3_al_u8054.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_5.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[6]) net (fanout = 1)        0.591 ../common/src/FRAME_FIFO.v(208)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_5.fco cell                    0.627
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(257)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       13.229 (11 lvl)
                                                                                          (68% logic, 32% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.clk                         3.699
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.205
 Required time                                                                      23.788
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.559 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.662 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.clk clock                   4.032
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.q[1] cell                    0.146
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(193)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.408
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.205
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.473 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.431
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.c[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[10]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.348
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.c[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.348
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[7]) net (fanout = 5)        0.695 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.431
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.c[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.601 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.f[0] cell                    0.251
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin_al_u8053.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.615 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/ucin_al_u8053.fco    cell                    0.881
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3_al_u8054.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub1/u3_al_u8054.f[1]     cell                    0.264
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_5.a[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_r[5]) net (fanout = 1)        0.594 ../common/src/FRAME_FIFO.v(208)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_5.fco cell                    0.706
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_7.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(257)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       13.126 (11 lvl)
                                                                                          (69% logic, 31% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt2_13.clk                         3.699
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.205
 Required time                                                                      23.788
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.662 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg (5 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)      -0.187 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipclk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg.e[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipclk          clock                   2.336
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.diq[0]         cell                    0.463
 _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg.e[0] (PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat) net (fanout = 1)        0.681 ../common/src/RMII_RX.v(55)
 _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg        path2reg0               0.375
 Arrival time                                                                        3.855 (1 lvl)
                                                                                          (83% logic, 17% net)

 _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg.clk                            4.032
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.064
 Required time                                                                       4.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -0.187 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       1.005 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$phy_rx/reg2_b1|PHY_RX_INTERFACE[2]$phy_rx/fifo_wren_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg.d[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$phy_rx/reg2_b1|PHY_RX_INTERFACE[2]$phy_rx/fifo_wren_reg.clk clock                   3.699
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$phy_rx/reg2_b1|PHY_RX_INTERFACE[2]$phy_rx/fifo_wren_reg.q[1] cell                    0.140
 PHY_RX_INTERFACE[2]$phy_rx/reg2_b1|PHY_RX_INTERFACE[2]$phy_rx/fifo_wren_reg.d[0] (PHY_RX_INTERFACE[2]$phy_rx/counter[1]) net (fanout = 2)        0.139 ../common/src/RMII_RX.v(51)
 PHY_RX_INTERFACE[2]$phy_rx/reg2_b1|PHY_RX_INTERFACE[2]$phy_rx/fifo_wren_reg.f[0] cell                    0.197
 _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg.d[0] (PHY_RX_INTERFACE[2]$phy_rx/n35) net (fanout = 5)        0.268 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg        path2reg0               0.356
 Arrival time                                                                        4.799 (2 lvl)
                                                                                          (92% logic, 8% net)

 _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg.clk                            4.032
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.312
 Required time                                                                       3.794
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.005 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       1.189 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg.d[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.clk clock                   3.699
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.q[0] cell                    0.140
 PHY_RX_INTERFACE[2]$phy_rx/reg2_b1|PHY_RX_INTERFACE[2]$phy_rx/fifo_wren_reg.a[0] (PHY_RX_INTERFACE[2]$phy_rx/STATE[1]) net (fanout = 5)        0.167 ../common/src/RMII_RX.v(44)
 PHY_RX_INTERFACE[2]$phy_rx/reg2_b1|PHY_RX_INTERFACE[2]$phy_rx/fifo_wren_reg.f[0] cell                    0.353
 _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg.d[0] (PHY_RX_INTERFACE[2]$phy_rx/n35) net (fanout = 5)        0.268 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg        path2reg0               0.356
 Arrival time                                                                        4.983 (2 lvl)
                                                                                          (92% logic, 8% net)

 _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg.clk                            4.032
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.312
 Required time                                                                       3.794
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.189 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (15 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.286 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b12.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[12] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b12.clk clock                   3.699
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b12.q[0] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[12] (PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[12]) net (fanout = 4)        0.474 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.313 (1 lvl)
                                                                                          (90% logic, 10% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         4.032
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.205
 Required time                                                                       4.027
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.286 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.417 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b4.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[4] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b4.clk clock                   3.699
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b4.q[0] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[4] (PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[4]) net (fanout = 4)        0.605 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.444 (1 lvl)
                                                                                          (87% logic, 13% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         4.032
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.205
 Required time                                                                       4.027
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.417 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.420 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b11.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[11] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b11.clk clock                   3.699
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg0_b11|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b11.q[0] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[11] (PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[11]) net (fanout = 4)        0.608 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.447 (1 lvl)
                                                                                          (87% logic, 13% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         4.032
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.205
 Required time                                                                       4.027
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.420 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b23|PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b22 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b20|PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b21.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b23|PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b22.mi[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b20|PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b21.clk clock                   3.699
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b20|PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b21.q[0] cell                    0.140
 PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b23|PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b22.mi[0] (PHY_TX_INTERFACE[2]$phy_tx/randgen/mseq32[21]) net (fanout = 2)        0.271 ../common/src/m_seq_32.v(6)
 PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b23|PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b22 path2reg0               0.138
 Arrival time                                                                        4.248 (1 lvl)
                                                                                          (94% logic, 6% net)

 PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b23|PHY_TX_INTERFACE[2]$phy_tx/randgen/reg0_b22.clk                         4.032
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.205
 Required time                                                                       3.901
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.271 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.032
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 45)       1.205 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.383 (1 lvl)
                                                                                          (78% logic, 22% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.699
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.205
 Required time                                                                      23.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.271 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.638 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.032
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.146
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 45)       0.838 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.016 (1 lvl)
                                                                                          (84% logic, 16% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.699
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.205
 Required time                                                                      23.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.638 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.471 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.699
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 45)       0.709 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.548 (1 lvl)
                                                                                          (85% logic, 15% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         4.032
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.205
 Required time                                                                       4.077
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.471 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.802 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.699
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 45)       1.040 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.879 (1 lvl)
                                                                                          (79% logic, 21% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         4.032
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.205
 Required time                                                                       4.077
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.802 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy3_ref_clk                                             
Clock = phy3_ref_clk, period 20ns, rising at 0ns, falling at 10ns

488 endpoints analyzed totally, and 17084 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 9.454ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13 (1586 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      10.546 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.e[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        0.541 ../common/src/FRAME_FIFO.v(193)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.282
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.262
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.c[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.e[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.282
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.618 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.251
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7]) net (fanout = 5)        0.319 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.431
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.f[0] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin_al_u8069.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.957 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin_al_u8069.fco    cell                    0.881
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3_al_u8070.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3_al_u8070.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_5.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[6]) net (fanout = 1)        0.607 ../common/src/FRAME_FIFO.v(208)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_5.fco cell                    0.627
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(257)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       12.790 (11 lvl)
                                                                                          (67% logic, 33% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.546 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.669 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.e[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        0.541 ../common/src/FRAME_FIFO.v(193)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.282
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.262
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.c[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.e[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.282
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.618 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.251
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7]) net (fanout = 5)        0.319 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.431
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.f[0] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin_al_u8069.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.957 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin_al_u8069.fco    cell                    0.881
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3_al_u8070.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3_al_u8070.f[1]     cell                    0.264
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_5.a[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[5]) net (fanout = 1)        0.594 ../common/src/FRAME_FIFO.v(208)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_6|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_5.fco cell                    0.706
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_7.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(257)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       12.667 (11 lvl)
                                                                                          (66% logic, 34% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.669 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.683 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b13|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b13.q[1] cell                    0.146
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.e[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_gray_sync[13]) net (fanout = 2)        0.541 ../common/src/FRAME_FIFO.v(193)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[1] cell                    0.282
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.d[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b12|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b11.f[0] cell                    0.262
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.c[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[11]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[1] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.e[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[10]) net (fanout = 3)        0.470 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b9.f[0] cell                    0.282
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[9]) net (fanout = 3)        0.618 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b7.f[0] cell                    0.251
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[7]) net (fanout = 5)        0.319 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b5|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.431
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.c[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[4]) net (fanout = 3)        0.323 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b0|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b1.f[0] cell                    0.348
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin_al_u8069.a[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_sync[1]) net (fanout = 2)        0.957 ../common/src/FRAME_FIFO.v(197)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/ucin_al_u8069.fco    cell                    0.881
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3_al_u8070.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u3_al_u8070.fco      cell                    0.132
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7_al_u8071.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub1/u7_al_u8071.f[1]     cell                    0.264
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.a[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_r[9]) net (fanout = 1)        0.594 ../common/src/FRAME_FIFO.v(208)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_9.fco cell                    0.706
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_11.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(257)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13 path2reg1               0.355
 Arrival time                                                                       12.653 (11 lvl)
                                                                                          (66% logic, 34% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/aempty_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt2_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.683 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13 (1595 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      11.048 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.731 ../common/src/FRAME_FIFO.v(115)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.625 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.601 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.f[0] cell                    0.282
 _al_u3446|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(119)
 _al_u3446|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u8005.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u8005.fco    cell                    0.781
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u8006.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u8006.fco      cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u8007.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u8007.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[8]) net (fanout = 2)        1.063 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(70)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       12.288 (11 lvl)
                                                                                          (64% logic, 36% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           11.048 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      11.369 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.731 ../common/src/FRAME_FIFO.v(115)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.625 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.601 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.f[0] cell                    0.282
 _al_u3446|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(119)
 _al_u3446|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u8005.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u8005.fco    cell                    0.781
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u8006.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u8006.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_3.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.728 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_3.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(70)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       11.967 (11 lvl)
                                                                                          (66% logic, 34% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           11.369 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      11.403 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.a[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(115)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 3)        0.625 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.c[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.601 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b1.f[0] cell                    0.282
 _al_u3446|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[1]) net (fanout = 3)        0.475 ../common/src/FRAME_FIFO.v(119)
 _al_u3446|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b0.f[0] cell                    0.262
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u8005.e[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[0]) net (fanout = 2)        0.456 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/ucin_al_u8005.fco    cell                    0.781
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u8006.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u8006.fco      cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u8007.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u8007.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[8]) net (fanout = 2)        1.063 ../common/src/FRAME_FIFO.v(130)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_7.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(70)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       11.933 (11 lvl)
                                                                                          (68% logic, 32% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           11.403 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6 (47 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      11.073 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[3]$phy_tx/reg5_b1|PHY_TX_INTERFACE[3]$phy_tx/reg5_b5.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6.e[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$phy_tx/reg5_b1|PHY_TX_INTERFACE[3]$phy_tx/reg5_b5.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$phy_tx/reg5_b1|PHY_TX_INTERFACE[3]$phy_tx/reg5_b5.q[1] cell                    0.146
 _al_u2945|_al_u3480.c[1] (PHY_TX_INTERFACE[3]$phy_tx/cnt_reg[1]) net (fanout = 6)        0.829 ../common/src/RMII_TX.v(66)
 _al_u2945|_al_u3480.f[1]                                    cell                    0.251
 _al_u2946|_al_u3497.c[1] (PHY_TX_INTERFACE[3]$phy_tx/n25_lutinv) net (fanout = 5)        0.769               
 _al_u2946|_al_u3497.f[1]                                    cell                    0.348
 _al_u2947|_al_u3493.e[1] (_al_u2946_o)                      net (fanout = 3)        0.470               
 _al_u2947|_al_u3493.f[1]                                    cell                    0.282
 _al_u2948|PHY_TX_INTERFACE[3]$phy_tx/reg0_b0.b[1] (_al_u2947_o) net (fanout = 7)        1.036               
 _al_u2948|PHY_TX_INTERFACE[3]$phy_tx/reg0_b0.f[1]           cell                    0.333
 _al_u3474|_al_u3475.b[1] (_al_u2948_o)                      net (fanout = 4)        0.468               
 _al_u3474|_al_u3475.f[1]                                    cell                    0.333
 _al_u3478|_al_u2813.a[1] (_al_u3474_o)                      net (fanout = 14)       1.518               
 _al_u3478|_al_u2813.f[1]                                    cell                    0.408
 _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6.e[0] (_al_u3478_o) net (fanout = 1)        1.092 ../common/src/RMII_TX.v(75)
 _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6                path2reg0               0.400
 Arrival time                                                                       12.263 (7 lvl)
                                                                                          (50% logic, 50% net)

 _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6.clk                                    3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           11.073 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      11.174 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[3]$phy_tx/reg5_b0|PHY_TX_INTERFACE[3]$phy_tx/TXD0_reg_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6.e[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$phy_tx/reg5_b0|PHY_TX_INTERFACE[3]$phy_tx/TXD0_reg_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$phy_tx/reg5_b0|PHY_TX_INTERFACE[3]$phy_tx/TXD0_reg_reg.q[1] cell                    0.146
 PHY_TX_INTERFACE[3]$phy_tx/lt0_0|PHY_TX_INTERFACE[3]$phy_tx/lt0_cin.a[1] (PHY_TX_INTERFACE[3]$phy_tx/cnt_reg[0]) net (fanout = 6)        0.784 ../common/src/RMII_TX.v(66)
 PHY_TX_INTERFACE[3]$phy_tx/lt0_0|PHY_TX_INTERFACE[3]$phy_tx/lt0_cin.fco cell                    0.627
 PHY_TX_INTERFACE[3]$phy_tx/lt0_2|PHY_TX_INTERFACE[3]$phy_tx/lt0_1.fci (PHY_TX_INTERFACE[3]$phy_tx/lt0_c1) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$phy_tx/lt0_2|PHY_TX_INTERFACE[3]$phy_tx/lt0_1.fco cell                    0.073
 PHY_TX_INTERFACE[3]$phy_tx/lt0_4|PHY_TX_INTERFACE[3]$phy_tx/lt0_3.fci (PHY_TX_INTERFACE[3]$phy_tx/lt0_c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$phy_tx/lt0_4|PHY_TX_INTERFACE[3]$phy_tx/lt0_3.fco cell                    0.073
 PHY_TX_INTERFACE[3]$phy_tx/lt0_6|PHY_TX_INTERFACE[3]$phy_tx/lt0_5.fci (PHY_TX_INTERFACE[3]$phy_tx/lt0_c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$phy_tx/lt0_6|PHY_TX_INTERFACE[3]$phy_tx/lt0_5.fco cell                    0.073
 PHY_TX_INTERFACE[3]$phy_tx/lt0_cout|PHY_TX_INTERFACE[3]$phy_tx/lt0_7.fci (PHY_TX_INTERFACE[3]$phy_tx/lt0_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$phy_tx/lt0_cout|PHY_TX_INTERFACE[3]$phy_tx/lt0_7.f[1] cell                    0.355
 _al_u2947|_al_u3493.d[1] (PHY_TX_INTERFACE[3]$phy_tx/n10)   net (fanout = 5)        0.601               
 _al_u2947|_al_u3493.f[1]                                    cell                    0.262
 _al_u2948|PHY_TX_INTERFACE[3]$phy_tx/reg0_b0.b[1] (_al_u2947_o) net (fanout = 7)        1.036               
 _al_u2948|PHY_TX_INTERFACE[3]$phy_tx/reg0_b0.f[1]           cell                    0.333
 _al_u3474|_al_u3475.b[1] (_al_u2948_o)                      net (fanout = 4)        0.468               
 _al_u3474|_al_u3475.f[1]                                    cell                    0.333
 _al_u3478|_al_u2813.a[1] (_al_u3474_o)                      net (fanout = 14)       1.518               
 _al_u3478|_al_u2813.f[1]                                    cell                    0.408
 _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6.e[0] (_al_u3478_o) net (fanout = 1)        1.092 ../common/src/RMII_TX.v(75)
 _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6                path2reg0               0.400
 Arrival time                                                                       12.162 (7 lvl)
                                                                                          (55% logic, 45% net)

 _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6.clk                                    3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           11.174 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      11.380 ns                                                       
 StartPoint:              PHY_TX_INTERFACE[3]$phy_tx/reg5_b6|_al_u3498.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6.e[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[3]$phy_tx/reg5_b6|_al_u3498.clk            clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[3]$phy_tx/reg5_b6|_al_u3498.q[1]           cell                    0.146
 PHY_TX_INTERFACE[3]$phy_tx/lt0_6|PHY_TX_INTERFACE[3]$phy_tx/lt0_5.a[1] (PHY_TX_INTERFACE[3]$phy_tx/cnt_reg[6]) net (fanout = 6)        0.797 ../common/src/RMII_TX.v(66)
 PHY_TX_INTERFACE[3]$phy_tx/lt0_6|PHY_TX_INTERFACE[3]$phy_tx/lt0_5.fco cell                    0.627
 PHY_TX_INTERFACE[3]$phy_tx/lt0_cout|PHY_TX_INTERFACE[3]$phy_tx/lt0_7.fci (PHY_TX_INTERFACE[3]$phy_tx/lt0_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$phy_tx/lt0_cout|PHY_TX_INTERFACE[3]$phy_tx/lt0_7.f[1] cell                    0.355
 _al_u2947|_al_u3493.d[1] (PHY_TX_INTERFACE[3]$phy_tx/n10)   net (fanout = 5)        0.601               
 _al_u2947|_al_u3493.f[1]                                    cell                    0.262
 _al_u2948|PHY_TX_INTERFACE[3]$phy_tx/reg0_b0.b[1] (_al_u2947_o) net (fanout = 7)        1.036               
 _al_u2948|PHY_TX_INTERFACE[3]$phy_tx/reg0_b0.f[1]           cell                    0.333
 _al_u3474|_al_u3475.b[1] (_al_u2948_o)                      net (fanout = 4)        0.468               
 _al_u3474|_al_u3475.f[1]                                    cell                    0.333
 _al_u3478|_al_u2813.a[1] (_al_u3474_o)                      net (fanout = 14)       1.518               
 _al_u3478|_al_u2813.f[1]                                    cell                    0.408
 _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6.e[0] (_al_u3478_o) net (fanout = 1)        1.092 ../common/src/RMII_TX.v(75)
 _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6                path2reg0               0.400
 Arrival time                                                                       11.956 (7 lvl)
                                                                                          (54% logic, 46% net)

 _al_u3483|PHY_TX_INTERFACE[3]$phy_tx/reg4_b6.clk                                    3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           11.380 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[3]$phy_tx/randgen/reg0_b9|_al_u3445 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              _al_u3444|PHY_TX_INTERFACE[3]$phy_tx/randgen/reg0_b8.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$phy_tx/randgen/reg0_b9|_al_u3445.mi[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u3444|PHY_TX_INTERFACE[3]$phy_tx/randgen/reg0_b8.clk    clock                   3.248
 launch clock edge                                           clock                   0.000
 _al_u3444|PHY_TX_INTERFACE[3]$phy_tx/randgen/reg0_b8.q[0]   cell                    0.140
 PHY_TX_INTERFACE[3]$phy_tx/randgen/reg0_b9|_al_u3445.mi[1] (PHY_TX_INTERFACE[3]$phy_tx/randgen/mseq32[8]) net (fanout = 1)        0.271 ../common/src/m_seq_32.v(6)
 PHY_TX_INTERFACE[3]$phy_tx/randgen/reg0_b9|_al_u3445        path2reg1               0.138
 Arrival time                                                                        3.797 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_TX_INTERFACE[3]$phy_tx/randgen/reg0_b9|_al_u3445.clk                            3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.363 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rsta (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.rsta (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 45)       0.792 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.180 (1 lvl)
                                                                                          (82% logic, 18% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram32k_impl_1/inst_4096x8_sub_000000_000.clka                         3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.650
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.817
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.363 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.454 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b3|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b4.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.mi[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b3|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b4.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b3|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b4.q[1] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.mi[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/temp1[3]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3 path2reg0               0.138
 Arrival time                                                                        3.797 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b4|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b3.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.311
 Required time                                                                       3.343
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.454 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   16.113 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.146
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 45)       3.282 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        7.008 (1 lvl)
                                                                                          (54% logic, 46% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.121
---------------------------------------------------------------------------------------------------------
 Slack                                                                           16.113 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.104 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 45)       2.291 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        6.017 (1 lvl)
                                                                                          (62% logic, 38% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      23.121
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.104 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.729 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 45)       2.048 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.436 (1 lvl)
                                                                                          (63% logic, 37% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.123
 Required time                                                                       3.707
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.729 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    2.601 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.q[1] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 45)       2.920 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        6.308 (1 lvl)
                                                                                          (54% logic, 46% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.123
 Required time                                                                       3.707
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.601 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: raw_clock                                                
Clock = raw_clock, period 41.666ns, rising at 0ns, falling at 20.833ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        clock: pll_impl/pll_inst.clkc[0]                                
Clock = pll_impl/pll_inst.clkc[0], period 9.999ns, rising at 0ns, falling at 4.999ns

24643 endpoints analyzed totally, and 232669 paths analyzed
2 errors detected : 2 setup errors (TNS = -1.393), 0 hold errors (TNS = 0.000)
Minimum period is 10.697ns
---------------------------------------------------------------------------------------------------------

Paths for end point mac_switch/MAC_cam/cam_inst/reg383_b6 (1117 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)     -0.698 ns                                                        
 StartPoint:              _al_u2627|mac_switch/reg3_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_switch/MAC_cam/cam_inst/reg383_b6.a[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u2627|mac_switch/reg3_b3.clk                            clock                   2.134
 launch clock edge                                           clock                   0.000
 _al_u2627|mac_switch/reg3_b3.q[0]                           cell                    0.146
 _al_u2673|_al_u2676.d[0] (mac_switch/table_write_addr_reg[3]) net (fanout = 26)       2.132 src/MAC_SWITCH.v(143)
 _al_u2673|_al_u2676.f[0]                                    cell                    0.205
 _al_u2677|_al_u2678.a[0] (mac_switch/MAC_cam/cam_inst/n36_lutinv) net (fanout = 2)        0.615               
 _al_u2677|_al_u2678.f[0]                                    cell                    0.408
 _al_u6341.mi[0] (mac_switch/MAC_cam/cam_inst/shift_en[6])   net (fanout = 97)       3.820 src/verilog-cam/rtl/cam_srl.v(76)
 _al_u6341.fx[0]                                             cell                    0.300
 _al_u6382|_al_u6371.a[1] (_al_u6341_o)                      net (fanout = 1)        0.825               
 _al_u6382|_al_u6371.f[1]                                    cell                    0.424
 mac_switch/MAC_cam/cam_inst/reg383_b6.a[1] (_al_u6382_o)    net (fanout = 2)        0.846 src/MAC_SWITCH.v(164)
 mac_switch/MAC_cam/cam_inst/reg383_b6                       path2reg0               0.732
 Arrival time                                                                       12.587 (5 lvl)
                                                                                          (35% logic, 65% net)

 mac_switch/MAC_cam/cam_inst/reg383_b6.clk                                           1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -0.698 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -0.698 ns                                                        
 StartPoint:              _al_u2627|mac_switch/reg3_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_switch/MAC_cam/cam_inst/reg383_b6.a[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u2627|mac_switch/reg3_b3.clk                            clock                   2.134
 launch clock edge                                           clock                   0.000
 _al_u2627|mac_switch/reg3_b3.q[0]                           cell                    0.146
 _al_u2673|_al_u2676.d[0] (mac_switch/table_write_addr_reg[3]) net (fanout = 26)       2.132 src/MAC_SWITCH.v(143)
 _al_u2673|_al_u2676.f[0]                                    cell                    0.205
 _al_u2677|_al_u2678.a[0] (mac_switch/MAC_cam/cam_inst/n36_lutinv) net (fanout = 2)        0.615               
 _al_u2677|_al_u2678.f[0]                                    cell                    0.408
 _al_u6341.mi[0] (mac_switch/MAC_cam/cam_inst/shift_en[6])   net (fanout = 97)       3.820 src/verilog-cam/rtl/cam_srl.v(76)
 _al_u6341.fx[0]                                             cell                    0.300
 _al_u6382|_al_u6371.a[1] (_al_u6341_o)                      net (fanout = 1)        0.825               
 _al_u6382|_al_u6371.f[1]                                    cell                    0.424
 mac_switch/MAC_cam/cam_inst/reg383_b6.a[0] (_al_u6382_o)    net (fanout = 2)        0.846 src/MAC_SWITCH.v(164)
 mac_switch/MAC_cam/cam_inst/reg383_b6                       path2reg0               0.732
 Arrival time                                                                       12.587 (5 lvl)
                                                                                          (35% logic, 65% net)

 mac_switch/MAC_cam/cam_inst/reg383_b6.clk                                           1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -0.698 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.471 ns                                                        
 StartPoint:              _al_u2621|mac_switch/reg3_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_switch/MAC_cam/cam_inst/reg383_b6.a[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u2621|mac_switch/reg3_b1.clk                            clock                   2.134
 launch clock edge                                           clock                   0.000
 _al_u2621|mac_switch/reg3_b1.q[0]                           cell                    0.146
 _al_u2673|_al_u2676.b[0] (mac_switch/table_write_addr_reg[1]) net (fanout = 26)       0.835 src/MAC_SWITCH.v(143)
 _al_u2673|_al_u2676.f[0]                                    cell                    0.333
 _al_u2677|_al_u2678.a[0] (mac_switch/MAC_cam/cam_inst/n36_lutinv) net (fanout = 2)        0.615               
 _al_u2677|_al_u2678.f[0]                                    cell                    0.408
 _al_u6341.mi[0] (mac_switch/MAC_cam/cam_inst/shift_en[6])   net (fanout = 97)       3.820 src/verilog-cam/rtl/cam_srl.v(76)
 _al_u6341.fx[0]                                             cell                    0.300
 _al_u6382|_al_u6371.a[1] (_al_u6341_o)                      net (fanout = 1)        0.825               
 _al_u6382|_al_u6371.f[1]                                    cell                    0.424
 mac_switch/MAC_cam/cam_inst/reg383_b6.a[1] (_al_u6382_o)    net (fanout = 2)        0.846 src/MAC_SWITCH.v(164)
 mac_switch/MAC_cam/cam_inst/reg383_b6                       path2reg0               0.732
 Arrival time                                                                       11.418 (5 lvl)
                                                                                          (40% logic, 60% net)

 mac_switch/MAC_cam/cam_inst/reg383_b6.clk                                           1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.471 ns

---------------------------------------------------------------------------------------------------------

Paths for end point mac_switch/MAC_cam/cam_inst/reg383_b30 (1431 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)     -0.695 ns                                                        
 StartPoint:              mac_switch/reg5_b35|mac_switch/reg5_b6.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_switch/MAC_cam/cam_inst/reg383_b30.b[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_switch/reg5_b35|mac_switch/reg5_b6.clk                  clock                   2.134
 launch clock edge                                           clock                   0.000
 mac_switch/reg5_b35|mac_switch/reg5_b6.q[1]                 cell                    0.146
 _al_u5387|_al_u6136.b[0] (mac_switch/table_compare_data_reg[35]) net (fanout = 50)       5.732 src/MAC_SWITCH.v(161)
 _al_u5387|_al_u6136.f[0]                                    cell                    0.431
 _al_u6141.a[1] (_al_u6136_o)                                net (fanout = 2)        0.594               
 _al_u6141.fx[0]                                             cell                    0.618
 _al_u6146.a[1] (_al_u6141_o)                                net (fanout = 2)        0.770               
 _al_u6146.fx[0]                                             cell                    0.618
 mac_switch/MAC_cam/cam_inst/reg383_b30.b[1] (_al_u6146_o)   net (fanout = 2)        0.803 src/MAC_SWITCH.v(164)
 mac_switch/MAC_cam/cam_inst/reg383_b30                      path2reg0               0.657
 Arrival time                                                                       12.503 (4 lvl)
                                                                                          (37% logic, 63% net)

 mac_switch/MAC_cam/cam_inst/reg383_b30.clk                                          1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.808
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -0.695 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -0.695 ns                                                        
 StartPoint:              mac_switch/reg5_b35|mac_switch/reg5_b6.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_switch/MAC_cam/cam_inst/reg383_b30.b[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_switch/reg5_b35|mac_switch/reg5_b6.clk                  clock                   2.134
 launch clock edge                                           clock                   0.000
 mac_switch/reg5_b35|mac_switch/reg5_b6.q[1]                 cell                    0.146
 _al_u5387|_al_u6136.b[0] (mac_switch/table_compare_data_reg[35]) net (fanout = 50)       5.732 src/MAC_SWITCH.v(161)
 _al_u5387|_al_u6136.f[0]                                    cell                    0.431
 _al_u6141.a[1] (_al_u6136_o)                                net (fanout = 2)        0.594               
 _al_u6141.fx[0]                                             cell                    0.618
 _al_u6146.a[0] (_al_u6141_o)                                net (fanout = 2)        0.770               
 _al_u6146.fx[0]                                             cell                    0.618
 mac_switch/MAC_cam/cam_inst/reg383_b30.b[1] (_al_u6146_o)   net (fanout = 2)        0.803 src/MAC_SWITCH.v(164)
 mac_switch/MAC_cam/cam_inst/reg383_b30                      path2reg0               0.657
 Arrival time                                                                       12.503 (4 lvl)
                                                                                          (37% logic, 63% net)

 mac_switch/MAC_cam/cam_inst/reg383_b30.clk                                          1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.808
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -0.695 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -0.695 ns                                                        
 StartPoint:              mac_switch/reg5_b35|mac_switch/reg5_b6.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_switch/MAC_cam/cam_inst/reg383_b30.b[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_switch/reg5_b35|mac_switch/reg5_b6.clk                  clock                   2.134
 launch clock edge                                           clock                   0.000
 mac_switch/reg5_b35|mac_switch/reg5_b6.q[1]                 cell                    0.146
 _al_u5387|_al_u6136.b[0] (mac_switch/table_compare_data_reg[35]) net (fanout = 50)       5.732 src/MAC_SWITCH.v(161)
 _al_u5387|_al_u6136.f[0]                                    cell                    0.431
 _al_u6141.a[1] (_al_u6136_o)                                net (fanout = 2)        0.594               
 _al_u6141.fx[0]                                             cell                    0.618
 _al_u6146.a[1] (_al_u6141_o)                                net (fanout = 2)        0.770               
 _al_u6146.fx[0]                                             cell                    0.618
 mac_switch/MAC_cam/cam_inst/reg383_b30.b[0] (_al_u6146_o)   net (fanout = 2)        0.803 src/MAC_SWITCH.v(164)
 mac_switch/MAC_cam/cam_inst/reg383_b30                      path2reg0               0.657
 Arrival time                                                                       12.503 (4 lvl)
                                                                                          (37% logic, 63% net)

 mac_switch/MAC_cam/cam_inst/reg383_b30.clk                                          1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.808
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -0.695 ns

---------------------------------------------------------------------------------------------------------

Paths for end point mac_switch/reg0_b2 (277 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      0.111 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_switch/reg0_b2.d[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.dob[0] cell                    3.245
 _al_u2644|_al_u2650.a[1] (packet_fifo_mac_b_fifo/bram9kx32_impl/inst_dob_i12_000) net (fanout = 1)        1.347               
 _al_u2644|_al_u2650.f[1]                                    cell                    0.424
 _al_u2646.a[1] (_al_u2644_o)                                net (fanout = 2)        0.459               
 _al_u2646.fx[0]                                             cell                    0.618
 _al_u2652|_al_u2645.b[1] (_al_u2646_o)                      net (fanout = 2)        0.625               
 _al_u2652|_al_u2645.f[1]                                    cell                    0.333
 _al_u3927|_al_u3939.b[0] (_al_u2652_o)                      net (fanout = 14)       1.116               
 _al_u3927|_al_u3939.f[0]                                    cell                    0.431
 mac_switch/reg0_b2.d[1] (_al_u3939_o)                       net (fanout = 2)        0.456 src/MAC_SWITCH.v(130)
 mac_switch/reg0_b2                                          path2reg0               0.509
 Arrival time                                                                       11.697 (5 lvl)
                                                                                          (66% logic, 34% net)

 mac_switch/reg0_b2.clk                                                              1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.808
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.111 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.111 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_switch/reg0_b2.d[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.dob[0] cell                    3.245
 _al_u2644|_al_u2650.a[1] (packet_fifo_mac_b_fifo/bram9kx32_impl/inst_dob_i12_000) net (fanout = 1)        1.347               
 _al_u2644|_al_u2650.f[1]                                    cell                    0.424
 _al_u2646.a[0] (_al_u2644_o)                                net (fanout = 2)        0.459               
 _al_u2646.fx[0]                                             cell                    0.618
 _al_u2652|_al_u2645.b[1] (_al_u2646_o)                      net (fanout = 2)        0.625               
 _al_u2652|_al_u2645.f[1]                                    cell                    0.333
 _al_u3927|_al_u3939.b[0] (_al_u2652_o)                      net (fanout = 14)       1.116               
 _al_u3927|_al_u3939.f[0]                                    cell                    0.431
 mac_switch/reg0_b2.d[1] (_al_u3939_o)                       net (fanout = 2)        0.456 src/MAC_SWITCH.v(130)
 mac_switch/reg0_b2                                          path2reg0               0.509
 Arrival time                                                                       11.697 (5 lvl)
                                                                                          (66% logic, 34% net)

 mac_switch/reg0_b2.clk                                                              1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.808
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.111 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      0.111 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_switch/reg0_b2.d[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.clkb clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_012288_000.dob[0] cell                    3.245
 _al_u2644|_al_u2650.a[1] (packet_fifo_mac_b_fifo/bram9kx32_impl/inst_dob_i12_000) net (fanout = 1)        1.347               
 _al_u2644|_al_u2650.f[1]                                    cell                    0.424
 _al_u2646.a[1] (_al_u2644_o)                                net (fanout = 2)        0.459               
 _al_u2646.fx[0]                                             cell                    0.618
 _al_u2652|_al_u2645.b[1] (_al_u2646_o)                      net (fanout = 2)        0.625               
 _al_u2652|_al_u2645.f[1]                                    cell                    0.333
 _al_u3927|_al_u3939.b[0] (_al_u2652_o)                      net (fanout = 14)       1.116               
 _al_u3927|_al_u3939.f[0]                                    cell                    0.431
 mac_switch/reg0_b2.d[0] (_al_u3939_o)                       net (fanout = 2)        0.456 src/MAC_SWITCH.v(130)
 mac_switch/reg0_b2                                          path2reg0               0.509
 Arrival time                                                                       11.697 (5 lvl)
                                                                                          (66% logic, 34% net)

 mac_switch/reg0_b2.clk                                                              1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.808
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.111 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000 (54 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.124 ns                                                        
 StartPoint:              mac_dec/reg1_b0|mac_dec/reg1_b5.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.dia[6] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg1_b0|mac_dec/reg1_b5.clk                         clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg1_b0|mac_dec/reg1_b5.q[0]                        cell                    0.140
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.dia[6] (b_fifo_din[5]) net (fanout = 17)       0.312 src/TOP_Simple_RMII_L2_SWITCH.v(118)
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000 path2reg                0.000
 Arrival time                                                                        2.286 (1 lvl)
                                                                                          (87% logic, 13% net)

 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.124 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.258 ns                                                        
 StartPoint:              mac_dec/b_fifo_del_reg_reg|mac_dec/reg1_b7.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.dia[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/b_fifo_del_reg_reg|mac_dec/reg1_b7.clk              clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/b_fifo_del_reg_reg|mac_dec/reg1_b7.q[1]             cell                    0.140
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.dia[0] (b_fifo_del) net (fanout = 17)       0.446 src/TOP_Simple_RMII_L2_SWITCH.v(121)
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000 path2reg                0.000
 Arrival time                                                                        2.420 (1 lvl)
                                                                                          (82% logic, 18% net)

 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.258 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.258 ns                                                        
 StartPoint:              mac_dec/reg1_b0|mac_dec/reg1_b5.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.dia[1] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg1_b0|mac_dec/reg1_b5.clk                         clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg1_b0|mac_dec/reg1_b5.q[1]                        cell                    0.140
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.dia[1] (b_fifo_din[0]) net (fanout = 17)       0.446 src/TOP_Simple_RMII_L2_SWITCH.v(118)
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000 path2reg                0.000
 Arrival time                                                                        2.420 (1 lvl)
                                                                                          (82% logic, 18% net)

 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.258 ns

---------------------------------------------------------------------------------------------------------

Paths for end point auto_chipwatcher_0_logicbram_512x229_sub_000000_171 (20 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.160 ns                                                        
 StartPoint:              mac_switch/MAC_cam/cam_inst/reg383_b9.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                auto_chipwatcher_0_logicbram_512x229_sub_000000_171.dia[3] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_switch/MAC_cam/cam_inst/reg383_b9.clk                   clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_switch/MAC_cam/cam_inst/reg383_b9.q[0]                  cell                    0.140
 auto_chipwatcher_0_logicbram_512x229_sub_000000_171.dia[3] (mac_switch/table_match_many[9]) net (fanout = 2)        0.429 src/MAC_SWITCH.v(164)
 auto_chipwatcher_0_logicbram_512x229_sub_000000_171         path2reg                0.000
 Arrival time                                                                        2.403 (1 lvl)
                                                                                          (83% logic, 17% net)

 auto_chipwatcher_0_logicbram_512x229_sub_000000_171.clka                            2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.091
 Required time                                                                       2.243
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.160 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.394 ns                                                        
 StartPoint:              _al_u2624|mac_switch/reg3_b2.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                auto_chipwatcher_0_logicbram_512x229_sub_000000_171.dia[6] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u2624|mac_switch/reg3_b2.clk                            clock                   1.834
 launch clock edge                                           clock                   0.000
 _al_u2624|mac_switch/reg3_b2.q[0]                           cell                    0.140
 auto_chipwatcher_0_logicbram_512x229_sub_000000_171.dia[6] (mac_switch/table_write_addr_reg[2]) net (fanout = 26)       0.663 src/MAC_SWITCH.v(143)
 auto_chipwatcher_0_logicbram_512x229_sub_000000_171         path2reg                0.000
 Arrival time                                                                        2.637 (1 lvl)
                                                                                          (75% logic, 25% net)

 auto_chipwatcher_0_logicbram_512x229_sub_000000_171.clka                            2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.091
 Required time                                                                       2.243
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.394 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.524 ns                                                        
 StartPoint:              _al_u2627|mac_switch/reg3_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                auto_chipwatcher_0_logicbram_512x229_sub_000000_171.dia[7] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u2627|mac_switch/reg3_b3.clk                            clock                   1.834
 launch clock edge                                           clock                   0.000
 _al_u2627|mac_switch/reg3_b3.q[0]                           cell                    0.140
 auto_chipwatcher_0_logicbram_512x229_sub_000000_171.dia[7] (mac_switch/table_write_addr_reg[3]) net (fanout = 26)       0.793 src/MAC_SWITCH.v(143)
 auto_chipwatcher_0_logicbram_512x229_sub_000000_171         path2reg                0.000
 Arrival time                                                                        2.767 (1 lvl)
                                                                                          (72% logic, 28% net)

 auto_chipwatcher_0_logicbram_512x229_sub_000000_171.clka                            2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.091
 Required time                                                                       2.243
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.524 ns

---------------------------------------------------------------------------------------------------------

Paths for end point packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000 (14 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.168 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/reg0_b0|packet_fifo_mac_b_fifo/reg0_b8.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.addrb[3] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/reg0_b0|packet_fifo_mac_b_fifo/reg0_b8.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/reg0_b0|packet_fifo_mac_b_fifo/reg0_b8.q[1] cell                    0.140
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.addrb[3] (packet_fifo_mac_b_fifo/radr[0]) net (fanout = 19)       0.356 ../common/src/NEW_PACKET_FIFO.v(44)
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000 path2reg                0.000
 Arrival time                                                                        2.330 (1 lvl)
                                                                                          (85% logic, 15% net)

 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.clkb                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.168 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.321 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/reg0_b4|packet_fifo_mac_b_fifo/reg0_b10.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.addrb[7] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/reg0_b4|packet_fifo_mac_b_fifo/reg0_b10.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/reg0_b4|packet_fifo_mac_b_fifo/reg0_b10.q[1] cell                    0.140
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.addrb[7] (packet_fifo_mac_b_fifo/radr[4]) net (fanout = 19)       0.509 ../common/src/NEW_PACKET_FIFO.v(44)
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000 path2reg                0.000
 Arrival time                                                                        2.483 (1 lvl)
                                                                                          (80% logic, 20% net)

 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.clkb                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.321 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.344 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/reg0_b3|packet_fifo_mac_b_fifo/reg0_b6.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.addrb[6] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/reg0_b3|packet_fifo_mac_b_fifo/reg0_b6.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/reg0_b3|packet_fifo_mac_b_fifo/reg0_b6.q[1] cell                    0.140
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.addrb[6] (packet_fifo_mac_b_fifo/radr[3]) net (fanout = 19)       0.532 ../common/src/NEW_PACKET_FIFO.v(44)
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000 path2reg                0.000
 Arrival time                                                                        2.506 (1 lvl)
                                                                                          (79% logic, 21% net)

 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_001024_000.clkb                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.344 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point header_fifo/logic_fifo_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   5.954 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/logic_fifo_2.rprst (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.clk clock                   2.134
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.q[1] cell                    0.146
 _al_u7933|_al_u3239.a[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_11) net (fanout = 20)       0.555               
 _al_u7933|_al_u3239.f[1]                                    cell                    0.424
 header_fifo/logic_fifo_2.rprst (PHY_RX_INTERFACE[0]$frame_fifo_rx/n3) net (fanout = 21)       2.461               
 header_fifo/logic_fifo_2                                    path2reg                0.000
 Arrival time                                                                        5.720 (2 lvl)
                                                                                          (48% logic, 52% net)

 header_fifo/logic_fifo_2.clkr                                                       1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.674
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.954 ns

---------------------------------------------------------------------------------------------------------

Paths for end point header_fifo/logic_fifo_0 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   5.961 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/logic_fifo_0.rprst (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.clk clock                   2.134
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.q[1] cell                    0.146
 _al_u7933|_al_u3239.a[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_11) net (fanout = 20)       0.555               
 _al_u7933|_al_u3239.f[1]                                    cell                    0.424
 header_fifo/logic_fifo_0.rprst (PHY_RX_INTERFACE[0]$frame_fifo_rx/n3) net (fanout = 21)       2.454               
 header_fifo/logic_fifo_0                                    path2reg                0.000
 Arrival time                                                                        5.713 (2 lvl)
                                                                                          (48% logic, 52% net)

 header_fifo/logic_fifo_0.clkr                                                       1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.674
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.961 ns

---------------------------------------------------------------------------------------------------------

Paths for end point header_fifo/logic_fifo_5 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   6.053 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/logic_fifo_5.rst (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.clk clock                   2.134
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_11.q[1] cell                    0.146
 _al_u7933|_al_u3239.a[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_11) net (fanout = 20)       0.555               
 _al_u7933|_al_u3239.f[1]                                    cell                    0.424
 header_fifo/logic_fifo_5.rst (PHY_RX_INTERFACE[0]$frame_fifo_rx/n3) net (fanout = 21)       2.362               
 header_fifo/logic_fifo_5                                    path2reg                0.000
 Arrival time                                                                        5.621 (2 lvl)
                                                                                          (49% logic, 51% net)

 header_fifo/logic_fifo_5.clkw                                                       1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.674
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.053 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.097 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_15.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_15.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_15.q[1] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_15) net (fanout = 27)       0.335               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.309 (1 lvl)
                                                                                          (86% logic, 14% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.097 ns

---------------------------------------------------------------------------------------------------------

Paths for end point packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.220 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg.q[1] cell                    0.140
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r) net (fanout = 19)       0.458 ../common/src/FRAME_FIFO.v(28)
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000 path2reg                0.000
 Arrival time                                                                        2.432 (1 lvl)
                                                                                          (82% logic, 18% net)

 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_013312_000.clkb                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.220 ns

---------------------------------------------------------------------------------------------------------

Paths for end point packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_004096_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.253 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_15.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_004096_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_15.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg_placeOpt_15.q[1] cell                    0.140
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_004096_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_15) net (fanout = 27)       0.491               
 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_004096_000 path2reg                0.000
 Arrival time                                                                        2.465 (1 lvl)
                                                                                          (81% logic, 19% net)

 packet_fifo_mac_b_fifo/bram9kx32_impl/inst_16384x9_sub_004096_000.clkb                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.253 ns

---------------------------------------------------------------------------------------------------------

Period checks:
---------------------------------------------------------------------------------------------------------
 Point                                             Type          Setting(ns)    Requied(ns)     Slack(ns)  
---------------------------------------------------------------------------------------------------------
 header_fifo/logic_fifo_0.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_1.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_2.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_3.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_4.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_5.clkw                     min period       9.999          3.300          6.699    
 header_fifo/logic_fifo_6.clkw                     min period       9.999          3.300          6.699    

=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

4 endpoints analyzed totally, and 5 paths analyzed
1 errors detected : 0 setup errors (TNS = 0.000), 1 hold errors (TNS = -0.402)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)      -0.402 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN                path2reg                1.147
 Arrival time                                                                        3.147 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -0.402 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u2303|PHY_RX_INTERFACE[0]$phy_rx/fifo_EOD_in_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.142 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                _al_u2303|PHY_RX_INTERFACE[0]$phy_rx/fifo_EOD_in_reg.a[0] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 _al_u2303|PHY_RX_INTERFACE[0]$phy_rx/fifo_EOD_in_reg.a[0] (PHY_CRS_DV_pad[0]) net (fanout = 3)        2.742 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 _al_u2303|PHY_RX_INTERFACE[0]$phy_rx/fifo_EOD_in_reg        path2reg0               0.458
 Arrival time                                                                        6.796 (1 lvl)
                                                                                          (60% logic, 40% net)

 _al_u2303|PHY_RX_INTERFACE[0]$phy_rx/fifo_EOD_in_reg.clk                            3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.142 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.159 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.c[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.c[1] (PHY_CRS_DV_pad[0]) net (fanout = 3)        2.871 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1 path2reg1               0.346
 Arrival time                                                                        6.813 (1 lvl)
                                                                                          (58% logic, 42% net)

 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.159 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       3.926 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.b[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 _al_u2303|PHY_RX_INTERFACE[0]$phy_rx/fifo_EOD_in_reg.a[0] (PHY_CRS_DV_pad[0]) net (fanout = 3)        2.742 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 _al_u2303|PHY_RX_INTERFACE[0]$phy_rx/fifo_EOD_in_reg.f[0]   cell                    0.353
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.b[1] (PHY_RX_INTERFACE[0]$phy_rx/n36) net (fanout = 1)        0.490 ../common/src/RMII_RX.v(44)
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1 path2reg1               0.399
 Arrival time                                                                        7.580 (2 lvl)
                                                                                          (58% logic, 42% net)

 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.926 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

4 endpoints analyzed totally, and 5 paths analyzed
1 errors detected : 0 setup errors (TNS = 0.000), 1 hold errors (TNS = -0.402)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)      -0.402 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN                path2reg                1.147
 Arrival time                                                                        3.147 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -0.402 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.499 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.e[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.e[0] (PHY_CRS_DV_pad[1]) net (fanout = 3)        1.182 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 path2reg0               0.375
 Arrival time                                                                        5.153 (1 lvl)
                                                                                          (78% logic, 22% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.499 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.631 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[1] (PHY_CRS_DV_pad[1]) net (fanout = 3)        1.182 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 path2reg1               0.507
 Arrival time                                                                        5.285 (1 lvl)
                                                                                          (78% logic, 22% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.631 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       2.379 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.e[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 _al_u2308|PHY_RX_INTERFACE[1]$phy_rx/fifo_EOD_in_reg.c[0] (PHY_CRS_DV_pad[1]) net (fanout = 3)        1.359 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 _al_u2308|PHY_RX_INTERFACE[1]$phy_rx/fifo_EOD_in_reg.f[0]   cell                    0.297
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.e[1] (PHY_RX_INTERFACE[1]$phy_rx/n36) net (fanout = 1)        0.406 ../common/src/RMII_RX.v(44)
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 path2reg1               0.375
 Arrival time                                                                        6.033 (2 lvl)
                                                                                          (71% logic, 29% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            2.379 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

4 endpoints analyzed totally, and 5 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.488 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN                path2reg                1.147
 Arrival time                                                                        3.147 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  2.481
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       2.659
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.488 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.698 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.e[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.e[0] (PHY_CRS_DV_pad[2]) net (fanout = 3)        0.833 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 path2reg0               0.375
 Arrival time                                                                        4.804 (1 lvl)
                                                                                          (83% logic, 17% net)

 PHY_RX_INTERFACE[2]$phy_rx/reg0_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.clk                         4.032
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.106
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.698 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.699 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg.b[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg.b[0] (PHY_CRS_DV_pad[2]) net (fanout = 3)        0.702 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg        path2reg0               0.507
 Arrival time                                                                        4.805 (1 lvl)
                                                                                          (86% logic, 14% net)

 _al_u2313|PHY_RX_INTERFACE[2]$phy_rx/fifo_EOD_in_reg.clk                            4.032
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.106
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.699 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

4 endpoints analyzed totally, and 5 paths analyzed
1 errors detected : 0 setup errors (TNS = 0.000), 1 hold errors (TNS = -0.402)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)      -0.402 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN                path2reg                1.147
 Arrival time                                                                        3.147 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -0.402 ns

---------------------------------------------------------------------------------------------------------

Paths for end point _al_u2318|PHY_RX_INTERFACE[3]$phy_rx/fifo_EOD_in_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.073 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                _al_u2318|PHY_RX_INTERFACE[3]$phy_rx/fifo_EOD_in_reg.c[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 _al_u2318|PHY_RX_INTERFACE[3]$phy_rx/fifo_EOD_in_reg.c[0] (PHY_CRS_DV_pad[3]) net (fanout = 3)        0.785 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 _al_u2318|PHY_RX_INTERFACE[3]$phy_rx/fifo_EOD_in_reg        path2reg0               0.346
 Arrival time                                                                        4.727 (1 lvl)
                                                                                          (84% logic, 16% net)

 _al_u2318|PHY_RX_INTERFACE[3]$phy_rx/fifo_EOD_in_reg.clk                            3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.073 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.216 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.c[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.c[1] (PHY_CRS_DV_pad[3]) net (fanout = 3)        0.928 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 path2reg1               0.346
 Arrival time                                                                        4.870 (1 lvl)
                                                                                          (81% logic, 19% net)

 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.216 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       1.907 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    1.596
 _al_u2318|PHY_RX_INTERFACE[3]$phy_rx/fifo_EOD_in_reg.c[0] (PHY_CRS_DV_pad[3]) net (fanout = 3)        0.785 src/TOP_Simple_RMII_L2_SWITCH.v(56)
 _al_u2318|PHY_RX_INTERFACE[3]$phy_rx/fifo_EOD_in_reg.f[0]   cell                    0.241
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[1] (PHY_RX_INTERFACE[3]$phy_rx/n36) net (fanout = 1)        0.540 ../common/src/RMII_RX.v(44)
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 path2reg1               0.399
 Arrival time                                                                        5.561 (2 lvl)
                                                                                          (77% logic, 23% net)

 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.907 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 300553 (STA coverage = 97.22%)
Timing violations: 2 setup errors, and 4 hold errors.
Minimal setup slack: -0.698, minimal hold slack: -0.402

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  pll_impl/pll_inst.clkc[0] (100.010MHz)        10.697ns      93.484MHz        0.491ns      4263       -1.393ns
	  phy3_ref_clk (50.000MHz)                       9.454ns     105.775MHz        0.399ns       144        0.000ns
	  phy0_ref_clk (50.000MHz)                      10.289ns      97.191MHz        0.399ns       143        0.000ns
	  phy1_ref_clk (50.000MHz)                       9.061ns     110.363MHz        0.399ns       143        0.000ns
	  phy2_ref_clk (50.000MHz)                       9.961ns     100.392MHz        1.632ns       138        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: there is 1 clock net without clock constraint.
	jtck

---------------------------------------------------------------------------------------------------------
