# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1460 0.000256 512 1.5 910 83968 4.16 2.19325 63.4771 65.4654 135.466 135.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1460 0.000256 512 1.5 910 82944 4.17376 2.18522 76.053 65.18 147.774 147.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1460 0.000256 512 1.5 910 84480 4.12989 2.19414 81.2073 65.5205 153.227 153.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1460 0.000256 512 1.5 910 82944 4.1385 2.1863 73.6552 65.1975 145.351 145.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1460 0.000256 512 1.5 910 83200 4.11622 2.17283 74.8048 64.6875 145.955 146.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1460 0.000256 512 1.5 910 82432 4.16864 2.18246 75.7869 65.1605 147.472 147.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1460 0.000256 512 1.5 910 82560 4.12736 2.17088 77.1055 64.7029 148.278 148.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1460 0.000256 512 1.5 910 81920 4.16506 2.17238 74.4053 64.8753 145.794 145.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1460 0.000256 512 1.5 910 79872 4.18624 2.14835 72.3259 64.1752 143.011 143.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1460 0.000256 512 1.5 910 83200 4.10883 2.17174 82.3332 64.7456 153.532 153.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1460 0.000256 512 1.5 910 77824 4.19971 2.12413 86.6751 63.5893 156.764 156.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1460 0.000256 512 1.5 915 83968 4.13789 2.19136 64.205 65.4267 136.14 136.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1460 0.000256 512 1.5 915 83840 4.17638 2.19824 65.1452 65.4513 137.145 137.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1460 0.000256 512 1.5 915 83712 4.1737 2.2048 65.3357 65.6649 137.556 137.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1460 0.000256 512 1.5 915 83328 4.15661 2.18355 65.6395 65.1101 137.263 137.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1460 0.000256 512 1.5 915 83968 4.16262 2.19418 68.187 65.4605 140.181 140.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1460 0.000256 512 1.5 915 82944 4.16742 2.18704 77.4088 65.1216 149.056 149.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1460 0.000256 512 1.5 915 83200 4.17667 2.19293 76.49 65.5156 148.555 148.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1460 0.000256 512 1.5 915 82944 4.13776 2.18214 81.0063 65.1391 152.642 152.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1460 0.000256 512 1.5 915 81600 4.18858 2.17293 80.8893 64.6377 152.071 152.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1460 0.000256 512 1.5 915 82432 4.16627 2.1793 80.6303 65.1595 152.312 152.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1460 0.000256 512 1.5 915 82560 4.13594 2.17293 80.4817 64.6422 151.604 151.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1460 0.000256 512 1.5 915 81920 4.1696 2.17754 75.9522 64.8285 147.303 147.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1460 0.000256 512 1.5 915 79872 4.18048 2.14835 81.7206 64.2369 152.454 152.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1460 0.000256 512 1.5 915 80000 4.25984 2.16874 87.8124 64.756 159.169 159.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1460 0.000256 512 1.5 915 77824 4.19504 2.12474 77.8816 63.5297 147.904 148.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1460 0.000256 512 1.5 920 83968 4.14058 2.19341 61.1542 65.451 133.115 133.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1460 0.000256 512 1.5 920 83840 4.1783 2.19955 68.9055 65.4929 140.958 141.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1460 0.000256 512 1.5 920 83712 4.1719 2.2057 64.873 65.69 137.113 137.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1460 0.000256 512 1.5 920 83328 4.15859 2.18656 65.6816 65.0986 137.302 137.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1460 0.000256 512 1.5 920 83968 4.16006 2.1903 65.2446 65.522 137.293 137.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1460 0.000256 512 1.5 920 82944 4.17363 2.18522 82.5058 65.1293 154.164 154.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1460 0.000256 512 1.5 920 82944 4.1513 2.18698 58.7513 65.2288 130.49 130.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1460 0.000256 512 1.5 920 83200 4.18301 2.19754 81.9862 65.5207 154.062 154.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1460 0.000256 512 1.5 920 81920 4.2377 2.19581 56.3186 65.537 128.467 128.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1460 0.000256 512 1.5 920 82944 4.14438 2.17926 75.3598 65.119 146.978 147.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1460 0.000256 512 1.5 920 79872 4.1911 2.14835 51.7815 64.2299 122.528 122.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1460 0.000256 512 1.5 920 81600 4.18134 2.17126 76.0679 64.6752 147.266 147.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1460 0.000256 512 1.5 920 80000 4.2561 2.17126 53.391 64.6794 124.667 124.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1460 0.000256 512 1.5 920 82432 4.16675 2.17974 96.667 65.1955 168.381 168.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1460 0.000256 512 1.5 920 82432 4.17459 2.18397 62.7399 65.2267 134.502 134.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1460 0.000256 512 1.5 920 82560 4.1311 2.1695 94.1483 64.625 165.247 165.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1460 0.000256 512 1.5 920 80640 4.20944 2.16698 62.3769 64.7756 133.703 133.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1460 0.000256 512 1.5 920 81920 4.17075 2.16954 90.908 64.8797 162.298 162.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1460 0.000256 512 1.5 920 77824 4.19386 2.12448 58.9076 63.5296 128.929 129.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1460 0.000256 512 1.5 920 79872 4.18947 2.14835 78.1052 64.2214 148.84 148.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1460 0.000256 512 1.5 920 73728 4.22045 2.08262 50.5808 62.2985 119.353 119.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1460 0.000256 512 1.5 920 80000 4.25526 2.17088 82.8228 64.6775 154.101 154.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1460 0.000256 512 1.5 920 76800 4.37718 2.16989 58.2328 64.8838 129.838 129.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1460 0.000256 512 1.5 912 84480 4.12317 2.19136 61.2536 65.5012 133.247 133.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1460 0.000256 512 1.5 912 84480 4.1472 2.19955 64.8272 65.4646 136.813 136.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1460 0.000256 512 1.5 912 84480 4.1399 2.20342 64.0952 65.679 136.289 136.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1460 0.000256 512 1.5 912 82944 4.14496 2.18038 42.0573 65.1498 113.707 113.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1460 0.000256 512 1.5 912 83328 4.15622 2.18576 72.3846 65.1264 144.023 144.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1460 0.000256 512 1.5 912 82432 4.17238 2.18131 47.3488 65.2051 119.079 119.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1460 0.000256 512 1.5 912 83968 4.16186 2.19546 70.2431 65.4465 142.217 142.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1460 0.000256 512 1.5 912 81920 4.16832 2.17283 45.2245 64.8766 116.613 116.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1460 0.000256 512 1.5 912 82944 4.17222 2.18931 78.28 65.1824 149.997 150.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1460 0.000256 512 1.5 912 82944 4.15037 2.18214 56.3809 65.2333 128.122 128.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1460 0.000256 512 1.5 912 84480 4.13693 2.19504 76.7617 65.5381 148.806 148.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1460 0.000256 512 1.5 912 84480 4.13859 2.19546 54.7091 65.5248 126.744 126.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1460 0.000256 512 1.5 912 82944 4.14541 2.18522 93.0446 65.1951 164.744 164.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1460 0.000256 512 1.5 912 79872 4.18845 2.14506 58.3251 64.219 129.05 129.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1460 0.000256 512 1.5 912 83200 4.11062 2.17226 93.4798 64.6777 164.611 164.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1460 0.000256 512 1.5 912 83200 4.11046 2.16944 63.6046 64.7461 134.805 134.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1460 0.000256 512 1.5 912 82432 4.17107 2.18112 88.4338 65.2044 160.161 160.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1460 0.000256 512 1.5 912 82432 4.17891 2.17981 59.5083 65.2795 131.317 131.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1460 0.000256 512 1.5 912 82560 4.13898 2.16947 83.573 64.64 154.698 154.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1460 0.000256 512 1.5 912 80640 4.2032 2.17088 57.5101 64.7825 128.838 128.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1460 0.000256 512 1.5 912 81920 4.16246 2.16989 81.1016 64.8043 152.41 152.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1460 0.000256 512 1.5 912 77824 4.19075 2.12499 54.2632 63.5682 124.32 124.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1460 0.000256 512 1.5 925 83968 4.15005 2.19158 69.335 65.4449 141.293 141.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1460 0.000256 512 1.5 925 83840 4.17258 2.19818 62.9329 65.4923 134.97 135.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1460 0.000256 512 1.5 925 83200 4.18067 2.19389 41.0916 65.4724 113.113 113.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1460 0.000256 512 1.5 925 83712 4.17286 2.20605 67.2792 65.6728 139.505 139.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1460 0.000256 512 1.5 925 82944 4.13712 2.18301 44.4462 65.1404 116.081 116.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1460 0.000256 512 1.5 925 83328 4.15878 2.18522 70.7895 65.1132 142.416 142.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1460 0.000256 512 1.5 925 82432 4.16285 2.1792 46.3052 65.2049 118.025 118.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1460 0.000256 512 1.5 925 83968 4.16294 2.19718 72.5605 65.4445 144.542 144.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1460 0.000256 512 1.5 925 81920 4.17536 2.17293 47.6787 64.8195 119.02 119.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1460 0.000256 512 1.5 925 82944 4.16438 2.18931 81.2982 65.1822 153.004 153.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1460 0.000256 512 1.5 925 82944 4.14723 2.18512 57.7913 65.234 129.531 129.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1460 0.000256 512 1.5 925 83200 4.17776 2.19546 77.5406 65.4723 149.563 149.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1460 0.000256 512 1.5 925 81920 4.24026 2.1975 54.3904 65.5154 126.514 126.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1460 0.000256 512 1.5 925 82944 4.1384 2.18176 93.4613 65.1977 165.159 165.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1460 0.000256 512 1.5 925 79872 4.1936 2.14426 59.5946 64.1757 130.281 130.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1460 0.000256 512 1.5 925 81600 4.18394 2.17136 92.515 64.6706 163.718 163.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1460 0.000256 512 1.5 925 80000 4.25398 2.17011 62.4068 64.7512 133.758 133.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1460 0.000256 512 1.5 925 82432 4.17075 2.18138 86.8301 65.1998 158.558 158.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1460 0.000256 512 1.5 925 82432 4.17882 2.18093 59.1291 65.2863 130.95 131.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1460 0.000256 512 1.5 925 82560 4.13731 2.16829 84.4221 64.6367 155.547 155.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1460 0.000256 512 1.5 925 80640 4.20342 2.16653 58.0517 64.7317 129.326 129.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1460 0.000256 512 1.5 925 81920 4.16678 2.17619 84.5438 64.8164 155.875 156.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1460 0.000256 512 1.5 925 77824 4.1887 2.12787 55.5765 63.5386 125.605 125.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1460 0.000256 512 1.5 928 83456 4.16186 2.19098 61.6695 65.4473 133.642 133.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1460 0.000256 512 1.5 928 82944 4.19824 2.19341 40.3809 65.5086 112.453 112.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1460 0.000256 512 1.5 928 83200 4.19891 2.19616 63.4168 65.503 135.488 135.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1460 0.000256 512 1.5 928 83200 4.17888 2.19341 42.2395 65.5378 114.324 114.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1460 0.000256 512 1.5 928 83712 4.17341 2.20186 70.7778 65.6231 142.947 143.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1460 0.000256 512 1.5 928 82944 4.14566 2.18522 44.4782 65.1483 116.13 116.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1460 0.000256 512 1.5 928 82432 4.18691 2.18576 65.8908 65.1159 137.55 137.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1460 0.000256 512 1.5 928 82432 4.17178 2.18288 43.3432 65.1524 115.027 115.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1460 0.000256 512 1.5 928 80640 4.28246 2.18726 35.8341 65.1872 107.665 107.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1460 0.000256 512 1.5 928 82944 4.20214 2.19197 67.3545 65.5277 139.445 139.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1460 0.000256 512 1.5 928 81920 4.16874 2.17082 44.5757 64.8799 115.966 116.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1460 0.000256 512 1.5 928 79872 4.1913 2.14784 36.4466 64.1859 107.142 107.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1460 0.000256 512 1.5 928 82944 4.16954 2.18579 95.4577 65.1851 167.166 167.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1460 0.000256 512 1.5 928 82944 4.15165 2.18381 62.2236 65.2407 133.973 134.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1460 0.000256 512 1.5 928 82944 4.17677 2.1847 52.7599 65.283 124.575 124.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1460 0.000256 512 1.5 928 83200 4.18086 2.19786 90.9942 65.456 163.003 163.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1460 0.000256 512 1.5 928 81920 4.23939 2.19341 62.3748 65.5164 134.496 134.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1460 0.000256 512 1.5 928 80640 4.2048 2.16813 49.7777 64.78 121.105 121.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1460 0.000256 512 1.5 928 82944 4.14947 2.18112 82.5395 65.1305 154.176 154.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1460 0.000256 512 1.5 928 79872 4.18822 2.14906 55.8096 64.1974 126.518 126.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1460 0.000256 512 1.5 928 82944 4.16576 2.18243 52.0071 65.2494 123.783 123.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1460 0.000256 512 1.5 928 81600 4.18877 2.17187 85.1628 64.6401 156.347 156.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1460 0.000256 512 1.5 928 80000 4.25597 2.16838 57.5578 65.3131 129.47 129.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1460 0.000256 512 1.5 928 81600 4.21203 2.18112 51.2761 64.8207 122.665 122.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1460 0.000256 512 1.5 928 82432 4.16634 2.18006 81.1889 65.1554 152.868 153.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1460 0.000256 512 1.5 928 82432 4.18829 2.18368 58.0459 65.2227 129.815 129.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1460 0.000256 512 1.5 928 80640 4.26941 2.1823 48.5383 65.3454 120.507 120.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1460 0.000256 512 1.5 928 80640 4.21971 2.17088 81.501 64.6392 152.709 152.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1460 0.000256 512 1.5 928 80640 4.20262 2.16675 57.2504 64.719 128.515 128.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1460 0.000256 512 1.5 928 74880 4.18304 2.08966 45.6799 62.2418 114.364 114.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1460 0.000256 512 1.5 928 81920 4.16979 2.17555 79.8992 64.8247 151.237 151.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1460 0.000256 512 1.5 928 77824 4.20051 2.12355 56.1572 63.5747 126.227 126.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1460 0.000256 512 1.5 928 73728 4.21347 2.08525 45.0827 62.3026 113.857 114.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1460 0.000256 512 1.5 920 83456 4.15725 2.18944 62.6697 65.444 134.632 134.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1460 0.000256 512 1.5 920 82944 4.20518 2.19136 41.4317 65.5161 113.52 113.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1460 0.000256 512 1.5 920 83200 4.19901 2.19923 69.3869 65.5064 141.464 141.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1460 0.000256 512 1.5 920 83200 4.17798 2.19226 46.251 65.5296 118.324 118.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1460 0.000256 512 1.5 920 80640 4.2201 2.16515 37.7239 64.6402 108.931 109.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1460 0.000256 512 1.5 920 83712 4.17834 2.20102 66.1732 65.6171 138.344 138.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1460 0.000256 512 1.5 920 82944 4.14256 2.18112 43.11 65.1927 114.797 114.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1460 0.000256 512 1.5 920 82944 4.15101 2.18522 36.0519 65.2349 107.795 107.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1460 0.000256 512 1.5 920 82432 4.18909 2.18288 87.3852 65.1721 159.104 159.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1460 0.000256 512 1.5 920 82432 4.17296 2.17907 56.6463 65.148 128.32 128.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1460 0.000256 512 1.5 920 80640 4.28214 2.18906 47.3039 65.2573 119.209 119.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1460 0.000256 512 1.5 920 82944 4.20102 2.19123 83.6569 65.4637 155.686 155.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1460 0.000256 512 1.5 920 81920 4.16691 2.16874 54.1222 64.8046 125.438 125.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1460 0.000256 512 1.5 920 79872 4.1912 2.14701 43.1119 64.1836 113.81 113.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1460 0.000256 512 1.5 920 82944 4.17219 2.19062 85.3424 65.123 157.004 157.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1460 0.000256 512 1.5 920 82944 4.15085 2.18326 59.4946 65.1823 131.181 131.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1460 0.000256 512 1.5 920 82944 4.18118 2.18726 52.6199 65.2718 124.433 124.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1460 0.000256 512 1.5 920 82944 4.16275 2.18522 47.4087 65.263 119.195 119.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1460 0.000256 512 1.5 920 83200 4.18442 2.19693 84.0712 65.4766 156.101 156.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1460 0.000256 512 1.5 920 81920 4.24509 2.19411 57.609 66.1591 130.379 130.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1460 0.000256 512 1.5 920 80640 4.20243 2.16643 50.1292 64.72 121.389 121.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1460 0.000256 512 1.5 920 81920 4.27254 2.19786 46.306 65.642 118.59 118.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1460 0.000256 512 1.5 920 82944 4.14 2.18659 80.9964 65.2004 152.7 152.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1460 0.000256 512 1.5 920 79872 4.19082 2.14858 54.7943 64.1697 125.475 125.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1460 0.000256 512 1.5 920 82944 4.16794 2.18317 48.7534 65.326 120.603 120.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1460 0.000256 512 1.5 920 73728 4.2263 2.08352 40.2553 62.2951 109.031 109.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1460 0.000256 512 1.5 920 81600 4.18915 2.17306 80.5815 64.6385 151.76 151.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1460 0.000256 512 1.5 920 80000 4.2592 2.16944 58.1807 64.6954 129.48 129.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1460 0.000256 512 1.5 920 81600 4.21338 2.17942 49.7638 64.8234 121.157 121.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1460 0.000256 512 1.5 920 76800 4.3761 2.16928 44.303 64.8875 115.906 116.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1460 0.000256 512 1.5 912 82944 4.18621 2.19174 68.8097 65.4905 140.854 141.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1460 0.000256 512 1.5 912 82944 4.20058 2.19341 43.5628 65.4698 115.601 115.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1460 0.000256 512 1.5 912 81408 4.21014 2.17939 35.7017 65.138 107.402 107.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1460 0.000256 512 1.5 912 83200 4.20125 2.19648 65.502 65.5082 137.587 137.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1460 0.000256 512 1.5 912 83200 4.18234 2.19731 43.0621 65.4645 115.077 115.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1460 0.000256 512 1.5 912 80640 4.22339 2.17034 35.1214 64.6937 106.384 106.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1460 0.000256 512 1.5 912 82944 4.20768 2.20518 85.3214 65.6335 157.547 157.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1460 0.000256 512 1.5 912 81408 4.21738 2.1831 54.3925 65.1272 126.098 126.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1460 0.000256 512 1.5 912 80640 4.26035 2.18314 45.8535 65.1683 117.645 117.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1460 0.000256 512 1.5 912 79872 4.1904 2.14688 38.8579 64.2313 109.601 109.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1460 0.000256 512 1.5 912 82432 4.19453 2.18522 81.2939 65.1016 152.947 153.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1460 0.000256 512 1.5 912 82432 4.17123 2.17907 53.695 65.2026 125.42 125.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1460 0.000256 512 1.5 912 80640 4.28685 2.18931 44.0231 65.1783 115.849 115.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1460 0.000256 512 1.5 912 82432 4.17782 2.18246 39.7369 65.2847 111.555 111.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1460 0.000256 512 1.5 912 82944 4.20045 2.19136 78.7734 65.4627 150.803 150.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1460 0.000256 512 1.5 912 81920 4.1769 2.17187 52.0525 64.8736 123.448 123.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1460 0.000256 512 1.5 912 79872 4.19222 2.14986 42.3767 64.2191 113.112 113.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1460 0.000256 512 1.5 912 77824 4.19392 2.12442 37.4695 63.585 107.545 107.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1460 0.000256 512 1.5 912 81792 4.22477 2.18918 80.2197 65.1763 151.987 152.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1460 0.000256 512 1.5 912 80640 4.25619 2.18522 56.1341 65.1705 127.92 128.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1460 0.000256 512 1.5 912 79488 4.33114 2.18726 47.5726 65.2209 119.489 119.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1460 0.000256 512 1.5 912 78336 4.35872 2.18784 44.2229 65.3961 116.339 116.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1460 0.000256 512 1.5 912 83200 4.1791 2.1975 81.334 65.4817 153.367 153.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1460 0.000256 512 1.5 912 81920 4.24099 2.19546 56.4738 65.5238 128.605 128.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1460 0.000256 512 1.5 912 80640 4.20883 2.16637 47.6589 64.7334 118.938 119.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1460 0.000256 512 1.5 912 81920 4.27491 2.1975 45.054 65.6972 117.397 117.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1460 0.000256 512 1.5 950 82432 4.20323 2.19136 70.7071 65.4491 142.721 142.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1460 0.000256 512 1.5 950 81920 4.26093 2.19341 46.9066 65.4577 118.99 119.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1460 0.000256 512 1.5 950 81408 4.21894 2.18112 38.8604 65.2057 110.638 110.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1460 0.000256 512 1.5 950 82560 4.2215 2.19904 66.7435 65.5111 138.848 138.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1460 0.000256 512 1.5 950 81920 4.23837 2.19475 43.8293 65.479 115.917 116.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1460 0.000256 512 1.5 950 80640 4.22144 2.16925 36.298 64.6482 107.514 107.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1460 0.000256 512 1.5 950 81920 4.24285 2.19546 32.5333 65.5203 104.666 104.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1460 0.000256 512 1.5 950 82944 4.19955 2.19955 86.5724 65.6804 158.824 158.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1460 0.000256 512 1.5 950 81408 4.2137 2.18317 55.1644 65.2036 126.936 127.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1460 0.000256 512 1.5 950 80640 4.25498 2.18448 45.7898 65.212 117.616 117.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1460 0.000256 512 1.5 950 79872 4.18938 2.14797 39.7565 64.1816 110.454 110.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1460 0.000256 512 1.5 950 81536 4.23203 2.18307 81.0479 65.1718 152.81 152.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1460 0.000256 512 1.5 950 80640 4.24957 2.17907 53.1787 65.2068 124.987 125.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1460 0.000256 512 1.5 950 80640 4.28144 2.18522 44.576 65.2497 116.464 116.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1460 0.000256 512 1.5 950 78848 4.33296 2.1791 38.39 65.2305 110.306 110.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1460 0.000256 512 1.5 950 81920 4.25219 2.19405 79.3425 65.5166 151.483 151.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1460 0.000256 512 1.5 950 79872 4.25725 2.17162 52.2365 64.872 123.704 123.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1460 0.000256 512 1.5 950 79872 4.1937 2.1497 44.7441 64.1812 115.442 115.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1460 0.000256 512 1.5 950 77824 4.19904 2.12416 39.112 63.5858 109.195 109.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1460 0.000256 512 1.5 950 81792 4.22221 2.19136 86.1836 65.174 157.944 158.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1460 0.000256 512 1.5 950 80640 4.25248 2.1848 59.7493 65.179 131.538 131.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1460 0.000256 512 1.5 950 79488 4.33712 2.18931 50.8547 65.2237 122.776 122.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1460 0.000256 512 1.5 950 78336 4.36198 2.18749 45.7487 65.2788 117.749 117.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1460 0.000256 512 1.5 950 74880 4.184 2.08691 42.8202 62.2288 111.494 111.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1460 0.000256 512 1.5 950 81920 4.23754 2.19741 82.7665 65.5351 154.912 155.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1460 0.000256 512 1.5 950 81920 4.24294 2.19322 59.8228 65.5823 132.015 132.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1460 0.000256 512 1.5 950 80640 4.20941 2.16474 49.4415 64.6998 120.69 120.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1460 0.000256 512 1.5 950 81920 4.27571 2.2033 47.4697 65.633 119.757 119.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1460 0.000256 512 1.5 950 76800 4.37402 2.17222 45.2651 64.8846 116.872 117.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1460 0.000256 512 1.5 960 82432 4.20627 2.19546 67.3998 65.5038 139.479 139.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1460 0.000256 512 1.5 960 81920 4.24992 2.19469 44.1543 65.5166 116.288 116.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1460 0.000256 512 1.5 960 81408 4.21546 2.17888 36.6437 65.136 108.347 108.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1460 0.000256 512 1.5 960 79872 4.26829 2.17088 31.6507 64.8759 103.143 103.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1460 0.000256 512 1.5 960 81920 4.26269 2.19654 86.1802 65.5091 158.321 158.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1460 0.000256 512 1.5 960 81920 4.23747 2.19603 56.3472 65.5278 128.481 128.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1460 0.000256 512 1.5 960 80640 4.22701 2.1728 46.6882 64.6431 117.9 118.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1460 0.000256 512 1.5 960 81920 4.2415 2.19507 41.0298 65.5349 113.177 113.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1460 0.000256 512 1.5 960 82176 4.24374 2.20109 82.6288 65.6238 154.871 155.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1460 0.000256 512 1.5 960 81408 4.21088 2.17664 54.1108 65.1536 125.823 125.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1460 0.000256 512 1.5 960 80640 4.25459 2.18317 44.5899 65.182 116.387 116.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1460 0.000256 512 1.5 960 79872 4.1944 2.14835 39.3534 64.2221 110.089 110.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1460 0.000256 512 1.5 960 80640 4.20419 2.16806 35.7932 64.7111 107.049 107.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1460 0.000256 512 1.5 960 81536 4.22726 2.18442 77.3559 65.1735 149.119 149.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1460 0.000256 512 1.5 960 80640 4.24944 2.17965 51.7357 65.2106 123.553 123.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1460 0.000256 512 1.5 960 80640 4.28342 2.18726 43.6655 65.186 115.495 115.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1460 0.000256 512 1.5 960 78848 4.33286 2.1808 37.5577 65.29 109.536 109.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1460 0.000256 512 1.5 960 76160 4.27277 2.12346 32.7675 63.5061 102.839 102.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1460 0.000256 512 1.5 960 81920 4.25088 2.19136 76.0896 65.5215 148.229 148.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1460 0.000256 512 1.5 960 79872 4.26106 2.17104 50.9531 64.8214 122.38 122.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1460 0.000256 512 1.5 960 79872 4.19066 2.14237 43.4517 64.1732 114.131 114.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1460 0.000256 512 1.5 960 77824 4.19846 2.12646 38.0961 63.5881 108.183 108.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1460 0.000256 512 1.5 960 81920 4.27382 2.19725 37.2644 65.6413 109.553 109.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1460 0.000256 512 1.5 960 81920 4.23347 2.19136 66.0712 65.4397 138.114 138.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1460 0.000256 512 1.5 960 81920 4.25507 2.19008 43.5764 65.464 115.659 115.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1460 0.000256 512 1.5 960 81408 4.21616 2.18112 36.3003 65.1382 108.01 108.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1460 0.000256 512 1.5 960 79872 4.26227 2.16883 31.3223 64.8187 102.75 102.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1460 0.000256 512 1.5 960 81920 4.2607 2.19795 84.4461 65.452 156.528 156.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1460 0.000256 512 1.5 960 81920 4.24278 2.19312 54.9992 65.5306 127.144 127.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1460 0.000256 512 1.5 960 80640 4.21949 2.16845 44.4188 64.6928 115.675 115.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1460 0.000256 512 1.5 960 81920 4.23814 2.19168 40.007 65.5344 112.145 112.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1460 0.000256 512 1.5 960 80000 4.26048 2.17053 35.1054 64.7522 106.466 106.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1460 0.000256 512 1.5 960 82176 4.24173 2.1992 80.4209 65.6239 152.658 152.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1460 0.000256 512 1.5 960 81408 4.21942 2.18317 53.128 65.1963 124.9 125.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1460 0.000256 512 1.5 960 80640 4.25165 2.18317 43.1002 65.2346 114.942 115.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1460 0.000256 512 1.5 960 79872 4.18752 2.14835 38.4867 64.1687 109.161 109.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1460 0.000256 512 1.5 960 80640 4.2121 2.16752 34.0316 64.7241 105.311 105.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1460 0.000256 512 1.5 960 80640 4.27021 2.18317 74.7326 65.1112 146.473 146.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1460 0.000256 512 1.5 960 80640 4.24986 2.18157 49.8981 65.2123 121.715 121.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1460 0.000256 512 1.5 960 80640 4.28624 2.18931 42.2123 65.188 114.046 114.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1460 0.000256 512 1.5 960 78848 4.33632 2.18074 36.4722 65.2841 108.448 108.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1460 0.000256 512 1.5 960 76160 4.27101 2.12582 31.6661 63.4635 101.705 101.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1460 0.000256 512 1.5 960 81920 4.25331 2.19034 75.5185 65.5139 147.648 147.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1460 0.000256 512 1.5 960 79872 4.26419 2.17229 50.2516 64.8752 121.735 121.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1460 0.000256 512 1.5 960 79872 4.19619 2.14707 42.3275 64.2223 113.068 113.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1460 0.000256 512 1.5 960 77824 4.18906 2.12422 37.3658 63.5821 107.439 107.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1460 0.000256 512 1.5 960 81920 4.27373 2.19392 36.686 65.6832 109.013 109.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1460 0.000256 512 1.5 960 73728 4.22208 2.08208 31.7063 62.3004 100.496 100.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1460 0.000256 512 1.5 1024 78592 4.38579 2.2057 67.7685 65.601 140.141 140.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1460 0.000256 512 1.5 1024 78336 4.37059 2.19376 74.2979 65.4416 146.479 146.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1460 0.000256 512 1.5 1024 77824 4.42333 2.19174 50.9118 65.5174 123.221 123.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1460 0.000256 512 1.5 1024 76800 4.41075 2.18106 41.9993 65.2034 113.972 114.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1460 0.000256 512 1.5 1024 75776 4.44058 2.16851 37.1448 64.8887 108.817 108.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1460 0.000256 512 1.5 1024 76800 4.47085 2.19402 33.9663 65.5283 106.332 106.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1460 0.000256 512 1.5 1024 73728 4.44339 2.14835 31.3864 64.2331 102.383 102.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1460 0.000256 512 1.5 1024 75264 4.49539 2.17958 29.6361 65.2855 101.773 101.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1460 0.000256 512 1.5 1024 73728 4.36518 2.12422 27.9064 63.5392 98.1073 98.2569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1460 0.000256 512 1.5 960 78848 4.33782 2.18179 26.512 65.2794 98.4851 98.6284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1460 0.000256 512 1.5 960 78848 4.33971 2.18029 26.3554 65.2795 98.3282 98.4719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1460 0.000256 512 1.5 950 76160 4.27731 2.12378 25.5341 63.52 95.6246 95.7725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1460 0.000256 512 1.5 912 76160 4.26874 2.12586 24.5629 63.4599 94.5855 94.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1460 0.000256 512 1.5 928 81920 4.16941 2.17219 29.7137 64.8282 101.052 101.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1460 0.000256 512 1.5 928 76800 4.08509 2.08118 40.7875 62.318 109.445 109.591
