#-----------------------------------------------------------
# Vivado v2014.3 (64-bit)
# SW Build 1034051 on Fri Oct  3 17:14:12 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Tue Mar 03 23:50:11 2015
# Process ID: 6784
# Log file: C:/Users/mehrdad.montazeri/Dropbox/BackUp-Old/Xilinx/Processor5/Processor/project_1/vivado.log
# Journal file: C:/Users/mehrdad.montazeri/Dropbox/BackUp-Old/Xilinx/Processor5/Processor/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mehrdad.montazeri/Dropbox/BackUp-Old/Xilinx/Processor5/Processor/project_1/project_1.xpr
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/mehrdad.montazeri/Dropbox/BackUp-Old/Xilinx/Processor5/Processor/project_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 682.621 ; gain = 145.285
reset_run synth_1
launch_runs synth_1
[Wed Mar 04 09:40:35 2015] Launched synth_1...
Run output will be captured here: C:/Users/mehrdad.montazeri/Dropbox/BackUp-Old/Xilinx/Processor5/Processor/project_1/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TB_Proccessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mehrdad.montazeri/Dropbox/BackUp-Old/Xilinx/Processor5/Processor/project_1/project_1.sim/sim_1/behav'
"xvhdl -m64 -prj TB_Proccessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mehrdad.montazeri/Dropbox/BackUp-Old/Xilinx/Processor5/Processor/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mehrdad.montazeri/Dropbox/BackUp-Old/Xilinx/Processor5/Processor/P_BUS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity P_BUS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mehrdad.montazeri/Dropbox/BackUp-Old/Xilinx/Processor5/Processor/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mehrdad.montazeri/Dropbox/BackUp-Old/Xilinx/Processor5/Processor/ipcore_dir/cordic_v4_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cordic_v4_0
ERROR: [VRFC 10-149] 'cordic_v4_0' is not compiled in library xilinxcorelib [C:/Users/mehrdad.montazeri/Dropbox/BackUp-Old/Xilinx/Processor5/Processor/ipcore_dir/cordic_v4_0.vhd:68]
ERROR: [VRFC 10-1504] unit cordic_v4_0_a ignored due to previous errors [C:/Users/mehrdad.montazeri/Dropbox/BackUp-Old/Xilinx/Processor5/Processor/ipcore_dir/cordic_v4_0.vhd:54]
INFO: [VRFC 10-240] VHDL file C:/Users/mehrdad.montazeri/Dropbox/BackUp-Old/Xilinx/Processor5/Processor/ipcore_dir/cordic_v4_0.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
file mkdir C:/Users/mehrdad.montazeri/Dropbox/BackUp-Old/Xilinx/Processor5/Processor/project_1/project_1.srcs/sources_1/new
ERROR: [xilinx.com:ip:cordic:6.0-912] cordic_0: S_AXIS_CARTESIAN TDATA: Invalid data type defined
ERROR: [xilinx.com:ip:cordic:6.0-912] cordic_0: S_AXIS_CARTESIAN TDATA: Invalid data type defined
create_ip -name cordic -vendor xilinx.com -library ip -version 6.0 -module_name cordic_0
CRITICAL WARNING: [IP_Flow 19-196] Failed to save XCI file 'c:/Users/mehrdad.montazeri/Dropbox/BackUp-Old/Xilinx/Processor5/Processor/project_1/project_1.srcs/sources_1/ip/cordic_0/cordic_0.xci'.
CRITICAL WARNING: [IP_Flow 19-194] Failed to save IP instance 'cordic_0'.
