$date
	Thu Oct 09 23:15:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 32 ! p_o_pc [31:0] $end
$var wire 32 " p_wb_data [31:0] $end
$var reg 1 # p_clk $end
$var reg 1 $ p_i_ce $end
$var reg 1 % p_rst $end
$scope module p $end
$var wire 1 & c_d_o_ALUSrc $end
$var wire 1 ' c_d_o_Branch $end
$var wire 1 ( c_d_o_MemRead $end
$var wire 1 ) c_d_o_MemWrite $end
$var wire 1 * c_d_o_MemtoReg $end
$var wire 1 + c_d_o_RegDst $end
$var wire 1 , c_d_o_RegWrite $end
$var wire 6 - d_c_o_opcode [5:0] $end
$var wire 1 . p_clk $end
$var wire 1 / p_i_ce $end
$var wire 32 0 p_o_pc [31:0] $end
$var wire 1 1 p_rst $end
$var wire 32 2 p_wb_data [31:0] $end
$scope module d $end
$var wire 1 . d_clk $end
$var wire 1 & d_i_ALUSrc $end
$var wire 1 ' d_i_Branch $end
$var wire 1 ( d_i_MemRead $end
$var wire 1 ) d_i_MemWrite $end
$var wire 1 * d_i_MemtoReg $end
$var wire 1 + d_i_RegDst $end
$var wire 1 , d_i_RegWrite $end
$var wire 1 / d_i_ce $end
$var wire 1 1 d_rst $end
$var wire 1 3 ds_es_o_ce $end
$var wire 32 4 ds_es_o_data_rs [31:0] $end
$var wire 32 5 ds_es_o_data_rt [31:0] $end
$var wire 6 6 ds_es_o_funct [5:0] $end
$var wire 16 7 ds_es_o_imm [15:0] $end
$var wire 6 8 ds_es_o_opcode [5:0] $end
$var wire 1 9 es_is_change_pc $end
$var wire 32 : es_is_o_pc [31:0] $end
$var wire 32 ; es_load_data [31:0] $end
$var wire 32 < es_ms_alu_value [31:0] $end
$var wire 1 = es_ms_o_ce $end
$var wire 6 > es_o_funct [5:0] $end
$var wire 6 ? es_o_opcode [5:0] $end
$var wire 1 @ es_o_zero $end
$var wire 1 A fs_ds_o_ce $end
$var wire 32 B fs_ds_o_instr [31:0] $end
$var wire 32 C fs_es_o_pc [31:0] $end
$var wire 32 D write_back_data [31:0] $end
$scope module is $end
$var wire 1 . f_clk $end
$var wire 1 E f_i_ack $end
$var wire 1 / f_i_ce $end
$var wire 1 9 f_i_change_pc $end
$var wire 32 F f_i_instr [31:0] $end
$var wire 1 G f_i_last $end
$var wire 32 H f_i_pc [31:0] $end
$var wire 1 1 f_rst $end
$var reg 32 I cur_pc [31:0] $end
$var reg 1 J f_o_ce $end
$var reg 32 K f_o_instr [31:0] $end
$var reg 32 L f_o_pc [31:0] $end
$var reg 1 M f_o_syn $end
$scope module t $end
$var wire 1 . t_clk $end
$var wire 1 N t_i_syn $end
$var wire 1 1 t_rst $end
$var integer 32 O counter [31:0] $end
$var reg 1 P t_o_ack $end
$var reg 32 Q t_o_instr [31:0] $end
$var reg 1 R t_o_last $end
$upscope $end
$upscope $end
$scope module ds $end
$var wire 5 S d_o_addr_rs [4:0] $end
$var wire 5 T d_o_addr_rt [4:0] $end
$var wire 1 . ds_clk $end
$var wire 5 U ds_i_addr_rd [4:0] $end
$var wire 1 A ds_i_ce $end
$var wire 32 V ds_i_data_rd [31:0] $end
$var wire 32 W ds_i_instr [31:0] $end
$var wire 1 + ds_i_reg_dst $end
$var wire 1 , ds_i_reg_wr $end
$var wire 1 3 ds_o_ce $end
$var wire 32 X ds_o_data_rs [31:0] $end
$var wire 32 Y ds_o_data_rt [31:0] $end
$var wire 6 Z ds_o_funct [5:0] $end
$var wire 16 [ ds_o_imm [15:0] $end
$var wire 6 \ ds_o_opcode [5:0] $end
$var wire 1 1 ds_rst $end
$var wire 5 ] write_register [4:0] $end
$scope module d $end
$var wire 1 A d_i_ce $end
$var wire 6 ^ d_i_funct [5:0] $end
$var wire 32 _ d_i_instr [31:0] $end
$var wire 6 ` d_i_opcode [5:0] $end
$var wire 6 a funct [5:0] $end
$var wire 1 b funct_add $end
$var wire 1 c funct_and $end
$var wire 1 d funct_or $end
$var wire 1 e funct_sub $end
$var wire 1 f funct_xor $end
$var wire 16 g imm [15:0] $end
$var wire 1 h op_addi $end
$var wire 1 i op_addiu $end
$var wire 1 j op_andi $end
$var wire 1 k op_beq $end
$var wire 1 l op_bne $end
$var wire 1 m op_load $end
$var wire 1 n op_ori $end
$var wire 1 o op_rtype $end
$var wire 1 p op_slti $end
$var wire 1 q op_sltiu $end
$var wire 1 r op_store $end
$var wire 1 s op_xori $end
$var wire 6 t opcode [5:0] $end
$var wire 5 u rd [4:0] $end
$var wire 5 v rs [4:0] $end
$var wire 5 w rt [4:0] $end
$var reg 5 x d_o_addr_rd [4:0] $end
$var reg 5 y d_o_addr_rs [4:0] $end
$var reg 5 z d_o_addr_rt [4:0] $end
$var reg 1 { d_o_ce $end
$var reg 6 | d_o_funct [5:0] $end
$var reg 16 } d_o_imm [15:0] $end
$var reg 6 ~ d_o_opcode [5:0] $end
$upscope $end
$scope module r $end
$var wire 5 !" r_addr_in [4:0] $end
$var wire 5 "" r_addr_out1 [4:0] $end
$var wire 5 #" r_addr_out2 [4:0] $end
$var wire 1 . r_clk $end
$var wire 32 $" r_data_in [31:0] $end
$var wire 32 %" r_data_out1 [31:0] $end
$var wire 32 &" r_data_out2 [31:0] $end
$var wire 1 1 r_rst $end
$var wire 1 , r_wr_en $end
$var integer 32 '" i [31:0] $end
$upscope $end
$upscope $end
$scope module es $end
$var wire 5 (" alu_control [4:0] $end
$var wire 32 )" alu_pc [31:0] $end
$var wire 32 *" alu_value [31:0] $end
$var wire 1 +" change_pc $end
$var wire 1 . es_clk $end
$var wire 6 ," es_i_alu_funct [5:0] $end
$var wire 6 -" es_i_alu_op [5:0] $end
$var wire 1 & es_i_alu_src $end
$var wire 1 ' es_i_branch $end
$var wire 1 3 es_i_ce $end
$var wire 32 ." es_i_data_rs [31:0] $end
$var wire 32 /" es_i_data_rt [31:0] $end
$var wire 16 0" es_i_imm [15:0] $end
$var wire 32 1" es_i_pc [31:0] $end
$var wire 32 2" es_o_alu_pc [31:0] $end
$var wire 1 9 es_o_change_pc $end
$var wire 1 1 es_rst $end
$var wire 1 3" take_beq $end
$var wire 1 4" take_bne $end
$var wire 1 5" take_branch $end
$var wire 1 6" temp_zero $end
$var reg 32 7" es_o_alu_value [31:0] $end
$var reg 1 8" es_o_ce $end
$var reg 6 9" es_o_funct [5:0] $end
$var reg 6 :" es_o_opcode [5:0] $end
$var reg 1 ;" es_o_zero $end
$scope module ac $end
$var wire 6 <" ac_i_funct [5:0] $end
$var wire 6 =" ac_i_opcode [5:0] $end
$var reg 5 >" ac_o_control [4:0] $end
$upscope $end
$scope module a $end
$var wire 1 & a_i_alu_src $end
$var wire 32 ?" a_i_data_rs [31:0] $end
$var wire 32 @" a_i_data_rt [31:0] $end
$var wire 5 A" a_i_funct [4:0] $end
$var wire 16 B" a_i_imm [15:0] $end
$var wire 32 C" a_i_pc [31:0] $end
$var wire 32 D" a_imm [31:0] $end
$var wire 32 E" a_o_data_2 [31:0] $end
$var wire 1 F" funct_add $end
$var wire 1 G" funct_addu $end
$var wire 1 H" funct_and $end
$var wire 1 I" funct_beq $end
$var wire 1 J" funct_bne $end
$var wire 1 K" funct_eq $end
$var wire 1 L" funct_ge $end
$var wire 1 M" funct_geu $end
$var wire 1 N" funct_neq $end
$var wire 1 O" funct_or $end
$var wire 1 P" funct_sll $end
$var wire 1 Q" funct_slt $end
$var wire 1 R" funct_sltu $end
$var wire 1 S" funct_sra $end
$var wire 1 T" funct_srl $end
$var wire 1 U" funct_sub $end
$var wire 1 V" funct_xor $end
$var reg 1 W" a_o_change_pc $end
$var reg 32 X" alu_pc [31:0] $end
$var reg 32 Y" alu_value [31:0] $end
$upscope $end
$upscope $end
$scope module m $end
$var wire 32 Z" alu_value_addr [31:0] $end
$var wire 1 . m_clk $end
$var wire 1 = m_i_ce $end
$var wire 32 [" m_i_store_data [31:0] $end
$var wire 32 \" m_o_load_data [31:0] $end
$var wire 1 ( m_rd_en $end
$var wire 1 1 m_rst $end
$var wire 1 ) m_wr_en $end
$var integer 32 ]" i [31:0] $end
$upscope $end
$upscope $end
$scope module c $end
$var wire 6 ^" d_c_opcode [5:0] $end
$var reg 1 _" ALUSrc $end
$var reg 1 `" Branch $end
$var reg 1 a" MemRead $end
$var reg 1 b" MemWrite $end
$var reg 1 c" MemtoReg $end
$var reg 1 d" RegDst $end
$var reg 1 e" RegWrite $end
$upscope $end
$upscope $end
$scope task reset $end
$var integer 32 f" counter [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 f"
1e"
1d"
0c"
0b"
0a"
0`"
0_"
b0 ^"
b100000 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
1F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
0;"
b0 :"
b0 9"
08"
b0 7"
16"
05"
04"
03"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
0+"
b0 *"
b0 )"
b0 ("
b100000 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
0{
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
0s
0r
0q
0p
1o
0n
0m
0l
0k
0j
0i
0h
b0 g
0f
0e
0d
0c
0b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
0R
bz Q
0P
b0 O
0N
0M
b0 L
b0 K
0J
b0 I
b0 H
0G
bz F
0E
b0 D
b0 C
b0 B
0A
0@
b0 ?
b0 >
0=
b0 <
b0 ;
b0 :
09
b0 8
b0 7
b0 6
b0 5
b0 4
03
b0 2
01
b0 0
x/
0.
b0 -
1,
1+
0*
0)
0(
0'
0&
0%
x$
0#
b0 "
b0 !
$end
#5
1#
1.
#10
b100000 ]"
b100000 '"
0#
0.
#15
1#
1.
#20
1%
11
0#
0.
#25
1M
1N
b100 L
b100 !
b100 0
b100 C
b100 1"
b100 C"
1$
1/
1#
1.
#30
0#
0.
#35
1P
1E
b1 O
b1000111010000000000000010100 Q
b1000111010000000000000010100 F
b1000 L
b1000 !
b1000 0
b1000 C
b1000 1"
b1000 C"
1#
1.
#40
0#
0.
#45
b1000 ]
b1000 !"
b11011 "
b11011 2
b11011 D
b11011 V
b11011 $"
06"
1b"
1)
1_"
1&
0e"
0,
0d"
0+
18"
1=
0;"
0@
b10 :"
b10 ?
b11011 7"
b11011 ;
b11011 \"
b11011 <
b11011 Z"
b10100 E"
b11011 Y"
b11011 *"
1{
13
b10100 }
b10100 D"
b10100 7
b10100 [
b10100 0"
b10100 B"
b10 ~
b10 -
b10 8
b10 \
b10 -"
b10 ="
b10 ^"
b1000 z
b1000 5
b1000 Y
b1000 &"
b1000 /"
b1000 @"
b1000 ["
b1000 T
b1000 #"
b111 y
b111 4
b111 X
b111 %"
b111 ."
b111 ?"
b111 S
b111 ""
0o
1r
b10 `
b10100 ^
b111 v
b1000 w
b10 t
b10100 a
b10100 g
1J
1A
b1000111010000000000000010100 K
b1000111010000000000000010100 B
b1000111010000000000000010100 W
b1000111010000000000000010100 _
b1100 L
b1100 !
b1100 0
b1100 C
b1100 1"
b1100 C"
b10 O
b100111001100000000000010100 Q
b100111001100000000000010100 F
1#
1.
#50
b1000 ;
b1000 \"
0#
0.
#55
b1000 "
b1000 2
b1000 D
b1000 V
b1000 $"
1e"
1,
1c"
1*
1a"
1(
1_"
1&
0b"
0)
b110 ]
b110 !"
1{
13
b10100 }
b10100 D"
b10100 7
b10100 [
b10100 0"
b10100 B"
b1 ~
b1 -
b1 8
b1 \
b1 -"
b1 ="
b1 ^"
b110 z
b110 5
b110 Y
b110 &"
b110 /"
b110 @"
b110 ["
b110 T
b110 #"
b111 y
b111 4
b111 X
b111 %"
b111 ."
b111 ?"
b111 S
b111 ""
18"
1=
b1 :"
b1 ?
b11011 7"
b1000 ;
b1000 \"
b11011 <
b11011 Z"
1m
0r
b1 `
b110 w
b1 t
b11011 Y"
b11011 *"
b11 O
b1100001000100000000000000100 Q
b1100001000100000000000000100 F
b100111001100000000000010100 K
b100111001100000000000010100 B
b100111001100000000000010100 W
b100111001100000000000010100 _
b10000 L
b10000 !
b10000 0
b10000 C
b10000 1"
b10000 C"
1#
1.
#60
18"
1=
b1 :"
b1 ?
b11011 7"
b1000 ;
b1000 \"
b11011 <
b11011 Z"
b11011 Y"
b11011 *"
b1000 5
b1000 Y
b1000 &"
b1000 /"
b1000 @"
b1000 ["
0#
0.
#65
b11111111111111111111111111111111 "
b11111111111111111111111111111111 2
b11111111111111111111111111111111 D
b11111111111111111111111111111111 V
b11111111111111111111111111111111 $"
b10 E"
1`"
1'
0e"
0,
0_"
0&
0c"
0*
0a"
0(
b1111 >"
0F"
1I"
b1111 ("
b1111 A"
b10 ]
b10 !"
1{
13
b100 }
b100 D"
b100 7
b100 [
b100 0"
b100 B"
b11 ~
b11 -
b11 8
b11 \
b11 -"
b11 ="
b11 ^"
b10 z
b10 5
b10 Y
b10 &"
b10 /"
b10 @"
b10 ["
b10 T
b10 #"
b1 y
b1 4
b1 X
b1 %"
b1 ."
b1 ?"
b1 S
b1 ""
18"
1=
b11 :"
b11 ?
b11111111111111111111111111111111 7"
bx ;
bx \"
b11111111111111111111111111111111 <
b11111111111111111111111111111111 Z"
0m
1k
b11 `
b100 ^
b1 v
b10 w
b11 t
b100 a
b100 g
b11111111111111111111111111111111 Y"
b11111111111111111111111111111111 *"
b1100001000100000000000000100 K
b1100001000100000000000000100 B
b1100001000100000000000000100 W
b1100001000100000000000000100 _
b10100 L
b10100 !
b10100 0
b10100 C
b10100 1"
b10100 C"
b100 O
b1000100101000000100011 Q
b1000100101000000100011 F
1#
1.
#70
0#
0.
#75
b11 "
b11 2
b11 D
b11 V
b11 $"
b1010 ]
b1010 !"
1e"
1,
1d"
1+
0`"
0'
1O"
b11 >"
0F"
0I"
b11 ("
b11 A"
b100011 9"
b100011 >
b100011 |
b100011 6
b100011 Z
b100011 ,"
b100011 <"
b1010 x
b1010 U
1{
13
b0 }
b0 D"
b0 7
b0 [
b0 0"
b0 B"
b0 ~
b0 -
b0 8
b0 \
b0 -"
b0 ="
b0 ^"
b10 z
b10 5
b10 Y
b10 &"
b10 /"
b10 @"
b10 ["
b10 T
b10 #"
b1 y
b1 4
b1 X
b1 %"
b1 ."
b1 ?"
b1 S
b1 ""
18"
1=
b0 :"
b0 ?
b11 7"
b11 ;
b11 \"
b11 <
b11 Z"
1o
0k
b0 `
1d
b100011 ^
b1010 u
b0 t
b100011 a
b101000000100011 g
b11 Y"
b11 *"
b0 O
1R
1G
b10000010000010000000001100100 Q
b10000010000010000000001100100 F
b1000100101000000100011 K
b1000100101000000100011 B
b1000100101000000100011 W
b1000100101000000100011 _
b11000 L
b11000 !
b11000 0
b11000 C
b11000 1"
b11000 C"
1#
1.
#80
0#
0.
#85
b1100110 "
b1100110 2
b1100110 D
b1100110 V
b1100110 $"
1_"
1&
1e"
1,
0d"
0+
b0 >"
1F"
0O"
b0 ("
b0 A"
b100 :"
b100 ?
b1 ]
b1 !"
b1100100 E"
b1100100 }
b1100100 D"
b1100100 7
b1100100 [
b1100100 0"
b1100100 B"
b100 ~
b100 -
b100 8
b100 \
b100 -"
b100 ="
b100 ^"
1{
13
b0 |
b0 6
b0 Z
b0 ,"
b0 <"
b0 x
b0 U
b1 z
b1 5
b1 Y
b1 &"
b1 /"
b1 @"
b1 ["
b1 T
b1 #"
b10 y
b10 4
b10 X
b10 %"
b10 ."
b10 ?"
b10 S
b10 ""
18"
1=
b0 9"
b0 >
b1100110 7"
bx ;
bx \"
b1100110 <
b1100110 Z"
0o
1h
b100 `
0d
1f
b100100 ^
b10 v
b1 w
b0 u
b100 t
b100100 a
b1100100 g
b1100110 Y"
b1100110 *"
b10000010000010000000001100100 K
b10000010000010000000001100100 B
b10000010000010000000001100100 W
b10000010000010000000001100100 _
0M
0N
b11100 L
b11100 !
b11100 0
b11100 C
b11100 1"
b11100 C"
0P
0E
b1 O
0R
0G
b1000111010000000000000010100 Q
b1000111010000000000000010100 F
1#
1.
#90
18"
1=
b100 :"
b100 ?
b1100110 7"
bx ;
bx \"
b1100110 <
b1100110 Z"
b1100110 Y"
b1100110 *"
b1100110 5
b1100110 Y
b1100110 &"
b1100110 /"
b1100110 @"
b1100110 ["
0#
0.
#95
16"
b0 "
b0 2
b0 D
b0 V
b0 $"
b0 E"
1d"
1+
1e"
1,
0_"
0&
b0 ]
b0 !"
08"
0=
b0 :"
b0 ?
b0 7"
b0 ;
b0 \"
b0 <
b0 Z"
0{
03
b0 }
b0 D"
b0 7
b0 [
b0 0"
b0 B"
b0 ~
b0 -
b0 8
b0 \
b0 -"
b0 ="
b0 ^"
b0 z
b0 5
b0 Y
b0 &"
b0 /"
b0 @"
b0 ["
b0 T
b0 #"
b0 y
b0 4
b0 X
b0 %"
b0 ."
b0 ?"
b0 S
b0 ""
b0 Y"
b0 *"
0J
0A
1M
1N
b100000 L
b100000 !
b100000 0
b100000 C
b100000 1"
b100000 C"
1#
1.
#100
0#
0.
#105
b100100 L
b100100 !
b100100 0
b100100 C
b100100 1"
b100100 C"
1P
1E
b10 O
b100111001100000000000010100 Q
b100111001100000000000010100 F
1#
1.
#110
0#
0.
#115
b110 ]
b110 !"
b1000 "
b1000 2
b1000 D
b1000 V
b1000 $"
06"
1c"
1*
1a"
1(
1_"
1&
1e"
1,
0d"
0+
18"
1=
0;"
0@
b1 :"
b1 ?
b11011 7"
b1000 ;
b1000 \"
b11011 <
b11011 Z"
b10100 E"
b11011 Y"
b11011 *"
1{
13
b10100 }
b10100 D"
b10100 7
b10100 [
b10100 0"
b10100 B"
b1 ~
b1 -
b1 8
b1 \
b1 -"
b1 ="
b1 ^"
b110 z
b1000 5
b1000 Y
b1000 &"
b1000 /"
b1000 @"
b1000 ["
b110 T
b110 #"
b111 y
b111 4
b111 X
b111 %"
b111 ."
b111 ?"
b111 S
b111 ""
1m
0h
b1 `
0f
b10100 ^
b111 v
b110 w
b1 t
b10100 a
b10100 g
b11 O
b1100001000100000000000000100 Q
b1100001000100000000000000100 F
1J
1A
b100111001100000000000010100 K
b100111001100000000000010100 B
b100111001100000000000010100 W
b100111001100000000000010100 _
b101000 L
b101000 !
b101000 0
b101000 C
b101000 1"
b101000 C"
1#
1.
#120
0#
0.
#125
b1100100 "
b1100100 2
b1100100 D
b1100100 V
b1100100 $"
b10 E"
1`"
1'
0e"
0,
0_"
0&
0c"
0*
0a"
0(
b1111 >"
0F"
1I"
b1111 ("
b1111 A"
b10 ]
b10 !"
1{
13
b100 }
b100 D"
b100 7
b100 [
b100 0"
b100 B"
b11 ~
b11 -
b11 8
b11 \
b11 -"
b11 ="
b11 ^"
b10 z
b10 5
b10 Y
b10 &"
b10 /"
b10 @"
b10 ["
b10 T
b10 #"
b1 y
b1100110 4
b1100110 X
b1100110 %"
b1100110 ."
b1100110 ?"
b1 S
b1 ""
18"
1=
b11 :"
b11 ?
b1100100 7"
bx ;
bx \"
b1100100 <
b1100100 Z"
0m
1k
b11 `
b100 ^
b1 v
b10 w
b11 t
b100 a
b100 g
b1100100 Y"
b1100100 *"
b1100001000100000000000000100 K
b1100001000100000000000000100 B
b1100001000100000000000000100 W
b1100001000100000000000000100 _
b101100 L
b101100 !
b101100 0
b101100 C
b101100 1"
b101100 C"
b100 O
b1000100101000000100011 Q
b1000100101000000100011 F
1#
1.
#130
0#
0.
#135
b1100110 "
b1100110 2
b1100110 D
b1100110 V
b1100110 $"
b1010 ]
b1010 !"
1e"
1,
1d"
1+
0`"
0'
1O"
b11 >"
0F"
0I"
b11 ("
b11 A"
b100011 9"
b100011 >
b100011 |
b100011 6
b100011 Z
b100011 ,"
b100011 <"
b1010 x
b1010 U
1{
13
b0 }
b0 D"
b0 7
b0 [
b0 0"
b0 B"
b0 ~
b0 -
b0 8
b0 \
b0 -"
b0 ="
b0 ^"
b10 z
b10 5
b10 Y
b10 &"
b10 /"
b10 @"
b10 ["
b10 T
b10 #"
b1 y
b1100110 4
b1100110 X
b1100110 %"
b1100110 ."
b1100110 ?"
b1 S
b1 ""
18"
1=
b0 :"
b0 ?
b1100110 7"
bx ;
bx \"
b1100110 <
b1100110 Z"
1o
0k
b0 `
1d
b100011 ^
b1010 u
b0 t
b100011 a
b101000000100011 g
b1100110 Y"
b1100110 *"
b0 O
1R
1G
b10000010000010000000001100100 Q
b10000010000010000000001100100 F
b1000100101000000100011 K
b1000100101000000100011 B
b1000100101000000100011 W
b1000100101000000100011 _
b110000 L
b110000 !
b110000 0
b110000 C
b110000 1"
b110000 C"
1#
1.
#140
0#
0.
#145
b1100110 "
b1100110 2
b1100110 D
b1100110 V
b1100110 $"
1_"
1&
1e"
1,
0d"
0+
b0 >"
1F"
0O"
b0 ("
b0 A"
b100 :"
b100 ?
b1 ]
b1 !"
b1100100 E"
b1100100 }
b1100100 D"
b1100100 7
b1100100 [
b1100100 0"
b1100100 B"
b100 ~
b100 -
b100 8
b100 \
b100 -"
b100 ="
b100 ^"
1{
13
b0 |
b0 6
b0 Z
b0 ,"
b0 <"
b0 x
b0 U
b1 z
b1100110 5
b1100110 Y
b1100110 &"
b1100110 /"
b1100110 @"
b1100110 ["
b1 T
b1 #"
b10 y
b10 4
b10 X
b10 %"
b10 ."
b10 ?"
b10 S
b10 ""
18"
1=
b0 9"
b0 >
b1100110 7"
bx ;
bx \"
b1100110 <
b1100110 Z"
0o
1h
b100 `
0d
1f
b100100 ^
b10 v
b1 w
b0 u
b100 t
b100100 a
b1100100 g
b1100110 Y"
b1100110 *"
b10000010000010000000001100100 K
b10000010000010000000001100100 B
b10000010000010000000001100100 W
b10000010000010000000001100100 _
0M
0N
b110100 L
b110100 !
b110100 0
b110100 C
b110100 1"
b110100 C"
0P
0E
b1 O
0R
0G
b1000111010000000000000010100 Q
b1000111010000000000000010100 F
1#
1.
#150
0#
0.
#155
16"
b0 "
b0 2
b0 D
b0 V
b0 $"
b0 E"
1d"
1+
1e"
1,
0_"
0&
b0 ]
b0 !"
08"
0=
b0 :"
b0 ?
b0 7"
b0 ;
b0 \"
b0 <
b0 Z"
0{
03
b0 }
b0 D"
b0 7
b0 [
b0 0"
b0 B"
b0 ~
b0 -
b0 8
b0 \
b0 -"
b0 ="
b0 ^"
b0 z
b0 5
b0 Y
b0 &"
b0 /"
b0 @"
b0 ["
b0 T
b0 #"
b0 y
b0 4
b0 X
b0 %"
b0 ."
b0 ?"
b0 S
b0 ""
b0 Y"
b0 *"
0J
0A
1M
1N
b111000 L
b111000 !
b111000 0
b111000 C
b111000 1"
b111000 C"
1#
1.
#160
0#
0.
#165
b111100 L
b111100 !
b111100 0
b111100 C
b111100 1"
b111100 C"
1P
1E
b10 O
b100111001100000000000010100 Q
b100111001100000000000010100 F
1#
1.
#170
0#
0.
#175
b110 ]
b110 !"
b1000 "
b1000 2
b1000 D
b1000 V
b1000 $"
06"
1c"
1*
1a"
1(
1_"
1&
1e"
1,
0d"
0+
18"
1=
0;"
0@
b1 :"
b1 ?
b11011 7"
b1000 ;
b1000 \"
b11011 <
b11011 Z"
b10100 E"
b11011 Y"
b11011 *"
1{
13
b10100 }
b10100 D"
b10100 7
b10100 [
b10100 0"
b10100 B"
b1 ~
b1 -
b1 8
b1 \
b1 -"
b1 ="
b1 ^"
b110 z
b1000 5
b1000 Y
b1000 &"
b1000 /"
b1000 @"
b1000 ["
b110 T
b110 #"
b111 y
b111 4
b111 X
b111 %"
b111 ."
b111 ?"
b111 S
b111 ""
1m
0h
b1 `
0f
b10100 ^
b111 v
b110 w
b1 t
b10100 a
b10100 g
b11 O
b1100001000100000000000000100 Q
b1100001000100000000000000100 F
1J
1A
b100111001100000000000010100 K
b100111001100000000000010100 B
b100111001100000000000010100 W
b100111001100000000000010100 _
b1000000 L
b1000000 !
b1000000 0
b1000000 C
b1000000 1"
b1000000 C"
1#
1.
#180
0#
0.
#185
b1100100 "
b1100100 2
b1100100 D
b1100100 V
b1100100 $"
b10 E"
1`"
1'
0e"
0,
0_"
0&
0c"
0*
0a"
0(
b1111 >"
0F"
1I"
b1111 ("
b1111 A"
b10 ]
b10 !"
1{
13
b100 }
b100 D"
b100 7
b100 [
b100 0"
b100 B"
b11 ~
b11 -
b11 8
b11 \
b11 -"
b11 ="
b11 ^"
b10 z
b10 5
b10 Y
b10 &"
b10 /"
b10 @"
b10 ["
b10 T
b10 #"
b1 y
b1100110 4
b1100110 X
b1100110 %"
b1100110 ."
b1100110 ?"
b1 S
b1 ""
18"
1=
b11 :"
b11 ?
b1100100 7"
bx ;
bx \"
b1100100 <
b1100100 Z"
0m
1k
b11 `
b100 ^
b1 v
b10 w
b11 t
b100 a
b100 g
b1100100 Y"
b1100100 *"
b1100001000100000000000000100 K
b1100001000100000000000000100 B
b1100001000100000000000000100 W
b1100001000100000000000000100 _
b1000100 L
b1000100 !
b1000100 0
b1000100 C
b1000100 1"
b1000100 C"
b100 O
b1000100101000000100011 Q
b1000100101000000100011 F
1#
1.
#190
0#
0.
#195
b1100110 "
b1100110 2
b1100110 D
b1100110 V
b1100110 $"
b1010 ]
b1010 !"
1e"
1,
1d"
1+
0`"
0'
1O"
b11 >"
0F"
0I"
b11 ("
b11 A"
b100011 9"
b100011 >
b100011 |
b100011 6
b100011 Z
b100011 ,"
b100011 <"
b1010 x
b1010 U
1{
13
b0 }
b0 D"
b0 7
b0 [
b0 0"
b0 B"
b0 ~
b0 -
b0 8
b0 \
b0 -"
b0 ="
b0 ^"
b10 z
b10 5
b10 Y
b10 &"
b10 /"
b10 @"
b10 ["
b10 T
b10 #"
b1 y
b1100110 4
b1100110 X
b1100110 %"
b1100110 ."
b1100110 ?"
b1 S
b1 ""
18"
1=
b0 :"
b0 ?
b1100110 7"
bx ;
bx \"
b1100110 <
b1100110 Z"
1o
0k
b0 `
1d
b100011 ^
b1010 u
b0 t
b100011 a
b101000000100011 g
b1100110 Y"
b1100110 *"
b0 O
1R
1G
b10000010000010000000001100100 Q
b10000010000010000000001100100 F
b1000100101000000100011 K
b1000100101000000100011 B
b1000100101000000100011 W
b1000100101000000100011 _
b1001000 L
b1001000 !
b1001000 0
b1001000 C
b1001000 1"
b1001000 C"
1#
1.
