<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2AR-18C" package="QFN88" speed="8" partNumber="GW2AR-LV18QN88C8/I7"/>
    <FileList>
        <File path="C:/Gowin/Gowin_V1.9.9.03_Education_x64/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg_top.v" type="verilog"/>
        <File path="C:/Gowin/Gowin_V1.9.9.03_Education_x64/IDE/ipcore/RAMBasedShiftRegister/data/RAM_based_shift_reg.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="1"/>
        <Option type="include_path" value="C:/Gowin/Gowin_V1.9.9.03_Education_x64/IDE/ipcore/RAMBasedShiftRegister/data"/>
        <Option type="include_path" value="C:/GIT/FPGA_Stuff/Tang_Nano/TEst/src/RAM_based_shift_reg_top/temp/RAM_Based_Shift_Register"/>
        <Option type="output_file" value="RAM_based_shift_reg_top.vg"/>
        <Option type="output_template" value="RAM_based_shift_reg_top_tmp.v"/>
        <Option type="ram_balance" value="1"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="verilog_language" value="sysv-2017"/>
    </OptionList>
</Project>
