{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# some AXI designs\n",
    "\n",
    "The CoHDL standard library module `std.axi` provides helper classes for AXI4 lite interfaces. While this is experimental and mostly untested, the following examples still show, what a real world design using CoHDL for AXI transactions could look like."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# imports needed by the following cells\n",
    "from cohdl import Entity, Port, Signal, Variable\n",
    "from cohdl import Bit, BitVector, Unsigned, Array, Null\n",
    "\n",
    "from cohdl import std\n",
    "from cohdl.std.axi.axi4_light import Axi4Light\n",
    "from cohdl.std.axi.axi4_light.interconnect import Interconnect"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This section defines `AxiDevice` as an example for inheritance. It abstracts entire AXI transactions. Specific devices can be derived from this class and define the behavior by overriding the `on_read` and `on_write` methods."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Example for a class that abstracts axi4 lite\n",
    "# devices. Could be part of a library\n",
    "# and reused for multiple projects.\n",
    "class AxiDevice:\n",
    "    def __init__(self, axi: Axi4Light):\n",
    "        # AxiDevice is built from two sequential contexts\n",
    "        # proc_read and proc_write. They wait for axi requests,\n",
    "        # call on_read/on_write and generate responses.\n",
    "        # While this implementation used coroutines\n",
    "        # both processes could also be written as\n",
    "        # explicit state machines.\n",
    "\n",
    "        @std.sequential(axi.clk, axi.reset)\n",
    "        async def proc_read():\n",
    "            req = await axi.await_read_request()\n",
    "            data = self.on_read(req.addr)\n",
    "            await axi.send_read_resp(data)\n",
    "\n",
    "        @std.sequential(axi.clk, axi.reset)\n",
    "        async def proc_write():\n",
    "            req = await axi.await_write_request()\n",
    "            self.on_write(req.addr, req.data)\n",
    "            await axi.send_write_response()\n",
    "\n",
    "    # derived classes should override\n",
    "    # these methods to define the read/write action\n",
    "    def on_read(self, addr: Signal[Unsigned]) -> BitVector[32]:\n",
    "        return Null\n",
    "\n",
    "    def on_write(self, addr: Signal[Unsigned], data: Signal[BitVector[32]]):\n",
    "        pass"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# AxiMemory inherits from AxiDevice\n",
    "# it overrides the methods on_read and on_write\n",
    "class AxiMemory(AxiDevice):\n",
    "    def __init__(self, axi: Axi4Light, word_cnt: int):\n",
    "        # initialize AxiDevice\n",
    "        super().__init__(axi)\n",
    "\n",
    "        # define memory as an array used by both\n",
    "        # on_read and on_write\n",
    "\n",
    "        self._memory = Signal[Array[BitVector[32], word_cnt]](name=\"memory\")\n",
    "        self._cnt = word_cnt\n",
    "\n",
    "    def on_read(self, addr: Signal[Unsigned]) -> BitVector[32]:\n",
    "        # Ignore the two lsbs because only word aligned\n",
    "        # accesses are allowed. Interpret the bitvector as Unsigned.\n",
    "        word_addr = addr.msb(rest=2).unsigned\n",
    "\n",
    "        if word_addr < self._cnt:\n",
    "            return self._memory[word_addr]\n",
    "        else:\n",
    "            return Null\n",
    "\n",
    "    def on_write(self, addr: Signal[Unsigned], data: Signal[BitVector[32]]):\n",
    "        word_addr = addr.msb(rest=2).unsigned\n",
    "\n",
    "        if word_addr < self._cnt:\n",
    "            self._memory[word_addr] <<= data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class MyEntity(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    reset = Port.input(Bit)\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "        reset = std.Reset(self.reset)\n",
    "\n",
    "        axi = Axi4Light.signal(clk, reset, 32)\n",
    "\n",
    "        # Interconnect connects a single axi master\n",
    "        # to multiple axi slaves. The master signals\n",
    "        # are passed to the constructor. Slave ports\n",
    "        # are dynamically created using the methods\n",
    "        # reserve and/or connect.\n",
    "        interconnect = Interconnect(axi)\n",
    "\n",
    "        # reserve adds a new axi slave interface\n",
    "        # with a given offset and address range to\n",
    "        # the interconnect\n",
    "        axi_1 = interconnect.reserve(0, 1024)\n",
    "\n",
    "        # one instance of MyAxiMemory is connected\n",
    "        # to the first reserved interface of interconnect\n",
    "        AxiMemory(axi_1, 256)\n",
    "\n",
    "        # reserve a second interface at on offset address of 1024\n",
    "        axi_2 = interconnect.reserve(1024, 1024)\n",
    "\n",
    "        # connect a second, smaller, instance of\n",
    "        # MyAxiMemory to the second interface\n",
    "        AxiMemory(axi_2, 64)\n",
    "\n",
    "vhdl = std.VhdlCompiler.to_string(MyEntity)\n",
    "#print(vhdl)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "---"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class AxiRegister:\n",
    "    def __init__(\n",
    "        self,\n",
    "        addr,\n",
    "        signal: Signal[BitVector[32]] | None = None,\n",
    "        read_only: bool = False,\n",
    "        write_only: bool = False,\n",
    "    ):\n",
    "        assert not (read_only and write_only)\n",
    "        self.addr = addr\n",
    "        self.signal = Signal[BitVector[32]]() if signal is None else signal\n",
    "        self.read_only = read_only\n",
    "        self.write_only = write_only\n",
    "\n",
    "    def on_read(self) -> BitVector[32]:\n",
    "        return self.signal\n",
    "\n",
    "    def on_write(self, data: Signal[BitVector[32]]):\n",
    "        self.signal <<= data\n",
    "\n",
    "# a AxiDevice made up of a list of AxiRegisters\n",
    "class AxiRegisterDevice(AxiDevice):\n",
    "    def __init__(self, axi: Axi4Light, registers: list[AxiRegister]):\n",
    "        super().__init__(axi)\n",
    "        self.registers = registers\n",
    "\n",
    "    def on_read(self, addr: Signal[Unsigned]) -> BitVector[32]:\n",
    "        result = Variable[BitVector[32]]()\n",
    "        for reg in self.registers:\n",
    "            if not reg.write_only:\n",
    "                if addr.unsigned == reg.addr:\n",
    "                    result @= reg.on_read()\n",
    "                    break\n",
    "        else:\n",
    "            result @= Null\n",
    "        return result\n",
    "\n",
    "    def on_write(self, addr: Signal[Unsigned], data: Signal[BitVector[32]]):\n",
    "        for reg in self.registers:\n",
    "            if not reg.read_only:\n",
    "                if addr.unsigned == reg.addr:\n",
    "                    reg.on_write(data)\n",
    "                    break"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can now use `AxiRegisterDevice` to implement memory mapped devices."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# AxiDevice with three registers\n",
    "#   0x00: ctrl  - containing enable bit and prescaler\n",
    "#   0x04: limit - count up to this limit then down to zero\n",
    "#   0x08: count - current counter value\n",
    "\n",
    "class UpDownCounter(AxiRegisterDevice):\n",
    "    def __init__(self, axi: Axi4Light):\n",
    "        # define three axi registers\n",
    "        reg_ctrl = AxiRegister(0)\n",
    "        reg_limit = AxiRegister(4)\n",
    "        reg_count = AxiRegister(8, read_only=True)\n",
    "\n",
    "        # extract fields from registers\n",
    "        enable = reg_ctrl.signal[0]\n",
    "        prescaler = reg_ctrl.signal[31:16].unsigned\n",
    "        limit = reg_limit.signal.unsigned\n",
    "        count = reg_count.signal.unsigned\n",
    "\n",
    "        prescaler_tick = Signal[Bit](False)\n",
    "\n",
    "        @std.sequential(axi.clk, axi.reset)\n",
    "        def proc_prescaler(counter=Signal[Unsigned[16]](0)):\n",
    "            if enable:\n",
    "                if counter >= prescaler:\n",
    "                    counter <<= 0\n",
    "                    prescaler_tick.push = True\n",
    "                else:\n",
    "                    counter <<= counter + 1\n",
    "\n",
    "        @std.sequential(axi.clk, axi.reset)\n",
    "        def proc_counter(cnt_down=Signal[Bit](False)):\n",
    "            nonlocal count\n",
    "\n",
    "            if prescaler_tick:\n",
    "                if cnt_down:\n",
    "                    count <<= count - 1\n",
    "\n",
    "                    if count - 1 == 0:\n",
    "                        cnt_down <<= False\n",
    "                else:\n",
    "                    count <<= count + 1\n",
    "\n",
    "                    if count + 1 >= limit:\n",
    "                        cnt_down <<= True\n",
    "\n",
    "        super().__init__(axi, registers=[reg_ctrl, reg_limit, reg_count])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class MyEntity(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    reset = Port.input(Bit)\n",
    "\n",
    "    def architecture(self):\n",
    "        clk = std.Clock(self.clk)\n",
    "        reset = std.Reset(self.reset)\n",
    "\n",
    "        # create the signals of an Axi4Light interface\n",
    "        # with 16 Bit address width, in a real example\n",
    "        # these would be connected to entity ports\n",
    "        axi = Axi4Light.signal(clk, reset, addr_width=16)\n",
    "        UpDownCounter(axi)\n",
    "\n",
    "vhdl = std.VhdlCompiler.to_string(MyEntity)\n",
    "#print(vhdl)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "cohdl_venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.1 (main, Dec  7 2022, 00:00:00) [GCC 12.2.1 20221121 (Red Hat 12.2.1-4)]"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "382de5f4f49c2aefd568eaa8cac1000c67ae8fef983dc014d1535fefa37c672c"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
