/*
 *  Copyright (C) 2017-2022 Texas Instruments Incorporated
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
/**
 * \ingroup TISCI
 * \defgroup tisci_devices tisci_devices
 *
 * DMSC controls the power management, security and resource management
 * of the device.
 *
 *
 * @{
 */
/**
 *
 *  \brief  This file contains:
 *
 *          WARNING!!: Autogenerated file from SYSFW. DO NOT MODIFY!!
 * Data version: 210712_144506
 *
 */
#ifndef SOC_TISCI_DEVICES_H
#define SOC_TISCI_DEVICES_H

#define TISCI_DEV_MCU_ADC12FC_16FFC0 0
#define TISCI_DEV_MCU_ADC12FC_16FFC1 1
#define TISCI_DEV_ATL0 2
#define TISCI_DEV_C71X_0_PBIST_VD 3
#define TISCI_DEV_A72SS0 4
#define TISCI_DEV_C71X_1_PBIST_VD 5
#define TISCI_DEV_COMPUTE_CLUSTER0 6
#define TISCI_DEV_A72SS0_CORE0_PBIST_WRAP 7
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS0_0 8
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS0_MMA_0 9
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS0_PBIST_WRAP_0 10
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS1_0 11
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS1_PBIST_WRAP_0 12
#define TISCI_DEV_COMPUTE_CLUSTER0_CFG_WRAP_0 13
#define TISCI_DEV_COMPUTE_CLUSTER0_CLEC 14
#define TISCI_DEV_COMPUTE_CLUSTER0_CORE_CORE 15
#define TISCI_DEV_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_0 16
#define TISCI_DEV_COMPUTE_CLUSTER0_DDR32SS_EMIF1_EW_0 17
#define TISCI_DEV_COMPUTE_CLUSTER0_DEBUG_WRAP_0 18
#define TISCI_DEV_COMPUTE_CLUSTER0_DIVH2_DIVH0_0 19
#define TISCI_DEV_COMPUTE_CLUSTER0_DIVH2_DIVH0_1 20
#define TISCI_DEV_COMPUTE_CLUSTER0_DIVP_TFT0_0 21
#define TISCI_DEV_WKUP_SMS0 22
#define TISCI_DEV_COMPUTE_CLUSTER0_DIVP_TFT0_1 23
#define TISCI_DEV_COMPUTE_CLUSTER0_DMSC_WRAP_0 24
#define TISCI_DEV_COMPUTE_CLUSTER0_EN_MSMC_DOMAIN_0 25
#define TISCI_DEV_COMPUTE_CLUSTER0_GIC500SS 26
#define TISCI_DEV_COMPUTE_CLUSTER0_PBIST_WRAP_0 27
#define TISCI_DEV_CPSW1 28
#define TISCI_DEV_MCU_CPSW0 29
#define TISCI_DEV_CPT2_AGGR1 30
#define TISCI_DEV_CPT2_AGGR5 31
#define TISCI_DEV_CPT2_AGGR2 32
#define TISCI_DEV_CPT2_AGGR4 33
#define TISCI_DEV_CPT2_AGGR3 34
#define TISCI_DEV_MCU_TIMER0 35
#define TISCI_DEV_CPT2_AGGR0 36
#define TISCI_DEV_MCU_CPT2_AGGR0 37
#define TISCI_DEV_CSI_RX_IF0 38
#define TISCI_DEV_CSI_RX_IF1 39
#define TISCI_DEV_CSI_TX_IF_V2_0 40
#define TISCI_DEV_CSI_TX_IF_V2_1 41
#define TISCI_DEV_STM0 42
#define TISCI_DEV_DCC0 43
#define TISCI_DEV_DCC1 44
#define TISCI_DEV_DCC2 45
#define TISCI_DEV_DCC3 46
#define TISCI_DEV_DCC4 47
#define TISCI_DEV_DCC5 48
#define TISCI_DEV_DCC6 49
#define TISCI_DEV_DCC7 50
#define TISCI_DEV_DCC8 51
#define TISCI_DEV_DCC9 52
#define TISCI_DEV_MCU_DCC0 53
#define TISCI_DEV_MCU_DCC1 54
#define TISCI_DEV_MCU_DCC2 55
#define TISCI_DEV_DEBUGSS_WRAP0 57
#define TISCI_DEV_DMPAC0 58
#define TISCI_DEV_DMPAC0_CTSET_0 59
#define TISCI_DEV_DMPAC0_INTD_0 60
#define TISCI_DEV_GTC0 61
#define TISCI_DEV_DMPAC0_SDE_0 62
#define TISCI_DEV_TIMER0 63
#define TISCI_DEV_TIMER1 64
#define TISCI_DEV_TIMER2 65
#define TISCI_DEV_TIMER3 66
#define TISCI_DEV_TIMER4 67
#define TISCI_DEV_TIMER5 68
#define TISCI_DEV_TIMER6 69
#define TISCI_DEV_TIMER7 70
#define TISCI_DEV_TIMER8 71
#define TISCI_DEV_TIMER9 72
#define TISCI_DEV_TIMER10 73
#define TISCI_DEV_TIMER11 74
#define TISCI_DEV_TIMER12 75
#define TISCI_DEV_TIMER13 76
#define TISCI_DEV_TIMER14 77
#define TISCI_DEV_TIMER15 78
#define TISCI_DEV_TIMER16 79
#define TISCI_DEV_TIMER17 80
#define TISCI_DEV_TIMER18 81
#define TISCI_DEV_TIMER19 82
#define TISCI_DEV_MCU_TIMER1 83
#define TISCI_DEV_MCU_TIMER2 84
#define TISCI_DEV_MCU_TIMER3 85
#define TISCI_DEV_MCU_TIMER4 86
#define TISCI_DEV_MCU_TIMER5 87
#define TISCI_DEV_MCU_TIMER6 88
#define TISCI_DEV_MCU_TIMER7 89
#define TISCI_DEV_MCU_TIMER8 90
#define TISCI_DEV_MCU_TIMER9 91
#define TISCI_DEV_ECAP0 92
#define TISCI_DEV_ECAP1 93
#define TISCI_DEV_ECAP2 94
#define TISCI_DEV_ELM0 95
#define TISCI_DEV_EMIF_DATA_0_VD 96
#define TISCI_DEV_EMIF_DATA_1_VD 97
#define TISCI_DEV_MMCSD0 98
#define TISCI_DEV_MMCSD1 99
#define TISCI_DEV_EQEP0 100
#define TISCI_DEV_EQEP1 101
#define TISCI_DEV_EQEP2 102
#define TISCI_DEV_ESM0 103
#define TISCI_DEV_WKUP_ESM0 104
#define TISCI_DEV_MCU_ESM0 105
#define TISCI_DEV_MCU_FSS0 106
#define TISCI_DEV_MCU_FSS0_FSAS_0 107
#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0 108
#define TISCI_DEV_MCU_FSS0_OSPI_0 109
#define TISCI_DEV_MCU_FSS0_OSPI_1 110
#define TISCI_DEV_GPIO0 111
#define TISCI_DEV_GPIO2 112
#define TISCI_DEV_GPIO4 113
#define TISCI_DEV_GPIO6 114
#define TISCI_DEV_WKUP_GPIO0 115
#define TISCI_DEV_WKUP_GPIO1 116
#define TISCI_DEV_GPMC0 117
#define TISCI_DEV_MCU_I3C0 118
#define TISCI_DEV_MCU_I3C1 119
#define TISCI_DEV_LED0 120
#define TISCI_DEV_MAIN2MCU_LVL_INTRTR0 121
#define TISCI_DEV_MAIN2MCU_PLS_INTRTR0 122
#define TISCI_DEV_WKUP_PORZ_SYNC0 123
#define TISCI_DEV_TIMESYNC_INTRTR0 124
#define TISCI_DEV_WKUP_GPIOMUX_INTRTR0 125
#define TISCI_DEV_WKUP_PSC0 126
#define TISCI_DEV_J7AEP_GPU_BXS464_WRAP0 127
#define TISCI_DEV_J7AEP_GPU_BXS464_WRAP0_DFT_EMBED_PBIST_0 128
#define TISCI_DEV_J7AEP_GPU_BXS464_WRAP0_GPU_SS_0 130
#define TISCI_DEV_J7AM_32_64_ATB_FUNNEL0 131
#define TISCI_DEV_J7AM_32_64_ATB_FUNNEL1 132
#define TISCI_DEV_J7AM_32_64_ATB_FUNNEL2 133
#define TISCI_DEV_AGGR_ATB0 134
#define TISCI_DEV_J7AM_BOLT_PGD0 135
#define TISCI_DEV_J7AM_CSI_PSILSS0 136
#define TISCI_DEV_DEBUGSUSPENDRTR0 137
#define TISCI_DEV_DDR0 138
#define TISCI_DEV_DDR1 139
#define TISCI_DEV_J7AM_DMPAC_VPAC_PSILSS0 140
#define TISCI_DEV_J7AM_HWA_ATB_FUNNEL0 141
#define TISCI_DEV_J7AM_MAIN_16FF0 142
#define TISCI_DEV_PSC0 143
#define TISCI_DEV_J7AM_PULSAR_ATB_FUNNEL0 144
#define TISCI_DEV_J7AM_SA2_CPSW_PSILSS0 145
#define TISCI_DEV_UART0 146
#define TISCI_DEV_WKUP_J7AM_WAKEUP_16FF0 147
#define TISCI_DEV_GPIOMUX_INTRTR0 148
#define TISCI_DEV_MCU_UART0 149
#define TISCI_DEV_CMPEVENT_INTRTR0 150
#define TISCI_DEV_WKUP_DDPA0 151
#define TISCI_DEV_DPHY_RX0 152
#define TISCI_DEV_DPHY_RX1 153
#define TISCI_DEV_DSS_DSI0 154
#define TISCI_DEV_DSS_DSI1 155
#define TISCI_DEV_DSS_EDP0 156
#define TISCI_DEV_BOARD0 157
#define TISCI_DEV_DSS0 158
#define TISCI_DEV_EPWM0 160
#define TISCI_DEV_EPWM1 161
#define TISCI_DEV_EPWM2 162
#define TISCI_DEV_EPWM3 163
#define TISCI_DEV_EPWM4 164
#define TISCI_DEV_EPWM5 165
#define TISCI_DEV_PBIST7 166
#define TISCI_DEV_PBIST5 167
#define TISCI_DEV_PBIST11 168
#define TISCI_DEV_PBIST8 169
#define TISCI_DEV_PBIST3 170
#define TISCI_DEV_PBIST0 171
#define TISCI_DEV_PBIST1 172
#define TISCI_DEV_PBIST4 173
#define TISCI_DEV_PBIST2 174
#define TISCI_DEV_PBIST10 175
#define TISCI_DEV_MCU_PBIST0 176
#define TISCI_DEV_MCU_PBIST1 177
#define TISCI_DEV_MCU_PBIST2 178
#define TISCI_DEV_K3_VPU_WAVE521CL0 179
#define TISCI_DEV_WKUP_VTM0 180
#define TISCI_DEV_MAIN2WKUPMCU_VD 181
#define TISCI_DEV_MCAN0 182
#define TISCI_DEV_MCAN1 183
#define TISCI_DEV_MCAN2 184
#define TISCI_DEV_MCAN3 185
#define TISCI_DEV_MCAN4 186
#define TISCI_DEV_MCAN5 187
#define TISCI_DEV_MCAN6 188
#define TISCI_DEV_MCAN7 189
#define TISCI_DEV_MCAN8 190
#define TISCI_DEV_MCAN9 191
#define TISCI_DEV_MCAN10 192
#define TISCI_DEV_MCAN11 193
#define TISCI_DEV_MCAN12 194
#define TISCI_DEV_MCAN13 195
#define TISCI_DEV_MCAN14 197
#define TISCI_DEV_MCAN15 199
#define TISCI_DEV_MCAN16 201
#define TISCI_DEV_A72SS0_CORE0 202
#define TISCI_DEV_A72SS0_CORE1 203
#define TISCI_DEV_MCAN17 206
#define TISCI_DEV_MCU_MCAN0 207
#define TISCI_DEV_MCU_MCAN1 208
#define TISCI_DEV_MCASP0 209
#define TISCI_DEV_MCASP1 210
#define TISCI_DEV_MCASP2 211
#define TISCI_DEV_MCASP3 212
#define TISCI_DEV_MCASP4 213
#define TISCI_DEV_I2C0 214
#define TISCI_DEV_I2C1 215
#define TISCI_DEV_I2C2 216
#define TISCI_DEV_I2C3 217
#define TISCI_DEV_I2C4 218
#define TISCI_DEV_I2C5 219
#define TISCI_DEV_I2C6 220
#define TISCI_DEV_MCU_I2C0 221
#define TISCI_DEV_MCU_I2C1 222
#define TISCI_DEV_WKUP_I2C0 223
#define TISCI_DEV_NAVSS0 224
#define TISCI_DEV_NAVSS0_BCDMA_0 225
#define TISCI_DEV_NAVSS0_CPTS_0 226
#define TISCI_DEV_NAVSS0_INTR_0 227
#define TISCI_DEV_NAVSS0_MAILBOX1_0 228
#define TISCI_DEV_NAVSS0_MAILBOX1_1 229
#define TISCI_DEV_NAVSS0_MAILBOX1_2 230
#define TISCI_DEV_NAVSS0_MAILBOX1_3 231
#define TISCI_DEV_NAVSS0_MAILBOX1_4 232
#define TISCI_DEV_NAVSS0_MAILBOX1_5 233
#define TISCI_DEV_NAVSS0_MAILBOX1_6 234
#define TISCI_DEV_NAVSS0_MAILBOX1_7 235
#define TISCI_DEV_NAVSS0_MAILBOX1_8 236
#define TISCI_DEV_NAVSS0_MAILBOX1_9 237
#define TISCI_DEV_NAVSS0_MAILBOX1_10 238
#define TISCI_DEV_NAVSS0_MAILBOX1_11 239
#define TISCI_DEV_NAVSS0_MAILBOX_0 240
#define TISCI_DEV_NAVSS0_MAILBOX_1 241
#define TISCI_DEV_NAVSS0_MAILBOX_2 242
#define TISCI_DEV_NAVSS0_MAILBOX_3 243
#define TISCI_DEV_NAVSS0_MAILBOX_4 244
#define TISCI_DEV_NAVSS0_MAILBOX_5 245
#define TISCI_DEV_NAVSS0_MAILBOX_6 246
#define TISCI_DEV_NAVSS0_MAILBOX_7 247
#define TISCI_DEV_NAVSS0_MAILBOX_8 248
#define TISCI_DEV_NAVSS0_MAILBOX_9 249
#define TISCI_DEV_NAVSS0_MAILBOX_10 250
#define TISCI_DEV_NAVSS0_MAILBOX_11 251
#define TISCI_DEV_NAVSS0_MCRC_0 252
#define TISCI_DEV_NAVSS0_MODSS 253
#define TISCI_DEV_NAVSS0_MODSS_INTA_0 254
#define TISCI_DEV_NAVSS0_MODSS_INTA_1 255
#define TISCI_DEV_NAVSS0_PROXY_0 256
#define TISCI_DEV_NAVSS0_PVU_0 257
#define TISCI_DEV_NAVSS0_PVU_1 258
#define TISCI_DEV_NAVSS0_RINGACC_0 259
#define TISCI_DEV_NAVSS0_SPINLOCK_0 260
#define TISCI_DEV_NAVSS0_TIMERMGR_0 261
#define TISCI_DEV_NAVSS0_TIMERMGR_1 262
#define TISCI_DEV_NAVSS0_UDMAP_0 263
#define TISCI_DEV_NAVSS0_UDMASS 264
#define TISCI_DEV_NAVSS0_UDMASS_INTA_0 265
#define TISCI_DEV_NAVSS0_VIRTSS 266
#define TISCI_DEV_MCU_NAVSS0 267
#define TISCI_DEV_MCU_NAVSS0_INTR_ROUTER_0 268
#define TISCI_DEV_MCU_NAVSS0_MCRC_0 269
#define TISCI_DEV_MCU_NAVSS0_MODSS 270
#define TISCI_DEV_MCU_NAVSS0_PROXY0 271
#define TISCI_DEV_MCU_NAVSS0_RINGACC0 272
#define TISCI_DEV_MCU_NAVSS0_UDMAP_0 273
#define TISCI_DEV_MCU_NAVSS0_UDMASS 274
#define TISCI_DEV_MCU_NAVSS0_UDMASS_INTA_0 275
#define TISCI_DEV_PCIE1 276
#define TISCI_DEV_R5FSS0 277
#define TISCI_DEV_R5FSS1 278
#define TISCI_DEV_R5FSS0_CORE0 279
#define TISCI_DEV_R5FSS0_CORE1 280
#define TISCI_DEV_R5FSS1_CORE0 281
#define TISCI_DEV_R5FSS1_CORE1 282
#define TISCI_DEV_MCU_R5FSS0 283
#define TISCI_DEV_MCU_R5FSS0_CORE0 284
#define TISCI_DEV_MCU_R5FSS0_CORE1 285
#define TISCI_DEV_RTI0 286
#define TISCI_DEV_RTI1 287
#define TISCI_DEV_RTI16 288
#define TISCI_DEV_RTI17 289
#define TISCI_DEV_RTI15 290
#define TISCI_DEV_RTI28 291
#define TISCI_DEV_RTI29 292
#define TISCI_DEV_RTI30 293
#define TISCI_DEV_RTI31 294
#define TISCI_DEV_MCU_RTI0 295
#define TISCI_DEV_MCU_RTI1 296
#define TISCI_DEV_SA2_UL0 297
#define TISCI_DEV_MCU_SA3_SS0 298
#define TISCI_DEV_MCU_SA3_SS0_DMSS_ECCAGGR_0 299
#define TISCI_DEV_MCU_SA3_SS0_INTAGGR_0 300
#define TISCI_DEV_MCU_SA3_SS0_PKTDMA_0 301
#define TISCI_DEV_MCU_SA3_SS0_RINGACC_0 302
#define TISCI_DEV_MCU_SA3_SS0_SA_UL_0 303
#define TISCI_DEV_WKUP_SMS0_AESEIP38T_0 304
#define TISCI_DEV_WKUP_TIFS0 305
#define TISCI_DEV_WKUP_HSM0 306
#define TISCI_DEV_WKUP_SMS0_CORTEX_M4F_SS_0 307
#define TISCI_DEV_WKUP_SMS0_CORTEX_M4F_SS_1 308
#define TISCI_DEV_WKUP_SMS0_CTI_0 309
#define TISCI_DEV_WKUP_SMS0_CTI_1 310
#define TISCI_DEV_WKUP_SMS0_DBG_AUTH_0 311
#define TISCI_DEV_WKUP_SMS0_DMTIMER_0 312
#define TISCI_DEV_WKUP_SMS0_DMTIMER_1 313
#define TISCI_DEV_WKUP_SMS0_DMTIMER_2 314
#define TISCI_DEV_WKUP_SMS0_DMTIMER_3 315
#define TISCI_DEV_WKUP_SMS0_DWT_0 316
#define TISCI_DEV_WKUP_SMS0_DWT_1 317
#define TISCI_DEV_WKUP_SMS0_FBP_0 318
#define TISCI_DEV_WKUP_SMS0_FBP_1 319
#define TISCI_DEV_WKUP_SMS0_FWMGR_0 320
#define TISCI_DEV_WKUP_SMS0_HSM_SRAM_0 321
#define TISCI_DEV_WKUP_SMS0_HSM_SRAM_1 322
#define TISCI_DEV_WKUP_SMS0_ITM_0 323
#define TISCI_DEV_WKUP_SMS0_ITM_1 324
#define TISCI_DEV_WKUP_SMS0_PWRCTRL_0 325
#define TISCI_DEV_WKUP_SMS0_RAT_0 326
#define TISCI_DEV_WKUP_SMS0_RAT_1 327
#define TISCI_DEV_WKUP_SMS0_ROM_0 328
#define TISCI_DEV_WKUP_SMS0_RTI_0 329
#define TISCI_DEV_WKUP_SMS0_RTI_1 330
#define TISCI_DEV_WKUP_SMS0_SCS_0 331
#define TISCI_DEV_WKUP_SMS0_SCS_1 332
#define TISCI_DEV_WKUP_SMS0_SEC_MGR_0 333
#define TISCI_DEV_WKUP_SMS0_SECCTRL_0 334
#define TISCI_DEV_WKUP_SMS0_TIFS_SRAM_0 335
#define TISCI_DEV_WKUP_SMS0_TIFS_SRAM_1 336
#define TISCI_DEV_WKUP_SMS0_WDTCTRL_0 337
#define TISCI_DEV_WKUP_SMS0_WDTCTRL_1 338
#define TISCI_DEV_MCSPI0 339
#define TISCI_DEV_MCSPI1 340
#define TISCI_DEV_MCSPI2 341
#define TISCI_DEV_MCSPI3 342
#define TISCI_DEV_MCSPI4 343
#define TISCI_DEV_MCSPI5 344
#define TISCI_DEV_MCSPI6 345
#define TISCI_DEV_MCSPI7 346
#define TISCI_DEV_MCU_MCSPI0 347
#define TISCI_DEV_MCU_MCSPI1 348
#define TISCI_DEV_MCU_MCSPI2 349
#define TISCI_DEV_UART1 350
#define TISCI_DEV_UART2 351
#define TISCI_DEV_UART3 352
#define TISCI_DEV_UART4 353
#define TISCI_DEV_UART5 354
#define TISCI_DEV_UART6 355
#define TISCI_DEV_UART7 356
#define TISCI_DEV_UART8 357
#define TISCI_DEV_UART9 358
#define TISCI_DEV_WKUP_UART0 359
#define TISCI_DEV_USB0 360
#define TISCI_DEV_VPAC0 361
#define TISCI_DEV_VUSR_DUAL0 362
#define TISCI_DEV_DPHY_TX0 363
#define TISCI_DEV_DPHY_TX1 364
#define TISCI_DEV_SERDES_10G0 365
#define TISCI_DEV_WKUPMCU2MAIN_VD 366
#define TISCI_DEV_FFI_MAIN_AC_CBASS_VD 367
#define TISCI_DEV_FFI_MAIN_AC_QM_CBASS_VD 368
#define TISCI_DEV_FFI_MAIN_HC_CBASS_VD 369
#define TISCI_DEV_FFI_MAIN_INFRA_CBASS_VD 370
#define TISCI_DEV_FFI_MAIN_IP_CBASS_VD 371
#define TISCI_DEV_FFI_MAIN_RC_CBASS_VD 372

#endif /* SOC_TISCI_DEVICES_H */

/* @} */
