module Comparator(input [7:0] input1, input [7:0] input2, output reg result);
always @ (input1 or input2)
  if (input1 > input2) begin
    result = 1'b1;
  end else begin
    result = 1'b0;
  end
endmodule