A single-cycle CPU using a subset of a RISC-based instruction set. Written in SystemVerilog on Quartus. Below is an image of the resulting waveforms obtained using ModelSim.

![ex](https://user-images.githubusercontent.com/78102845/184466083-60dafa62-03a9-4f72-956f-f0a7d1d99f89.png)

![exa](https://user-images.githubusercontent.com/78102845/184466029-80c68c00-48a1-4913-a976-f273f6f75a1d.png)
### todo
Add instructions. Make it multi-cycle. Add pipelining.
