// Seed: 24812750
module module_0 (
    output wire  id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output wand  id_4,
    input  wor   id_5,
    input  wor   id_6,
    output wand  id_7
);
  assign id_4 = -1 + -1 ? -1 ~^ id_2 : 1;
  wor id_9;
  assign id_9 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd83
) (
    output supply0 id_0,
    output tri1 id_1,
    output wire id_2,
    input supply1 id_3,
    output wire _id_4,
    input supply1 id_5,
    input tri id_6,
    output tri0 id_7
    , id_24,
    output tri id_8,
    input supply0 id_9,
    output tri1 id_10,
    inout tri id_11,
    input uwire id_12,
    input tri1 id_13,
    input uwire id_14,
    input uwire id_15,
    output wand id_16,
    input tri1 id_17,
    output tri id_18,
    output tri id_19,
    input uwire id_20,
    output wand id_21,
    output tri0 id_22
);
  assign id_1 = id_12;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_13,
      id_6,
      id_11,
      id_12,
      id_13,
      id_19
  );
  assign modCall_1.id_9 = 0;
  assign id_8 = 1;
  logic [1 : id_4] id_25;
  always force id_10 = 1;
endmodule
