Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 27 12:42:01 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (10)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND_CTRL/U_clk_divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.348        0.000                      0                  876        0.061        0.000                      0                  876        3.750        0.000                       0                   517  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.348        0.000                      0                  876        0.061        0.000                      0                  876        3.750        0.000                       0                   517  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 2.734ns (48.435%)  route 2.911ns (51.565%))
  Logic Levels:           12  (CARRY4=7 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.552     5.073    U_CLOCK/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  U_CLOCK/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_CLOCK/clk_counter_reg[0]/Q
                         net (fo=4, routed)           0.704     6.234    U_CLOCK/clk_counter_reg[0]
    SLICE_X14Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.358 f  U_CLOCK/clk_counter[0]_i_12/O
                         net (fo=1, routed)           0.661     7.019    U_CLOCK/clk_counter[0]_i_12_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I4_O)        0.148     7.167 f  U_CLOCK/clk_counter[0]_i_11/O
                         net (fo=1, routed)           0.310     7.476    U_CLOCK/clk_counter[0]_i_11_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.328     7.804 f  U_CLOCK/clk_counter[0]_i_10/O
                         net (fo=2, routed)           0.455     8.259    U_CLOCK/clk_counter[0]_i_10_n_0
    SLICE_X14Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.383 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=24, routed)          0.582     8.965    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.089 r  U_CLOCK/clk_counter[0]_i_2/O
                         net (fo=1, routed)           0.190     9.279    U_CLOCK/clk_counter[0]_i_2_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.805 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.805    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.919    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.042    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.156    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.270    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  U_CLOCK/clk_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.384    U_CLOCK/clk_counter_reg[20]_i_1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.718 r  U_CLOCK/clk_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.718    U_CLOCK/clk_counter_reg[24]_i_1_n_6
    SLICE_X15Y28         FDCE                                         r  U_CLOCK/clk_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.438    14.779    U_CLOCK/clk_IBUF_BUFG
    SLICE_X15Y28         FDCE                                         r  U_CLOCK/clk_counter_reg[25]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X15Y28         FDCE (Setup_fdce_C_D)        0.062    15.066    U_CLOCK/clk_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 U_FSM/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_msec_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 1.014ns (18.991%)  route 4.325ns (81.009%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.627     5.148    U_FSM/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  U_FSM/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  U_FSM/current_state_reg[1]/Q
                         net (fo=58, routed)          2.480     8.146    U_CLOCK/current_state[0]
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124     8.270 r  U_CLOCK/o_msec[6]_i_11/O
                         net (fo=1, routed)           0.323     8.593    U_CLOCK/o_msec[6]_i_11_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.717 r  U_CLOCK/o_msec[6]_i_9/O
                         net (fo=1, routed)           0.151     8.868    U_CLOCK/o_msec[6]_i_9_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.992 r  U_CLOCK/o_msec[6]_i_3/O
                         net (fo=1, routed)           0.552     9.544    U_CLOCK/o_msec[6]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.668 r  U_CLOCK/o_msec[6]_i_1/O
                         net (fo=7, routed)           0.819    10.488    U_CLOCK/o_msec[6]_i_1_n_0
    SLICE_X6Y25          FDCE                                         r  U_CLOCK/o_msec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.500    14.841    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  U_CLOCK/o_msec_reg[2]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y25          FDCE (Setup_fdce_C_CE)      -0.169    14.897    U_CLOCK/o_msec_reg[2]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 U_FSM/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_msec_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 1.014ns (18.991%)  route 4.325ns (81.009%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.627     5.148    U_FSM/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  U_FSM/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  U_FSM/current_state_reg[1]/Q
                         net (fo=58, routed)          2.480     8.146    U_CLOCK/current_state[0]
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124     8.270 r  U_CLOCK/o_msec[6]_i_11/O
                         net (fo=1, routed)           0.323     8.593    U_CLOCK/o_msec[6]_i_11_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.717 r  U_CLOCK/o_msec[6]_i_9/O
                         net (fo=1, routed)           0.151     8.868    U_CLOCK/o_msec[6]_i_9_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.992 r  U_CLOCK/o_msec[6]_i_3/O
                         net (fo=1, routed)           0.552     9.544    U_CLOCK/o_msec[6]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.668 r  U_CLOCK/o_msec[6]_i_1/O
                         net (fo=7, routed)           0.819    10.488    U_CLOCK/o_msec[6]_i_1_n_0
    SLICE_X6Y25          FDCE                                         r  U_CLOCK/o_msec_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.500    14.841    U_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y25          FDCE                                         r  U_CLOCK/o_msec_reg[3]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X6Y25          FDCE (Setup_fdce_C_CE)      -0.169    14.897    U_CLOCK/o_msec_reg[3]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 U_FSM/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_msec_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.014ns (19.167%)  route 4.276ns (80.833%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.627     5.148    U_FSM/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  U_FSM/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  U_FSM/current_state_reg[1]/Q
                         net (fo=58, routed)          2.480     8.146    U_CLOCK/current_state[0]
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124     8.270 r  U_CLOCK/o_msec[6]_i_11/O
                         net (fo=1, routed)           0.323     8.593    U_CLOCK/o_msec[6]_i_11_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.717 r  U_CLOCK/o_msec[6]_i_9/O
                         net (fo=1, routed)           0.151     8.868    U_CLOCK/o_msec[6]_i_9_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.992 r  U_CLOCK/o_msec[6]_i_3/O
                         net (fo=1, routed)           0.552     9.544    U_CLOCK/o_msec[6]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.668 r  U_CLOCK/o_msec[6]_i_1/O
                         net (fo=7, routed)           0.770    10.439    U_CLOCK/o_msec[6]_i_1_n_0
    SLICE_X7Y24          FDCE                                         r  U_CLOCK/o_msec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.500    14.841    U_CLOCK/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  U_CLOCK/o_msec_reg[0]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.861    U_CLOCK/o_msec_reg[0]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 U_FSM/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_msec_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.014ns (19.167%)  route 4.276ns (80.833%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.627     5.148    U_FSM/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  U_FSM/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  U_FSM/current_state_reg[1]/Q
                         net (fo=58, routed)          2.480     8.146    U_CLOCK/current_state[0]
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124     8.270 r  U_CLOCK/o_msec[6]_i_11/O
                         net (fo=1, routed)           0.323     8.593    U_CLOCK/o_msec[6]_i_11_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.717 r  U_CLOCK/o_msec[6]_i_9/O
                         net (fo=1, routed)           0.151     8.868    U_CLOCK/o_msec[6]_i_9_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.992 r  U_CLOCK/o_msec[6]_i_3/O
                         net (fo=1, routed)           0.552     9.544    U_CLOCK/o_msec[6]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.668 r  U_CLOCK/o_msec[6]_i_1/O
                         net (fo=7, routed)           0.770    10.439    U_CLOCK/o_msec[6]_i_1_n_0
    SLICE_X7Y24          FDCE                                         r  U_CLOCK/o_msec_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.500    14.841    U_CLOCK/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  U_CLOCK/o_msec_reg[4]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.861    U_CLOCK/o_msec_reg[4]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 U_FSM/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/o_msec_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.014ns (19.167%)  route 4.276ns (80.833%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.627     5.148    U_FSM/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  U_FSM/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  U_FSM/current_state_reg[1]/Q
                         net (fo=58, routed)          2.480     8.146    U_CLOCK/current_state[0]
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124     8.270 r  U_CLOCK/o_msec[6]_i_11/O
                         net (fo=1, routed)           0.323     8.593    U_CLOCK/o_msec[6]_i_11_n_0
    SLICE_X13Y24         LUT5 (Prop_lut5_I0_O)        0.124     8.717 r  U_CLOCK/o_msec[6]_i_9/O
                         net (fo=1, routed)           0.151     8.868    U_CLOCK/o_msec[6]_i_9_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.992 r  U_CLOCK/o_msec[6]_i_3/O
                         net (fo=1, routed)           0.552     9.544    U_CLOCK/o_msec[6]_i_3_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.668 r  U_CLOCK/o_msec[6]_i_1/O
                         net (fo=7, routed)           0.770    10.439    U_CLOCK/o_msec[6]_i_1_n_0
    SLICE_X7Y24          FDCE                                         r  U_CLOCK/o_msec_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.500    14.841    U_CLOCK/clk_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  U_CLOCK/o_msec_reg[5]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X7Y24          FDCE (Setup_fdce_C_CE)      -0.205    14.861    U_CLOCK/o_msec_reg[5]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 2.639ns (47.552%)  route 2.911ns (52.448%))
  Logic Levels:           12  (CARRY4=7 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.552     5.073    U_CLOCK/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  U_CLOCK/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_CLOCK/clk_counter_reg[0]/Q
                         net (fo=4, routed)           0.704     6.234    U_CLOCK/clk_counter_reg[0]
    SLICE_X14Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.358 f  U_CLOCK/clk_counter[0]_i_12/O
                         net (fo=1, routed)           0.661     7.019    U_CLOCK/clk_counter[0]_i_12_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I4_O)        0.148     7.167 f  U_CLOCK/clk_counter[0]_i_11/O
                         net (fo=1, routed)           0.310     7.476    U_CLOCK/clk_counter[0]_i_11_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.328     7.804 f  U_CLOCK/clk_counter[0]_i_10/O
                         net (fo=2, routed)           0.455     8.259    U_CLOCK/clk_counter[0]_i_10_n_0
    SLICE_X14Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.383 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=24, routed)          0.582     8.965    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.089 r  U_CLOCK/clk_counter[0]_i_2/O
                         net (fo=1, routed)           0.190     9.279    U_CLOCK/clk_counter[0]_i_2_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.805 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.805    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.919    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.042    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.156    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.270    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  U_CLOCK/clk_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.384    U_CLOCK/clk_counter_reg[20]_i_1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.623 r  U_CLOCK/clk_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.623    U_CLOCK/clk_counter_reg[24]_i_1_n_5
    SLICE_X15Y28         FDCE                                         r  U_CLOCK/clk_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.438    14.779    U_CLOCK/clk_IBUF_BUFG
    SLICE_X15Y28         FDCE                                         r  U_CLOCK/clk_counter_reg[26]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X15Y28         FDCE (Setup_fdce_C_D)        0.062    15.066    U_CLOCK/clk_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 2.623ns (47.401%)  route 2.911ns (52.599%))
  Logic Levels:           12  (CARRY4=7 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.552     5.073    U_CLOCK/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  U_CLOCK/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_CLOCK/clk_counter_reg[0]/Q
                         net (fo=4, routed)           0.704     6.234    U_CLOCK/clk_counter_reg[0]
    SLICE_X14Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.358 f  U_CLOCK/clk_counter[0]_i_12/O
                         net (fo=1, routed)           0.661     7.019    U_CLOCK/clk_counter[0]_i_12_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I4_O)        0.148     7.167 f  U_CLOCK/clk_counter[0]_i_11/O
                         net (fo=1, routed)           0.310     7.476    U_CLOCK/clk_counter[0]_i_11_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.328     7.804 f  U_CLOCK/clk_counter[0]_i_10/O
                         net (fo=2, routed)           0.455     8.259    U_CLOCK/clk_counter[0]_i_10_n_0
    SLICE_X14Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.383 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=24, routed)          0.582     8.965    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.089 r  U_CLOCK/clk_counter[0]_i_2/O
                         net (fo=1, routed)           0.190     9.279    U_CLOCK/clk_counter[0]_i_2_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.805 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.805    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.919    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.042    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.156    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.270    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.384 r  U_CLOCK/clk_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.384    U_CLOCK/clk_counter_reg[20]_i_1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.607 r  U_CLOCK/clk_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.607    U_CLOCK/clk_counter_reg[24]_i_1_n_7
    SLICE_X15Y28         FDCE                                         r  U_CLOCK/clk_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.438    14.779    U_CLOCK/clk_IBUF_BUFG
    SLICE_X15Y28         FDCE                                         r  U_CLOCK/clk_counter_reg[24]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X15Y28         FDCE (Setup_fdce_C_D)        0.062    15.066    U_CLOCK/clk_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 2.620ns (47.372%)  route 2.911ns (52.628%))
  Logic Levels:           11  (CARRY4=6 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.552     5.073    U_CLOCK/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  U_CLOCK/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_CLOCK/clk_counter_reg[0]/Q
                         net (fo=4, routed)           0.704     6.234    U_CLOCK/clk_counter_reg[0]
    SLICE_X14Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.358 f  U_CLOCK/clk_counter[0]_i_12/O
                         net (fo=1, routed)           0.661     7.019    U_CLOCK/clk_counter[0]_i_12_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I4_O)        0.148     7.167 f  U_CLOCK/clk_counter[0]_i_11/O
                         net (fo=1, routed)           0.310     7.476    U_CLOCK/clk_counter[0]_i_11_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.328     7.804 f  U_CLOCK/clk_counter[0]_i_10/O
                         net (fo=2, routed)           0.455     8.259    U_CLOCK/clk_counter[0]_i_10_n_0
    SLICE_X14Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.383 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=24, routed)          0.582     8.965    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.089 r  U_CLOCK/clk_counter[0]_i_2/O
                         net (fo=1, routed)           0.190     9.279    U_CLOCK/clk_counter[0]_i_2_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.805 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.805    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.919    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.042    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.156    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.270    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.604 r  U_CLOCK/clk_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.604    U_CLOCK/clk_counter_reg[20]_i_1_n_6
    SLICE_X15Y27         FDCE                                         r  U_CLOCK/clk_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.436    14.777    U_CLOCK/clk_IBUF_BUFG
    SLICE_X15Y27         FDCE                                         r  U_CLOCK/clk_counter_reg[21]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X15Y27         FDCE (Setup_fdce_C_D)        0.062    15.064    U_CLOCK/clk_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 U_CLOCK/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/clk_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.510ns  (logic 2.599ns (47.171%)  route 2.911ns (52.829%))
  Logic Levels:           11  (CARRY4=6 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.552     5.073    U_CLOCK/clk_IBUF_BUFG
    SLICE_X15Y22         FDCE                                         r  U_CLOCK/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  U_CLOCK/clk_counter_reg[0]/Q
                         net (fo=4, routed)           0.704     6.234    U_CLOCK/clk_counter_reg[0]
    SLICE_X14Y22         LUT4 (Prop_lut4_I1_O)        0.124     6.358 f  U_CLOCK/clk_counter[0]_i_12/O
                         net (fo=1, routed)           0.661     7.019    U_CLOCK/clk_counter[0]_i_12_n_0
    SLICE_X14Y23         LUT5 (Prop_lut5_I4_O)        0.148     7.167 f  U_CLOCK/clk_counter[0]_i_11/O
                         net (fo=1, routed)           0.310     7.476    U_CLOCK/clk_counter[0]_i_11_n_0
    SLICE_X14Y24         LUT6 (Prop_lut6_I0_O)        0.328     7.804 f  U_CLOCK/clk_counter[0]_i_10/O
                         net (fo=2, routed)           0.455     8.259    U_CLOCK/clk_counter[0]_i_10_n_0
    SLICE_X14Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.383 f  U_CLOCK/clk_counter[0]_i_8/O
                         net (fo=24, routed)          0.582     8.965    U_CLOCK/clk_counter[0]_i_8_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.089 r  U_CLOCK/clk_counter[0]_i_2/O
                         net (fo=1, routed)           0.190     9.279    U_CLOCK/clk_counter[0]_i_2_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.805 r  U_CLOCK/clk_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.805    U_CLOCK/clk_counter_reg[0]_i_1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.919 r  U_CLOCK/clk_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.919    U_CLOCK/clk_counter_reg[4]_i_1_n_0
    SLICE_X15Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.033 r  U_CLOCK/clk_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.042    U_CLOCK/clk_counter_reg[8]_i_1_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.156 r  U_CLOCK/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.156    U_CLOCK/clk_counter_reg[12]_i_1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.270 r  U_CLOCK/clk_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.270    U_CLOCK/clk_counter_reg[16]_i_1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.583 r  U_CLOCK/clk_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.583    U_CLOCK/clk_counter_reg[20]_i_1_n_4
    SLICE_X15Y27         FDCE                                         r  U_CLOCK/clk_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         1.436    14.777    U_CLOCK/clk_IBUF_BUFG
    SLICE_X15Y27         FDCE                                         r  U_CLOCK/clk_counter_reg[23]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X15Y27         FDCE (Setup_fdce_C_D)        0.062    15.064    U_CLOCK/clk_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  4.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.585     1.468    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.243     1.852    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X6Y19          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.854     1.981    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y19          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y19          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.585     1.468    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.243     1.852    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X6Y19          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.854     1.981    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y19          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y19          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.585     1.468    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.243     1.852    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X6Y19          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.854     1.981    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y19          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y19          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.585     1.468    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.243     1.852    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X6Y19          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.854     1.981    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y19          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y19          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.585     1.468    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.243     1.852    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X6Y19          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.854     1.981    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y19          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y19          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.585     1.468    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.243     1.852    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X6Y19          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.854     1.981    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y19          RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y19          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.585     1.468    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.243     1.852    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X6Y19          RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.854     1.981    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y19          RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y19          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.791    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.747%)  route 0.243ns (63.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.585     1.468    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.243     1.852    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X6Y19          RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.854     1.981    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X6Y19          RAMS32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y19          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.791    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.557     1.440    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.271     1.853    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.826     1.953    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.765    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.557     1.440    U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  U_UART_FIFO_TOP/u_fifo_rx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.271     1.853    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=516, routed)         0.826     1.953    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.765    U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y18    U_Btn_DB_CLEAR/prev_btn_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y17    U_Btn_DB_MIN/prev_btn_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y18    U_Btn_DB_RUN/prev_btn_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X8Y17    U_Btn_DB_RUN/prev_rx_done_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X10Y20   U_Btn_DB_SEC/prev_btn_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X11Y23   U_CLOCK/btn_hour_processed_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X13Y20   U_CLOCK/btn_min_processed_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X15Y17   U_CLOCK/btn_sec_processed_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X15Y28   U_CLOCK/clk_counter_reg[25]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y20    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y19    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y19    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y19    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y19    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y19    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y19    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y18   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y18   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y18   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y18   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y18   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y19   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y19   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y19   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y19   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y19   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC/CLK



