project -load "C:/repo/jabil2025/dmd/P1060973_FPGA/synthesis/top_syn.prj"
project -run
project -save
