// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rt_imp_proc_Loop_VITIS_LOOP_78_1_proc5 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        pMessage,
        memif_mem2hwt_dout,
        memif_mem2hwt_empty_n,
        memif_mem2hwt_read,
        ram_in_V_din,
        ram_in_V_full_n,
        ram_in_V_write,
        memif_hwt2mem_din,
        memif_hwt2mem_full_n,
        memif_hwt2mem_write
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [63:0] pMessage;
input  [63:0] memif_mem2hwt_dout;
input   memif_mem2hwt_empty_n;
output   memif_mem2hwt_read;
output  [63:0] ram_in_V_din;
input   ram_in_V_full_n;
output   ram_in_V_write;
output  [63:0] memif_hwt2mem_din;
input   memif_hwt2mem_full_n;
output   memif_hwt2mem_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg memif_mem2hwt_read;
reg ram_in_V_write;
reg[63:0] memif_hwt2mem_din;
reg memif_hwt2mem_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [8:0] p_len_15_fu_127_p3;
reg   [8:0] p_len_15_reg_156;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln78_fu_90_p2;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_done;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_idle;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_ready;
wire   [63:0] grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_memif_hwt2mem_din;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_memif_hwt2mem_write;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_done;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_idle;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_ready;
wire   [63:0] grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_memif_hwt2mem_din;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_memif_hwt2mem_write;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_done;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_idle;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_ready;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_memif_mem2hwt_read;
wire   [63:0] grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ram_in_V_din;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ram_in_V_write;
wire   [63:0] grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_rem_out_o;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_rem_out_o_ap_vld;
wire   [63:0] grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_addr_out_o;
wire    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_addr_out_o_ap_vld;
reg    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start_reg;
wire    ap_CS_fsm_state7;
reg   [8:0] ap_NS_fsm;
wire    ap_NS_fsm_state8;
wire    ap_CS_fsm_state9;
reg   [63:0] p_to_rem_fu_38;
reg   [63:0] p_addr_12_fu_42;
reg    ap_block_state1;
wire   [7:0] trunc_ln78_fu_99_p1;
wire   [8:0] zext_ln78_fu_107_p1;
wire   [8:0] p_to_border_fu_111_p2;
wire   [63:0] zext_ln78_1_fu_117_p1;
wire   [0:0] icmp_ln78_1_fu_121_p2;
wire   [8:0] trunc_ln78_1_fu_103_p1;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start_reg = 1'b0;
#0 grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start_reg = 1'b0;
#0 grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start_reg = 1'b0;
end

rt_imp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1 grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start),
    .ap_done(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_done),
    .ap_idle(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_idle),
    .ap_ready(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_ready),
    .zext_ln78_2(p_len_15_reg_156),
    .memif_hwt2mem_din(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_memif_hwt2mem_din),
    .memif_hwt2mem_full_n(memif_hwt2mem_full_n),
    .memif_hwt2mem_write(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_memif_hwt2mem_write)
);

rt_imp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128 grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start),
    .ap_done(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_done),
    .ap_idle(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_idle),
    .ap_ready(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_ready),
    .p_addr_12(p_addr_12_fu_42),
    .memif_hwt2mem_din(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_memif_hwt2mem_din),
    .memif_hwt2mem_full_n(memif_hwt2mem_full_n),
    .memif_hwt2mem_write(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_memif_hwt2mem_write)
);

rt_imp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2 grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start),
    .ap_done(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_done),
    .ap_idle(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_idle),
    .ap_ready(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_ready),
    .memif_mem2hwt_dout(memif_mem2hwt_dout),
    .memif_mem2hwt_empty_n(memif_mem2hwt_empty_n),
    .memif_mem2hwt_read(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_memif_mem2hwt_read),
    .ram_in_V_din(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ram_in_V_din),
    .ram_in_V_full_n(ram_in_V_full_n),
    .ram_in_V_write(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ram_in_V_write),
    .zext_ln78_2(p_len_15_reg_156),
    .p_rem_out_i(p_to_rem_fu_38),
    .p_rem_out_o(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_rem_out_o),
    .p_rem_out_o_ap_vld(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_rem_out_o_ap_vld),
    .p_addr_out_i(p_addr_12_fu_42),
    .p_addr_out_o(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_addr_out_o),
    .p_addr_out_o_ap_vld(grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_addr_out_o_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln78_fu_90_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start_reg <= 1'b1;
        end else if ((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_ready == 1'b1)) begin
            grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln78_fu_90_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start_reg <= 1'b1;
        end else if ((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_ready == 1'b1)) begin
            grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state8) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start_reg <= 1'b1;
        end else if ((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_ready == 1'b1)) begin
            grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_addr_12_fu_42 <= pMessage;
    end else if (((1'b1 == ap_CS_fsm_state9) & (grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_addr_out_o_ap_vld == 1'b1))) begin
        p_addr_12_fu_42 <= grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_addr_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_to_rem_fu_38 <= 64'd921600;
    end else if (((1'b1 == ap_CS_fsm_state9) & (grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_rem_out_o_ap_vld == 1'b1))) begin
        p_to_rem_fu_38 <= grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_p_rem_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_fu_90_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_len_15_reg_156 <= p_len_15_fu_127_p3;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln78_fu_90_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln78_fu_90_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        memif_hwt2mem_din = grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_memif_hwt2mem_din;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        memif_hwt2mem_din = grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_memif_hwt2mem_din;
    end else begin
        memif_hwt2mem_din = grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_memif_hwt2mem_din;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        memif_hwt2mem_write = grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_memif_hwt2mem_write;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        memif_hwt2mem_write = grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_memif_hwt2mem_write;
    end else begin
        memif_hwt2mem_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        memif_mem2hwt_read = grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_memif_mem2hwt_read;
    end else begin
        memif_mem2hwt_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ram_in_V_write = grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ram_in_V_write;
    end else begin
        ram_in_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln78_fu_90_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state8 = ap_NS_fsm[32'd7];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start = grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_128_fu_59_ap_start_reg;

assign grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start = grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_168_1_fu_52_ap_start_reg;

assign grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start = grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ap_start_reg;

assign icmp_ln78_1_fu_121_p2 = ((p_to_rem_fu_38 < zext_ln78_1_fu_117_p1) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_90_p2 = ((p_to_rem_fu_38 == 64'd0) ? 1'b1 : 1'b0);

assign p_len_15_fu_127_p3 = ((icmp_ln78_1_fu_121_p2[0:0] == 1'b1) ? trunc_ln78_1_fu_103_p1 : p_to_border_fu_111_p2);

assign p_to_border_fu_111_p2 = ($signed(9'd256) - $signed(zext_ln78_fu_107_p1));

assign ram_in_V_din = grp_proc_Loop_VITIS_LOOP_78_1_proc5_Pipeline_VITIS_LOOP_78_2_fu_66_ram_in_V_din;

assign start_out = real_start;

assign trunc_ln78_1_fu_103_p1 = p_to_rem_fu_38[8:0];

assign trunc_ln78_fu_99_p1 = p_addr_12_fu_42[7:0];

assign zext_ln78_1_fu_117_p1 = p_to_border_fu_111_p2;

assign zext_ln78_fu_107_p1 = trunc_ln78_fu_99_p1;

endmodule //rt_imp_proc_Loop_VITIS_LOOP_78_1_proc5
