INFO: [VRFC 10-163] Analyzing VHDL file "E:/Documents/GitHub/ENEL-489/Labs/Lab-1/Task-1/Task-1.srcs/sources_1/new/Mod16Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mod16Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Documents/GitHub/ENEL-489/Labs/Lab-1/Task-1/Task-1.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
