# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do cmd.do
# tb_async_fifo
# SIM
# EFX_IPM
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:57:01 on Jul 15,2024
# vlog -reportprogress 300 F:/FPGA_Project/IP_lib/user/sim/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:57:01 on Jul 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:57:01 on Jul 15,2024
# vlog -reportprogress 300 F:/FPGA_Project/IP_lib/user/src/memory/sync_fifo_test.v 
# -- Compiling module sync_fifo_test
# 
# Top level modules:
# 	sync_fifo_test
# End time: 21:57:01 on Jul 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 21:57:01 on Jul 15,2024
# vlog -reportprogress 300 F:/FPGA_Project/IP_lib/user/src/memory/FIFO/DPRAM.v 
# -- Compiling module DPRAM
# 
# Top level modules:
# 	DPRAM
# End time: 21:57:01 on Jul 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tb_async_fifo 
# Start time: 21:57:01 on Jul 15,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_async_fifo(fast)
# Loading work.async_fifo(fast)
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/sys_clk'.
# Error in macro ./cmd.do line 22
# ** UI-Msg: (vish-4014) No objects found matching '/testbench/sys_clk'.
#     while executing
# "add wave sim:/testbench/sys_clk"
vsim work.testbench -voptargs=+acc
# End time: 21:57:15 on Jul 15,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
# vsim work.testbench -voptargs="+acc" 
# Start time: 21:57:15 on Jul 15,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.sync_fifo_test(fast)
# Loading work.DPRAM(fast)
add wave -position insertpoint  \
sim:/testbench/sys_clk \
sim:/testbench/sys_rst \
sim:/testbench/i_tready \
sim:/testbench/o_tdata \
sim:/testbench/o_tvalid \
sim:/testbench/space \
sim:/testbench/occupied \
sim:/testbench/clear \
sim:/testbench/i_tdata \
sim:/testbench/i_tvalid \
sim:/testbench/o_tready
run 2us
# Time: 0, reset = 1, clear = 0, i_tdata = 00000000, i_tvalid = 0, i_tready = 1, o_tdata = 00000000, o_tvalid = 0, o_tready = 0, space =   512, occupied =     0
# Time: 10, reset = 0, clear = 0, i_tdata = a5a5a5a5, i_tvalid = 1, i_tready = 1, o_tdata = 00000000, o_tvalid = 0, o_tready = 0, space =   512, occupied =     0
# Time: 15, reset = 0, clear = 0, i_tdata = a5a5a5a5, i_tvalid = 1, i_tready = 1, o_tdata = 00000000, o_tvalid = 0, o_tready = 0, space =   511, occupied =     1
# Time: 20, reset = 0, clear = 0, i_tdata = 5a5a5a5a, i_tvalid = 1, i_tready = 1, o_tdata = 00000000, o_tvalid = 0, o_tready = 0, space =   511, occupied =     1
# Time: 25, reset = 0, clear = 0, i_tdata = 5a5a5a5a, i_tvalid = 1, i_tready = 1, o_tdata = 00000000, o_tvalid = 0, o_tready = 0, space =   510, occupied =     2
# Time: 30, reset = 0, clear = 0, i_tdata = 12345678, i_tvalid = 1, i_tready = 1, o_tdata = 00000000, o_tvalid = 0, o_tready = 0, space =   510, occupied =     2
# Time: 35, reset = 0, clear = 0, i_tdata = 12345678, i_tvalid = 1, i_tready = 1, o_tdata = a5a5a5a5, o_tvalid = 1, o_tready = 0, space =   509, occupied =     3
# Time: 40, reset = 0, clear = 0, i_tdata = 12345678, i_tvalid = 0, i_tready = 1, o_tdata = a5a5a5a5, o_tvalid = 1, o_tready = 0, space =   509, occupied =     3
# Time: 50, reset = 0, clear = 1, i_tdata = 12345678, i_tvalid = 0, i_tready = 1, o_tdata = a5a5a5a5, o_tvalid = 1, o_tready = 0, space =   509, occupied =     3
# Time: 55, reset = 0, clear = 1, i_tdata = 12345678, i_tvalid = 0, i_tready = 1, o_tdata = 00000000, o_tvalid = 0, o_tready = 0, space =   512, occupied =     0
# Time: 60, reset = 0, clear = 0, i_tdata = 12345678, i_tvalid = 0, i_tready = 1, o_tdata = 00000000, o_tvalid = 0, o_tready = 0, space =   512, occupied =     0
# Time: 65, reset = 0, clear = 0, i_tdata = 12345678, i_tvalid = 0, i_tready = 1, o_tdata = 5a5a5a5a, o_tvalid = 0, o_tready = 0, space =   512, occupied =     0
# Time: 70, reset = 0, clear = 0, i_tdata = 12345678, i_tvalid = 0, i_tready = 1, o_tdata = 5a5a5a5a, o_tvalid = 0, o_tready = 1, space =   512, occupied =     0
# End time: 22:19:21 on Jul 15,2024, Elapsed time: 0:22:06
# Errors: 0, Warnings: 0
