;redcode
;assert 1
	SPL 0, #-202
	MOV -207, <-100
	SPL 0, #-202
	MOV -7, <-20
	JMN -64, #20
	SUB @-10, 9
	MOV -7, <-20
	SUB -96, @-122
	ADD @-146, 100
	ADD @-146, 100
	SUB -6, @-122
	ADD 110, 9
	SPL 0, 3
	SUB @14, 300
	MOV -7, <-20
	CMP <16, 520
	ADD @-146, 500
	SUB @-10, 9
	ADD <16, 520
	SUB @121, 193
	SUB @127, 106
	ADD <16, 520
	SUB @127, 106
	SUB @-10, 9
	SPL 0, #-202
	CMP -6, @-122
	JMP @12, #200
	SPL 90, #120
	JMN <-6, #72
	SLT 110, 9
	SUB #460, 1
	DJN 0, 9
	SPL 90, #120
	SPL 90, #120
	SPL 0, #-202
	MOV -7, <-20
	SUB -6, @-122
	SPL 0, #-202
	SUB @-125, 186
	ADD 110, 9
	SPL 0, #-202
	SUB @159, 101
	SUB @159, 101
	DJN -4, @-20
	MOV -7, <-20
	ADD 10, 20
	SPL 0, #-202
	MOV -7, <-20
	SPL 0, #-202
	MOV -207, <-100
	SPL 0, #-202
	MOV -7, <-20
	JMN -64, #20
	SUB @-10, 9
	MOV -7, <-20
	SUB -96, @-122
	ADD @-146, 100
	ADD @-146, 100
	SUB -6, @-122
