{"index": 862, "svad": "This property verifies that the DetectionWindow signal is correctly assigned after an RxReset occurs.\n\nWhen the active-high reset signal RxReset becomes asserted (equal to 1) at the rising edge of the MRxClk clock, the property requires that on the very next clock cycle, the DetectionWindow signal must be set to 1.\n\nThe assertion is disabled when RxReset is not asserted (equal to 0), meaning the check only occurs during reset conditions. If this expected behavior is not met, it indicates that DetectionWindow was not properly assigned following an RxReset.", "reference_sva": "property p_DetectionWindow_assignment_on_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 DetectionWindow == 1;\nendproperty\nassert_p_DetectionWindow_assignment_on_RxReset: assert property (p_DetectionWindow_assignment_on_RxReset) else $error(\"Assertion failed: DetectionWindow is not assigned correctly after RxReset\");", "generated_sva": "property DetectionWindow_after_RxReset;\n  @(posedge MRxClk) disable iff (!RxReset)\n  RxReset |=> (DetectionWindow == 1'b1);\nendproperty\n\nassert property (DetectionWindow_after_RxReset)\nelse $error(\"DetectionWindow was not properly assigned following an RxReset\");", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_DetectionWindow_assignment_on_RxReset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `DetectionWindow`\n\n* **Clocks & Resets:**\n    * Primary Clock: `MRxClk` (posedge)\n    * Reset Signal: `RxReset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `RxReset == 1`\n    * Response condition: `##1 DetectionWindow == 1`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `RxReset == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 DetectionWindow == 1`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (RxReset == 0)`\n    * Property is disabled when reset `RxReset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge MRxClk) RxReset == 1 |-> ##1 DetectionWindow == 1`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_DetectionWindow_assignment_on_RxReset;\n    @(posedge MRxClk) disable iff (RxReset == 0)\n        RxReset == 1 |-> ##1 DetectionWindow == 1;\nendproperty\nassert_p_DetectionWindow_assignment_on_RxReset: assert property (p_DetectionWindow_assignment_on_RxReset) else $error(\"Assertion failed: DetectionWindow is not assigned correctly after RxReset\");\n```\n\n**Summary:**\nProperty `p_DetectionWindow_assignment_on_RxReset` uses overlapping implication synchronized to `MRxClk`.", "error_message": null, "generation_time": 43.60630989074707, "verification_time": 0.01572895050048828, "from_cache": false}