// Seed: 1733177658
module module_0 (
    output tri1 id_0,
    output wire id_1
);
  assign id_0 = !id_3;
  wire id_4;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri id_4
    , id_25,
    input tri id_5,
    output uwire id_6,
    output wire id_7,
    output wand id_8,
    output wire id_9,
    output uwire id_10,
    output wor id_11,
    input uwire id_12,
    input wand id_13,
    output supply1 id_14,
    output wire id_15,
    input wire id_16,
    output wand id_17,
    input wor id_18,
    output wire id_19,
    input tri1 id_20,
    input supply1 id_21,
    input wor id_22,
    input wor id_23
);
  assign id_3 = 1'b0;
  xor primCall (
      id_9, id_20, id_5, id_21, id_12, id_18, id_2, id_13, id_23, id_0, id_25, id_22, id_16
  );
  module_0 modCall_1 (
      id_19,
      id_9
  );
endmodule
