{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572449580340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572449580349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 09:33:00 2019 " "Processing started: Wed Oct 30 09:33:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572449580349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449580349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LOAC_P7_CISC -c LOAC_P7_CISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off LOAC_P7_CISC -c LOAC_P7_CISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449580349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572449581812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572449581813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acumulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acumulador-Behavioral " "Found design unit 1: acumulador-Behavioral" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449600955 ""} { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449600955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449600955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_ID-Behavioral " "Found design unit 1: contador_ID-Behavioral" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449600955 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_ID " "Found entity 1: contador_ID" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449600955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449600955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-Behavioral " "Found design unit 1: contador-Behavioral" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449600972 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449600972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449600972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenador_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatenador_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador_datos-Behavioral " "Found design unit 1: concatenador_datos-Behavioral" {  } { { "concatenador_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/concatenador_datos.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449600980 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador_datos " "Found entity 1: concatenador_datos" {  } { { "concatenador_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/concatenador_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449600980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449600980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/divisor_datos.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449600980 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/divisor_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449600980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449600980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-Behavioral " "Found design unit 1: mux1-Behavioral" {  } { { "mux1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601000 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-Behavioral " "Found design unit 1: mux2-Behavioral" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601008 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-Behavioral " "Found design unit 1: mux3-Behavioral" {  } { { "mux3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601019 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-Behavioral " "Found design unit 1: registro-Behavioral" {  } { { "registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601023 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_interrupciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrl_interrupciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_interrupciones-Behavioral " "Found design unit 1: ctrl_interrupciones-Behavioral" {  } { { "ctrl_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ctrl_interrupciones.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601036 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_interrupciones " "Found entity 1: ctrl_interrupciones" {  } { { "ctrl_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ctrl_interrupciones.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-Behavioral " "Found design unit 1: ram-Behavioral" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601039 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferdatabus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bufferdatabus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferDataBus-Behavioral " "Found design unit 1: bufferDataBus-Behavioral" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBus.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601050 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferDataBus " "Found entity 1: bufferDataBus" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBus.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_seleccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_seleccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_seleccion-Behavioral " "Found design unit 1: logica_seleccion-Behavioral" {  } { { "logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/logica_seleccion.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601050 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_seleccion " "Found entity 1: logica_seleccion" {  } { { "logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/logica_seleccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601066 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_microinst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_microinst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_MicroInst-Behavioral " "Found design unit 1: registro_MicroInst-Behavioral" {  } { { "registro_MicroInst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_MicroInst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601083 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_MicroInst " "Found entity 1: registro_MicroInst" {  } { { "registro_MicroInst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_MicroInst.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sec-Behavioral " "Found design unit 1: registro_sec-Behavioral" {  } { { "registro_sec.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_sec.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601085 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sec " "Found entity 1: registro_sec" {  } { { "registro_sec.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_sec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upa-Behavioral " "Found design unit 1: upa-Behavioral" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601102 ""} { "Info" "ISGN_ENTITY_NAME" "1 upa " "Found entity 1: upa" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_direccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_direccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_direccion-Behavioral " "Found design unit 1: registro_direccion-Behavioral" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_direccion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601102 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_direccion " "Found entity 1: registro_direccion" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_direccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_instruccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_instruccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_instruccion-Behavioral " "Found design unit 1: registro_instruccion-Behavioral" {  } { { "registro_instruccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_instruccion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601122 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_instruccion " "Found entity 1: registro_instruccion" {  } { { "registro_instruccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_instruccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loac_p7_cisc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file loac_p7_cisc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LOAC_P7_CISC " "Found entity 1: LOAC_P7_CISC" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regedos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regedos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegEdos " "Found entity 1: RegEdos" {  } { { "RegEdos.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/RegEdos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-Behavioral " "Found design unit 1: mux8-Behavioral" {  } { { "mux8.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601185 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file secuenciador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 secuenciador " "Found entity 1: secuenciador" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenador_entradas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatenador_entradas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador_entradas-Behavioral " "Found design unit 1: concatenador_entradas-Behavioral" {  } { { "concatenador_entradas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/concatenador_entradas.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601244 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador_entradas " "Found entity 1: concatenador_entradas" {  } { { "concatenador_entradas.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/concatenador_entradas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferdatabusbaja.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bufferdatabusbaja.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferDataBusbaja-Behavioral " "Found design unit 1: bufferDataBusbaja-Behavioral" {  } { { "bufferDataBusbaja.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBusbaja.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601250 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferDataBusbaja " "Found entity 1: bufferDataBusbaja" {  } { { "bufferDataBusbaja.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBusbaja.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_idx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_idx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_IDX-Behavioral " "Found design unit 1: contador_IDX-Behavioral" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601265 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_IDX " "Found entity 1: contador_IDX" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449601265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449601265 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LOAC_P7_CISC " "Elaborating entity \"LOAC_P7_CISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572449601648 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Yupa2\[7..0\] Yupa " "Bus \"Yupa2\[7..0\]\" found using same base name as \"Yupa\", which might lead to a name conflict." {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 216 1184 1416 488 "upa" "" } { 216 1184 1416 488 "upa" "" } { 216 1184 1416 488 "upa" "" } { 216 1184 1416 488 "upa" "" } { 216 1184 1416 488 "upa" "" } { 216 1184 1416 488 "upa" "" } { 216 1184 1416 488 "upa" "" } { 216 1184 1416 488 "upa" "" } { 216 1184 1416 488 "upa" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1572449601883 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Yupa " "Converted elements in bus name \"Yupa\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Yupa\[7..0\] Yupa7..0 " "Converted element name(s) from \"Yupa\[7..0\]\" to \"Yupa7..0\"" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 216 1184 1416 488 "upa" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449601883 ""}  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 216 1184 1416 488 "upa" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1572449601883 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Yupa2 " "Converted elements in bus name \"Yupa2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Yupa2\[7..0\] Yupa27..0 " "Converted element name(s) from \"Yupa2\[7..0\]\" to \"Yupa27..0\"" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 216 1184 1416 488 "upa" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449601883 ""}  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 216 1184 1416 488 "upa" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1572449601883 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "contador RegPila " "Block or symbol \"contador\" of instance \"RegPila\" overlaps another block or symbol" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 752 1128 1328 928 "RegPila" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1572449601899 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "contador_ID inst13 " "Block or symbol \"contador_ID\" of instance \"inst13\" overlaps another block or symbol" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 752 536 736 928 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1572449601899 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "secuenciador inst6 " "Block or symbol \"secuenciador\" of instance \"inst6\" overlaps another block or symbol" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { -1360 440 696 -368 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1572449601899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:RegAux " "Elaborating entity \"contador\" for hierarchy \"contador:RegAux\"" {  } { { "LOAC_P7_CISC.bdf" "RegAux" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 752 848 1048 928 "RegAux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449601971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secuenciador secuenciador:inst6 " "Elaborating entity \"secuenciador\" for hierarchy \"secuenciador:inst6\"" {  } { { "LOAC_P7_CISC.bdf" "inst6" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { -1360 440 696 -368 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449602024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_seleccion secuenciador:inst6\|logica_seleccion:inst1 " "Elaborating entity \"logica_seleccion\" for hierarchy \"secuenciador:inst6\|logica_seleccion:inst1\"" {  } { { "secuenciador.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 336 448 632 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449602052 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SELECTOR logica_seleccion.vhd(18) " "VHDL Process Statement warning at logica_seleccion.vhd(18): inferring latch(es) for signal or variable \"SELECTOR\", which holds its previous value in one or more paths through the process" {  } { { "logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/logica_seleccion.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572449602067 "|LOAC_P7_CISC|secuenciador:inst6|logica_seleccion:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PL logica_seleccion.vhd(18) " "VHDL Process Statement warning at logica_seleccion.vhd(18): inferring latch(es) for signal or variable \"PL\", which holds its previous value in one or more paths through the process" {  } { { "logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/logica_seleccion.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572449602067 "|LOAC_P7_CISC|secuenciador:inst6|logica_seleccion:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAP1 logica_seleccion.vhd(18) " "VHDL Process Statement warning at logica_seleccion.vhd(18): inferring latch(es) for signal or variable \"MAP1\", which holds its previous value in one or more paths through the process" {  } { { "logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/logica_seleccion.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572449602067 "|LOAC_P7_CISC|secuenciador:inst6|logica_seleccion:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VECT logica_seleccion.vhd(18) " "VHDL Process Statement warning at logica_seleccion.vhd(18): inferring latch(es) for signal or variable \"VECT\", which holds its previous value in one or more paths through the process" {  } { { "logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/logica_seleccion.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572449602067 "|LOAC_P7_CISC|secuenciador:inst6|logica_seleccion:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESETFF logica_seleccion.vhd(18) " "VHDL Process Statement warning at logica_seleccion.vhd(18): inferring latch(es) for signal or variable \"RESETFF\", which holds its previous value in one or more paths through the process" {  } { { "logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/logica_seleccion.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572449602076 "|LOAC_P7_CISC|secuenciador:inst6|logica_seleccion:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESETFF logica_seleccion.vhd(18) " "Inferred latch for \"RESETFF\" at logica_seleccion.vhd(18)" {  } { { "logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/logica_seleccion.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449602076 "|LOAC_P7_CISC|secuenciador:inst6|logica_seleccion:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECT logica_seleccion.vhd(18) " "Inferred latch for \"VECT\" at logica_seleccion.vhd(18)" {  } { { "logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/logica_seleccion.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449602076 "|LOAC_P7_CISC|secuenciador:inst6|logica_seleccion:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAP1 logica_seleccion.vhd(18) " "Inferred latch for \"MAP1\" at logica_seleccion.vhd(18)" {  } { { "logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/logica_seleccion.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449602076 "|LOAC_P7_CISC|secuenciador:inst6|logica_seleccion:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PL logica_seleccion.vhd(18) " "Inferred latch for \"PL\" at logica_seleccion.vhd(18)" {  } { { "logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/logica_seleccion.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449602076 "|LOAC_P7_CISC|secuenciador:inst6|logica_seleccion:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTOR logica_seleccion.vhd(18) " "Inferred latch for \"SELECTOR\" at logica_seleccion.vhd(18)" {  } { { "logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/logica_seleccion.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449602077 "|LOAC_P7_CISC|secuenciador:inst6|logica_seleccion:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX secuenciador:inst6\|MUX:inst6 " "Elaborating entity \"MUX\" for hierarchy \"secuenciador:inst6\|MUX:inst6\"" {  } { { "secuenciador.bdf" "inst6" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 48 1192 1304 136 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449602223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "secuenciador:inst6\|MUX:inst6 " "Elaborated megafunction instantiation \"secuenciador:inst6\|MUX:inst6\"" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 48 1192 1304 136 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449602245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "secuenciador:inst6\|MUX:inst6 " "Instantiated megafunction \"secuenciador:inst6\|MUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449602245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 5 " "Parameter \"WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449602245 ""}  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 48 1192 1304 136 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572449602245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux secuenciador:inst6\|MUX:inst6\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"secuenciador:inst6\|MUX:inst6\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449602508 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "secuenciador:inst6\|MUX:inst6\|lpm_mux:\$00001 secuenciador:inst6\|MUX:inst6 " "Elaborated megafunction instantiation \"secuenciador:inst6\|MUX:inst6\|lpm_mux:\$00001\", which is child of megafunction instantiation \"secuenciador:inst6\|MUX:inst6\"" {  } { { "mux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } } { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 48 1192 1304 136 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449602516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k7c " "Found entity 1: mux_k7c" {  } { { "db/mux_k7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/db/mux_k7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449602766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449602766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k7c secuenciador:inst6\|MUX:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated " "Elaborating entity \"mux_k7c\" for hierarchy \"secuenciador:inst6\|MUX:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449602766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_sec secuenciador:inst6\|registro_sec:inst3 " "Elaborating entity \"registro_sec\" for hierarchy \"secuenciador:inst6\|registro_sec:inst3\"" {  } { { "secuenciador.bdf" "inst3" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 152 728 968 1160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449602832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory secuenciador:inst6\|memory:inst " "Elaborating entity \"memory\" for hierarchy \"secuenciador:inst6\|memory:inst\"" {  } { { "secuenciador.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 184 464 640 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449602869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX secuenciador:inst6\|BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"secuenciador:inst6\|BUSMUX:inst5\"" {  } { { "secuenciador.bdf" "inst5" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 168 152 264 256 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449603231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "secuenciador:inst6\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"secuenciador:inst6\|BUSMUX:inst5\"" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 168 152 264 256 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449603254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "secuenciador:inst6\|BUSMUX:inst5 " "Instantiated megafunction \"secuenciador:inst6\|BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449603254 ""}  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 168 152 264 256 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572449603254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux secuenciador:inst6\|BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"secuenciador:inst6\|BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449603341 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "secuenciador:inst6\|BUSMUX:inst5\|lpm_mux:\$00000 secuenciador:inst6\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"secuenciador:inst6\|BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"secuenciador:inst6\|BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 168 152 264 256 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449603377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f7c " "Found entity 1: mux_f7c" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/db/mux_f7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572449603484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449603484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_f7c secuenciador:inst6\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated " "Elaborating entity \"mux_f7c\" for hierarchy \"secuenciador:inst6\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449603497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_MicroInst secuenciador:inst6\|registro_MicroInst:inst2 " "Elaborating entity \"registro_MicroInst\" for hierarchy \"secuenciador:inst6\|registro_MicroInst:inst2\"" {  } { { "secuenciador.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { -56 176 416 56 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449603597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_instruccion registro_instruccion:inst11 " "Elaborating entity \"registro_instruccion\" for hierarchy \"registro_instruccion:inst11\"" {  } { { "LOAC_P7_CISC.bdf" "inst11" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { -1680 448 680 -1568 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449603648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_ID contador_ID:inst13 " "Elaborating entity \"contador_ID\" for hierarchy \"contador_ID:inst13\"" {  } { { "LOAC_P7_CISC.bdf" "inst13" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 752 536 736 928 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449603697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_IDX contador_IDX:inst9 " "Elaborating entity \"contador_IDX\" for hierarchy \"contador_IDX:inst9\"" {  } { { "LOAC_P7_CISC.bdf" "inst9" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 744 192 392 920 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449603748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:AcumuladorB " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:AcumuladorB\"" {  } { { "LOAC_P7_CISC.bdf" "AcumuladorB" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { -1368 840 1016 -1224 "AcumuladorB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449603804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferDataBus bufferDataBus:inst1 " "Elaborating entity \"bufferDataBus\" for hierarchy \"bufferDataBus:inst1\"" {  } { { "LOAC_P7_CISC.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { -712 2040 2208 -632 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449603831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferDataBusbaja bufferDataBusbaja:inst7 " "Elaborating entity \"bufferDataBusbaja\" for hierarchy \"bufferDataBusbaja:inst7\"" {  } { { "LOAC_P7_CISC.bdf" "inst7" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { -592 2064 2232 -512 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449603864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst " "Elaborating entity \"ram\" for hierarchy \"ram:inst\"" {  } { { "LOAC_P7_CISC.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { -160 2416 2528 32 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449603898 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem ram.vhd(22) " "VHDL Process Statement warning at ram.vhd(22): inferring latch(es) for signal or variable \"mem\", which holds its previous value in one or more paths through the process" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572449603947 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[255\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[255\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604014 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[255\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[255\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604014 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[255\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[255\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604014 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[255\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[255\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604027 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[255\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[255\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604027 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[255\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[255\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604027 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[255\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[255\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604027 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[255\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[255\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604027 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[254\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[254\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604028 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[254\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[254\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604028 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[254\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[254\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604028 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[254\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[254\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604028 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[254\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[254\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604028 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[254\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[254\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604029 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[254\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[254\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604029 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[254\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[254\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604029 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[253\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[253\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604029 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[253\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[253\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604029 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[253\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[253\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604030 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[253\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[253\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604031 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[253\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[253\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604031 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[253\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[253\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604031 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[253\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[253\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604031 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[253\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[253\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604031 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[252\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[252\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604032 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[252\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[252\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604032 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[252\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[252\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604032 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[252\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[252\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604032 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[252\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[252\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604032 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[252\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[252\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604032 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[252\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[252\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604032 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[252\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[252\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604033 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[251\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[251\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604033 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[251\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[251\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604033 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[251\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[251\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604033 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[251\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[251\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604033 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[251\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[251\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604033 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[251\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[251\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604034 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[251\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[251\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604034 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[251\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[251\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604034 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[250\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[250\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604034 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[250\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[250\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604034 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[250\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[250\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604034 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[250\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[250\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604034 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[250\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[250\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604034 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[250\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[250\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604034 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[250\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[250\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604034 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[250\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[250\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604034 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[249\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[249\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604035 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[249\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[249\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604035 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[249\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[249\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604036 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[249\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[249\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604036 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[249\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[249\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604036 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[249\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[249\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604036 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[249\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[249\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604036 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[249\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[249\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604036 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[248\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[248\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604036 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[248\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[248\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604036 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[248\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[248\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604037 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[248\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[248\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604037 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[248\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[248\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604037 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[248\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[248\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604037 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[248\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[248\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604037 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[248\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[248\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604037 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[247\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[247\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604037 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[247\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[247\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604037 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[247\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[247\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604037 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[247\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[247\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604037 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[247\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[247\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604037 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[247\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[247\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604037 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[247\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[247\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604038 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[247\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[247\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604038 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[246\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[246\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604038 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[246\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[246\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604038 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[246\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[246\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604038 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[246\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[246\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604038 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[246\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[246\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604038 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[246\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[246\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604038 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[246\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[246\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604038 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[246\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[246\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604038 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[245\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[245\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604038 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[245\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[245\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604038 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[245\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[245\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604038 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[245\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[245\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604039 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[245\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[245\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604039 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[245\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[245\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604039 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[245\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[245\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604039 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[245\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[245\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604039 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[244\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[244\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604039 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[244\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[244\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604039 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[244\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[244\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604039 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[244\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[244\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604039 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[244\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[244\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604039 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[244\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[244\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604039 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[244\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[244\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604040 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[244\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[244\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604040 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[243\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[243\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604040 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[243\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[243\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604040 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[243\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[243\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604040 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[243\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[243\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604040 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[243\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[243\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604040 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[243\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[243\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604040 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[243\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[243\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604040 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[243\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[243\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604040 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[242\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[242\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604040 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[242\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[242\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604040 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[242\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[242\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604040 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[242\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[242\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604041 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[242\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[242\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604041 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[242\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[242\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604041 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[242\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[242\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604041 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[242\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[242\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604041 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[241\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[241\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604041 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[241\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[241\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604041 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[241\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[241\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604041 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[241\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[241\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604041 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[241\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[241\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604041 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[241\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[241\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604041 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[241\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[241\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604042 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[241\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[241\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604042 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[240\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[240\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604042 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[240\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[240\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604042 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[240\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[240\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604042 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[240\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[240\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604042 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[240\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[240\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604042 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[240\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[240\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604042 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[240\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[240\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604042 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[240\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[240\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604042 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[239\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[239\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604042 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[239\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[239\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604043 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[239\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[239\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604043 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[239\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[239\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604043 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[239\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[239\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604043 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[239\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[239\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604043 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[239\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[239\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604043 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[239\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[239\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604043 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[238\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[238\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604043 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[238\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[238\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604043 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[238\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[238\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604043 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[238\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[238\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604043 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[238\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[238\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604043 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[238\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[238\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604045 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[238\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[238\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604045 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[238\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[238\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604045 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[237\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[237\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604045 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[237\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[237\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604045 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[237\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[237\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604045 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[237\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[237\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604045 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[237\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[237\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604045 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[237\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[237\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604045 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[237\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[237\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604045 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[237\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[237\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604046 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[236\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[236\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604046 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[236\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[236\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604046 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[236\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[236\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604046 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[236\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[236\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604046 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[236\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[236\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604046 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[236\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[236\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604046 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[236\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[236\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604046 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[236\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[236\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604047 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[235\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[235\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604047 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[235\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[235\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604047 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[235\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[235\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604047 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[235\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[235\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604047 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[235\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[235\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604047 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[235\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[235\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604047 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[235\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[235\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604047 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[235\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[235\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604047 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[234\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[234\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604047 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[234\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[234\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604047 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[234\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[234\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604047 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[234\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[234\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604047 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[234\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[234\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604047 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[234\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[234\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604047 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[234\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[234\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604048 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[234\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[234\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604048 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[233\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[233\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604048 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[233\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[233\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604048 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[233\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[233\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604048 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[233\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[233\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604048 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[233\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[233\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604048 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[233\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[233\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604048 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[233\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[233\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604048 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[233\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[233\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604048 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[232\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[232\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604048 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[232\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[232\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604048 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[232\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[232\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604049 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[232\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[232\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604049 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[232\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[232\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604049 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[232\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[232\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604049 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[232\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[232\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604049 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[232\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[232\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604049 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[231\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[231\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604049 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[231\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[231\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604049 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[231\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[231\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604049 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[231\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[231\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604049 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[231\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[231\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604049 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[231\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[231\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604050 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[231\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[231\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604050 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[231\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[231\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604050 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[230\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[230\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604050 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[230\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[230\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604050 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[230\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[230\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604050 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[230\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[230\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604050 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[230\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[230\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604050 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[230\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[230\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604050 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[230\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[230\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604050 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[230\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[230\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604050 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[229\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[229\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604051 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[229\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[229\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604051 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[229\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[229\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604051 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[229\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[229\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604051 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[229\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[229\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604051 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[229\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[229\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604051 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[229\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[229\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604051 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[229\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[229\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604051 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[228\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[228\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604051 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[228\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[228\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604051 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[228\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[228\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604051 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[228\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[228\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604051 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[228\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[228\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604052 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[228\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[228\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604052 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[228\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[228\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604052 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[228\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[228\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604052 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[227\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[227\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604052 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[227\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[227\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604052 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[227\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[227\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604052 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[227\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[227\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604052 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[227\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[227\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604052 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[227\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[227\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604052 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[227\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[227\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604052 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[227\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[227\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604052 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[226\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[226\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604052 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[226\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[226\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604053 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[226\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[226\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604053 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[226\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[226\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604053 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[226\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[226\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604053 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[226\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[226\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604053 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[226\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[226\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604053 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[226\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[226\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604053 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[225\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[225\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604053 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[225\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[225\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604053 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[225\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[225\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604053 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[225\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[225\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604053 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[225\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[225\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604054 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[225\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[225\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604055 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[225\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[225\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604055 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[225\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[225\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604055 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[224\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[224\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604055 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[224\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[224\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604055 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[224\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[224\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604055 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[224\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[224\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604055 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[224\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[224\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604055 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[224\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[224\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604055 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[224\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[224\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604055 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[224\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[224\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604056 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[223\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[223\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604056 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[223\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[223\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604056 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[223\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[223\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604056 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[223\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[223\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604056 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[223\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[223\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604056 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[223\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[223\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604056 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[223\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[223\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604056 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[223\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[223\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604056 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[222\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[222\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604056 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[222\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[222\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604056 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[222\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[222\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604056 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[222\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[222\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604056 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[222\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[222\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604057 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[222\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[222\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604057 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[222\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[222\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604057 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[222\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[222\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604057 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[221\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[221\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604057 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[221\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[221\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604057 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[221\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[221\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604057 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[221\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[221\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604057 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[221\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[221\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604057 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[221\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[221\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604057 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[221\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[221\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604057 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[221\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[221\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604057 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[220\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[220\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604058 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[220\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[220\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604058 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[220\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[220\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604058 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[220\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[220\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604058 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[220\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[220\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604058 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[220\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[220\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604058 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[220\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[220\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604058 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[220\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[220\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604058 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[219\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[219\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604058 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[219\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[219\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604059 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[219\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[219\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604059 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[219\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[219\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604059 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[219\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[219\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604059 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[219\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[219\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604059 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[219\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[219\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604059 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[219\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[219\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604059 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[218\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[218\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604059 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[218\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[218\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604059 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[218\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[218\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604059 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[218\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[218\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604060 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[218\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[218\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604060 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[218\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[218\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604060 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[218\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[218\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604060 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[218\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[218\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604060 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[217\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[217\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604060 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[217\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[217\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604060 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[217\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[217\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604060 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[217\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[217\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604060 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[217\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[217\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604060 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[217\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[217\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604060 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[217\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[217\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604060 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[217\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[217\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604060 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[216\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[216\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604060 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[216\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[216\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604060 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[216\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[216\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604060 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[216\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[216\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604061 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[216\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[216\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604061 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[216\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[216\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604061 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[216\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[216\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604061 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[216\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[216\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604061 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[215\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[215\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604061 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[215\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[215\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604061 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[215\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[215\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604061 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[215\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[215\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604061 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[215\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[215\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604061 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[215\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[215\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604061 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[215\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[215\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604062 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[215\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[215\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604062 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[214\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[214\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604062 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[214\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[214\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604062 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[214\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[214\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604062 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[214\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[214\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604062 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[214\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[214\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604062 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[214\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[214\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604062 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[214\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[214\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604062 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[214\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[214\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604062 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[213\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[213\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604062 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[213\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[213\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604063 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[213\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[213\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604063 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[213\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[213\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604063 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[213\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[213\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604063 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[213\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[213\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604063 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[213\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[213\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604063 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[213\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[213\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604063 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[212\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[212\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604063 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[212\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[212\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604063 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[212\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[212\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604063 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[212\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[212\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604063 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[212\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[212\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604063 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[212\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[212\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604064 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[212\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[212\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604064 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[212\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[212\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604064 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[211\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[211\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604064 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[211\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[211\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604064 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[211\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[211\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604064 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[211\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[211\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604064 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[211\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[211\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604064 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[211\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[211\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604064 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[211\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[211\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604064 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[211\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[211\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604064 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[210\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[210\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604065 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[210\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[210\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604066 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[210\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[210\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604066 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[210\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[210\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604066 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[210\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[210\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604066 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[210\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[210\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604066 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[210\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[210\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604066 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[210\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[210\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604066 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[209\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[209\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604066 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[209\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[209\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604066 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[209\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[209\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604066 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[209\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[209\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604066 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[209\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[209\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604066 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[209\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[209\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604067 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[209\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[209\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604067 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[209\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[209\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604067 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[208\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[208\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604067 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[208\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[208\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604067 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[208\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[208\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604067 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[208\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[208\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604067 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[208\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[208\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604067 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[208\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[208\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604067 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[208\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[208\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604068 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[208\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[208\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604068 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[207\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[207\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604068 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[207\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[207\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604068 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[207\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[207\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604068 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[207\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[207\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604068 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[207\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[207\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604068 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[207\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[207\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604068 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[207\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[207\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604068 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[207\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[207\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604068 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[206\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[206\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604068 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[206\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[206\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604068 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[206\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[206\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604069 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[206\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[206\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604069 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[206\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[206\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604069 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[206\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[206\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604069 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[206\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[206\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604069 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[206\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[206\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604069 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[205\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[205\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604069 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[205\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[205\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604069 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[205\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[205\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604069 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[205\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[205\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604069 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[205\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[205\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604069 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[205\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[205\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604069 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[205\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[205\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604069 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[205\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[205\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604070 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[204\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[204\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604070 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[204\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[204\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604070 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[204\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[204\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604070 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[204\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[204\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604070 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[204\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[204\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604070 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[204\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[204\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604070 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[204\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[204\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604070 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[204\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[204\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604070 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[203\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[203\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604070 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[203\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[203\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604070 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[203\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[203\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604071 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[203\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[203\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604071 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[203\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[203\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604071 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[203\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[203\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604071 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[203\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[203\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604071 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[203\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[203\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604071 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[202\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[202\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604071 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[202\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[202\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604071 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[202\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[202\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604071 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[202\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[202\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604071 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[202\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[202\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604071 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[202\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[202\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604071 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[202\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[202\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604071 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[202\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[202\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604072 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[201\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[201\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604072 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[201\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[201\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604072 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[201\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[201\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604072 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[201\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[201\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604072 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[201\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[201\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604072 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[201\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[201\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604072 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[201\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[201\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604072 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[201\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[201\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604072 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[200\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[200\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604072 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[200\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[200\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604072 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[200\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[200\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604072 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[200\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[200\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604073 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[200\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[200\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604073 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[200\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[200\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604073 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[200\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[200\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604073 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[200\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[200\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604073 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[199\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[199\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604073 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[199\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[199\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604073 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[199\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[199\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604073 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[199\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[199\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604073 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[199\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[199\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604073 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[199\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[199\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604073 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[199\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[199\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604073 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[199\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[199\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604074 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[198\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[198\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604074 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[198\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[198\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604074 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[198\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[198\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604074 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[198\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[198\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604074 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[198\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[198\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604074 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[198\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[198\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604074 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[198\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[198\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604074 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[198\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[198\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604074 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[197\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[197\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604074 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[197\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[197\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604074 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[197\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[197\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604074 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[197\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[197\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604075 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[197\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[197\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604075 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[197\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[197\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604075 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[197\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[197\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604075 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[197\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[197\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604075 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[196\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[196\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604075 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[196\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[196\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604075 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[196\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[196\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604075 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[196\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[196\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604075 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[196\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[196\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604075 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[196\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[196\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604075 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[196\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[196\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604075 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[196\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[196\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604076 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[195\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[195\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604076 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[195\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[195\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604076 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[195\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[195\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604076 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[195\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[195\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604076 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[195\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[195\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604076 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[195\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[195\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604076 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[195\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[195\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604076 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[195\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[195\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604076 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[194\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[194\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604076 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[194\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[194\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604076 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[194\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[194\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604076 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[194\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[194\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604077 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[194\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[194\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604077 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[194\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[194\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604077 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[194\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[194\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604077 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[194\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[194\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604077 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[193\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[193\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604077 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[193\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[193\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604077 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[193\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[193\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604077 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[193\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[193\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604077 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[193\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[193\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604077 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[193\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[193\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604077 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[193\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[193\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604078 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[193\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[193\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604078 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[192\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[192\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604078 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[192\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[192\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604078 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[192\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[192\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604078 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[192\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[192\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604078 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[192\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[192\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604078 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[192\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[192\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604078 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[192\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[192\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604078 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[192\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[192\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604078 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[191\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[191\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604078 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[191\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[191\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604078 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[191\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[191\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604080 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[191\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[191\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604080 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[191\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[191\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604080 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[191\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[191\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604080 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[191\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[191\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604080 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[191\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[191\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604080 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[190\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[190\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604080 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[190\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[190\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604080 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[190\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[190\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604080 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[190\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[190\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604080 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[190\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[190\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604080 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[190\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[190\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604081 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[190\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[190\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604081 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[190\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[190\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604081 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[189\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[189\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604081 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[189\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[189\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604081 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[189\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[189\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604081 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[189\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[189\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604081 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[189\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[189\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604081 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[189\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[189\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604081 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[189\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[189\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604081 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[189\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[189\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604081 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[188\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[188\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604081 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[188\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[188\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604081 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[188\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[188\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604082 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[188\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[188\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604082 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[188\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[188\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604082 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[188\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[188\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604082 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[188\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[188\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604082 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[188\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[188\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604082 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[187\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[187\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604082 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[187\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[187\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604082 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[187\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[187\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604082 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[187\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[187\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604082 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[187\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[187\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604082 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[187\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[187\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604082 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[187\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[187\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604083 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[187\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[187\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604083 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[186\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[186\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604083 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[186\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[186\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604083 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[186\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[186\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604083 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[186\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[186\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604083 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[186\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[186\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604083 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[186\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[186\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604083 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[186\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[186\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604083 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[186\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[186\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604083 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[185\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[185\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604083 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[185\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[185\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604083 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[185\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[185\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604084 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[185\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[185\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604084 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[185\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[185\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604084 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[185\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[185\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604084 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[185\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[185\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604084 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[185\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[185\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604084 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[184\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[184\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604084 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[184\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[184\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604084 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[184\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[184\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604084 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[184\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[184\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604084 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[184\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[184\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604084 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[184\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[184\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604084 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[184\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[184\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604085 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[184\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[184\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604085 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[183\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[183\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604085 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[183\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[183\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604085 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[183\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[183\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604085 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[183\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[183\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604085 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[183\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[183\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604085 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[183\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[183\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604085 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[183\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[183\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604085 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[183\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[183\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604085 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[182\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[182\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604085 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[182\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[182\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604085 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[182\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[182\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604086 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[182\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[182\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604086 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[182\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[182\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604086 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[182\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[182\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604086 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[182\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[182\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604086 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[182\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[182\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604086 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[181\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[181\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604086 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[181\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[181\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604086 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[181\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[181\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604086 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[181\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[181\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604086 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[181\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[181\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604086 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[181\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[181\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604086 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[181\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[181\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604087 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[181\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[181\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604087 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[180\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[180\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604087 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[180\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[180\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604087 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[180\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[180\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604087 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[180\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[180\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604087 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[180\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[180\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604087 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[180\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[180\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604087 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[180\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[180\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604087 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[180\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[180\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604087 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[179\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[179\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604087 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[179\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[179\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604087 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[179\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[179\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604088 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[179\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[179\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604088 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[179\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[179\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604088 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[179\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[179\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604088 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[179\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[179\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604088 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[179\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[179\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604088 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[178\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[178\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604088 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[178\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[178\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604088 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[178\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[178\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604088 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[178\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[178\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604088 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[178\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[178\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604088 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[178\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[178\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604088 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[178\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[178\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604089 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[178\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[178\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604089 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[177\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[177\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604089 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[177\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[177\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604089 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[177\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[177\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604089 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[177\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[177\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604089 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[177\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[177\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604089 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[177\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[177\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604089 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[177\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[177\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604090 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[177\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[177\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604090 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[176\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[176\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604090 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[176\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[176\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604090 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[176\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[176\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604090 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[176\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[176\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604090 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[176\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[176\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604090 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[176\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[176\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604090 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[176\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[176\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604090 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[176\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[176\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604090 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[175\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[175\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604090 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[175\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[175\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604090 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[175\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[175\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604091 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[175\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[175\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604091 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[175\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[175\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604091 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[175\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[175\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604091 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[175\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[175\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604091 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[175\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[175\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604091 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[174\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[174\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604091 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[174\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[174\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604091 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[174\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[174\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604091 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[174\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[174\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604091 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[174\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[174\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604091 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[174\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[174\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604091 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[174\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[174\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604093 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[174\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[174\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604093 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[173\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[173\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604093 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[173\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[173\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604093 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[173\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[173\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604093 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[173\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[173\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604093 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[173\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[173\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604093 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[173\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[173\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604093 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[173\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[173\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604093 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[173\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[173\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604093 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[172\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[172\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604093 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[172\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[172\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604093 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[172\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[172\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604094 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[172\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[172\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604094 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[172\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[172\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604094 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[172\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[172\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604094 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[172\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[172\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604094 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[172\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[172\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604094 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[171\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[171\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604094 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[171\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[171\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604094 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[171\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[171\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604094 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[171\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[171\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604094 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[171\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[171\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604094 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[171\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[171\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604095 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[171\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[171\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604095 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[171\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[171\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604095 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[170\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[170\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604095 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[170\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[170\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604095 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[170\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[170\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604095 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[170\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[170\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604095 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[170\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[170\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604095 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[170\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[170\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604095 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[170\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[170\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604096 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[170\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[170\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604096 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[169\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[169\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604096 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[169\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[169\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604096 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[169\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[169\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604096 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[169\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[169\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604096 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[169\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[169\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604097 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[169\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[169\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604097 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[169\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[169\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604097 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[169\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[169\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604097 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[168\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[168\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604097 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[168\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[168\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604097 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[168\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[168\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604097 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[168\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[168\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604098 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[168\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[168\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604098 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[168\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[168\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604098 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[168\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[168\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604098 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[168\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[168\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604098 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[167\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[167\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604098 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[167\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[167\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604098 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[167\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[167\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604098 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[167\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[167\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604099 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[167\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[167\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604099 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[167\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[167\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604099 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[167\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[167\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604099 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[167\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[167\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604099 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[166\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[166\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604099 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[166\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[166\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604099 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[166\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[166\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604100 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[166\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[166\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604100 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[166\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[166\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604100 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[166\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[166\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604100 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[166\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[166\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604100 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[166\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[166\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604100 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[165\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[165\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604100 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[165\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[165\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604100 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[165\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[165\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604101 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[165\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[165\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604101 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[165\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[165\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604101 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[165\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[165\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604101 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[165\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[165\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604101 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[165\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[165\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604101 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[164\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[164\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604101 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[164\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[164\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604102 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[164\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[164\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604102 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[164\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[164\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604102 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[164\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[164\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604102 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[164\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[164\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604102 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[164\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[164\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604102 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[164\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[164\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604102 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[163\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[163\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604103 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[163\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[163\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604103 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[163\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[163\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604103 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[163\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[163\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604103 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[163\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[163\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604103 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[163\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[163\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604103 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[163\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[163\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604103 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[163\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[163\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604104 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[162\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[162\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604104 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[162\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[162\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604104 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[162\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[162\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604104 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[162\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[162\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604104 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[162\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[162\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604105 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[162\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[162\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604106 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[162\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[162\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604106 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[162\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[162\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604106 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[161\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[161\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604106 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[161\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[161\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604106 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[161\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[161\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604106 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[161\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[161\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604107 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[161\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[161\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604107 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[161\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[161\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604107 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[161\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[161\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604107 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[161\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[161\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604107 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[160\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[160\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604107 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[160\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[160\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604107 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[160\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[160\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604107 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[160\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[160\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604108 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[160\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[160\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604108 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[160\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[160\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604108 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[160\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[160\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604108 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[160\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[160\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604109 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[159\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[159\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604109 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[159\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[159\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604109 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[159\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[159\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604109 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[159\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[159\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604109 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[159\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[159\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604109 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[159\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[159\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604110 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[159\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[159\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604110 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[159\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[159\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604110 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[158\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[158\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604110 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[158\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[158\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604110 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[158\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[158\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604110 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[158\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[158\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604110 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[158\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[158\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604110 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[158\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[158\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604110 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[158\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[158\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604110 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[158\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[158\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604110 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[157\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[157\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604110 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[157\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[157\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604111 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[157\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[157\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604111 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[157\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[157\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604111 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[157\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[157\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604111 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[157\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[157\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604111 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[157\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[157\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604111 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[157\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[157\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604111 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[156\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[156\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604111 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[156\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[156\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604111 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[156\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[156\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604112 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[156\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[156\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604112 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[156\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[156\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604112 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[156\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[156\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604112 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[156\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[156\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604112 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[156\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[156\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604112 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[155\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[155\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604112 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[155\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[155\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604112 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[155\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[155\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604113 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[155\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[155\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604113 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[155\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[155\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604113 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[155\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[155\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604113 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[155\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[155\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604113 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[155\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[155\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604114 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[154\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[154\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604114 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[154\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[154\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604114 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[154\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[154\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604114 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[154\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[154\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604114 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[154\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[154\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604114 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[154\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[154\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604114 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[154\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[154\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604114 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[154\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[154\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604114 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[153\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[153\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604114 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[153\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[153\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604114 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[153\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[153\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604115 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[153\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[153\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604115 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[153\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[153\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604115 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[153\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[153\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604115 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[153\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[153\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604115 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[153\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[153\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604115 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[152\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[152\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604115 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[152\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[152\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604115 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[152\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[152\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604115 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[152\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[152\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604115 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[152\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[152\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604115 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[152\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[152\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604116 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[152\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[152\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604116 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[152\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[152\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604116 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[151\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[151\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604116 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[151\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[151\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604116 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[151\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[151\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604116 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[151\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[151\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604116 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[151\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[151\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604116 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[151\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[151\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604117 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[151\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[151\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604132 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[151\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[151\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604132 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[150\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[150\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604132 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[150\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[150\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604132 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[150\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[150\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604132 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[150\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[150\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604132 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[150\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[150\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604132 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[150\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[150\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604132 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[150\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[150\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604132 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[150\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[150\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604133 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[149\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[149\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604133 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[149\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[149\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604133 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[149\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[149\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604133 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[149\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[149\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604133 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[149\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[149\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604133 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[149\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[149\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604133 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[149\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[149\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604133 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[149\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[149\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604133 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[148\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[148\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604133 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[148\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[148\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604133 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[148\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[148\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604133 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[148\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[148\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604135 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[148\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[148\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604135 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[148\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[148\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604135 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[148\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[148\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604135 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[148\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[148\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604135 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[147\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[147\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604135 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[147\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[147\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604135 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[147\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[147\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604135 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[147\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[147\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604135 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[147\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[147\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604135 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[147\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[147\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604135 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[147\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[147\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604136 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[147\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[147\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604136 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[146\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[146\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604136 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[146\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[146\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604136 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[146\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[146\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604136 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[146\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[146\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604136 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[146\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[146\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604136 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[146\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[146\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604136 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[146\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[146\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604136 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[146\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[146\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604136 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[145\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[145\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604136 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[145\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[145\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604137 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[145\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[145\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604137 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[145\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[145\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604137 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[145\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[145\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604137 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[145\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[145\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604137 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[145\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[145\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604137 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[145\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[145\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604137 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[144\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[144\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604137 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[144\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[144\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604137 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[144\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[144\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604137 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[144\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[144\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604137 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[144\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[144\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604137 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[144\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[144\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604138 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[144\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[144\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604138 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[144\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[144\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604138 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[143\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[143\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604138 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[143\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[143\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604138 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[143\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[143\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604138 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[143\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[143\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604138 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[143\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[143\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604138 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[143\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[143\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604138 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[143\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[143\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604138 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[143\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[143\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604138 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[142\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[142\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604139 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[142\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[142\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604139 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[142\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[142\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604139 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[142\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[142\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604139 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[142\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[142\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604139 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[142\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[142\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604139 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[142\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[142\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604139 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[142\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[142\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604139 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[141\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[141\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604139 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[141\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[141\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604139 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[141\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[141\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604139 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[141\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[141\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604140 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[141\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[141\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604140 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[141\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[141\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604140 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[141\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[141\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604140 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[141\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[141\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604140 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[140\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[140\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604140 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[140\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[140\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604140 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[140\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[140\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604140 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[140\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[140\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604140 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[140\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[140\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604140 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[140\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[140\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604140 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[140\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[140\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604141 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[140\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[140\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604141 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[139\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[139\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604141 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[139\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[139\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604141 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[139\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[139\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604141 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[139\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[139\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604141 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[139\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[139\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604141 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[139\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[139\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604141 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[139\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[139\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604141 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[139\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[139\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604141 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[138\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[138\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604141 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[138\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[138\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604141 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[138\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[138\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604142 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[138\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[138\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604142 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[138\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[138\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604142 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[138\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[138\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604142 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[138\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[138\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604142 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[138\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[138\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604142 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[137\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[137\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604142 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[137\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[137\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604142 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[137\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[137\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604142 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[137\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[137\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604142 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[137\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[137\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604142 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[137\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[137\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604143 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[137\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[137\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604143 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[137\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[137\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604143 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[136\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[136\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604143 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[136\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[136\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604143 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[136\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[136\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604143 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[136\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[136\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604143 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[136\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[136\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604143 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[136\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[136\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604143 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[136\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[136\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604143 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[136\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[136\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604143 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[135\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[135\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604144 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[135\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[135\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604144 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[135\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[135\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604144 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[135\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[135\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604144 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[135\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[135\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604144 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[135\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[135\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604144 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[135\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[135\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604144 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[135\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[135\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604144 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[134\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[134\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604144 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[134\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[134\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604144 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[134\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[134\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604144 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[134\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[134\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604145 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[134\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[134\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604145 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[134\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[134\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604145 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[134\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[134\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604145 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[134\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[134\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604145 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[133\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[133\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604145 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[133\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[133\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604145 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[133\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[133\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604145 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[133\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[133\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604145 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[133\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[133\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604145 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[133\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[133\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604145 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[133\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[133\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604146 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[133\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[133\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604146 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[132\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[132\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604146 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[132\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[132\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604146 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[132\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[132\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604146 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[132\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[132\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604146 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[132\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[132\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604146 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[132\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[132\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604146 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[132\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[132\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604146 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[132\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[132\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604146 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[131\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[131\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604146 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[131\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[131\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604146 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[131\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[131\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604147 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[131\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[131\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604147 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[131\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[131\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604147 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[131\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[131\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604147 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[131\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[131\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604147 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[131\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[131\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604147 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[130\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[130\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604147 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[130\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[130\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604147 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[130\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[130\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604147 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[130\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[130\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604147 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[130\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[130\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604147 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[130\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[130\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604148 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[130\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[130\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604149 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[130\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[130\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604149 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[129\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[129\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604149 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[129\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[129\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604149 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[129\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[129\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604149 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[129\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[129\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604149 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[129\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[129\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604149 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[129\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[129\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604149 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[129\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[129\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604149 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[129\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[129\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604149 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[128\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[128\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604150 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[128\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[128\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604150 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[128\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[128\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604150 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[128\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[128\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604150 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[128\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[128\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604150 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[128\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[128\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604150 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[128\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[128\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604150 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[128\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[128\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604150 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[127\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604150 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[127\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604150 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[127\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604150 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[127\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604150 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[127\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604151 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[127\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604151 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[127\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604151 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[127\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[127\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604151 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[126\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604151 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[126\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604151 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[126\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604151 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[126\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604152 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[126\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604152 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[126\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604152 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[126\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604152 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[126\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[126\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604152 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[125\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604152 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[125\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604152 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[125\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604152 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[125\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604152 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[125\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604152 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[125\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604153 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[125\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604153 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[125\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[125\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604153 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[124\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604153 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[124\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604153 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[124\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604153 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[124\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604153 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[124\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604153 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[124\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604153 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[124\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604153 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[124\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[124\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604154 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[123\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604154 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[123\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604154 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[123\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604154 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[123\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604154 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[123\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604154 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[123\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604154 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[123\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604154 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[123\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[123\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604154 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[122\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604154 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[122\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604154 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[122\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604155 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[122\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604155 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[122\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604155 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[122\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604155 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[122\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604155 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[122\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[122\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604155 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[121\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604155 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[121\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604155 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[121\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604155 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[121\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604155 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[121\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604155 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[121\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604156 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[121\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604156 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[121\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[121\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604156 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[120\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604156 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[120\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604156 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[120\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604156 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[120\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604156 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[120\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604156 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[120\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604156 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[120\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604156 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[120\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[120\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604156 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[119\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604157 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[119\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604157 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[119\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604157 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[119\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604157 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[119\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604157 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[119\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604157 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[119\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604157 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[119\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[119\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604157 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[118\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604157 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[118\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604157 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[118\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604157 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[118\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604159 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[118\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604159 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[118\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604159 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[118\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604159 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[118\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[118\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604159 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[117\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604159 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[117\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604159 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[117\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604159 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[117\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604159 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[117\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604159 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[117\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604159 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[117\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604160 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[117\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[117\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604160 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[116\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604160 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[116\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604160 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[116\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604160 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[116\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604160 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[116\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604160 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[116\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604160 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[116\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604160 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[116\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[116\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604160 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[115\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604161 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[115\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604161 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[115\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604161 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[115\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604161 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[115\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604161 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[115\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604161 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[115\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604161 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[115\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[115\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604161 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[114\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604161 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[114\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604161 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[114\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604161 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[114\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604162 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[114\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604162 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[114\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604162 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[114\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604162 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[114\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[114\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604162 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[113\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604162 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[113\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604162 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[113\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604162 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[113\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604162 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[113\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604162 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[113\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604162 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[113\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604163 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[113\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[113\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604163 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[112\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604163 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[112\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604163 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[112\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604163 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[112\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604163 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[112\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604163 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[112\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604163 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[112\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604163 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[112\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[112\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604163 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[111\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604163 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[111\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604164 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[111\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604164 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[111\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604164 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[111\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604164 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[111\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604164 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[111\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604164 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[111\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[111\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604164 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[110\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604164 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[110\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604164 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[110\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604164 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[110\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604165 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[110\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604165 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[110\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604165 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[110\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604165 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[110\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[110\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604165 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[109\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604165 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[109\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604165 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[109\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604165 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[109\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604165 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[109\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604165 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[109\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604165 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[109\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604166 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[109\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[109\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604166 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[108\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604166 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[108\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604166 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[108\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604166 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[108\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604166 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[108\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604166 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[108\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604166 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[108\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604166 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[108\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[108\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604166 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[107\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604166 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[107\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604167 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[107\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604167 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[107\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604167 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[107\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604167 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[107\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604167 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[107\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604167 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[107\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[107\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604167 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[106\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604167 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[106\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604167 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[106\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604167 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[106\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604167 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[106\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604167 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[106\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604168 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[106\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604168 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[106\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[106\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604168 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[105\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604168 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[105\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604168 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[105\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604168 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[105\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604168 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[105\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604168 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[105\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604168 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[105\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604168 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[105\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[105\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604168 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[104\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604169 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[104\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604169 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[104\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604169 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[104\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604169 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[104\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604169 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[104\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604169 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[104\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604169 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[104\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[104\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604169 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[103\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604169 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[103\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604169 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[103\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604171 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[103\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604171 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[103\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604171 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[103\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604171 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[103\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604171 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[103\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[103\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604171 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[102\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604171 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[102\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604171 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[102\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604171 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[102\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604172 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[102\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604173 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[102\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604173 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[102\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604173 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[102\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[102\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604173 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[101\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604173 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[101\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604173 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[101\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604173 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[101\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604173 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[101\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604173 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[101\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604174 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[101\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604174 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[101\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[101\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604174 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[100\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604174 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[100\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604174 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[100\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604174 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[100\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604174 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[100\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604174 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[100\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604174 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[100\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604174 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[100\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[100\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604174 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[99\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604174 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[99\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604174 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[99\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604175 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[99\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604175 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[99\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604175 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[99\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604175 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[99\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604175 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[99\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[99\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604175 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[98\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604175 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[98\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604175 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[98\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604176 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[98\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604176 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[98\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604176 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[98\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604176 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[98\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604176 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[98\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[98\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604176 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[97\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604176 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[97\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604176 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[97\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604176 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[97\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604176 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[97\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604176 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[97\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604176 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[97\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604177 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[97\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[97\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604177 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[96\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604177 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[96\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604177 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[96\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604177 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[96\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604177 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[96\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604177 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[96\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604177 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[96\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604177 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[96\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[96\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604177 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[95\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604178 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[95\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604178 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[95\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604178 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[95\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604178 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[95\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604178 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[95\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604178 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[95\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604178 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[95\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[95\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604178 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[94\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604179 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[94\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604179 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[94\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604179 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[94\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604179 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[94\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604179 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[94\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604179 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[94\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604179 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[94\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[94\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604179 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[93\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604179 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[93\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604180 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[93\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604181 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[93\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604181 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[93\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604181 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[93\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604181 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[93\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604181 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[93\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[93\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604181 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[92\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604181 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[92\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604181 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[92\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604181 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[92\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604181 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[92\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604182 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[92\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604182 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[92\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604182 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[92\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[92\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604182 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[91\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604182 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[91\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604182 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[91\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604182 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[91\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604182 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[91\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604182 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[91\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604182 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[91\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604182 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[91\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[91\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604183 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[90\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604183 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[90\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604183 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[90\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604183 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[90\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604183 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[90\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604183 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[90\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604183 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[90\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604183 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[90\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[90\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604183 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[89\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604183 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[89\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604183 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[89\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604184 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[89\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604184 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[89\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604184 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[89\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604184 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[89\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604184 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[89\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[89\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604184 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[88\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604184 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[88\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604184 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[88\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604184 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[88\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604184 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[88\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604184 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[88\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604184 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[88\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604185 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[88\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[88\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604185 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[87\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604185 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[87\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604185 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[87\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604185 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[87\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604185 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[87\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604185 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[87\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604185 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[87\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604185 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[87\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[87\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604185 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[86\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604186 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[86\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604186 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[86\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604186 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[86\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604186 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[86\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604186 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[86\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604186 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[86\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604186 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[86\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[86\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604186 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[85\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604186 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[85\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604186 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[85\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604186 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[85\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604187 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[85\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604187 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[85\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604187 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[85\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604187 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[85\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[85\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604187 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[84\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604187 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[84\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604187 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[84\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604187 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[84\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604187 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[84\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604187 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[84\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604187 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[84\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604187 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[84\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[84\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604188 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[83\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604188 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[83\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604188 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[83\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604188 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[83\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604188 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[83\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604188 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[83\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604188 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[83\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604188 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[83\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[83\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604188 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[82\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604188 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[82\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604189 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[82\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604189 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[82\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604189 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[82\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604189 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[82\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604189 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[82\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604189 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[82\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[82\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604189 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[81\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604189 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[81\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604189 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[81\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604189 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[81\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604189 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[81\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604190 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[81\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604190 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[81\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604190 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[81\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[81\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604190 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[80\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604190 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[80\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604190 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[80\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604190 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[80\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604190 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[80\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604190 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[80\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604190 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[80\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604190 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[80\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[80\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604192 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[79\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604192 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[79\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604192 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[79\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604192 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[79\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604192 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[79\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604192 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[79\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604192 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[79\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604192 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[79\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[79\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604192 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[78\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604192 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[78\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604193 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[78\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604193 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[78\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604193 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[78\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604193 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[78\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604193 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[78\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604193 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[78\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[78\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604193 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[77\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604193 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[77\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604193 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[77\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604193 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[77\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604194 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[77\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604194 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[77\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604194 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[77\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604194 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[77\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[77\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604194 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[76\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604194 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[76\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604194 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[76\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604194 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[76\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604194 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[76\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604194 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[76\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604195 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[76\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604195 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[76\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[76\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604195 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[75\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604195 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[75\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604195 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[75\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604195 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[75\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604195 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[75\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604196 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[75\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604196 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[75\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604196 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[75\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[75\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604196 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[74\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604196 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[74\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604196 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[74\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604196 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[74\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604196 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[74\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604196 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[74\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604196 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[74\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604196 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[74\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[74\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604196 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[73\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604196 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[73\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604197 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[73\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604197 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[73\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604197 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[73\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604197 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[73\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604197 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[73\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604197 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[73\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[73\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604197 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[72\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604197 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[72\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604197 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[72\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604197 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[72\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604198 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[72\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604198 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[72\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604198 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[72\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604198 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[72\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[72\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604198 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[71\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604198 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[71\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604198 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[71\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604198 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[71\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604198 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[71\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604198 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[71\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604199 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[71\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604199 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[71\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[71\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604199 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[70\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604199 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[70\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604199 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[70\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604199 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[70\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604199 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[70\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604199 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[70\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604199 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[70\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604199 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[70\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[70\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604199 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[69\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604200 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[69\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604200 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[69\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604200 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[69\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604200 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[69\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604200 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[69\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604200 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[69\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604200 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[69\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[69\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604200 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[68\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604200 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[68\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604200 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[68\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604201 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[68\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604201 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[68\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604201 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[68\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604201 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[68\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604201 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[68\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604201 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[67\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604201 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[67\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604201 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[67\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604201 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[67\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604201 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[67\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604202 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[67\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604203 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[67\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604203 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[67\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[67\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604203 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[66\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604203 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[66\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604203 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[66\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604203 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[66\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604203 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[66\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604203 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[66\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604203 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[66\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604203 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[66\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[66\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604204 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[65\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604204 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[65\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604204 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[65\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604204 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[65\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604204 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[65\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604204 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[65\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604204 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[65\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604204 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[65\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[65\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604204 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[64\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604204 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[64\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604205 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[64\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604205 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[64\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604205 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[64\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604205 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[64\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604205 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[64\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604206 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[64\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[64\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604206 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[63\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604206 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[63\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604206 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[63\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604206 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[63\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604206 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[63\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604206 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[63\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604206 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[63\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604206 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[63\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604207 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[62\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604207 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[62\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604207 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[62\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604207 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[62\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604207 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[62\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604207 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[62\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604207 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[62\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604207 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[62\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604207 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[61\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604207 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[61\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604207 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[61\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604208 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[61\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604208 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[61\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604208 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[61\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604208 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[61\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604208 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[61\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604208 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[60\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604208 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[60\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604208 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[60\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604208 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[60\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604208 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[60\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604209 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[60\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604209 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[60\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604209 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[60\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604209 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[59\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604209 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[59\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604209 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[59\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604209 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[59\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604209 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[59\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604209 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[59\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604209 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[59\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604210 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[59\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604210 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[58\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604210 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[58\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604210 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[58\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604210 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[58\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604210 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[58\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604210 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[58\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604210 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[58\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604210 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[58\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604210 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[57\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604211 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[57\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604211 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[57\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604211 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[57\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604211 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[57\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604211 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[57\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604211 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[57\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604212 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[57\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604212 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[56\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604212 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[56\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604213 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[56\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604213 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[56\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604213 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[56\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604213 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[56\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604213 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[56\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604213 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[56\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604213 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[55\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604213 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[55\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604213 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[55\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604213 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[55\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604214 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[55\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604214 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[55\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604214 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[55\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604214 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[55\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604214 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[54\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604214 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[54\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604214 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[54\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604214 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[54\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604214 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[54\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604214 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[54\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604215 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[54\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604215 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[54\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604215 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[53\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604215 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[53\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604215 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[53\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604215 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[53\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604215 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[53\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604215 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[53\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604216 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[53\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604216 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[53\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604216 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[52\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604216 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[52\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604216 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[52\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604216 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[52\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604216 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[52\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604216 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[52\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604216 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[52\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604217 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[52\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604217 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[51\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604217 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[51\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604217 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[51\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604217 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[51\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604217 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[51\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604217 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[51\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604217 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[51\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604217 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[51\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[51\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604217 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[50\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604218 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[50\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604218 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[50\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604218 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[50\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604218 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[50\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604218 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[50\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604218 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[50\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604218 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[50\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[50\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604218 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[49\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604218 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[49\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604218 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[49\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604219 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[49\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604219 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[49\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604219 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[49\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604219 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[49\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604219 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[49\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[49\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604219 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[48\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604219 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[48\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604219 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[48\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604219 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[48\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604219 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[48\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604220 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[48\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604220 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[48\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604220 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[48\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[48\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604220 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[47\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604220 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[47\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604220 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[47\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604220 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[47\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604220 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[47\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604220 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[47\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604220 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[47\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604220 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[47\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[47\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604222 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[46\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604222 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[46\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604222 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[46\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604222 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[46\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604222 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[46\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604222 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[46\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604222 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[46\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604222 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[46\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[46\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604222 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[45\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604223 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[45\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604223 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[45\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604223 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[45\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604223 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[45\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604223 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[45\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604223 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[45\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604223 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[45\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[45\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604223 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[44\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604223 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[44\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604223 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[44\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604223 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[44\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604224 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[44\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604224 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[44\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604224 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[44\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604224 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[44\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604224 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[43\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604224 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[43\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604224 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[43\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604224 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[43\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604224 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[43\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604224 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[43\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604225 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[43\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604225 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[43\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[43\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604225 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[42\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604225 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[42\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604225 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[42\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604225 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[42\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604225 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[42\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604225 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[42\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604225 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[42\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604226 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[42\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[42\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604226 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[41\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604226 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[41\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604226 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[41\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604226 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[41\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604226 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[41\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604226 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[41\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604226 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[41\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604226 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[41\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[41\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604227 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[40\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604227 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[40\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604227 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[40\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604227 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[40\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604227 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[40\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604227 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[40\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604227 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[40\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604227 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[40\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[40\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604227 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[39\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604227 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[39\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604227 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[39\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604228 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[39\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604228 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[39\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604228 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[39\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604228 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[39\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604228 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[39\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[39\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604228 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[38\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604228 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[38\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604228 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[38\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604228 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[38\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604228 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[38\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604229 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[38\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604229 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[38\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604229 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[38\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[38\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604229 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[37\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604229 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[37\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604229 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[37\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604229 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[37\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604229 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[37\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604229 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[37\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604230 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[37\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604230 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[37\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[37\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604230 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[36\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604230 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[36\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604230 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[36\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604230 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[36\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604230 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[36\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604230 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[36\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604230 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[36\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604230 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[36\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[36\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604231 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[35\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604231 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[35\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604231 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[35\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604231 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[35\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604231 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[35\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604231 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[35\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604231 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[35\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604231 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[35\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[35\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604231 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[34\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604231 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[34\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604232 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[34\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604232 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[34\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604232 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[34\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604232 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[34\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604232 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[34\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604232 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[34\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[34\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604232 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[33\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604232 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[33\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604232 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[33\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604232 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[33\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604233 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[33\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604233 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[33\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604233 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[33\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604233 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[33\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[33\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604233 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[32\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604233 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[32\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604233 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[32\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604233 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[32\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604233 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[32\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604233 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[32\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604234 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[32\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604235 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[32\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[32\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604235 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[31\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604235 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[31\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604235 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[31\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604235 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[31\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604235 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[31\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604235 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[31\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604235 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[31\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604235 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[31\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[31\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604236 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[30\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604236 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[30\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604236 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[30\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604236 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[30\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604236 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[30\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604236 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[30\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604236 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[30\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604236 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[30\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[30\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604236 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[29\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604236 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[29\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604237 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[29\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604237 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[29\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604237 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[29\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604237 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[29\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604237 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[29\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604237 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[29\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[29\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604237 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[28\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604237 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[28\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604237 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[28\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604237 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[28\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604238 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[28\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604238 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[28\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604238 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[28\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604238 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[28\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[28\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604238 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[27\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604238 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[27\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604238 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[27\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604238 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[27\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604238 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[27\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604239 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[27\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604239 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[27\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604239 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[27\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[27\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604239 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[26\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604239 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[26\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604239 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[26\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604239 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[26\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604239 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[26\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604239 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[26\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604239 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[26\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604239 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[26\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[26\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604240 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[25\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604240 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[25\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604240 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[25\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604240 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[25\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604240 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[25\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604240 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[25\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604240 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[25\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604240 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[25\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[25\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604240 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[24\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604241 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[24\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604241 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[24\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604241 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[24\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604241 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[24\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604241 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[24\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604242 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[24\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604242 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[24\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[24\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604242 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[23\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604242 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[23\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604242 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[23\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604243 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[23\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604244 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[23\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604244 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[23\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604244 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[23\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604244 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[23\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[23\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604244 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[22\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604244 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[22\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604245 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[22\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604245 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[22\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604245 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[22\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604245 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[22\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604245 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[22\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604246 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[22\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[22\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604246 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[21\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604246 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[21\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604246 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[21\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604246 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[21\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604246 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[21\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604247 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[21\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604247 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[21\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604247 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[21\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[21\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604247 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[20\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604247 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[20\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604247 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[20\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604247 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[20\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604248 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[20\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604248 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[20\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604248 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[20\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604248 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[20\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[20\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604248 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[19\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604248 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[19\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604250 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[19\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604250 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[19\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604250 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[19\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604250 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[19\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604250 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[19\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604251 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[19\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[19\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604251 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[18\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604251 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[18\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604251 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[18\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604251 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[18\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604252 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[18\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604252 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[18\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604252 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[18\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604252 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[18\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[18\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604252 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[17\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604253 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[17\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604253 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[17\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604253 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[17\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604253 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[17\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604253 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[17\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604253 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[17\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604254 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[17\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[17\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604254 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[16\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604254 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[16\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604254 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[16\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604254 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[16\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604254 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[16\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604254 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[16\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604254 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[16\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604254 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[16\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[16\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604255 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[15\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604256 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[15\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604256 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[15\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604256 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[15\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604256 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[15\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604256 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[15\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604256 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[15\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604257 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[15\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[15\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604257 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[14\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604257 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[14\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604257 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[14\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604257 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[14\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604257 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[14\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604257 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[14\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604258 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[14\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604258 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[14\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[14\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604258 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[13\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604258 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[13\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604258 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[13\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604258 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[13\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604259 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[13\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604259 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[13\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604259 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[13\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604259 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[13\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[13\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604259 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[12\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604260 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[12\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604260 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[12\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604260 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[12\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604260 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[12\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604260 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[12\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604260 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[12\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604260 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[12\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[12\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604261 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[11\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604261 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[11\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604261 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[11\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604261 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[11\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604261 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[11\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604262 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[11\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604262 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[11\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604262 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[11\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[11\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604263 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[10\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604263 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[10\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604263 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[10\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604263 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[10\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604263 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[10\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604263 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[10\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604263 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[10\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604264 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[10\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[10\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604264 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[9\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604264 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[9\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604264 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[9\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604264 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[9\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604264 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[9\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604264 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[9\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604264 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[9\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604264 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[9\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[9\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604265 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[0\] ram.vhd(22) " "Inferred latch for \"mem\[8\]\[0\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604265 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[1\] ram.vhd(22) " "Inferred latch for \"mem\[8\]\[1\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604265 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[2\] ram.vhd(22) " "Inferred latch for \"mem\[8\]\[2\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604265 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[3\] ram.vhd(22) " "Inferred latch for \"mem\[8\]\[3\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604265 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[4\] ram.vhd(22) " "Inferred latch for \"mem\[8\]\[4\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604265 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[5\] ram.vhd(22) " "Inferred latch for \"mem\[8\]\[5\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604265 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[6\] ram.vhd(22) " "Inferred latch for \"mem\[8\]\[6\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604265 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[8\]\[7\] ram.vhd(22) " "Inferred latch for \"mem\[8\]\[7\]\" at ram.vhd(22)" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604265 "|LOAC_P7_CISC|ram:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_direccion registro_direccion:dir " "Elaborating entity \"registro_direccion\" for hierarchy \"registro_direccion:dir\"" {  } { { "LOAC_P7_CISC.bdf" "dir" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 984 1976 2216 1096 "dir" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449604402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upa upa:upa " "Elaborating entity \"upa\" for hierarchy \"upa:upa\"" {  } { { "LOAC_P7_CISC.bdf" "upa" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 216 1184 1416 488 "upa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449604427 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R upa.vhd(107) " "VHDL Process Statement warning at upa.vhd(107): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572449604474 "|LOAC_P7_CISC|upa:upa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S upa.vhd(108) " "VHDL Process Statement warning at upa.vhd(108): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572449604474 "|LOAC_P7_CISC|upa:upa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R upa.vhd(112) " "VHDL Process Statement warning at upa.vhd(112): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572449604479 "|LOAC_P7_CISC|upa:upa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S upa.vhd(113) " "VHDL Process Statement warning at upa.vhd(113): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572449604479 "|LOAC_P7_CISC|upa:upa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R upa.vhd(122) " "VHDL Process Statement warning at upa.vhd(122): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572449604479 "|LOAC_P7_CISC|upa:upa"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S upa.vhd(123) " "VHDL Process Statement warning at upa.vhd(123): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572449604479 "|LOAC_P7_CISC|upa:upa"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R upa.vhd(53) " "VHDL Process Statement warning at upa.vhd(53): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572449604479 "|LOAC_P7_CISC|upa:upa"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S upa.vhd(53) " "VHDL Process Statement warning at upa.vhd(53): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572449604479 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] upa.vhd(53) " "Inferred latch for \"S\[0\]\" at upa.vhd(53)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604479 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] upa.vhd(53) " "Inferred latch for \"S\[1\]\" at upa.vhd(53)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604479 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] upa.vhd(53) " "Inferred latch for \"S\[2\]\" at upa.vhd(53)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604479 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] upa.vhd(53) " "Inferred latch for \"S\[3\]\" at upa.vhd(53)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604479 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] upa.vhd(53) " "Inferred latch for \"S\[4\]\" at upa.vhd(53)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604479 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] upa.vhd(53) " "Inferred latch for \"S\[5\]\" at upa.vhd(53)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604480 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] upa.vhd(53) " "Inferred latch for \"S\[6\]\" at upa.vhd(53)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604480 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] upa.vhd(53) " "Inferred latch for \"S\[7\]\" at upa.vhd(53)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604480 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] upa.vhd(53) " "Inferred latch for \"R\[0\]\" at upa.vhd(53)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604480 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] upa.vhd(53) " "Inferred latch for \"R\[1\]\" at upa.vhd(53)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604480 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] upa.vhd(53) " "Inferred latch for \"R\[2\]\" at upa.vhd(53)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604480 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] upa.vhd(53) " "Inferred latch for \"R\[3\]\" at upa.vhd(53)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604480 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] upa.vhd(53) " "Inferred latch for \"R\[4\]\" at upa.vhd(53)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604480 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] upa.vhd(53) " "Inferred latch for \"R\[5\]\" at upa.vhd(53)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604481 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] upa.vhd(53) " "Inferred latch for \"R\[6\]\" at upa.vhd(53)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604482 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] upa.vhd(53) " "Inferred latch for \"R\[7\]\" at upa.vhd(53)" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604482 "|LOAC_P7_CISC|upa:upa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 mux1:MuxCarry " "Elaborating entity \"mux1\" for hierarchy \"mux1:MuxCarry\"" {  } { { "LOAC_P7_CISC.bdf" "MuxCarry" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 312 1000 1136 424 "MuxCarry" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449604484 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output mux1.vhd(13) " "VHDL Process Statement warning at mux1.vhd(13): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "mux1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux1.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572449604498 "|LOAC_P7_CISC|RegEdos:flags|mux1:Carry"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output mux1.vhd(13) " "Inferred latch for \"output\" at mux1.vhd(13)" {  } { { "mux1.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604498 "|LOAC_P7_CISC|RegEdos:flags|mux1:Carry"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegEdos RegEdos:flags " "Elaborating entity \"RegEdos\" for hierarchy \"RegEdos:flags\"" {  } { { "LOAC_P7_CISC.bdf" "flags" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { -16 152 304 592 "flags" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449604513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro RegEdos:flags\|registro:tCC " "Elaborating entity \"registro\" for hierarchy \"RegEdos:flags\|registro:tCC\"" {  } { { "RegEdos.bdf" "tCC" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/RegEdos.bdf" { { 24 640 832 136 "tCC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449604563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos RegEdos:flags\|divisor_datos:inst1 " "Elaborating entity \"divisor_datos\" for hierarchy \"RegEdos:flags\|divisor_datos:inst1\"" {  } { { "RegEdos.bdf" "inst1" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/RegEdos.bdf" { { 160 -168 -16 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449604567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 RegEdos:flags\|mux2:oVerflow " "Elaborating entity \"mux2\" for hierarchy \"RegEdos:flags\|mux2:oVerflow\"" {  } { { "RegEdos.bdf" "oVerflow" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/RegEdos.bdf" { { 264 288 432 408 "oVerflow" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449604575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 RegEdos:flags\|mux3:Zero " "Elaborating entity \"mux3\" for hierarchy \"RegEdos:flags\|mux3:Zero\"" {  } { { "RegEdos.bdf" "Zero" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/RegEdos.bdf" { { 432 296 440 672 "Zero" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449604605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenador_datos RegEdos:flags\|concatenador_datos:inst " "Elaborating entity \"concatenador_datos\" for hierarchy \"RegEdos:flags\|concatenador_datos:inst\"" {  } { { "RegEdos.bdf" "inst" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/RegEdos.bdf" { { -144 1112 1264 32 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449604632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:mul8 " "Elaborating entity \"mux8\" for hierarchy \"mux8:mul8\"" {  } { { "LOAC_P7_CISC.bdf" "mul8" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { -648 1192 1304 -472 "mul8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449604646 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output mux8.vhd(13) " "VHDL Process Statement warning at mux8.vhd(13): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "mux8.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux8.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572449604662 "|LOAC_P7_CISC|mux8:mul8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] mux8.vhd(13) " "Inferred latch for \"output\[0\]\" at mux8.vhd(13)" {  } { { "mux8.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604662 "|LOAC_P7_CISC|mux8:mul8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] mux8.vhd(13) " "Inferred latch for \"output\[1\]\" at mux8.vhd(13)" {  } { { "mux8.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604662 "|LOAC_P7_CISC|mux8:mul8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] mux8.vhd(13) " "Inferred latch for \"output\[2\]\" at mux8.vhd(13)" {  } { { "mux8.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604662 "|LOAC_P7_CISC|mux8:mul8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] mux8.vhd(13) " "Inferred latch for \"output\[3\]\" at mux8.vhd(13)" {  } { { "mux8.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604662 "|LOAC_P7_CISC|mux8:mul8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] mux8.vhd(13) " "Inferred latch for \"output\[4\]\" at mux8.vhd(13)" {  } { { "mux8.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604662 "|LOAC_P7_CISC|mux8:mul8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] mux8.vhd(13) " "Inferred latch for \"output\[5\]\" at mux8.vhd(13)" {  } { { "mux8.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604662 "|LOAC_P7_CISC|mux8:mul8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] mux8.vhd(13) " "Inferred latch for \"output\[6\]\" at mux8.vhd(13)" {  } { { "mux8.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604662 "|LOAC_P7_CISC|mux8:mul8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] mux8.vhd(13) " "Inferred latch for \"output\[7\]\" at mux8.vhd(13)" {  } { { "mux8.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux8.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449604662 "|LOAC_P7_CISC|mux8:mul8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_interrupciones ctrl_interrupciones:inst4 " "Elaborating entity \"ctrl_interrupciones\" for hierarchy \"ctrl_interrupciones:inst4\"" {  } { { "LOAC_P7_CISC.bdf" "inst4" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { -1216 112 288 -1008 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449604663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenador_entradas concatenador_entradas:inst2 " "Elaborating entity \"concatenador_entradas\" for hierarchy \"concatenador_entradas:inst2\"" {  } { { "LOAC_P7_CISC.bdf" "inst2" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { -896 24 200 -432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449604697 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[255\]\[2\] " "LATCH primitive \"ram:inst\|mem\[255\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605295 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[255\]\[3\] " "LATCH primitive \"ram:inst\|mem\[255\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605295 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[255\]\[4\] " "LATCH primitive \"ram:inst\|mem\[255\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605295 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[255\]\[5\] " "LATCH primitive \"ram:inst\|mem\[255\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[255\]\[6\] " "LATCH primitive \"ram:inst\|mem\[255\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[255\]\[7\] " "LATCH primitive \"ram:inst\|mem\[255\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[254\]\[1\] " "LATCH primitive \"ram:inst\|mem\[254\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[254\]\[2\] " "LATCH primitive \"ram:inst\|mem\[254\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[254\]\[3\] " "LATCH primitive \"ram:inst\|mem\[254\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[254\]\[4\] " "LATCH primitive \"ram:inst\|mem\[254\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[254\]\[5\] " "LATCH primitive \"ram:inst\|mem\[254\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[254\]\[6\] " "LATCH primitive \"ram:inst\|mem\[254\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[254\]\[7\] " "LATCH primitive \"ram:inst\|mem\[254\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[253\]\[1\] " "LATCH primitive \"ram:inst\|mem\[253\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[253\]\[2\] " "LATCH primitive \"ram:inst\|mem\[253\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[253\]\[3\] " "LATCH primitive \"ram:inst\|mem\[253\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[253\]\[4\] " "LATCH primitive \"ram:inst\|mem\[253\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605312 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[253\]\[5\] " "LATCH primitive \"ram:inst\|mem\[253\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[253\]\[6\] " "LATCH primitive \"ram:inst\|mem\[253\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[253\]\[7\] " "LATCH primitive \"ram:inst\|mem\[253\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605313 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[252\]\[1\] " "LATCH primitive \"ram:inst\|mem\[252\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[252\]\[2\] " "LATCH primitive \"ram:inst\|mem\[252\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[252\]\[3\] " "LATCH primitive \"ram:inst\|mem\[252\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605314 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[252\]\[4\] " "LATCH primitive \"ram:inst\|mem\[252\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605315 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[252\]\[5\] " "LATCH primitive \"ram:inst\|mem\[252\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605315 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[252\]\[6\] " "LATCH primitive \"ram:inst\|mem\[252\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605315 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[252\]\[7\] " "LATCH primitive \"ram:inst\|mem\[252\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605315 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[251\]\[1\] " "LATCH primitive \"ram:inst\|mem\[251\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605316 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[251\]\[2\] " "LATCH primitive \"ram:inst\|mem\[251\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605316 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[251\]\[3\] " "LATCH primitive \"ram:inst\|mem\[251\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605316 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[251\]\[4\] " "LATCH primitive \"ram:inst\|mem\[251\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605316 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[251\]\[5\] " "LATCH primitive \"ram:inst\|mem\[251\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605316 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[251\]\[6\] " "LATCH primitive \"ram:inst\|mem\[251\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[251\]\[7\] " "LATCH primitive \"ram:inst\|mem\[251\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[250\]\[1\] " "LATCH primitive \"ram:inst\|mem\[250\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[250\]\[2\] " "LATCH primitive \"ram:inst\|mem\[250\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605317 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[250\]\[3\] " "LATCH primitive \"ram:inst\|mem\[250\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605318 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[250\]\[4\] " "LATCH primitive \"ram:inst\|mem\[250\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605318 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[250\]\[5\] " "LATCH primitive \"ram:inst\|mem\[250\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[250\]\[6\] " "LATCH primitive \"ram:inst\|mem\[250\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[250\]\[7\] " "LATCH primitive \"ram:inst\|mem\[250\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[249\]\[1\] " "LATCH primitive \"ram:inst\|mem\[249\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605319 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[249\]\[2\] " "LATCH primitive \"ram:inst\|mem\[249\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605320 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[249\]\[3\] " "LATCH primitive \"ram:inst\|mem\[249\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605320 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[249\]\[4\] " "LATCH primitive \"ram:inst\|mem\[249\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605320 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[249\]\[5\] " "LATCH primitive \"ram:inst\|mem\[249\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605320 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[249\]\[6\] " "LATCH primitive \"ram:inst\|mem\[249\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[249\]\[7\] " "LATCH primitive \"ram:inst\|mem\[249\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[248\]\[1\] " "LATCH primitive \"ram:inst\|mem\[248\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[248\]\[2\] " "LATCH primitive \"ram:inst\|mem\[248\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[248\]\[3\] " "LATCH primitive \"ram:inst\|mem\[248\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[248\]\[4\] " "LATCH primitive \"ram:inst\|mem\[248\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[248\]\[5\] " "LATCH primitive \"ram:inst\|mem\[248\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[248\]\[6\] " "LATCH primitive \"ram:inst\|mem\[248\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[248\]\[7\] " "LATCH primitive \"ram:inst\|mem\[248\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605322 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[247\]\[1\] " "LATCH primitive \"ram:inst\|mem\[247\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[247\]\[2\] " "LATCH primitive \"ram:inst\|mem\[247\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605324 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[247\]\[3\] " "LATCH primitive \"ram:inst\|mem\[247\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605324 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[247\]\[4\] " "LATCH primitive \"ram:inst\|mem\[247\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605324 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[247\]\[5\] " "LATCH primitive \"ram:inst\|mem\[247\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[247\]\[6\] " "LATCH primitive \"ram:inst\|mem\[247\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[247\]\[7\] " "LATCH primitive \"ram:inst\|mem\[247\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[246\]\[1\] " "LATCH primitive \"ram:inst\|mem\[246\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[246\]\[2\] " "LATCH primitive \"ram:inst\|mem\[246\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[246\]\[3\] " "LATCH primitive \"ram:inst\|mem\[246\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[246\]\[4\] " "LATCH primitive \"ram:inst\|mem\[246\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[246\]\[5\] " "LATCH primitive \"ram:inst\|mem\[246\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[246\]\[6\] " "LATCH primitive \"ram:inst\|mem\[246\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605326 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[246\]\[7\] " "LATCH primitive \"ram:inst\|mem\[246\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[245\]\[1\] " "LATCH primitive \"ram:inst\|mem\[245\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[245\]\[2\] " "LATCH primitive \"ram:inst\|mem\[245\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[245\]\[3\] " "LATCH primitive \"ram:inst\|mem\[245\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[245\]\[4\] " "LATCH primitive \"ram:inst\|mem\[245\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[245\]\[5\] " "LATCH primitive \"ram:inst\|mem\[245\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[245\]\[6\] " "LATCH primitive \"ram:inst\|mem\[245\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[245\]\[7\] " "LATCH primitive \"ram:inst\|mem\[245\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[244\]\[1\] " "LATCH primitive \"ram:inst\|mem\[244\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[244\]\[2\] " "LATCH primitive \"ram:inst\|mem\[244\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[244\]\[3\] " "LATCH primitive \"ram:inst\|mem\[244\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[244\]\[4\] " "LATCH primitive \"ram:inst\|mem\[244\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[244\]\[5\] " "LATCH primitive \"ram:inst\|mem\[244\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[244\]\[6\] " "LATCH primitive \"ram:inst\|mem\[244\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[244\]\[7\] " "LATCH primitive \"ram:inst\|mem\[244\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[243\]\[1\] " "LATCH primitive \"ram:inst\|mem\[243\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[243\]\[2\] " "LATCH primitive \"ram:inst\|mem\[243\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[243\]\[3\] " "LATCH primitive \"ram:inst\|mem\[243\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[243\]\[4\] " "LATCH primitive \"ram:inst\|mem\[243\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[243\]\[5\] " "LATCH primitive \"ram:inst\|mem\[243\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[243\]\[6\] " "LATCH primitive \"ram:inst\|mem\[243\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[243\]\[7\] " "LATCH primitive \"ram:inst\|mem\[243\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605332 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[242\]\[1\] " "LATCH primitive \"ram:inst\|mem\[242\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[242\]\[2\] " "LATCH primitive \"ram:inst\|mem\[242\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[242\]\[3\] " "LATCH primitive \"ram:inst\|mem\[242\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[242\]\[4\] " "LATCH primitive \"ram:inst\|mem\[242\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[242\]\[5\] " "LATCH primitive \"ram:inst\|mem\[242\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[242\]\[6\] " "LATCH primitive \"ram:inst\|mem\[242\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[242\]\[7\] " "LATCH primitive \"ram:inst\|mem\[242\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[241\]\[1\] " "LATCH primitive \"ram:inst\|mem\[241\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[241\]\[2\] " "LATCH primitive \"ram:inst\|mem\[241\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[241\]\[3\] " "LATCH primitive \"ram:inst\|mem\[241\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[241\]\[4\] " "LATCH primitive \"ram:inst\|mem\[241\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[241\]\[5\] " "LATCH primitive \"ram:inst\|mem\[241\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[241\]\[6\] " "LATCH primitive \"ram:inst\|mem\[241\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[241\]\[7\] " "LATCH primitive \"ram:inst\|mem\[241\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605334 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[240\]\[1\] " "LATCH primitive \"ram:inst\|mem\[240\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[240\]\[2\] " "LATCH primitive \"ram:inst\|mem\[240\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[240\]\[3\] " "LATCH primitive \"ram:inst\|mem\[240\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[240\]\[4\] " "LATCH primitive \"ram:inst\|mem\[240\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[240\]\[5\] " "LATCH primitive \"ram:inst\|mem\[240\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[240\]\[6\] " "LATCH primitive \"ram:inst\|mem\[240\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[240\]\[7\] " "LATCH primitive \"ram:inst\|mem\[240\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[239\]\[1\] " "LATCH primitive \"ram:inst\|mem\[239\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[239\]\[2\] " "LATCH primitive \"ram:inst\|mem\[239\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[239\]\[3\] " "LATCH primitive \"ram:inst\|mem\[239\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[239\]\[4\] " "LATCH primitive \"ram:inst\|mem\[239\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[239\]\[5\] " "LATCH primitive \"ram:inst\|mem\[239\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[239\]\[6\] " "LATCH primitive \"ram:inst\|mem\[239\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605336 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[239\]\[7\] " "LATCH primitive \"ram:inst\|mem\[239\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[238\]\[1\] " "LATCH primitive \"ram:inst\|mem\[238\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[238\]\[2\] " "LATCH primitive \"ram:inst\|mem\[238\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[238\]\[3\] " "LATCH primitive \"ram:inst\|mem\[238\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[238\]\[4\] " "LATCH primitive \"ram:inst\|mem\[238\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[238\]\[5\] " "LATCH primitive \"ram:inst\|mem\[238\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[238\]\[6\] " "LATCH primitive \"ram:inst\|mem\[238\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605338 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[238\]\[7\] " "LATCH primitive \"ram:inst\|mem\[238\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[237\]\[1\] " "LATCH primitive \"ram:inst\|mem\[237\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[237\]\[2\] " "LATCH primitive \"ram:inst\|mem\[237\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[237\]\[3\] " "LATCH primitive \"ram:inst\|mem\[237\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[237\]\[4\] " "LATCH primitive \"ram:inst\|mem\[237\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[237\]\[5\] " "LATCH primitive \"ram:inst\|mem\[237\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605339 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[237\]\[6\] " "LATCH primitive \"ram:inst\|mem\[237\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[237\]\[7\] " "LATCH primitive \"ram:inst\|mem\[237\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[236\]\[1\] " "LATCH primitive \"ram:inst\|mem\[236\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[236\]\[2\] " "LATCH primitive \"ram:inst\|mem\[236\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[236\]\[3\] " "LATCH primitive \"ram:inst\|mem\[236\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[236\]\[4\] " "LATCH primitive \"ram:inst\|mem\[236\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[236\]\[5\] " "LATCH primitive \"ram:inst\|mem\[236\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[236\]\[6\] " "LATCH primitive \"ram:inst\|mem\[236\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[236\]\[7\] " "LATCH primitive \"ram:inst\|mem\[236\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[235\]\[1\] " "LATCH primitive \"ram:inst\|mem\[235\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[235\]\[2\] " "LATCH primitive \"ram:inst\|mem\[235\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[235\]\[3\] " "LATCH primitive \"ram:inst\|mem\[235\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[235\]\[4\] " "LATCH primitive \"ram:inst\|mem\[235\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[235\]\[5\] " "LATCH primitive \"ram:inst\|mem\[235\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[235\]\[6\] " "LATCH primitive \"ram:inst\|mem\[235\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[235\]\[7\] " "LATCH primitive \"ram:inst\|mem\[235\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[234\]\[1\] " "LATCH primitive \"ram:inst\|mem\[234\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[234\]\[2\] " "LATCH primitive \"ram:inst\|mem\[234\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[234\]\[3\] " "LATCH primitive \"ram:inst\|mem\[234\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[234\]\[4\] " "LATCH primitive \"ram:inst\|mem\[234\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[234\]\[5\] " "LATCH primitive \"ram:inst\|mem\[234\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[234\]\[6\] " "LATCH primitive \"ram:inst\|mem\[234\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[234\]\[7\] " "LATCH primitive \"ram:inst\|mem\[234\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[233\]\[1\] " "LATCH primitive \"ram:inst\|mem\[233\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[233\]\[2\] " "LATCH primitive \"ram:inst\|mem\[233\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[233\]\[3\] " "LATCH primitive \"ram:inst\|mem\[233\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[233\]\[4\] " "LATCH primitive \"ram:inst\|mem\[233\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[233\]\[5\] " "LATCH primitive \"ram:inst\|mem\[233\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[233\]\[6\] " "LATCH primitive \"ram:inst\|mem\[233\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[233\]\[7\] " "LATCH primitive \"ram:inst\|mem\[233\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[232\]\[1\] " "LATCH primitive \"ram:inst\|mem\[232\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[232\]\[2\] " "LATCH primitive \"ram:inst\|mem\[232\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605346 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[232\]\[3\] " "LATCH primitive \"ram:inst\|mem\[232\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[232\]\[4\] " "LATCH primitive \"ram:inst\|mem\[232\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[232\]\[5\] " "LATCH primitive \"ram:inst\|mem\[232\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[232\]\[6\] " "LATCH primitive \"ram:inst\|mem\[232\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[232\]\[7\] " "LATCH primitive \"ram:inst\|mem\[232\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[231\]\[1\] " "LATCH primitive \"ram:inst\|mem\[231\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[231\]\[2\] " "LATCH primitive \"ram:inst\|mem\[231\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[231\]\[3\] " "LATCH primitive \"ram:inst\|mem\[231\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[231\]\[4\] " "LATCH primitive \"ram:inst\|mem\[231\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[231\]\[5\] " "LATCH primitive \"ram:inst\|mem\[231\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[231\]\[6\] " "LATCH primitive \"ram:inst\|mem\[231\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605352 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[231\]\[7\] " "LATCH primitive \"ram:inst\|mem\[231\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[230\]\[1\] " "LATCH primitive \"ram:inst\|mem\[230\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[230\]\[2\] " "LATCH primitive \"ram:inst\|mem\[230\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[230\]\[3\] " "LATCH primitive \"ram:inst\|mem\[230\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[230\]\[4\] " "LATCH primitive \"ram:inst\|mem\[230\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[230\]\[5\] " "LATCH primitive \"ram:inst\|mem\[230\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[230\]\[6\] " "LATCH primitive \"ram:inst\|mem\[230\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[230\]\[7\] " "LATCH primitive \"ram:inst\|mem\[230\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[229\]\[1\] " "LATCH primitive \"ram:inst\|mem\[229\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[229\]\[2\] " "LATCH primitive \"ram:inst\|mem\[229\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[229\]\[3\] " "LATCH primitive \"ram:inst\|mem\[229\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[229\]\[4\] " "LATCH primitive \"ram:inst\|mem\[229\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[229\]\[5\] " "LATCH primitive \"ram:inst\|mem\[229\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[229\]\[6\] " "LATCH primitive \"ram:inst\|mem\[229\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[229\]\[7\] " "LATCH primitive \"ram:inst\|mem\[229\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[228\]\[1\] " "LATCH primitive \"ram:inst\|mem\[228\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[228\]\[2\] " "LATCH primitive \"ram:inst\|mem\[228\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[228\]\[3\] " "LATCH primitive \"ram:inst\|mem\[228\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[228\]\[4\] " "LATCH primitive \"ram:inst\|mem\[228\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[228\]\[5\] " "LATCH primitive \"ram:inst\|mem\[228\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[228\]\[6\] " "LATCH primitive \"ram:inst\|mem\[228\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[228\]\[7\] " "LATCH primitive \"ram:inst\|mem\[228\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605355 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[227\]\[1\] " "LATCH primitive \"ram:inst\|mem\[227\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[227\]\[2\] " "LATCH primitive \"ram:inst\|mem\[227\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[227\]\[3\] " "LATCH primitive \"ram:inst\|mem\[227\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[227\]\[4\] " "LATCH primitive \"ram:inst\|mem\[227\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[227\]\[5\] " "LATCH primitive \"ram:inst\|mem\[227\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[227\]\[6\] " "LATCH primitive \"ram:inst\|mem\[227\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[227\]\[7\] " "LATCH primitive \"ram:inst\|mem\[227\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[226\]\[1\] " "LATCH primitive \"ram:inst\|mem\[226\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[226\]\[2\] " "LATCH primitive \"ram:inst\|mem\[226\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[226\]\[3\] " "LATCH primitive \"ram:inst\|mem\[226\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[226\]\[4\] " "LATCH primitive \"ram:inst\|mem\[226\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[226\]\[5\] " "LATCH primitive \"ram:inst\|mem\[226\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[226\]\[6\] " "LATCH primitive \"ram:inst\|mem\[226\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[226\]\[7\] " "LATCH primitive \"ram:inst\|mem\[226\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[225\]\[1\] " "LATCH primitive \"ram:inst\|mem\[225\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[225\]\[2\] " "LATCH primitive \"ram:inst\|mem\[225\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[225\]\[3\] " "LATCH primitive \"ram:inst\|mem\[225\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[225\]\[4\] " "LATCH primitive \"ram:inst\|mem\[225\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[225\]\[5\] " "LATCH primitive \"ram:inst\|mem\[225\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[225\]\[6\] " "LATCH primitive \"ram:inst\|mem\[225\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605357 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[225\]\[7\] " "LATCH primitive \"ram:inst\|mem\[225\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[224\]\[1\] " "LATCH primitive \"ram:inst\|mem\[224\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[224\]\[2\] " "LATCH primitive \"ram:inst\|mem\[224\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[224\]\[3\] " "LATCH primitive \"ram:inst\|mem\[224\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[224\]\[4\] " "LATCH primitive \"ram:inst\|mem\[224\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[224\]\[5\] " "LATCH primitive \"ram:inst\|mem\[224\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[224\]\[6\] " "LATCH primitive \"ram:inst\|mem\[224\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[224\]\[7\] " "LATCH primitive \"ram:inst\|mem\[224\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[223\]\[1\] " "LATCH primitive \"ram:inst\|mem\[223\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[223\]\[2\] " "LATCH primitive \"ram:inst\|mem\[223\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[223\]\[3\] " "LATCH primitive \"ram:inst\|mem\[223\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[223\]\[4\] " "LATCH primitive \"ram:inst\|mem\[223\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[223\]\[5\] " "LATCH primitive \"ram:inst\|mem\[223\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605358 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[223\]\[6\] " "LATCH primitive \"ram:inst\|mem\[223\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[223\]\[7\] " "LATCH primitive \"ram:inst\|mem\[223\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[222\]\[1\] " "LATCH primitive \"ram:inst\|mem\[222\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[222\]\[2\] " "LATCH primitive \"ram:inst\|mem\[222\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[222\]\[3\] " "LATCH primitive \"ram:inst\|mem\[222\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[222\]\[4\] " "LATCH primitive \"ram:inst\|mem\[222\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[222\]\[5\] " "LATCH primitive \"ram:inst\|mem\[222\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[222\]\[6\] " "LATCH primitive \"ram:inst\|mem\[222\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[222\]\[7\] " "LATCH primitive \"ram:inst\|mem\[222\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[221\]\[1\] " "LATCH primitive \"ram:inst\|mem\[221\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[221\]\[2\] " "LATCH primitive \"ram:inst\|mem\[221\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[221\]\[3\] " "LATCH primitive \"ram:inst\|mem\[221\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[221\]\[4\] " "LATCH primitive \"ram:inst\|mem\[221\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[221\]\[5\] " "LATCH primitive \"ram:inst\|mem\[221\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[221\]\[6\] " "LATCH primitive \"ram:inst\|mem\[221\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[221\]\[7\] " "LATCH primitive \"ram:inst\|mem\[221\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[220\]\[1\] " "LATCH primitive \"ram:inst\|mem\[220\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[220\]\[2\] " "LATCH primitive \"ram:inst\|mem\[220\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[220\]\[3\] " "LATCH primitive \"ram:inst\|mem\[220\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[220\]\[4\] " "LATCH primitive \"ram:inst\|mem\[220\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[220\]\[5\] " "LATCH primitive \"ram:inst\|mem\[220\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[220\]\[6\] " "LATCH primitive \"ram:inst\|mem\[220\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[220\]\[7\] " "LATCH primitive \"ram:inst\|mem\[220\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[219\]\[1\] " "LATCH primitive \"ram:inst\|mem\[219\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[219\]\[2\] " "LATCH primitive \"ram:inst\|mem\[219\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[219\]\[3\] " "LATCH primitive \"ram:inst\|mem\[219\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[219\]\[4\] " "LATCH primitive \"ram:inst\|mem\[219\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[219\]\[5\] " "LATCH primitive \"ram:inst\|mem\[219\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[219\]\[6\] " "LATCH primitive \"ram:inst\|mem\[219\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[219\]\[7\] " "LATCH primitive \"ram:inst\|mem\[219\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[218\]\[1\] " "LATCH primitive \"ram:inst\|mem\[218\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[218\]\[2\] " "LATCH primitive \"ram:inst\|mem\[218\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[218\]\[3\] " "LATCH primitive \"ram:inst\|mem\[218\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[218\]\[4\] " "LATCH primitive \"ram:inst\|mem\[218\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[218\]\[5\] " "LATCH primitive \"ram:inst\|mem\[218\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[218\]\[6\] " "LATCH primitive \"ram:inst\|mem\[218\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[218\]\[7\] " "LATCH primitive \"ram:inst\|mem\[218\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[217\]\[1\] " "LATCH primitive \"ram:inst\|mem\[217\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[217\]\[2\] " "LATCH primitive \"ram:inst\|mem\[217\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[217\]\[3\] " "LATCH primitive \"ram:inst\|mem\[217\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[217\]\[4\] " "LATCH primitive \"ram:inst\|mem\[217\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[217\]\[5\] " "LATCH primitive \"ram:inst\|mem\[217\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[217\]\[6\] " "LATCH primitive \"ram:inst\|mem\[217\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[217\]\[7\] " "LATCH primitive \"ram:inst\|mem\[217\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[216\]\[1\] " "LATCH primitive \"ram:inst\|mem\[216\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[216\]\[2\] " "LATCH primitive \"ram:inst\|mem\[216\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[216\]\[3\] " "LATCH primitive \"ram:inst\|mem\[216\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[216\]\[4\] " "LATCH primitive \"ram:inst\|mem\[216\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[216\]\[5\] " "LATCH primitive \"ram:inst\|mem\[216\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[216\]\[6\] " "LATCH primitive \"ram:inst\|mem\[216\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[216\]\[7\] " "LATCH primitive \"ram:inst\|mem\[216\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[215\]\[1\] " "LATCH primitive \"ram:inst\|mem\[215\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[215\]\[2\] " "LATCH primitive \"ram:inst\|mem\[215\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[215\]\[3\] " "LATCH primitive \"ram:inst\|mem\[215\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[215\]\[4\] " "LATCH primitive \"ram:inst\|mem\[215\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[215\]\[5\] " "LATCH primitive \"ram:inst\|mem\[215\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[215\]\[6\] " "LATCH primitive \"ram:inst\|mem\[215\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[215\]\[7\] " "LATCH primitive \"ram:inst\|mem\[215\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[214\]\[1\] " "LATCH primitive \"ram:inst\|mem\[214\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605364 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[214\]\[2\] " "LATCH primitive \"ram:inst\|mem\[214\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[214\]\[3\] " "LATCH primitive \"ram:inst\|mem\[214\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[214\]\[4\] " "LATCH primitive \"ram:inst\|mem\[214\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[214\]\[5\] " "LATCH primitive \"ram:inst\|mem\[214\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[214\]\[6\] " "LATCH primitive \"ram:inst\|mem\[214\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[214\]\[7\] " "LATCH primitive \"ram:inst\|mem\[214\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[213\]\[1\] " "LATCH primitive \"ram:inst\|mem\[213\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[213\]\[2\] " "LATCH primitive \"ram:inst\|mem\[213\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[213\]\[3\] " "LATCH primitive \"ram:inst\|mem\[213\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[213\]\[4\] " "LATCH primitive \"ram:inst\|mem\[213\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[213\]\[5\] " "LATCH primitive \"ram:inst\|mem\[213\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[213\]\[6\] " "LATCH primitive \"ram:inst\|mem\[213\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[213\]\[7\] " "LATCH primitive \"ram:inst\|mem\[213\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605365 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[212\]\[1\] " "LATCH primitive \"ram:inst\|mem\[212\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[212\]\[2\] " "LATCH primitive \"ram:inst\|mem\[212\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[212\]\[3\] " "LATCH primitive \"ram:inst\|mem\[212\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[212\]\[4\] " "LATCH primitive \"ram:inst\|mem\[212\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[212\]\[5\] " "LATCH primitive \"ram:inst\|mem\[212\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[212\]\[6\] " "LATCH primitive \"ram:inst\|mem\[212\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[212\]\[7\] " "LATCH primitive \"ram:inst\|mem\[212\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[211\]\[1\] " "LATCH primitive \"ram:inst\|mem\[211\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[211\]\[2\] " "LATCH primitive \"ram:inst\|mem\[211\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[211\]\[3\] " "LATCH primitive \"ram:inst\|mem\[211\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[211\]\[4\] " "LATCH primitive \"ram:inst\|mem\[211\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[211\]\[5\] " "LATCH primitive \"ram:inst\|mem\[211\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605366 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[211\]\[6\] " "LATCH primitive \"ram:inst\|mem\[211\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[211\]\[7\] " "LATCH primitive \"ram:inst\|mem\[211\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[210\]\[1\] " "LATCH primitive \"ram:inst\|mem\[210\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[210\]\[2\] " "LATCH primitive \"ram:inst\|mem\[210\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[210\]\[3\] " "LATCH primitive \"ram:inst\|mem\[210\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[210\]\[4\] " "LATCH primitive \"ram:inst\|mem\[210\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[210\]\[5\] " "LATCH primitive \"ram:inst\|mem\[210\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[210\]\[6\] " "LATCH primitive \"ram:inst\|mem\[210\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[210\]\[7\] " "LATCH primitive \"ram:inst\|mem\[210\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[209\]\[1\] " "LATCH primitive \"ram:inst\|mem\[209\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[209\]\[2\] " "LATCH primitive \"ram:inst\|mem\[209\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[209\]\[3\] " "LATCH primitive \"ram:inst\|mem\[209\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605367 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[209\]\[4\] " "LATCH primitive \"ram:inst\|mem\[209\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[209\]\[5\] " "LATCH primitive \"ram:inst\|mem\[209\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[209\]\[6\] " "LATCH primitive \"ram:inst\|mem\[209\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[209\]\[7\] " "LATCH primitive \"ram:inst\|mem\[209\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[208\]\[1\] " "LATCH primitive \"ram:inst\|mem\[208\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[208\]\[2\] " "LATCH primitive \"ram:inst\|mem\[208\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[208\]\[3\] " "LATCH primitive \"ram:inst\|mem\[208\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[208\]\[4\] " "LATCH primitive \"ram:inst\|mem\[208\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[208\]\[5\] " "LATCH primitive \"ram:inst\|mem\[208\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[208\]\[6\] " "LATCH primitive \"ram:inst\|mem\[208\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[208\]\[7\] " "LATCH primitive \"ram:inst\|mem\[208\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[207\]\[1\] " "LATCH primitive \"ram:inst\|mem\[207\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[207\]\[2\] " "LATCH primitive \"ram:inst\|mem\[207\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[207\]\[3\] " "LATCH primitive \"ram:inst\|mem\[207\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[207\]\[4\] " "LATCH primitive \"ram:inst\|mem\[207\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[207\]\[5\] " "LATCH primitive \"ram:inst\|mem\[207\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[207\]\[6\] " "LATCH primitive \"ram:inst\|mem\[207\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[207\]\[7\] " "LATCH primitive \"ram:inst\|mem\[207\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[206\]\[1\] " "LATCH primitive \"ram:inst\|mem\[206\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[206\]\[2\] " "LATCH primitive \"ram:inst\|mem\[206\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[206\]\[3\] " "LATCH primitive \"ram:inst\|mem\[206\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[206\]\[4\] " "LATCH primitive \"ram:inst\|mem\[206\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[206\]\[5\] " "LATCH primitive \"ram:inst\|mem\[206\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[206\]\[6\] " "LATCH primitive \"ram:inst\|mem\[206\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[206\]\[7\] " "LATCH primitive \"ram:inst\|mem\[206\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[205\]\[1\] " "LATCH primitive \"ram:inst\|mem\[205\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[205\]\[2\] " "LATCH primitive \"ram:inst\|mem\[205\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605369 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[205\]\[3\] " "LATCH primitive \"ram:inst\|mem\[205\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[205\]\[4\] " "LATCH primitive \"ram:inst\|mem\[205\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[205\]\[5\] " "LATCH primitive \"ram:inst\|mem\[205\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[205\]\[6\] " "LATCH primitive \"ram:inst\|mem\[205\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[205\]\[7\] " "LATCH primitive \"ram:inst\|mem\[205\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[204\]\[1\] " "LATCH primitive \"ram:inst\|mem\[204\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[204\]\[2\] " "LATCH primitive \"ram:inst\|mem\[204\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[204\]\[3\] " "LATCH primitive \"ram:inst\|mem\[204\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[204\]\[4\] " "LATCH primitive \"ram:inst\|mem\[204\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[204\]\[5\] " "LATCH primitive \"ram:inst\|mem\[204\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[204\]\[6\] " "LATCH primitive \"ram:inst\|mem\[204\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[204\]\[7\] " "LATCH primitive \"ram:inst\|mem\[204\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[203\]\[1\] " "LATCH primitive \"ram:inst\|mem\[203\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605370 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[203\]\[2\] " "LATCH primitive \"ram:inst\|mem\[203\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[203\]\[3\] " "LATCH primitive \"ram:inst\|mem\[203\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[203\]\[4\] " "LATCH primitive \"ram:inst\|mem\[203\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[203\]\[5\] " "LATCH primitive \"ram:inst\|mem\[203\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[203\]\[6\] " "LATCH primitive \"ram:inst\|mem\[203\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[203\]\[7\] " "LATCH primitive \"ram:inst\|mem\[203\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[202\]\[1\] " "LATCH primitive \"ram:inst\|mem\[202\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[202\]\[2\] " "LATCH primitive \"ram:inst\|mem\[202\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[202\]\[3\] " "LATCH primitive \"ram:inst\|mem\[202\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[202\]\[4\] " "LATCH primitive \"ram:inst\|mem\[202\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[202\]\[5\] " "LATCH primitive \"ram:inst\|mem\[202\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[202\]\[6\] " "LATCH primitive \"ram:inst\|mem\[202\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[202\]\[7\] " "LATCH primitive \"ram:inst\|mem\[202\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[201\]\[1\] " "LATCH primitive \"ram:inst\|mem\[201\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[201\]\[2\] " "LATCH primitive \"ram:inst\|mem\[201\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[201\]\[3\] " "LATCH primitive \"ram:inst\|mem\[201\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[201\]\[4\] " "LATCH primitive \"ram:inst\|mem\[201\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[201\]\[5\] " "LATCH primitive \"ram:inst\|mem\[201\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[201\]\[6\] " "LATCH primitive \"ram:inst\|mem\[201\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[201\]\[7\] " "LATCH primitive \"ram:inst\|mem\[201\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[200\]\[1\] " "LATCH primitive \"ram:inst\|mem\[200\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[200\]\[2\] " "LATCH primitive \"ram:inst\|mem\[200\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[200\]\[3\] " "LATCH primitive \"ram:inst\|mem\[200\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[200\]\[4\] " "LATCH primitive \"ram:inst\|mem\[200\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605372 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[200\]\[5\] " "LATCH primitive \"ram:inst\|mem\[200\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[200\]\[6\] " "LATCH primitive \"ram:inst\|mem\[200\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[200\]\[7\] " "LATCH primitive \"ram:inst\|mem\[200\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[199\]\[1\] " "LATCH primitive \"ram:inst\|mem\[199\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[199\]\[2\] " "LATCH primitive \"ram:inst\|mem\[199\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[199\]\[3\] " "LATCH primitive \"ram:inst\|mem\[199\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[199\]\[4\] " "LATCH primitive \"ram:inst\|mem\[199\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[199\]\[5\] " "LATCH primitive \"ram:inst\|mem\[199\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[199\]\[6\] " "LATCH primitive \"ram:inst\|mem\[199\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[199\]\[7\] " "LATCH primitive \"ram:inst\|mem\[199\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[198\]\[1\] " "LATCH primitive \"ram:inst\|mem\[198\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[198\]\[2\] " "LATCH primitive \"ram:inst\|mem\[198\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[198\]\[3\] " "LATCH primitive \"ram:inst\|mem\[198\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[198\]\[4\] " "LATCH primitive \"ram:inst\|mem\[198\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605373 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[198\]\[5\] " "LATCH primitive \"ram:inst\|mem\[198\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[198\]\[6\] " "LATCH primitive \"ram:inst\|mem\[198\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[198\]\[7\] " "LATCH primitive \"ram:inst\|mem\[198\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[197\]\[1\] " "LATCH primitive \"ram:inst\|mem\[197\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[197\]\[2\] " "LATCH primitive \"ram:inst\|mem\[197\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[197\]\[3\] " "LATCH primitive \"ram:inst\|mem\[197\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[197\]\[4\] " "LATCH primitive \"ram:inst\|mem\[197\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[197\]\[5\] " "LATCH primitive \"ram:inst\|mem\[197\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[197\]\[6\] " "LATCH primitive \"ram:inst\|mem\[197\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[197\]\[7\] " "LATCH primitive \"ram:inst\|mem\[197\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[196\]\[1\] " "LATCH primitive \"ram:inst\|mem\[196\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[196\]\[2\] " "LATCH primitive \"ram:inst\|mem\[196\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605374 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[196\]\[3\] " "LATCH primitive \"ram:inst\|mem\[196\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[196\]\[4\] " "LATCH primitive \"ram:inst\|mem\[196\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[196\]\[5\] " "LATCH primitive \"ram:inst\|mem\[196\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[196\]\[6\] " "LATCH primitive \"ram:inst\|mem\[196\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[196\]\[7\] " "LATCH primitive \"ram:inst\|mem\[196\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[195\]\[1\] " "LATCH primitive \"ram:inst\|mem\[195\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[195\]\[2\] " "LATCH primitive \"ram:inst\|mem\[195\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[195\]\[3\] " "LATCH primitive \"ram:inst\|mem\[195\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[195\]\[4\] " "LATCH primitive \"ram:inst\|mem\[195\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[195\]\[5\] " "LATCH primitive \"ram:inst\|mem\[195\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[195\]\[6\] " "LATCH primitive \"ram:inst\|mem\[195\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[195\]\[7\] " "LATCH primitive \"ram:inst\|mem\[195\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[194\]\[1\] " "LATCH primitive \"ram:inst\|mem\[194\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[194\]\[2\] " "LATCH primitive \"ram:inst\|mem\[194\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[194\]\[3\] " "LATCH primitive \"ram:inst\|mem\[194\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[194\]\[4\] " "LATCH primitive \"ram:inst\|mem\[194\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[194\]\[5\] " "LATCH primitive \"ram:inst\|mem\[194\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[194\]\[6\] " "LATCH primitive \"ram:inst\|mem\[194\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[194\]\[7\] " "LATCH primitive \"ram:inst\|mem\[194\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[193\]\[1\] " "LATCH primitive \"ram:inst\|mem\[193\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[193\]\[2\] " "LATCH primitive \"ram:inst\|mem\[193\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[193\]\[3\] " "LATCH primitive \"ram:inst\|mem\[193\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[193\]\[4\] " "LATCH primitive \"ram:inst\|mem\[193\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605377 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[193\]\[5\] " "LATCH primitive \"ram:inst\|mem\[193\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[193\]\[6\] " "LATCH primitive \"ram:inst\|mem\[193\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[193\]\[7\] " "LATCH primitive \"ram:inst\|mem\[193\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[192\]\[1\] " "LATCH primitive \"ram:inst\|mem\[192\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[192\]\[2\] " "LATCH primitive \"ram:inst\|mem\[192\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[192\]\[3\] " "LATCH primitive \"ram:inst\|mem\[192\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[192\]\[4\] " "LATCH primitive \"ram:inst\|mem\[192\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[192\]\[5\] " "LATCH primitive \"ram:inst\|mem\[192\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[192\]\[6\] " "LATCH primitive \"ram:inst\|mem\[192\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[192\]\[7\] " "LATCH primitive \"ram:inst\|mem\[192\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[191\]\[1\] " "LATCH primitive \"ram:inst\|mem\[191\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[191\]\[2\] " "LATCH primitive \"ram:inst\|mem\[191\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[191\]\[3\] " "LATCH primitive \"ram:inst\|mem\[191\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[191\]\[4\] " "LATCH primitive \"ram:inst\|mem\[191\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[191\]\[5\] " "LATCH primitive \"ram:inst\|mem\[191\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[191\]\[6\] " "LATCH primitive \"ram:inst\|mem\[191\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[191\]\[7\] " "LATCH primitive \"ram:inst\|mem\[191\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[190\]\[1\] " "LATCH primitive \"ram:inst\|mem\[190\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[190\]\[2\] " "LATCH primitive \"ram:inst\|mem\[190\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[190\]\[3\] " "LATCH primitive \"ram:inst\|mem\[190\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[190\]\[4\] " "LATCH primitive \"ram:inst\|mem\[190\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[190\]\[5\] " "LATCH primitive \"ram:inst\|mem\[190\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[190\]\[6\] " "LATCH primitive \"ram:inst\|mem\[190\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[190\]\[7\] " "LATCH primitive \"ram:inst\|mem\[190\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[189\]\[1\] " "LATCH primitive \"ram:inst\|mem\[189\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605378 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[189\]\[2\] " "LATCH primitive \"ram:inst\|mem\[189\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[189\]\[3\] " "LATCH primitive \"ram:inst\|mem\[189\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[189\]\[4\] " "LATCH primitive \"ram:inst\|mem\[189\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[189\]\[5\] " "LATCH primitive \"ram:inst\|mem\[189\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[189\]\[6\] " "LATCH primitive \"ram:inst\|mem\[189\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[189\]\[7\] " "LATCH primitive \"ram:inst\|mem\[189\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[188\]\[1\] " "LATCH primitive \"ram:inst\|mem\[188\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[188\]\[2\] " "LATCH primitive \"ram:inst\|mem\[188\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[188\]\[3\] " "LATCH primitive \"ram:inst\|mem\[188\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[188\]\[4\] " "LATCH primitive \"ram:inst\|mem\[188\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[188\]\[5\] " "LATCH primitive \"ram:inst\|mem\[188\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[188\]\[6\] " "LATCH primitive \"ram:inst\|mem\[188\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[188\]\[7\] " "LATCH primitive \"ram:inst\|mem\[188\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605380 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[187\]\[1\] " "LATCH primitive \"ram:inst\|mem\[187\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[187\]\[2\] " "LATCH primitive \"ram:inst\|mem\[187\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[187\]\[3\] " "LATCH primitive \"ram:inst\|mem\[187\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[187\]\[4\] " "LATCH primitive \"ram:inst\|mem\[187\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[187\]\[5\] " "LATCH primitive \"ram:inst\|mem\[187\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[187\]\[6\] " "LATCH primitive \"ram:inst\|mem\[187\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[187\]\[7\] " "LATCH primitive \"ram:inst\|mem\[187\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[186\]\[1\] " "LATCH primitive \"ram:inst\|mem\[186\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[186\]\[2\] " "LATCH primitive \"ram:inst\|mem\[186\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[186\]\[3\] " "LATCH primitive \"ram:inst\|mem\[186\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[186\]\[4\] " "LATCH primitive \"ram:inst\|mem\[186\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[186\]\[5\] " "LATCH primitive \"ram:inst\|mem\[186\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[186\]\[6\] " "LATCH primitive \"ram:inst\|mem\[186\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[186\]\[7\] " "LATCH primitive \"ram:inst\|mem\[186\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[185\]\[1\] " "LATCH primitive \"ram:inst\|mem\[185\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605381 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[185\]\[2\] " "LATCH primitive \"ram:inst\|mem\[185\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[185\]\[3\] " "LATCH primitive \"ram:inst\|mem\[185\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[185\]\[4\] " "LATCH primitive \"ram:inst\|mem\[185\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[185\]\[5\] " "LATCH primitive \"ram:inst\|mem\[185\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[185\]\[6\] " "LATCH primitive \"ram:inst\|mem\[185\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[185\]\[7\] " "LATCH primitive \"ram:inst\|mem\[185\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[184\]\[1\] " "LATCH primitive \"ram:inst\|mem\[184\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[184\]\[2\] " "LATCH primitive \"ram:inst\|mem\[184\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[184\]\[3\] " "LATCH primitive \"ram:inst\|mem\[184\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[184\]\[4\] " "LATCH primitive \"ram:inst\|mem\[184\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[184\]\[5\] " "LATCH primitive \"ram:inst\|mem\[184\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[184\]\[6\] " "LATCH primitive \"ram:inst\|mem\[184\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[184\]\[7\] " "LATCH primitive \"ram:inst\|mem\[184\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[183\]\[1\] " "LATCH primitive \"ram:inst\|mem\[183\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605382 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[183\]\[2\] " "LATCH primitive \"ram:inst\|mem\[183\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[183\]\[3\] " "LATCH primitive \"ram:inst\|mem\[183\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[183\]\[4\] " "LATCH primitive \"ram:inst\|mem\[183\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[183\]\[5\] " "LATCH primitive \"ram:inst\|mem\[183\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[183\]\[6\] " "LATCH primitive \"ram:inst\|mem\[183\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[183\]\[7\] " "LATCH primitive \"ram:inst\|mem\[183\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[182\]\[1\] " "LATCH primitive \"ram:inst\|mem\[182\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[182\]\[2\] " "LATCH primitive \"ram:inst\|mem\[182\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[182\]\[3\] " "LATCH primitive \"ram:inst\|mem\[182\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[182\]\[4\] " "LATCH primitive \"ram:inst\|mem\[182\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[182\]\[5\] " "LATCH primitive \"ram:inst\|mem\[182\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[182\]\[6\] " "LATCH primitive \"ram:inst\|mem\[182\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[182\]\[7\] " "LATCH primitive \"ram:inst\|mem\[182\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[181\]\[1\] " "LATCH primitive \"ram:inst\|mem\[181\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[181\]\[2\] " "LATCH primitive \"ram:inst\|mem\[181\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[181\]\[3\] " "LATCH primitive \"ram:inst\|mem\[181\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[181\]\[4\] " "LATCH primitive \"ram:inst\|mem\[181\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[181\]\[5\] " "LATCH primitive \"ram:inst\|mem\[181\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[181\]\[6\] " "LATCH primitive \"ram:inst\|mem\[181\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[181\]\[7\] " "LATCH primitive \"ram:inst\|mem\[181\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[180\]\[1\] " "LATCH primitive \"ram:inst\|mem\[180\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[180\]\[2\] " "LATCH primitive \"ram:inst\|mem\[180\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[180\]\[3\] " "LATCH primitive \"ram:inst\|mem\[180\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[180\]\[4\] " "LATCH primitive \"ram:inst\|mem\[180\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[180\]\[5\] " "LATCH primitive \"ram:inst\|mem\[180\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[180\]\[6\] " "LATCH primitive \"ram:inst\|mem\[180\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[180\]\[7\] " "LATCH primitive \"ram:inst\|mem\[180\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[179\]\[1\] " "LATCH primitive \"ram:inst\|mem\[179\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[179\]\[2\] " "LATCH primitive \"ram:inst\|mem\[179\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[179\]\[3\] " "LATCH primitive \"ram:inst\|mem\[179\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[179\]\[4\] " "LATCH primitive \"ram:inst\|mem\[179\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[179\]\[5\] " "LATCH primitive \"ram:inst\|mem\[179\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[179\]\[6\] " "LATCH primitive \"ram:inst\|mem\[179\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[179\]\[7\] " "LATCH primitive \"ram:inst\|mem\[179\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[178\]\[1\] " "LATCH primitive \"ram:inst\|mem\[178\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[178\]\[2\] " "LATCH primitive \"ram:inst\|mem\[178\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[178\]\[3\] " "LATCH primitive \"ram:inst\|mem\[178\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[178\]\[4\] " "LATCH primitive \"ram:inst\|mem\[178\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[178\]\[5\] " "LATCH primitive \"ram:inst\|mem\[178\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[178\]\[6\] " "LATCH primitive \"ram:inst\|mem\[178\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[178\]\[7\] " "LATCH primitive \"ram:inst\|mem\[178\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[177\]\[1\] " "LATCH primitive \"ram:inst\|mem\[177\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[177\]\[2\] " "LATCH primitive \"ram:inst\|mem\[177\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605385 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[177\]\[3\] " "LATCH primitive \"ram:inst\|mem\[177\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[177\]\[4\] " "LATCH primitive \"ram:inst\|mem\[177\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[177\]\[5\] " "LATCH primitive \"ram:inst\|mem\[177\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[177\]\[6\] " "LATCH primitive \"ram:inst\|mem\[177\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[177\]\[7\] " "LATCH primitive \"ram:inst\|mem\[177\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[176\]\[1\] " "LATCH primitive \"ram:inst\|mem\[176\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[176\]\[2\] " "LATCH primitive \"ram:inst\|mem\[176\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[176\]\[3\] " "LATCH primitive \"ram:inst\|mem\[176\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[176\]\[4\] " "LATCH primitive \"ram:inst\|mem\[176\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[176\]\[5\] " "LATCH primitive \"ram:inst\|mem\[176\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[176\]\[6\] " "LATCH primitive \"ram:inst\|mem\[176\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[176\]\[7\] " "LATCH primitive \"ram:inst\|mem\[176\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[175\]\[1\] " "LATCH primitive \"ram:inst\|mem\[175\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[175\]\[2\] " "LATCH primitive \"ram:inst\|mem\[175\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605386 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[175\]\[3\] " "LATCH primitive \"ram:inst\|mem\[175\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[175\]\[4\] " "LATCH primitive \"ram:inst\|mem\[175\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[175\]\[5\] " "LATCH primitive \"ram:inst\|mem\[175\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[175\]\[6\] " "LATCH primitive \"ram:inst\|mem\[175\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[175\]\[7\] " "LATCH primitive \"ram:inst\|mem\[175\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[174\]\[1\] " "LATCH primitive \"ram:inst\|mem\[174\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[174\]\[2\] " "LATCH primitive \"ram:inst\|mem\[174\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[174\]\[3\] " "LATCH primitive \"ram:inst\|mem\[174\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[174\]\[4\] " "LATCH primitive \"ram:inst\|mem\[174\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[174\]\[5\] " "LATCH primitive \"ram:inst\|mem\[174\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[174\]\[6\] " "LATCH primitive \"ram:inst\|mem\[174\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[174\]\[7\] " "LATCH primitive \"ram:inst\|mem\[174\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[173\]\[1\] " "LATCH primitive \"ram:inst\|mem\[173\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[173\]\[2\] " "LATCH primitive \"ram:inst\|mem\[173\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[173\]\[3\] " "LATCH primitive \"ram:inst\|mem\[173\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[173\]\[4\] " "LATCH primitive \"ram:inst\|mem\[173\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[173\]\[5\] " "LATCH primitive \"ram:inst\|mem\[173\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[173\]\[6\] " "LATCH primitive \"ram:inst\|mem\[173\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[173\]\[7\] " "LATCH primitive \"ram:inst\|mem\[173\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[172\]\[1\] " "LATCH primitive \"ram:inst\|mem\[172\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[172\]\[2\] " "LATCH primitive \"ram:inst\|mem\[172\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[172\]\[3\] " "LATCH primitive \"ram:inst\|mem\[172\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[172\]\[4\] " "LATCH primitive \"ram:inst\|mem\[172\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[172\]\[5\] " "LATCH primitive \"ram:inst\|mem\[172\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[172\]\[6\] " "LATCH primitive \"ram:inst\|mem\[172\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[172\]\[7\] " "LATCH primitive \"ram:inst\|mem\[172\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[171\]\[1\] " "LATCH primitive \"ram:inst\|mem\[171\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[171\]\[2\] " "LATCH primitive \"ram:inst\|mem\[171\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[171\]\[3\] " "LATCH primitive \"ram:inst\|mem\[171\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[171\]\[4\] " "LATCH primitive \"ram:inst\|mem\[171\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605388 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[171\]\[5\] " "LATCH primitive \"ram:inst\|mem\[171\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[171\]\[6\] " "LATCH primitive \"ram:inst\|mem\[171\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[171\]\[7\] " "LATCH primitive \"ram:inst\|mem\[171\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[170\]\[1\] " "LATCH primitive \"ram:inst\|mem\[170\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[170\]\[2\] " "LATCH primitive \"ram:inst\|mem\[170\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[170\]\[3\] " "LATCH primitive \"ram:inst\|mem\[170\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[170\]\[4\] " "LATCH primitive \"ram:inst\|mem\[170\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[170\]\[5\] " "LATCH primitive \"ram:inst\|mem\[170\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605389 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[170\]\[6\] " "LATCH primitive \"ram:inst\|mem\[170\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[170\]\[7\] " "LATCH primitive \"ram:inst\|mem\[170\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[169\]\[1\] " "LATCH primitive \"ram:inst\|mem\[169\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[169\]\[2\] " "LATCH primitive \"ram:inst\|mem\[169\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[169\]\[3\] " "LATCH primitive \"ram:inst\|mem\[169\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[169\]\[4\] " "LATCH primitive \"ram:inst\|mem\[169\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[169\]\[5\] " "LATCH primitive \"ram:inst\|mem\[169\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[169\]\[6\] " "LATCH primitive \"ram:inst\|mem\[169\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[169\]\[7\] " "LATCH primitive \"ram:inst\|mem\[169\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[168\]\[1\] " "LATCH primitive \"ram:inst\|mem\[168\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605390 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[168\]\[2\] " "LATCH primitive \"ram:inst\|mem\[168\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[168\]\[3\] " "LATCH primitive \"ram:inst\|mem\[168\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[168\]\[4\] " "LATCH primitive \"ram:inst\|mem\[168\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[168\]\[5\] " "LATCH primitive \"ram:inst\|mem\[168\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[168\]\[6\] " "LATCH primitive \"ram:inst\|mem\[168\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[168\]\[7\] " "LATCH primitive \"ram:inst\|mem\[168\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[167\]\[1\] " "LATCH primitive \"ram:inst\|mem\[167\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[167\]\[2\] " "LATCH primitive \"ram:inst\|mem\[167\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[167\]\[3\] " "LATCH primitive \"ram:inst\|mem\[167\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[167\]\[4\] " "LATCH primitive \"ram:inst\|mem\[167\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[167\]\[5\] " "LATCH primitive \"ram:inst\|mem\[167\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[167\]\[6\] " "LATCH primitive \"ram:inst\|mem\[167\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605391 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[167\]\[7\] " "LATCH primitive \"ram:inst\|mem\[167\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[166\]\[1\] " "LATCH primitive \"ram:inst\|mem\[166\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[166\]\[2\] " "LATCH primitive \"ram:inst\|mem\[166\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[166\]\[3\] " "LATCH primitive \"ram:inst\|mem\[166\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[166\]\[4\] " "LATCH primitive \"ram:inst\|mem\[166\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[166\]\[5\] " "LATCH primitive \"ram:inst\|mem\[166\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[166\]\[6\] " "LATCH primitive \"ram:inst\|mem\[166\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[166\]\[7\] " "LATCH primitive \"ram:inst\|mem\[166\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[165\]\[1\] " "LATCH primitive \"ram:inst\|mem\[165\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[165\]\[2\] " "LATCH primitive \"ram:inst\|mem\[165\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[165\]\[3\] " "LATCH primitive \"ram:inst\|mem\[165\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[165\]\[4\] " "LATCH primitive \"ram:inst\|mem\[165\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[165\]\[5\] " "LATCH primitive \"ram:inst\|mem\[165\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[165\]\[6\] " "LATCH primitive \"ram:inst\|mem\[165\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[165\]\[7\] " "LATCH primitive \"ram:inst\|mem\[165\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[164\]\[1\] " "LATCH primitive \"ram:inst\|mem\[164\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[164\]\[2\] " "LATCH primitive \"ram:inst\|mem\[164\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[164\]\[3\] " "LATCH primitive \"ram:inst\|mem\[164\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[164\]\[4\] " "LATCH primitive \"ram:inst\|mem\[164\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[164\]\[5\] " "LATCH primitive \"ram:inst\|mem\[164\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[164\]\[6\] " "LATCH primitive \"ram:inst\|mem\[164\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[164\]\[7\] " "LATCH primitive \"ram:inst\|mem\[164\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[163\]\[1\] " "LATCH primitive \"ram:inst\|mem\[163\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[163\]\[2\] " "LATCH primitive \"ram:inst\|mem\[163\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[163\]\[3\] " "LATCH primitive \"ram:inst\|mem\[163\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[163\]\[4\] " "LATCH primitive \"ram:inst\|mem\[163\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[163\]\[5\] " "LATCH primitive \"ram:inst\|mem\[163\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[163\]\[6\] " "LATCH primitive \"ram:inst\|mem\[163\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[163\]\[7\] " "LATCH primitive \"ram:inst\|mem\[163\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[162\]\[1\] " "LATCH primitive \"ram:inst\|mem\[162\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[162\]\[2\] " "LATCH primitive \"ram:inst\|mem\[162\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[162\]\[3\] " "LATCH primitive \"ram:inst\|mem\[162\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[162\]\[4\] " "LATCH primitive \"ram:inst\|mem\[162\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[162\]\[5\] " "LATCH primitive \"ram:inst\|mem\[162\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[162\]\[6\] " "LATCH primitive \"ram:inst\|mem\[162\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[162\]\[7\] " "LATCH primitive \"ram:inst\|mem\[162\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[161\]\[1\] " "LATCH primitive \"ram:inst\|mem\[161\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[161\]\[2\] " "LATCH primitive \"ram:inst\|mem\[161\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[161\]\[3\] " "LATCH primitive \"ram:inst\|mem\[161\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[161\]\[4\] " "LATCH primitive \"ram:inst\|mem\[161\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[161\]\[5\] " "LATCH primitive \"ram:inst\|mem\[161\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[161\]\[6\] " "LATCH primitive \"ram:inst\|mem\[161\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[161\]\[7\] " "LATCH primitive \"ram:inst\|mem\[161\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[160\]\[1\] " "LATCH primitive \"ram:inst\|mem\[160\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[160\]\[2\] " "LATCH primitive \"ram:inst\|mem\[160\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[160\]\[3\] " "LATCH primitive \"ram:inst\|mem\[160\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[160\]\[4\] " "LATCH primitive \"ram:inst\|mem\[160\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[160\]\[5\] " "LATCH primitive \"ram:inst\|mem\[160\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[160\]\[6\] " "LATCH primitive \"ram:inst\|mem\[160\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[160\]\[7\] " "LATCH primitive \"ram:inst\|mem\[160\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[159\]\[1\] " "LATCH primitive \"ram:inst\|mem\[159\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[159\]\[2\] " "LATCH primitive \"ram:inst\|mem\[159\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[159\]\[3\] " "LATCH primitive \"ram:inst\|mem\[159\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[159\]\[4\] " "LATCH primitive \"ram:inst\|mem\[159\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[159\]\[5\] " "LATCH primitive \"ram:inst\|mem\[159\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[159\]\[6\] " "LATCH primitive \"ram:inst\|mem\[159\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[159\]\[7\] " "LATCH primitive \"ram:inst\|mem\[159\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[158\]\[1\] " "LATCH primitive \"ram:inst\|mem\[158\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[158\]\[2\] " "LATCH primitive \"ram:inst\|mem\[158\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[158\]\[3\] " "LATCH primitive \"ram:inst\|mem\[158\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[158\]\[4\] " "LATCH primitive \"ram:inst\|mem\[158\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[158\]\[5\] " "LATCH primitive \"ram:inst\|mem\[158\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[158\]\[6\] " "LATCH primitive \"ram:inst\|mem\[158\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[158\]\[7\] " "LATCH primitive \"ram:inst\|mem\[158\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[157\]\[1\] " "LATCH primitive \"ram:inst\|mem\[157\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[157\]\[2\] " "LATCH primitive \"ram:inst\|mem\[157\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[157\]\[3\] " "LATCH primitive \"ram:inst\|mem\[157\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[157\]\[4\] " "LATCH primitive \"ram:inst\|mem\[157\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[157\]\[5\] " "LATCH primitive \"ram:inst\|mem\[157\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[157\]\[6\] " "LATCH primitive \"ram:inst\|mem\[157\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[157\]\[7\] " "LATCH primitive \"ram:inst\|mem\[157\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[156\]\[1\] " "LATCH primitive \"ram:inst\|mem\[156\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[156\]\[2\] " "LATCH primitive \"ram:inst\|mem\[156\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[156\]\[3\] " "LATCH primitive \"ram:inst\|mem\[156\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[156\]\[4\] " "LATCH primitive \"ram:inst\|mem\[156\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[156\]\[5\] " "LATCH primitive \"ram:inst\|mem\[156\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[156\]\[6\] " "LATCH primitive \"ram:inst\|mem\[156\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[156\]\[7\] " "LATCH primitive \"ram:inst\|mem\[156\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[155\]\[1\] " "LATCH primitive \"ram:inst\|mem\[155\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[155\]\[2\] " "LATCH primitive \"ram:inst\|mem\[155\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[155\]\[3\] " "LATCH primitive \"ram:inst\|mem\[155\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605397 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[155\]\[4\] " "LATCH primitive \"ram:inst\|mem\[155\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[155\]\[5\] " "LATCH primitive \"ram:inst\|mem\[155\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[155\]\[6\] " "LATCH primitive \"ram:inst\|mem\[155\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[155\]\[7\] " "LATCH primitive \"ram:inst\|mem\[155\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[154\]\[1\] " "LATCH primitive \"ram:inst\|mem\[154\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[154\]\[2\] " "LATCH primitive \"ram:inst\|mem\[154\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[154\]\[3\] " "LATCH primitive \"ram:inst\|mem\[154\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[154\]\[4\] " "LATCH primitive \"ram:inst\|mem\[154\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[154\]\[5\] " "LATCH primitive \"ram:inst\|mem\[154\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[154\]\[6\] " "LATCH primitive \"ram:inst\|mem\[154\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[154\]\[7\] " "LATCH primitive \"ram:inst\|mem\[154\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[153\]\[1\] " "LATCH primitive \"ram:inst\|mem\[153\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[153\]\[2\] " "LATCH primitive \"ram:inst\|mem\[153\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[153\]\[3\] " "LATCH primitive \"ram:inst\|mem\[153\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[153\]\[4\] " "LATCH primitive \"ram:inst\|mem\[153\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[153\]\[5\] " "LATCH primitive \"ram:inst\|mem\[153\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605398 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[153\]\[6\] " "LATCH primitive \"ram:inst\|mem\[153\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[153\]\[7\] " "LATCH primitive \"ram:inst\|mem\[153\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[152\]\[1\] " "LATCH primitive \"ram:inst\|mem\[152\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[152\]\[2\] " "LATCH primitive \"ram:inst\|mem\[152\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[152\]\[3\] " "LATCH primitive \"ram:inst\|mem\[152\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[152\]\[4\] " "LATCH primitive \"ram:inst\|mem\[152\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[152\]\[5\] " "LATCH primitive \"ram:inst\|mem\[152\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[152\]\[6\] " "LATCH primitive \"ram:inst\|mem\[152\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[152\]\[7\] " "LATCH primitive \"ram:inst\|mem\[152\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[151\]\[1\] " "LATCH primitive \"ram:inst\|mem\[151\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[151\]\[2\] " "LATCH primitive \"ram:inst\|mem\[151\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[151\]\[3\] " "LATCH primitive \"ram:inst\|mem\[151\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[151\]\[4\] " "LATCH primitive \"ram:inst\|mem\[151\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[151\]\[5\] " "LATCH primitive \"ram:inst\|mem\[151\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[151\]\[6\] " "LATCH primitive \"ram:inst\|mem\[151\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[151\]\[7\] " "LATCH primitive \"ram:inst\|mem\[151\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[150\]\[1\] " "LATCH primitive \"ram:inst\|mem\[150\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[150\]\[2\] " "LATCH primitive \"ram:inst\|mem\[150\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[150\]\[3\] " "LATCH primitive \"ram:inst\|mem\[150\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[150\]\[4\] " "LATCH primitive \"ram:inst\|mem\[150\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[150\]\[5\] " "LATCH primitive \"ram:inst\|mem\[150\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[150\]\[6\] " "LATCH primitive \"ram:inst\|mem\[150\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[150\]\[7\] " "LATCH primitive \"ram:inst\|mem\[150\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[149\]\[1\] " "LATCH primitive \"ram:inst\|mem\[149\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[149\]\[2\] " "LATCH primitive \"ram:inst\|mem\[149\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[149\]\[3\] " "LATCH primitive \"ram:inst\|mem\[149\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[149\]\[4\] " "LATCH primitive \"ram:inst\|mem\[149\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[149\]\[5\] " "LATCH primitive \"ram:inst\|mem\[149\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605401 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[149\]\[6\] " "LATCH primitive \"ram:inst\|mem\[149\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[149\]\[7\] " "LATCH primitive \"ram:inst\|mem\[149\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[148\]\[1\] " "LATCH primitive \"ram:inst\|mem\[148\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[148\]\[2\] " "LATCH primitive \"ram:inst\|mem\[148\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[148\]\[3\] " "LATCH primitive \"ram:inst\|mem\[148\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[148\]\[4\] " "LATCH primitive \"ram:inst\|mem\[148\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[148\]\[5\] " "LATCH primitive \"ram:inst\|mem\[148\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[148\]\[6\] " "LATCH primitive \"ram:inst\|mem\[148\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[148\]\[7\] " "LATCH primitive \"ram:inst\|mem\[148\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[147\]\[1\] " "LATCH primitive \"ram:inst\|mem\[147\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[147\]\[2\] " "LATCH primitive \"ram:inst\|mem\[147\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[147\]\[3\] " "LATCH primitive \"ram:inst\|mem\[147\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[147\]\[4\] " "LATCH primitive \"ram:inst\|mem\[147\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[147\]\[5\] " "LATCH primitive \"ram:inst\|mem\[147\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[147\]\[6\] " "LATCH primitive \"ram:inst\|mem\[147\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[147\]\[7\] " "LATCH primitive \"ram:inst\|mem\[147\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[146\]\[1\] " "LATCH primitive \"ram:inst\|mem\[146\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[146\]\[2\] " "LATCH primitive \"ram:inst\|mem\[146\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[146\]\[3\] " "LATCH primitive \"ram:inst\|mem\[146\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[146\]\[4\] " "LATCH primitive \"ram:inst\|mem\[146\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[146\]\[5\] " "LATCH primitive \"ram:inst\|mem\[146\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[146\]\[6\] " "LATCH primitive \"ram:inst\|mem\[146\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[146\]\[7\] " "LATCH primitive \"ram:inst\|mem\[146\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[145\]\[1\] " "LATCH primitive \"ram:inst\|mem\[145\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[145\]\[2\] " "LATCH primitive \"ram:inst\|mem\[145\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[145\]\[3\] " "LATCH primitive \"ram:inst\|mem\[145\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[145\]\[4\] " "LATCH primitive \"ram:inst\|mem\[145\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[145\]\[5\] " "LATCH primitive \"ram:inst\|mem\[145\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605403 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[145\]\[6\] " "LATCH primitive \"ram:inst\|mem\[145\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[145\]\[7\] " "LATCH primitive \"ram:inst\|mem\[145\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[144\]\[1\] " "LATCH primitive \"ram:inst\|mem\[144\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[144\]\[2\] " "LATCH primitive \"ram:inst\|mem\[144\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[144\]\[3\] " "LATCH primitive \"ram:inst\|mem\[144\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[144\]\[4\] " "LATCH primitive \"ram:inst\|mem\[144\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[144\]\[5\] " "LATCH primitive \"ram:inst\|mem\[144\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[144\]\[6\] " "LATCH primitive \"ram:inst\|mem\[144\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[144\]\[7\] " "LATCH primitive \"ram:inst\|mem\[144\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[143\]\[1\] " "LATCH primitive \"ram:inst\|mem\[143\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[143\]\[2\] " "LATCH primitive \"ram:inst\|mem\[143\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[143\]\[3\] " "LATCH primitive \"ram:inst\|mem\[143\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[143\]\[4\] " "LATCH primitive \"ram:inst\|mem\[143\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[143\]\[5\] " "LATCH primitive \"ram:inst\|mem\[143\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[143\]\[6\] " "LATCH primitive \"ram:inst\|mem\[143\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[143\]\[7\] " "LATCH primitive \"ram:inst\|mem\[143\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[142\]\[1\] " "LATCH primitive \"ram:inst\|mem\[142\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[142\]\[2\] " "LATCH primitive \"ram:inst\|mem\[142\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[142\]\[3\] " "LATCH primitive \"ram:inst\|mem\[142\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[142\]\[4\] " "LATCH primitive \"ram:inst\|mem\[142\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[142\]\[5\] " "LATCH primitive \"ram:inst\|mem\[142\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[142\]\[6\] " "LATCH primitive \"ram:inst\|mem\[142\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[142\]\[7\] " "LATCH primitive \"ram:inst\|mem\[142\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[141\]\[1\] " "LATCH primitive \"ram:inst\|mem\[141\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[141\]\[2\] " "LATCH primitive \"ram:inst\|mem\[141\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[141\]\[3\] " "LATCH primitive \"ram:inst\|mem\[141\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[141\]\[4\] " "LATCH primitive \"ram:inst\|mem\[141\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[141\]\[5\] " "LATCH primitive \"ram:inst\|mem\[141\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[141\]\[6\] " "LATCH primitive \"ram:inst\|mem\[141\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[141\]\[7\] " "LATCH primitive \"ram:inst\|mem\[141\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605405 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[140\]\[1\] " "LATCH primitive \"ram:inst\|mem\[140\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[140\]\[2\] " "LATCH primitive \"ram:inst\|mem\[140\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[140\]\[3\] " "LATCH primitive \"ram:inst\|mem\[140\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[140\]\[4\] " "LATCH primitive \"ram:inst\|mem\[140\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[140\]\[5\] " "LATCH primitive \"ram:inst\|mem\[140\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[140\]\[6\] " "LATCH primitive \"ram:inst\|mem\[140\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[140\]\[7\] " "LATCH primitive \"ram:inst\|mem\[140\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[139\]\[1\] " "LATCH primitive \"ram:inst\|mem\[139\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[139\]\[2\] " "LATCH primitive \"ram:inst\|mem\[139\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[139\]\[3\] " "LATCH primitive \"ram:inst\|mem\[139\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[139\]\[4\] " "LATCH primitive \"ram:inst\|mem\[139\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[139\]\[5\] " "LATCH primitive \"ram:inst\|mem\[139\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[139\]\[6\] " "LATCH primitive \"ram:inst\|mem\[139\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605406 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[139\]\[7\] " "LATCH primitive \"ram:inst\|mem\[139\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[138\]\[1\] " "LATCH primitive \"ram:inst\|mem\[138\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[138\]\[2\] " "LATCH primitive \"ram:inst\|mem\[138\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[138\]\[3\] " "LATCH primitive \"ram:inst\|mem\[138\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[138\]\[4\] " "LATCH primitive \"ram:inst\|mem\[138\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[138\]\[5\] " "LATCH primitive \"ram:inst\|mem\[138\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[138\]\[6\] " "LATCH primitive \"ram:inst\|mem\[138\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[138\]\[7\] " "LATCH primitive \"ram:inst\|mem\[138\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[137\]\[1\] " "LATCH primitive \"ram:inst\|mem\[137\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[137\]\[2\] " "LATCH primitive \"ram:inst\|mem\[137\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[137\]\[3\] " "LATCH primitive \"ram:inst\|mem\[137\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[137\]\[4\] " "LATCH primitive \"ram:inst\|mem\[137\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[137\]\[5\] " "LATCH primitive \"ram:inst\|mem\[137\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[137\]\[6\] " "LATCH primitive \"ram:inst\|mem\[137\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[137\]\[7\] " "LATCH primitive \"ram:inst\|mem\[137\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605407 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[136\]\[1\] " "LATCH primitive \"ram:inst\|mem\[136\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[136\]\[2\] " "LATCH primitive \"ram:inst\|mem\[136\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[136\]\[3\] " "LATCH primitive \"ram:inst\|mem\[136\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[136\]\[4\] " "LATCH primitive \"ram:inst\|mem\[136\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[136\]\[5\] " "LATCH primitive \"ram:inst\|mem\[136\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[136\]\[6\] " "LATCH primitive \"ram:inst\|mem\[136\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[136\]\[7\] " "LATCH primitive \"ram:inst\|mem\[136\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[135\]\[1\] " "LATCH primitive \"ram:inst\|mem\[135\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[135\]\[2\] " "LATCH primitive \"ram:inst\|mem\[135\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[135\]\[3\] " "LATCH primitive \"ram:inst\|mem\[135\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[135\]\[4\] " "LATCH primitive \"ram:inst\|mem\[135\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[135\]\[5\] " "LATCH primitive \"ram:inst\|mem\[135\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[135\]\[6\] " "LATCH primitive \"ram:inst\|mem\[135\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[135\]\[7\] " "LATCH primitive \"ram:inst\|mem\[135\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[134\]\[1\] " "LATCH primitive \"ram:inst\|mem\[134\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[134\]\[2\] " "LATCH primitive \"ram:inst\|mem\[134\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605408 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[134\]\[3\] " "LATCH primitive \"ram:inst\|mem\[134\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[134\]\[4\] " "LATCH primitive \"ram:inst\|mem\[134\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[134\]\[5\] " "LATCH primitive \"ram:inst\|mem\[134\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[134\]\[6\] " "LATCH primitive \"ram:inst\|mem\[134\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[134\]\[7\] " "LATCH primitive \"ram:inst\|mem\[134\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[133\]\[1\] " "LATCH primitive \"ram:inst\|mem\[133\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[133\]\[2\] " "LATCH primitive \"ram:inst\|mem\[133\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[133\]\[3\] " "LATCH primitive \"ram:inst\|mem\[133\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[133\]\[4\] " "LATCH primitive \"ram:inst\|mem\[133\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[133\]\[5\] " "LATCH primitive \"ram:inst\|mem\[133\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[133\]\[6\] " "LATCH primitive \"ram:inst\|mem\[133\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[133\]\[7\] " "LATCH primitive \"ram:inst\|mem\[133\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[132\]\[1\] " "LATCH primitive \"ram:inst\|mem\[132\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[132\]\[2\] " "LATCH primitive \"ram:inst\|mem\[132\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[132\]\[3\] " "LATCH primitive \"ram:inst\|mem\[132\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[132\]\[4\] " "LATCH primitive \"ram:inst\|mem\[132\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[132\]\[5\] " "LATCH primitive \"ram:inst\|mem\[132\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[132\]\[6\] " "LATCH primitive \"ram:inst\|mem\[132\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[132\]\[7\] " "LATCH primitive \"ram:inst\|mem\[132\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[131\]\[1\] " "LATCH primitive \"ram:inst\|mem\[131\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[131\]\[2\] " "LATCH primitive \"ram:inst\|mem\[131\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[131\]\[3\] " "LATCH primitive \"ram:inst\|mem\[131\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[131\]\[4\] " "LATCH primitive \"ram:inst\|mem\[131\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[131\]\[5\] " "LATCH primitive \"ram:inst\|mem\[131\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[131\]\[6\] " "LATCH primitive \"ram:inst\|mem\[131\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[131\]\[7\] " "LATCH primitive \"ram:inst\|mem\[131\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[130\]\[1\] " "LATCH primitive \"ram:inst\|mem\[130\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[130\]\[2\] " "LATCH primitive \"ram:inst\|mem\[130\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[130\]\[3\] " "LATCH primitive \"ram:inst\|mem\[130\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[130\]\[4\] " "LATCH primitive \"ram:inst\|mem\[130\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[130\]\[5\] " "LATCH primitive \"ram:inst\|mem\[130\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[130\]\[6\] " "LATCH primitive \"ram:inst\|mem\[130\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[130\]\[7\] " "LATCH primitive \"ram:inst\|mem\[130\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[129\]\[1\] " "LATCH primitive \"ram:inst\|mem\[129\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[129\]\[2\] " "LATCH primitive \"ram:inst\|mem\[129\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[129\]\[3\] " "LATCH primitive \"ram:inst\|mem\[129\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[129\]\[4\] " "LATCH primitive \"ram:inst\|mem\[129\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[129\]\[5\] " "LATCH primitive \"ram:inst\|mem\[129\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[129\]\[6\] " "LATCH primitive \"ram:inst\|mem\[129\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[129\]\[7\] " "LATCH primitive \"ram:inst\|mem\[129\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[128\]\[1\] " "LATCH primitive \"ram:inst\|mem\[128\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[128\]\[2\] " "LATCH primitive \"ram:inst\|mem\[128\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[128\]\[3\] " "LATCH primitive \"ram:inst\|mem\[128\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[128\]\[4\] " "LATCH primitive \"ram:inst\|mem\[128\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[128\]\[5\] " "LATCH primitive \"ram:inst\|mem\[128\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[128\]\[6\] " "LATCH primitive \"ram:inst\|mem\[128\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[128\]\[7\] " "LATCH primitive \"ram:inst\|mem\[128\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[127\]\[1\] " "LATCH primitive \"ram:inst\|mem\[127\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[127\]\[2\] " "LATCH primitive \"ram:inst\|mem\[127\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[127\]\[3\] " "LATCH primitive \"ram:inst\|mem\[127\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[127\]\[4\] " "LATCH primitive \"ram:inst\|mem\[127\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[127\]\[5\] " "LATCH primitive \"ram:inst\|mem\[127\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[127\]\[6\] " "LATCH primitive \"ram:inst\|mem\[127\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[127\]\[7\] " "LATCH primitive \"ram:inst\|mem\[127\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[126\]\[1\] " "LATCH primitive \"ram:inst\|mem\[126\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605412 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[126\]\[2\] " "LATCH primitive \"ram:inst\|mem\[126\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[126\]\[3\] " "LATCH primitive \"ram:inst\|mem\[126\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[126\]\[4\] " "LATCH primitive \"ram:inst\|mem\[126\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[126\]\[5\] " "LATCH primitive \"ram:inst\|mem\[126\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[126\]\[6\] " "LATCH primitive \"ram:inst\|mem\[126\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[126\]\[7\] " "LATCH primitive \"ram:inst\|mem\[126\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[125\]\[1\] " "LATCH primitive \"ram:inst\|mem\[125\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[125\]\[2\] " "LATCH primitive \"ram:inst\|mem\[125\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[125\]\[3\] " "LATCH primitive \"ram:inst\|mem\[125\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[125\]\[4\] " "LATCH primitive \"ram:inst\|mem\[125\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605414 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[125\]\[5\] " "LATCH primitive \"ram:inst\|mem\[125\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[125\]\[6\] " "LATCH primitive \"ram:inst\|mem\[125\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[125\]\[7\] " "LATCH primitive \"ram:inst\|mem\[125\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[124\]\[1\] " "LATCH primitive \"ram:inst\|mem\[124\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[124\]\[2\] " "LATCH primitive \"ram:inst\|mem\[124\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[124\]\[3\] " "LATCH primitive \"ram:inst\|mem\[124\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[124\]\[4\] " "LATCH primitive \"ram:inst\|mem\[124\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[124\]\[5\] " "LATCH primitive \"ram:inst\|mem\[124\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[124\]\[6\] " "LATCH primitive \"ram:inst\|mem\[124\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[124\]\[7\] " "LATCH primitive \"ram:inst\|mem\[124\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[123\]\[1\] " "LATCH primitive \"ram:inst\|mem\[123\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[123\]\[2\] " "LATCH primitive \"ram:inst\|mem\[123\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[123\]\[3\] " "LATCH primitive \"ram:inst\|mem\[123\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[123\]\[4\] " "LATCH primitive \"ram:inst\|mem\[123\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605415 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[123\]\[5\] " "LATCH primitive \"ram:inst\|mem\[123\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[123\]\[6\] " "LATCH primitive \"ram:inst\|mem\[123\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[123\]\[7\] " "LATCH primitive \"ram:inst\|mem\[123\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[122\]\[1\] " "LATCH primitive \"ram:inst\|mem\[122\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[122\]\[2\] " "LATCH primitive \"ram:inst\|mem\[122\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[122\]\[3\] " "LATCH primitive \"ram:inst\|mem\[122\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[122\]\[4\] " "LATCH primitive \"ram:inst\|mem\[122\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[122\]\[5\] " "LATCH primitive \"ram:inst\|mem\[122\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[122\]\[6\] " "LATCH primitive \"ram:inst\|mem\[122\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[122\]\[7\] " "LATCH primitive \"ram:inst\|mem\[122\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[121\]\[1\] " "LATCH primitive \"ram:inst\|mem\[121\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[121\]\[2\] " "LATCH primitive \"ram:inst\|mem\[121\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[121\]\[3\] " "LATCH primitive \"ram:inst\|mem\[121\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[121\]\[4\] " "LATCH primitive \"ram:inst\|mem\[121\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[121\]\[5\] " "LATCH primitive \"ram:inst\|mem\[121\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605416 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[121\]\[6\] " "LATCH primitive \"ram:inst\|mem\[121\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[121\]\[7\] " "LATCH primitive \"ram:inst\|mem\[121\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[120\]\[1\] " "LATCH primitive \"ram:inst\|mem\[120\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[120\]\[2\] " "LATCH primitive \"ram:inst\|mem\[120\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[120\]\[3\] " "LATCH primitive \"ram:inst\|mem\[120\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[120\]\[4\] " "LATCH primitive \"ram:inst\|mem\[120\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[120\]\[5\] " "LATCH primitive \"ram:inst\|mem\[120\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[120\]\[6\] " "LATCH primitive \"ram:inst\|mem\[120\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[120\]\[7\] " "LATCH primitive \"ram:inst\|mem\[120\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[119\]\[1\] " "LATCH primitive \"ram:inst\|mem\[119\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[119\]\[2\] " "LATCH primitive \"ram:inst\|mem\[119\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[119\]\[3\] " "LATCH primitive \"ram:inst\|mem\[119\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[119\]\[4\] " "LATCH primitive \"ram:inst\|mem\[119\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[119\]\[5\] " "LATCH primitive \"ram:inst\|mem\[119\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[119\]\[6\] " "LATCH primitive \"ram:inst\|mem\[119\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[119\]\[7\] " "LATCH primitive \"ram:inst\|mem\[119\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[118\]\[1\] " "LATCH primitive \"ram:inst\|mem\[118\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[118\]\[2\] " "LATCH primitive \"ram:inst\|mem\[118\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[118\]\[3\] " "LATCH primitive \"ram:inst\|mem\[118\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[118\]\[4\] " "LATCH primitive \"ram:inst\|mem\[118\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[118\]\[5\] " "LATCH primitive \"ram:inst\|mem\[118\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[118\]\[6\] " "LATCH primitive \"ram:inst\|mem\[118\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[118\]\[7\] " "LATCH primitive \"ram:inst\|mem\[118\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[117\]\[1\] " "LATCH primitive \"ram:inst\|mem\[117\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[117\]\[2\] " "LATCH primitive \"ram:inst\|mem\[117\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[117\]\[3\] " "LATCH primitive \"ram:inst\|mem\[117\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605418 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[117\]\[4\] " "LATCH primitive \"ram:inst\|mem\[117\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[117\]\[5\] " "LATCH primitive \"ram:inst\|mem\[117\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[117\]\[6\] " "LATCH primitive \"ram:inst\|mem\[117\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[117\]\[7\] " "LATCH primitive \"ram:inst\|mem\[117\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[116\]\[1\] " "LATCH primitive \"ram:inst\|mem\[116\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[116\]\[2\] " "LATCH primitive \"ram:inst\|mem\[116\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[116\]\[3\] " "LATCH primitive \"ram:inst\|mem\[116\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[116\]\[4\] " "LATCH primitive \"ram:inst\|mem\[116\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[116\]\[5\] " "LATCH primitive \"ram:inst\|mem\[116\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[116\]\[6\] " "LATCH primitive \"ram:inst\|mem\[116\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[116\]\[7\] " "LATCH primitive \"ram:inst\|mem\[116\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[115\]\[1\] " "LATCH primitive \"ram:inst\|mem\[115\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[115\]\[2\] " "LATCH primitive \"ram:inst\|mem\[115\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[115\]\[3\] " "LATCH primitive \"ram:inst\|mem\[115\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[115\]\[4\] " "LATCH primitive \"ram:inst\|mem\[115\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[115\]\[5\] " "LATCH primitive \"ram:inst\|mem\[115\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605419 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[115\]\[6\] " "LATCH primitive \"ram:inst\|mem\[115\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[115\]\[7\] " "LATCH primitive \"ram:inst\|mem\[115\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[114\]\[1\] " "LATCH primitive \"ram:inst\|mem\[114\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[114\]\[2\] " "LATCH primitive \"ram:inst\|mem\[114\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[114\]\[3\] " "LATCH primitive \"ram:inst\|mem\[114\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[114\]\[4\] " "LATCH primitive \"ram:inst\|mem\[114\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[114\]\[5\] " "LATCH primitive \"ram:inst\|mem\[114\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[114\]\[6\] " "LATCH primitive \"ram:inst\|mem\[114\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[114\]\[7\] " "LATCH primitive \"ram:inst\|mem\[114\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[113\]\[1\] " "LATCH primitive \"ram:inst\|mem\[113\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605420 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[113\]\[2\] " "LATCH primitive \"ram:inst\|mem\[113\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[113\]\[3\] " "LATCH primitive \"ram:inst\|mem\[113\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[113\]\[4\] " "LATCH primitive \"ram:inst\|mem\[113\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[113\]\[5\] " "LATCH primitive \"ram:inst\|mem\[113\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[113\]\[6\] " "LATCH primitive \"ram:inst\|mem\[113\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[113\]\[7\] " "LATCH primitive \"ram:inst\|mem\[113\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[112\]\[1\] " "LATCH primitive \"ram:inst\|mem\[112\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[112\]\[2\] " "LATCH primitive \"ram:inst\|mem\[112\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[112\]\[3\] " "LATCH primitive \"ram:inst\|mem\[112\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[112\]\[4\] " "LATCH primitive \"ram:inst\|mem\[112\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[112\]\[5\] " "LATCH primitive \"ram:inst\|mem\[112\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[112\]\[6\] " "LATCH primitive \"ram:inst\|mem\[112\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[112\]\[7\] " "LATCH primitive \"ram:inst\|mem\[112\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[111\]\[1\] " "LATCH primitive \"ram:inst\|mem\[111\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[111\]\[2\] " "LATCH primitive \"ram:inst\|mem\[111\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605421 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[111\]\[3\] " "LATCH primitive \"ram:inst\|mem\[111\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[111\]\[4\] " "LATCH primitive \"ram:inst\|mem\[111\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[111\]\[5\] " "LATCH primitive \"ram:inst\|mem\[111\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[111\]\[6\] " "LATCH primitive \"ram:inst\|mem\[111\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[111\]\[7\] " "LATCH primitive \"ram:inst\|mem\[111\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[110\]\[1\] " "LATCH primitive \"ram:inst\|mem\[110\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[110\]\[2\] " "LATCH primitive \"ram:inst\|mem\[110\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[110\]\[3\] " "LATCH primitive \"ram:inst\|mem\[110\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[110\]\[4\] " "LATCH primitive \"ram:inst\|mem\[110\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[110\]\[5\] " "LATCH primitive \"ram:inst\|mem\[110\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[110\]\[6\] " "LATCH primitive \"ram:inst\|mem\[110\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[110\]\[7\] " "LATCH primitive \"ram:inst\|mem\[110\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[109\]\[1\] " "LATCH primitive \"ram:inst\|mem\[109\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[109\]\[2\] " "LATCH primitive \"ram:inst\|mem\[109\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605422 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[109\]\[3\] " "LATCH primitive \"ram:inst\|mem\[109\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[109\]\[4\] " "LATCH primitive \"ram:inst\|mem\[109\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[109\]\[5\] " "LATCH primitive \"ram:inst\|mem\[109\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[109\]\[6\] " "LATCH primitive \"ram:inst\|mem\[109\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[109\]\[7\] " "LATCH primitive \"ram:inst\|mem\[109\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[108\]\[1\] " "LATCH primitive \"ram:inst\|mem\[108\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[108\]\[2\] " "LATCH primitive \"ram:inst\|mem\[108\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[108\]\[3\] " "LATCH primitive \"ram:inst\|mem\[108\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[108\]\[4\] " "LATCH primitive \"ram:inst\|mem\[108\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[108\]\[5\] " "LATCH primitive \"ram:inst\|mem\[108\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[108\]\[6\] " "LATCH primitive \"ram:inst\|mem\[108\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[108\]\[7\] " "LATCH primitive \"ram:inst\|mem\[108\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[107\]\[1\] " "LATCH primitive \"ram:inst\|mem\[107\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[107\]\[2\] " "LATCH primitive \"ram:inst\|mem\[107\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[107\]\[3\] " "LATCH primitive \"ram:inst\|mem\[107\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[107\]\[4\] " "LATCH primitive \"ram:inst\|mem\[107\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[107\]\[5\] " "LATCH primitive \"ram:inst\|mem\[107\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[107\]\[6\] " "LATCH primitive \"ram:inst\|mem\[107\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[107\]\[7\] " "LATCH primitive \"ram:inst\|mem\[107\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[106\]\[1\] " "LATCH primitive \"ram:inst\|mem\[106\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[106\]\[2\] " "LATCH primitive \"ram:inst\|mem\[106\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[106\]\[3\] " "LATCH primitive \"ram:inst\|mem\[106\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[106\]\[4\] " "LATCH primitive \"ram:inst\|mem\[106\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[106\]\[5\] " "LATCH primitive \"ram:inst\|mem\[106\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[106\]\[6\] " "LATCH primitive \"ram:inst\|mem\[106\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[106\]\[7\] " "LATCH primitive \"ram:inst\|mem\[106\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[105\]\[1\] " "LATCH primitive \"ram:inst\|mem\[105\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[105\]\[2\] " "LATCH primitive \"ram:inst\|mem\[105\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605424 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[105\]\[3\] " "LATCH primitive \"ram:inst\|mem\[105\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[105\]\[4\] " "LATCH primitive \"ram:inst\|mem\[105\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[105\]\[5\] " "LATCH primitive \"ram:inst\|mem\[105\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[105\]\[6\] " "LATCH primitive \"ram:inst\|mem\[105\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[105\]\[7\] " "LATCH primitive \"ram:inst\|mem\[105\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[104\]\[1\] " "LATCH primitive \"ram:inst\|mem\[104\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[104\]\[2\] " "LATCH primitive \"ram:inst\|mem\[104\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[104\]\[3\] " "LATCH primitive \"ram:inst\|mem\[104\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[104\]\[4\] " "LATCH primitive \"ram:inst\|mem\[104\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[104\]\[5\] " "LATCH primitive \"ram:inst\|mem\[104\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[104\]\[6\] " "LATCH primitive \"ram:inst\|mem\[104\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[104\]\[7\] " "LATCH primitive \"ram:inst\|mem\[104\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[103\]\[1\] " "LATCH primitive \"ram:inst\|mem\[103\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[103\]\[2\] " "LATCH primitive \"ram:inst\|mem\[103\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605425 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[103\]\[3\] " "LATCH primitive \"ram:inst\|mem\[103\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[103\]\[4\] " "LATCH primitive \"ram:inst\|mem\[103\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[103\]\[5\] " "LATCH primitive \"ram:inst\|mem\[103\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[103\]\[6\] " "LATCH primitive \"ram:inst\|mem\[103\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[103\]\[7\] " "LATCH primitive \"ram:inst\|mem\[103\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[102\]\[1\] " "LATCH primitive \"ram:inst\|mem\[102\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[102\]\[2\] " "LATCH primitive \"ram:inst\|mem\[102\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[102\]\[3\] " "LATCH primitive \"ram:inst\|mem\[102\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[102\]\[4\] " "LATCH primitive \"ram:inst\|mem\[102\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[102\]\[5\] " "LATCH primitive \"ram:inst\|mem\[102\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[102\]\[6\] " "LATCH primitive \"ram:inst\|mem\[102\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[102\]\[7\] " "LATCH primitive \"ram:inst\|mem\[102\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[101\]\[1\] " "LATCH primitive \"ram:inst\|mem\[101\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605427 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[101\]\[2\] " "LATCH primitive \"ram:inst\|mem\[101\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[101\]\[3\] " "LATCH primitive \"ram:inst\|mem\[101\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[101\]\[4\] " "LATCH primitive \"ram:inst\|mem\[101\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[101\]\[5\] " "LATCH primitive \"ram:inst\|mem\[101\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[101\]\[6\] " "LATCH primitive \"ram:inst\|mem\[101\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[101\]\[7\] " "LATCH primitive \"ram:inst\|mem\[101\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[100\]\[1\] " "LATCH primitive \"ram:inst\|mem\[100\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[100\]\[2\] " "LATCH primitive \"ram:inst\|mem\[100\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[100\]\[3\] " "LATCH primitive \"ram:inst\|mem\[100\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[100\]\[4\] " "LATCH primitive \"ram:inst\|mem\[100\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[100\]\[5\] " "LATCH primitive \"ram:inst\|mem\[100\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[100\]\[6\] " "LATCH primitive \"ram:inst\|mem\[100\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[100\]\[7\] " "LATCH primitive \"ram:inst\|mem\[100\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[99\]\[1\] " "LATCH primitive \"ram:inst\|mem\[99\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[99\]\[2\] " "LATCH primitive \"ram:inst\|mem\[99\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[99\]\[3\] " "LATCH primitive \"ram:inst\|mem\[99\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605428 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[99\]\[4\] " "LATCH primitive \"ram:inst\|mem\[99\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[99\]\[5\] " "LATCH primitive \"ram:inst\|mem\[99\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[99\]\[6\] " "LATCH primitive \"ram:inst\|mem\[99\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[99\]\[7\] " "LATCH primitive \"ram:inst\|mem\[99\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[98\]\[1\] " "LATCH primitive \"ram:inst\|mem\[98\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[98\]\[2\] " "LATCH primitive \"ram:inst\|mem\[98\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[98\]\[3\] " "LATCH primitive \"ram:inst\|mem\[98\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[98\]\[4\] " "LATCH primitive \"ram:inst\|mem\[98\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[98\]\[5\] " "LATCH primitive \"ram:inst\|mem\[98\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[98\]\[6\] " "LATCH primitive \"ram:inst\|mem\[98\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[98\]\[7\] " "LATCH primitive \"ram:inst\|mem\[98\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[97\]\[1\] " "LATCH primitive \"ram:inst\|mem\[97\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[97\]\[2\] " "LATCH primitive \"ram:inst\|mem\[97\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605429 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[97\]\[3\] " "LATCH primitive \"ram:inst\|mem\[97\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[97\]\[4\] " "LATCH primitive \"ram:inst\|mem\[97\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[97\]\[5\] " "LATCH primitive \"ram:inst\|mem\[97\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[97\]\[6\] " "LATCH primitive \"ram:inst\|mem\[97\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[97\]\[7\] " "LATCH primitive \"ram:inst\|mem\[97\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[96\]\[1\] " "LATCH primitive \"ram:inst\|mem\[96\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[96\]\[2\] " "LATCH primitive \"ram:inst\|mem\[96\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[96\]\[3\] " "LATCH primitive \"ram:inst\|mem\[96\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[96\]\[4\] " "LATCH primitive \"ram:inst\|mem\[96\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[96\]\[5\] " "LATCH primitive \"ram:inst\|mem\[96\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[96\]\[6\] " "LATCH primitive \"ram:inst\|mem\[96\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[96\]\[7\] " "LATCH primitive \"ram:inst\|mem\[96\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[95\]\[1\] " "LATCH primitive \"ram:inst\|mem\[95\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[95\]\[2\] " "LATCH primitive \"ram:inst\|mem\[95\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[95\]\[3\] " "LATCH primitive \"ram:inst\|mem\[95\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[95\]\[4\] " "LATCH primitive \"ram:inst\|mem\[95\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[95\]\[5\] " "LATCH primitive \"ram:inst\|mem\[95\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[95\]\[6\] " "LATCH primitive \"ram:inst\|mem\[95\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[95\]\[7\] " "LATCH primitive \"ram:inst\|mem\[95\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[94\]\[1\] " "LATCH primitive \"ram:inst\|mem\[94\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[94\]\[2\] " "LATCH primitive \"ram:inst\|mem\[94\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[94\]\[3\] " "LATCH primitive \"ram:inst\|mem\[94\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[94\]\[4\] " "LATCH primitive \"ram:inst\|mem\[94\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[94\]\[5\] " "LATCH primitive \"ram:inst\|mem\[94\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[94\]\[6\] " "LATCH primitive \"ram:inst\|mem\[94\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[94\]\[7\] " "LATCH primitive \"ram:inst\|mem\[94\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[93\]\[1\] " "LATCH primitive \"ram:inst\|mem\[93\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[93\]\[2\] " "LATCH primitive \"ram:inst\|mem\[93\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605431 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[93\]\[3\] " "LATCH primitive \"ram:inst\|mem\[93\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[93\]\[4\] " "LATCH primitive \"ram:inst\|mem\[93\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[93\]\[5\] " "LATCH primitive \"ram:inst\|mem\[93\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[93\]\[6\] " "LATCH primitive \"ram:inst\|mem\[93\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[93\]\[7\] " "LATCH primitive \"ram:inst\|mem\[93\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[92\]\[1\] " "LATCH primitive \"ram:inst\|mem\[92\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[92\]\[2\] " "LATCH primitive \"ram:inst\|mem\[92\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[92\]\[3\] " "LATCH primitive \"ram:inst\|mem\[92\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[92\]\[4\] " "LATCH primitive \"ram:inst\|mem\[92\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[92\]\[5\] " "LATCH primitive \"ram:inst\|mem\[92\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[92\]\[6\] " "LATCH primitive \"ram:inst\|mem\[92\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[92\]\[7\] " "LATCH primitive \"ram:inst\|mem\[92\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[91\]\[1\] " "LATCH primitive \"ram:inst\|mem\[91\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[91\]\[2\] " "LATCH primitive \"ram:inst\|mem\[91\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[91\]\[3\] " "LATCH primitive \"ram:inst\|mem\[91\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[91\]\[4\] " "LATCH primitive \"ram:inst\|mem\[91\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605432 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[91\]\[5\] " "LATCH primitive \"ram:inst\|mem\[91\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[91\]\[6\] " "LATCH primitive \"ram:inst\|mem\[91\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[91\]\[7\] " "LATCH primitive \"ram:inst\|mem\[91\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[90\]\[1\] " "LATCH primitive \"ram:inst\|mem\[90\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[90\]\[2\] " "LATCH primitive \"ram:inst\|mem\[90\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[90\]\[3\] " "LATCH primitive \"ram:inst\|mem\[90\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[90\]\[4\] " "LATCH primitive \"ram:inst\|mem\[90\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[90\]\[5\] " "LATCH primitive \"ram:inst\|mem\[90\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[90\]\[6\] " "LATCH primitive \"ram:inst\|mem\[90\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[90\]\[7\] " "LATCH primitive \"ram:inst\|mem\[90\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[89\]\[1\] " "LATCH primitive \"ram:inst\|mem\[89\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[89\]\[2\] " "LATCH primitive \"ram:inst\|mem\[89\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[89\]\[3\] " "LATCH primitive \"ram:inst\|mem\[89\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[89\]\[4\] " "LATCH primitive \"ram:inst\|mem\[89\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[89\]\[5\] " "LATCH primitive \"ram:inst\|mem\[89\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[89\]\[6\] " "LATCH primitive \"ram:inst\|mem\[89\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[89\]\[7\] " "LATCH primitive \"ram:inst\|mem\[89\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[88\]\[1\] " "LATCH primitive \"ram:inst\|mem\[88\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[88\]\[2\] " "LATCH primitive \"ram:inst\|mem\[88\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[88\]\[3\] " "LATCH primitive \"ram:inst\|mem\[88\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[88\]\[4\] " "LATCH primitive \"ram:inst\|mem\[88\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[88\]\[5\] " "LATCH primitive \"ram:inst\|mem\[88\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[88\]\[6\] " "LATCH primitive \"ram:inst\|mem\[88\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[88\]\[7\] " "LATCH primitive \"ram:inst\|mem\[88\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[87\]\[1\] " "LATCH primitive \"ram:inst\|mem\[87\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[87\]\[2\] " "LATCH primitive \"ram:inst\|mem\[87\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[87\]\[3\] " "LATCH primitive \"ram:inst\|mem\[87\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605434 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[87\]\[4\] " "LATCH primitive \"ram:inst\|mem\[87\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[87\]\[5\] " "LATCH primitive \"ram:inst\|mem\[87\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[87\]\[6\] " "LATCH primitive \"ram:inst\|mem\[87\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[87\]\[7\] " "LATCH primitive \"ram:inst\|mem\[87\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[86\]\[1\] " "LATCH primitive \"ram:inst\|mem\[86\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[86\]\[2\] " "LATCH primitive \"ram:inst\|mem\[86\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[86\]\[3\] " "LATCH primitive \"ram:inst\|mem\[86\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[86\]\[4\] " "LATCH primitive \"ram:inst\|mem\[86\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[86\]\[5\] " "LATCH primitive \"ram:inst\|mem\[86\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[86\]\[6\] " "LATCH primitive \"ram:inst\|mem\[86\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[86\]\[7\] " "LATCH primitive \"ram:inst\|mem\[86\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[85\]\[1\] " "LATCH primitive \"ram:inst\|mem\[85\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[85\]\[2\] " "LATCH primitive \"ram:inst\|mem\[85\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[85\]\[3\] " "LATCH primitive \"ram:inst\|mem\[85\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605435 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[85\]\[4\] " "LATCH primitive \"ram:inst\|mem\[85\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[85\]\[5\] " "LATCH primitive \"ram:inst\|mem\[85\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[85\]\[6\] " "LATCH primitive \"ram:inst\|mem\[85\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[85\]\[7\] " "LATCH primitive \"ram:inst\|mem\[85\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[84\]\[1\] " "LATCH primitive \"ram:inst\|mem\[84\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[84\]\[2\] " "LATCH primitive \"ram:inst\|mem\[84\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[84\]\[3\] " "LATCH primitive \"ram:inst\|mem\[84\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[84\]\[4\] " "LATCH primitive \"ram:inst\|mem\[84\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[84\]\[5\] " "LATCH primitive \"ram:inst\|mem\[84\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[84\]\[6\] " "LATCH primitive \"ram:inst\|mem\[84\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[84\]\[7\] " "LATCH primitive \"ram:inst\|mem\[84\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[83\]\[1\] " "LATCH primitive \"ram:inst\|mem\[83\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[83\]\[2\] " "LATCH primitive \"ram:inst\|mem\[83\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605436 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[83\]\[3\] " "LATCH primitive \"ram:inst\|mem\[83\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605437 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[83\]\[4\] " "LATCH primitive \"ram:inst\|mem\[83\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[83\]\[5\] " "LATCH primitive \"ram:inst\|mem\[83\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[83\]\[6\] " "LATCH primitive \"ram:inst\|mem\[83\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[83\]\[7\] " "LATCH primitive \"ram:inst\|mem\[83\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[82\]\[1\] " "LATCH primitive \"ram:inst\|mem\[82\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[82\]\[2\] " "LATCH primitive \"ram:inst\|mem\[82\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[82\]\[3\] " "LATCH primitive \"ram:inst\|mem\[82\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[82\]\[4\] " "LATCH primitive \"ram:inst\|mem\[82\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[82\]\[5\] " "LATCH primitive \"ram:inst\|mem\[82\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[82\]\[6\] " "LATCH primitive \"ram:inst\|mem\[82\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[82\]\[7\] " "LATCH primitive \"ram:inst\|mem\[82\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[81\]\[1\] " "LATCH primitive \"ram:inst\|mem\[81\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605438 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[81\]\[2\] " "LATCH primitive \"ram:inst\|mem\[81\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[81\]\[3\] " "LATCH primitive \"ram:inst\|mem\[81\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[81\]\[4\] " "LATCH primitive \"ram:inst\|mem\[81\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[81\]\[5\] " "LATCH primitive \"ram:inst\|mem\[81\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[81\]\[6\] " "LATCH primitive \"ram:inst\|mem\[81\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[81\]\[7\] " "LATCH primitive \"ram:inst\|mem\[81\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[80\]\[1\] " "LATCH primitive \"ram:inst\|mem\[80\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[80\]\[2\] " "LATCH primitive \"ram:inst\|mem\[80\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[80\]\[3\] " "LATCH primitive \"ram:inst\|mem\[80\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[80\]\[4\] " "LATCH primitive \"ram:inst\|mem\[80\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[80\]\[5\] " "LATCH primitive \"ram:inst\|mem\[80\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[80\]\[6\] " "LATCH primitive \"ram:inst\|mem\[80\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[80\]\[7\] " "LATCH primitive \"ram:inst\|mem\[80\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605439 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[79\]\[1\] " "LATCH primitive \"ram:inst\|mem\[79\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[79\]\[2\] " "LATCH primitive \"ram:inst\|mem\[79\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[79\]\[3\] " "LATCH primitive \"ram:inst\|mem\[79\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[79\]\[4\] " "LATCH primitive \"ram:inst\|mem\[79\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[79\]\[5\] " "LATCH primitive \"ram:inst\|mem\[79\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[79\]\[6\] " "LATCH primitive \"ram:inst\|mem\[79\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[79\]\[7\] " "LATCH primitive \"ram:inst\|mem\[79\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[78\]\[1\] " "LATCH primitive \"ram:inst\|mem\[78\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[78\]\[2\] " "LATCH primitive \"ram:inst\|mem\[78\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[78\]\[3\] " "LATCH primitive \"ram:inst\|mem\[78\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[78\]\[4\] " "LATCH primitive \"ram:inst\|mem\[78\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[78\]\[5\] " "LATCH primitive \"ram:inst\|mem\[78\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[78\]\[6\] " "LATCH primitive \"ram:inst\|mem\[78\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605440 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[78\]\[7\] " "LATCH primitive \"ram:inst\|mem\[78\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[77\]\[1\] " "LATCH primitive \"ram:inst\|mem\[77\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[77\]\[2\] " "LATCH primitive \"ram:inst\|mem\[77\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[77\]\[3\] " "LATCH primitive \"ram:inst\|mem\[77\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[77\]\[4\] " "LATCH primitive \"ram:inst\|mem\[77\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[77\]\[5\] " "LATCH primitive \"ram:inst\|mem\[77\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[77\]\[6\] " "LATCH primitive \"ram:inst\|mem\[77\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[77\]\[7\] " "LATCH primitive \"ram:inst\|mem\[77\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[76\]\[1\] " "LATCH primitive \"ram:inst\|mem\[76\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[76\]\[2\] " "LATCH primitive \"ram:inst\|mem\[76\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[76\]\[3\] " "LATCH primitive \"ram:inst\|mem\[76\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[76\]\[4\] " "LATCH primitive \"ram:inst\|mem\[76\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[76\]\[5\] " "LATCH primitive \"ram:inst\|mem\[76\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605441 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[76\]\[6\] " "LATCH primitive \"ram:inst\|mem\[76\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[76\]\[7\] " "LATCH primitive \"ram:inst\|mem\[76\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[75\]\[1\] " "LATCH primitive \"ram:inst\|mem\[75\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[75\]\[2\] " "LATCH primitive \"ram:inst\|mem\[75\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[75\]\[3\] " "LATCH primitive \"ram:inst\|mem\[75\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[75\]\[4\] " "LATCH primitive \"ram:inst\|mem\[75\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[75\]\[5\] " "LATCH primitive \"ram:inst\|mem\[75\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[75\]\[6\] " "LATCH primitive \"ram:inst\|mem\[75\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[75\]\[7\] " "LATCH primitive \"ram:inst\|mem\[75\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[74\]\[1\] " "LATCH primitive \"ram:inst\|mem\[74\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[74\]\[2\] " "LATCH primitive \"ram:inst\|mem\[74\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[74\]\[3\] " "LATCH primitive \"ram:inst\|mem\[74\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[74\]\[4\] " "LATCH primitive \"ram:inst\|mem\[74\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605442 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[74\]\[5\] " "LATCH primitive \"ram:inst\|mem\[74\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[74\]\[6\] " "LATCH primitive \"ram:inst\|mem\[74\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[74\]\[7\] " "LATCH primitive \"ram:inst\|mem\[74\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[73\]\[1\] " "LATCH primitive \"ram:inst\|mem\[73\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[73\]\[2\] " "LATCH primitive \"ram:inst\|mem\[73\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[73\]\[3\] " "LATCH primitive \"ram:inst\|mem\[73\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[73\]\[4\] " "LATCH primitive \"ram:inst\|mem\[73\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[73\]\[5\] " "LATCH primitive \"ram:inst\|mem\[73\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[73\]\[6\] " "LATCH primitive \"ram:inst\|mem\[73\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[73\]\[7\] " "LATCH primitive \"ram:inst\|mem\[73\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[72\]\[1\] " "LATCH primitive \"ram:inst\|mem\[72\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[72\]\[2\] " "LATCH primitive \"ram:inst\|mem\[72\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[72\]\[3\] " "LATCH primitive \"ram:inst\|mem\[72\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[72\]\[4\] " "LATCH primitive \"ram:inst\|mem\[72\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[72\]\[5\] " "LATCH primitive \"ram:inst\|mem\[72\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[72\]\[6\] " "LATCH primitive \"ram:inst\|mem\[72\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[72\]\[7\] " "LATCH primitive \"ram:inst\|mem\[72\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[71\]\[1\] " "LATCH primitive \"ram:inst\|mem\[71\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[71\]\[2\] " "LATCH primitive \"ram:inst\|mem\[71\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[71\]\[3\] " "LATCH primitive \"ram:inst\|mem\[71\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[71\]\[4\] " "LATCH primitive \"ram:inst\|mem\[71\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[71\]\[5\] " "LATCH primitive \"ram:inst\|mem\[71\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[71\]\[6\] " "LATCH primitive \"ram:inst\|mem\[71\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[71\]\[7\] " "LATCH primitive \"ram:inst\|mem\[71\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[70\]\[1\] " "LATCH primitive \"ram:inst\|mem\[70\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[70\]\[2\] " "LATCH primitive \"ram:inst\|mem\[70\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[70\]\[3\] " "LATCH primitive \"ram:inst\|mem\[70\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[70\]\[4\] " "LATCH primitive \"ram:inst\|mem\[70\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[70\]\[5\] " "LATCH primitive \"ram:inst\|mem\[70\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[70\]\[6\] " "LATCH primitive \"ram:inst\|mem\[70\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[70\]\[7\] " "LATCH primitive \"ram:inst\|mem\[70\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[69\]\[1\] " "LATCH primitive \"ram:inst\|mem\[69\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[69\]\[2\] " "LATCH primitive \"ram:inst\|mem\[69\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[69\]\[3\] " "LATCH primitive \"ram:inst\|mem\[69\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[69\]\[4\] " "LATCH primitive \"ram:inst\|mem\[69\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[69\]\[5\] " "LATCH primitive \"ram:inst\|mem\[69\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[69\]\[6\] " "LATCH primitive \"ram:inst\|mem\[69\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[69\]\[7\] " "LATCH primitive \"ram:inst\|mem\[69\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605445 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[68\]\[1\] " "LATCH primitive \"ram:inst\|mem\[68\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605446 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[68\]\[2\] " "LATCH primitive \"ram:inst\|mem\[68\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605446 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[68\]\[3\] " "LATCH primitive \"ram:inst\|mem\[68\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605446 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[68\]\[4\] " "LATCH primitive \"ram:inst\|mem\[68\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605446 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[68\]\[5\] " "LATCH primitive \"ram:inst\|mem\[68\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605446 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[68\]\[6\] " "LATCH primitive \"ram:inst\|mem\[68\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605446 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[68\]\[7\] " "LATCH primitive \"ram:inst\|mem\[68\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605446 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[67\]\[1\] " "LATCH primitive \"ram:inst\|mem\[67\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605446 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[67\]\[2\] " "LATCH primitive \"ram:inst\|mem\[67\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605446 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[67\]\[3\] " "LATCH primitive \"ram:inst\|mem\[67\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605446 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[67\]\[4\] " "LATCH primitive \"ram:inst\|mem\[67\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605446 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[67\]\[5\] " "LATCH primitive \"ram:inst\|mem\[67\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605446 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[67\]\[6\] " "LATCH primitive \"ram:inst\|mem\[67\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605446 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[67\]\[7\] " "LATCH primitive \"ram:inst\|mem\[67\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[66\]\[1\] " "LATCH primitive \"ram:inst\|mem\[66\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[66\]\[2\] " "LATCH primitive \"ram:inst\|mem\[66\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[66\]\[3\] " "LATCH primitive \"ram:inst\|mem\[66\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[66\]\[4\] " "LATCH primitive \"ram:inst\|mem\[66\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[66\]\[5\] " "LATCH primitive \"ram:inst\|mem\[66\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[66\]\[6\] " "LATCH primitive \"ram:inst\|mem\[66\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[66\]\[7\] " "LATCH primitive \"ram:inst\|mem\[66\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[65\]\[1\] " "LATCH primitive \"ram:inst\|mem\[65\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[65\]\[2\] " "LATCH primitive \"ram:inst\|mem\[65\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[65\]\[3\] " "LATCH primitive \"ram:inst\|mem\[65\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[65\]\[4\] " "LATCH primitive \"ram:inst\|mem\[65\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[65\]\[5\] " "LATCH primitive \"ram:inst\|mem\[65\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[65\]\[6\] " "LATCH primitive \"ram:inst\|mem\[65\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[65\]\[7\] " "LATCH primitive \"ram:inst\|mem\[65\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[64\]\[1\] " "LATCH primitive \"ram:inst\|mem\[64\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[64\]\[2\] " "LATCH primitive \"ram:inst\|mem\[64\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[64\]\[3\] " "LATCH primitive \"ram:inst\|mem\[64\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605447 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[64\]\[4\] " "LATCH primitive \"ram:inst\|mem\[64\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[64\]\[5\] " "LATCH primitive \"ram:inst\|mem\[64\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[64\]\[6\] " "LATCH primitive \"ram:inst\|mem\[64\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[64\]\[7\] " "LATCH primitive \"ram:inst\|mem\[64\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[63\]\[1\] " "LATCH primitive \"ram:inst\|mem\[63\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[63\]\[2\] " "LATCH primitive \"ram:inst\|mem\[63\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[63\]\[3\] " "LATCH primitive \"ram:inst\|mem\[63\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[63\]\[4\] " "LATCH primitive \"ram:inst\|mem\[63\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[63\]\[5\] " "LATCH primitive \"ram:inst\|mem\[63\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[63\]\[6\] " "LATCH primitive \"ram:inst\|mem\[63\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[63\]\[7\] " "LATCH primitive \"ram:inst\|mem\[63\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[62\]\[1\] " "LATCH primitive \"ram:inst\|mem\[62\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[62\]\[2\] " "LATCH primitive \"ram:inst\|mem\[62\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[62\]\[3\] " "LATCH primitive \"ram:inst\|mem\[62\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[62\]\[4\] " "LATCH primitive \"ram:inst\|mem\[62\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[62\]\[5\] " "LATCH primitive \"ram:inst\|mem\[62\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[62\]\[6\] " "LATCH primitive \"ram:inst\|mem\[62\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[62\]\[7\] " "LATCH primitive \"ram:inst\|mem\[62\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[61\]\[1\] " "LATCH primitive \"ram:inst\|mem\[61\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[61\]\[2\] " "LATCH primitive \"ram:inst\|mem\[61\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[61\]\[3\] " "LATCH primitive \"ram:inst\|mem\[61\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[61\]\[4\] " "LATCH primitive \"ram:inst\|mem\[61\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[61\]\[5\] " "LATCH primitive \"ram:inst\|mem\[61\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[61\]\[6\] " "LATCH primitive \"ram:inst\|mem\[61\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[61\]\[7\] " "LATCH primitive \"ram:inst\|mem\[61\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[60\]\[1\] " "LATCH primitive \"ram:inst\|mem\[60\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[60\]\[2\] " "LATCH primitive \"ram:inst\|mem\[60\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[60\]\[3\] " "LATCH primitive \"ram:inst\|mem\[60\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[60\]\[4\] " "LATCH primitive \"ram:inst\|mem\[60\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[60\]\[5\] " "LATCH primitive \"ram:inst\|mem\[60\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[60\]\[6\] " "LATCH primitive \"ram:inst\|mem\[60\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[60\]\[7\] " "LATCH primitive \"ram:inst\|mem\[60\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[59\]\[1\] " "LATCH primitive \"ram:inst\|mem\[59\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[59\]\[2\] " "LATCH primitive \"ram:inst\|mem\[59\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[59\]\[3\] " "LATCH primitive \"ram:inst\|mem\[59\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[59\]\[4\] " "LATCH primitive \"ram:inst\|mem\[59\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[59\]\[5\] " "LATCH primitive \"ram:inst\|mem\[59\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[59\]\[6\] " "LATCH primitive \"ram:inst\|mem\[59\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[59\]\[7\] " "LATCH primitive \"ram:inst\|mem\[59\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[58\]\[1\] " "LATCH primitive \"ram:inst\|mem\[58\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[58\]\[2\] " "LATCH primitive \"ram:inst\|mem\[58\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[58\]\[3\] " "LATCH primitive \"ram:inst\|mem\[58\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[58\]\[4\] " "LATCH primitive \"ram:inst\|mem\[58\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[58\]\[5\] " "LATCH primitive \"ram:inst\|mem\[58\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[58\]\[6\] " "LATCH primitive \"ram:inst\|mem\[58\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[58\]\[7\] " "LATCH primitive \"ram:inst\|mem\[58\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[57\]\[1\] " "LATCH primitive \"ram:inst\|mem\[57\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[57\]\[2\] " "LATCH primitive \"ram:inst\|mem\[57\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[57\]\[3\] " "LATCH primitive \"ram:inst\|mem\[57\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[57\]\[4\] " "LATCH primitive \"ram:inst\|mem\[57\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[57\]\[5\] " "LATCH primitive \"ram:inst\|mem\[57\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[57\]\[6\] " "LATCH primitive \"ram:inst\|mem\[57\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[57\]\[7\] " "LATCH primitive \"ram:inst\|mem\[57\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[56\]\[1\] " "LATCH primitive \"ram:inst\|mem\[56\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[56\]\[2\] " "LATCH primitive \"ram:inst\|mem\[56\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[56\]\[3\] " "LATCH primitive \"ram:inst\|mem\[56\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[56\]\[4\] " "LATCH primitive \"ram:inst\|mem\[56\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[56\]\[5\] " "LATCH primitive \"ram:inst\|mem\[56\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[56\]\[6\] " "LATCH primitive \"ram:inst\|mem\[56\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[56\]\[7\] " "LATCH primitive \"ram:inst\|mem\[56\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[55\]\[1\] " "LATCH primitive \"ram:inst\|mem\[55\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[55\]\[2\] " "LATCH primitive \"ram:inst\|mem\[55\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[55\]\[3\] " "LATCH primitive \"ram:inst\|mem\[55\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[55\]\[4\] " "LATCH primitive \"ram:inst\|mem\[55\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[55\]\[5\] " "LATCH primitive \"ram:inst\|mem\[55\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[55\]\[6\] " "LATCH primitive \"ram:inst\|mem\[55\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605453 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[55\]\[7\] " "LATCH primitive \"ram:inst\|mem\[55\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[54\]\[1\] " "LATCH primitive \"ram:inst\|mem\[54\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[54\]\[2\] " "LATCH primitive \"ram:inst\|mem\[54\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[54\]\[3\] " "LATCH primitive \"ram:inst\|mem\[54\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[54\]\[4\] " "LATCH primitive \"ram:inst\|mem\[54\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[54\]\[5\] " "LATCH primitive \"ram:inst\|mem\[54\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[54\]\[6\] " "LATCH primitive \"ram:inst\|mem\[54\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[54\]\[7\] " "LATCH primitive \"ram:inst\|mem\[54\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[53\]\[1\] " "LATCH primitive \"ram:inst\|mem\[53\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[53\]\[2\] " "LATCH primitive \"ram:inst\|mem\[53\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[53\]\[3\] " "LATCH primitive \"ram:inst\|mem\[53\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[53\]\[4\] " "LATCH primitive \"ram:inst\|mem\[53\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605454 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[53\]\[5\] " "LATCH primitive \"ram:inst\|mem\[53\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[53\]\[6\] " "LATCH primitive \"ram:inst\|mem\[53\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[53\]\[7\] " "LATCH primitive \"ram:inst\|mem\[53\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[52\]\[1\] " "LATCH primitive \"ram:inst\|mem\[52\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[52\]\[2\] " "LATCH primitive \"ram:inst\|mem\[52\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[52\]\[3\] " "LATCH primitive \"ram:inst\|mem\[52\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[52\]\[4\] " "LATCH primitive \"ram:inst\|mem\[52\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[52\]\[5\] " "LATCH primitive \"ram:inst\|mem\[52\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[52\]\[6\] " "LATCH primitive \"ram:inst\|mem\[52\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[52\]\[7\] " "LATCH primitive \"ram:inst\|mem\[52\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[51\]\[1\] " "LATCH primitive \"ram:inst\|mem\[51\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[51\]\[2\] " "LATCH primitive \"ram:inst\|mem\[51\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[51\]\[3\] " "LATCH primitive \"ram:inst\|mem\[51\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[51\]\[4\] " "LATCH primitive \"ram:inst\|mem\[51\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[51\]\[5\] " "LATCH primitive \"ram:inst\|mem\[51\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[51\]\[6\] " "LATCH primitive \"ram:inst\|mem\[51\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[51\]\[7\] " "LATCH primitive \"ram:inst\|mem\[51\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[50\]\[1\] " "LATCH primitive \"ram:inst\|mem\[50\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[50\]\[2\] " "LATCH primitive \"ram:inst\|mem\[50\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[50\]\[3\] " "LATCH primitive \"ram:inst\|mem\[50\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[50\]\[4\] " "LATCH primitive \"ram:inst\|mem\[50\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[50\]\[5\] " "LATCH primitive \"ram:inst\|mem\[50\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[50\]\[6\] " "LATCH primitive \"ram:inst\|mem\[50\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[50\]\[7\] " "LATCH primitive \"ram:inst\|mem\[50\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[49\]\[1\] " "LATCH primitive \"ram:inst\|mem\[49\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[49\]\[2\] " "LATCH primitive \"ram:inst\|mem\[49\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605456 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[49\]\[3\] " "LATCH primitive \"ram:inst\|mem\[49\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[49\]\[4\] " "LATCH primitive \"ram:inst\|mem\[49\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[49\]\[5\] " "LATCH primitive \"ram:inst\|mem\[49\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[49\]\[6\] " "LATCH primitive \"ram:inst\|mem\[49\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[49\]\[7\] " "LATCH primitive \"ram:inst\|mem\[49\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[48\]\[1\] " "LATCH primitive \"ram:inst\|mem\[48\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[48\]\[2\] " "LATCH primitive \"ram:inst\|mem\[48\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[48\]\[3\] " "LATCH primitive \"ram:inst\|mem\[48\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[48\]\[4\] " "LATCH primitive \"ram:inst\|mem\[48\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[48\]\[5\] " "LATCH primitive \"ram:inst\|mem\[48\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[48\]\[6\] " "LATCH primitive \"ram:inst\|mem\[48\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[48\]\[7\] " "LATCH primitive \"ram:inst\|mem\[48\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[47\]\[1\] " "LATCH primitive \"ram:inst\|mem\[47\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[47\]\[2\] " "LATCH primitive \"ram:inst\|mem\[47\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[47\]\[3\] " "LATCH primitive \"ram:inst\|mem\[47\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[47\]\[4\] " "LATCH primitive \"ram:inst\|mem\[47\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[47\]\[5\] " "LATCH primitive \"ram:inst\|mem\[47\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[47\]\[6\] " "LATCH primitive \"ram:inst\|mem\[47\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[47\]\[7\] " "LATCH primitive \"ram:inst\|mem\[47\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[46\]\[1\] " "LATCH primitive \"ram:inst\|mem\[46\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[46\]\[2\] " "LATCH primitive \"ram:inst\|mem\[46\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[46\]\[3\] " "LATCH primitive \"ram:inst\|mem\[46\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[46\]\[4\] " "LATCH primitive \"ram:inst\|mem\[46\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[46\]\[5\] " "LATCH primitive \"ram:inst\|mem\[46\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[46\]\[6\] " "LATCH primitive \"ram:inst\|mem\[46\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[46\]\[7\] " "LATCH primitive \"ram:inst\|mem\[46\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605458 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[45\]\[1\] " "LATCH primitive \"ram:inst\|mem\[45\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[45\]\[2\] " "LATCH primitive \"ram:inst\|mem\[45\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[45\]\[3\] " "LATCH primitive \"ram:inst\|mem\[45\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[45\]\[4\] " "LATCH primitive \"ram:inst\|mem\[45\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[45\]\[5\] " "LATCH primitive \"ram:inst\|mem\[45\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[45\]\[6\] " "LATCH primitive \"ram:inst\|mem\[45\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[45\]\[7\] " "LATCH primitive \"ram:inst\|mem\[45\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[44\]\[1\] " "LATCH primitive \"ram:inst\|mem\[44\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[44\]\[2\] " "LATCH primitive \"ram:inst\|mem\[44\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[44\]\[3\] " "LATCH primitive \"ram:inst\|mem\[44\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[44\]\[4\] " "LATCH primitive \"ram:inst\|mem\[44\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[44\]\[5\] " "LATCH primitive \"ram:inst\|mem\[44\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[44\]\[6\] " "LATCH primitive \"ram:inst\|mem\[44\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605459 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[44\]\[7\] " "LATCH primitive \"ram:inst\|mem\[44\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[43\]\[1\] " "LATCH primitive \"ram:inst\|mem\[43\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[43\]\[2\] " "LATCH primitive \"ram:inst\|mem\[43\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[43\]\[3\] " "LATCH primitive \"ram:inst\|mem\[43\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[43\]\[4\] " "LATCH primitive \"ram:inst\|mem\[43\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[43\]\[5\] " "LATCH primitive \"ram:inst\|mem\[43\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[43\]\[6\] " "LATCH primitive \"ram:inst\|mem\[43\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[43\]\[7\] " "LATCH primitive \"ram:inst\|mem\[43\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[42\]\[1\] " "LATCH primitive \"ram:inst\|mem\[42\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[42\]\[2\] " "LATCH primitive \"ram:inst\|mem\[42\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[42\]\[3\] " "LATCH primitive \"ram:inst\|mem\[42\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[42\]\[4\] " "LATCH primitive \"ram:inst\|mem\[42\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[42\]\[5\] " "LATCH primitive \"ram:inst\|mem\[42\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605460 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[42\]\[6\] " "LATCH primitive \"ram:inst\|mem\[42\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[42\]\[7\] " "LATCH primitive \"ram:inst\|mem\[42\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[41\]\[1\] " "LATCH primitive \"ram:inst\|mem\[41\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[41\]\[2\] " "LATCH primitive \"ram:inst\|mem\[41\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[41\]\[3\] " "LATCH primitive \"ram:inst\|mem\[41\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[41\]\[4\] " "LATCH primitive \"ram:inst\|mem\[41\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[41\]\[5\] " "LATCH primitive \"ram:inst\|mem\[41\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[41\]\[6\] " "LATCH primitive \"ram:inst\|mem\[41\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[41\]\[7\] " "LATCH primitive \"ram:inst\|mem\[41\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[40\]\[1\] " "LATCH primitive \"ram:inst\|mem\[40\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[40\]\[2\] " "LATCH primitive \"ram:inst\|mem\[40\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[40\]\[3\] " "LATCH primitive \"ram:inst\|mem\[40\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[40\]\[4\] " "LATCH primitive \"ram:inst\|mem\[40\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605461 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[40\]\[5\] " "LATCH primitive \"ram:inst\|mem\[40\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[40\]\[6\] " "LATCH primitive \"ram:inst\|mem\[40\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[40\]\[7\] " "LATCH primitive \"ram:inst\|mem\[40\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[39\]\[1\] " "LATCH primitive \"ram:inst\|mem\[39\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[39\]\[2\] " "LATCH primitive \"ram:inst\|mem\[39\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[39\]\[3\] " "LATCH primitive \"ram:inst\|mem\[39\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[39\]\[4\] " "LATCH primitive \"ram:inst\|mem\[39\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[39\]\[5\] " "LATCH primitive \"ram:inst\|mem\[39\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[39\]\[6\] " "LATCH primitive \"ram:inst\|mem\[39\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[39\]\[7\] " "LATCH primitive \"ram:inst\|mem\[39\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[38\]\[1\] " "LATCH primitive \"ram:inst\|mem\[38\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[38\]\[2\] " "LATCH primitive \"ram:inst\|mem\[38\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[38\]\[3\] " "LATCH primitive \"ram:inst\|mem\[38\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605462 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[38\]\[4\] " "LATCH primitive \"ram:inst\|mem\[38\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[38\]\[5\] " "LATCH primitive \"ram:inst\|mem\[38\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[38\]\[6\] " "LATCH primitive \"ram:inst\|mem\[38\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[38\]\[7\] " "LATCH primitive \"ram:inst\|mem\[38\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[37\]\[1\] " "LATCH primitive \"ram:inst\|mem\[37\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[37\]\[2\] " "LATCH primitive \"ram:inst\|mem\[37\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[37\]\[3\] " "LATCH primitive \"ram:inst\|mem\[37\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[37\]\[4\] " "LATCH primitive \"ram:inst\|mem\[37\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[37\]\[5\] " "LATCH primitive \"ram:inst\|mem\[37\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[37\]\[6\] " "LATCH primitive \"ram:inst\|mem\[37\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[37\]\[7\] " "LATCH primitive \"ram:inst\|mem\[37\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[36\]\[1\] " "LATCH primitive \"ram:inst\|mem\[36\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[36\]\[2\] " "LATCH primitive \"ram:inst\|mem\[36\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[36\]\[3\] " "LATCH primitive \"ram:inst\|mem\[36\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[36\]\[4\] " "LATCH primitive \"ram:inst\|mem\[36\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[36\]\[5\] " "LATCH primitive \"ram:inst\|mem\[36\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[36\]\[6\] " "LATCH primitive \"ram:inst\|mem\[36\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[36\]\[7\] " "LATCH primitive \"ram:inst\|mem\[36\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[35\]\[1\] " "LATCH primitive \"ram:inst\|mem\[35\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[35\]\[2\] " "LATCH primitive \"ram:inst\|mem\[35\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[35\]\[3\] " "LATCH primitive \"ram:inst\|mem\[35\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[35\]\[4\] " "LATCH primitive \"ram:inst\|mem\[35\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[35\]\[5\] " "LATCH primitive \"ram:inst\|mem\[35\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[35\]\[6\] " "LATCH primitive \"ram:inst\|mem\[35\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[35\]\[7\] " "LATCH primitive \"ram:inst\|mem\[35\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[34\]\[1\] " "LATCH primitive \"ram:inst\|mem\[34\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[34\]\[2\] " "LATCH primitive \"ram:inst\|mem\[34\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[34\]\[3\] " "LATCH primitive \"ram:inst\|mem\[34\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[34\]\[4\] " "LATCH primitive \"ram:inst\|mem\[34\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[34\]\[5\] " "LATCH primitive \"ram:inst\|mem\[34\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[34\]\[6\] " "LATCH primitive \"ram:inst\|mem\[34\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[34\]\[7\] " "LATCH primitive \"ram:inst\|mem\[34\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[33\]\[1\] " "LATCH primitive \"ram:inst\|mem\[33\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[33\]\[2\] " "LATCH primitive \"ram:inst\|mem\[33\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[33\]\[3\] " "LATCH primitive \"ram:inst\|mem\[33\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[33\]\[4\] " "LATCH primitive \"ram:inst\|mem\[33\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[33\]\[5\] " "LATCH primitive \"ram:inst\|mem\[33\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[33\]\[6\] " "LATCH primitive \"ram:inst\|mem\[33\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[33\]\[7\] " "LATCH primitive \"ram:inst\|mem\[33\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[32\]\[1\] " "LATCH primitive \"ram:inst\|mem\[32\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[32\]\[2\] " "LATCH primitive \"ram:inst\|mem\[32\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[32\]\[3\] " "LATCH primitive \"ram:inst\|mem\[32\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[32\]\[4\] " "LATCH primitive \"ram:inst\|mem\[32\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[32\]\[5\] " "LATCH primitive \"ram:inst\|mem\[32\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[32\]\[6\] " "LATCH primitive \"ram:inst\|mem\[32\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[32\]\[7\] " "LATCH primitive \"ram:inst\|mem\[32\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[31\]\[1\] " "LATCH primitive \"ram:inst\|mem\[31\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[31\]\[2\] " "LATCH primitive \"ram:inst\|mem\[31\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[31\]\[3\] " "LATCH primitive \"ram:inst\|mem\[31\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[31\]\[4\] " "LATCH primitive \"ram:inst\|mem\[31\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[31\]\[5\] " "LATCH primitive \"ram:inst\|mem\[31\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[31\]\[6\] " "LATCH primitive \"ram:inst\|mem\[31\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[31\]\[7\] " "LATCH primitive \"ram:inst\|mem\[31\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[30\]\[1\] " "LATCH primitive \"ram:inst\|mem\[30\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[30\]\[2\] " "LATCH primitive \"ram:inst\|mem\[30\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[30\]\[3\] " "LATCH primitive \"ram:inst\|mem\[30\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[30\]\[4\] " "LATCH primitive \"ram:inst\|mem\[30\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[30\]\[5\] " "LATCH primitive \"ram:inst\|mem\[30\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[30\]\[6\] " "LATCH primitive \"ram:inst\|mem\[30\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[30\]\[7\] " "LATCH primitive \"ram:inst\|mem\[30\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[29\]\[1\] " "LATCH primitive \"ram:inst\|mem\[29\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[29\]\[2\] " "LATCH primitive \"ram:inst\|mem\[29\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[29\]\[3\] " "LATCH primitive \"ram:inst\|mem\[29\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[29\]\[4\] " "LATCH primitive \"ram:inst\|mem\[29\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[29\]\[5\] " "LATCH primitive \"ram:inst\|mem\[29\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[29\]\[6\] " "LATCH primitive \"ram:inst\|mem\[29\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[29\]\[7\] " "LATCH primitive \"ram:inst\|mem\[29\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605467 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[28\]\[1\] " "LATCH primitive \"ram:inst\|mem\[28\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[28\]\[2\] " "LATCH primitive \"ram:inst\|mem\[28\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[28\]\[3\] " "LATCH primitive \"ram:inst\|mem\[28\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[28\]\[4\] " "LATCH primitive \"ram:inst\|mem\[28\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[28\]\[5\] " "LATCH primitive \"ram:inst\|mem\[28\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[28\]\[6\] " "LATCH primitive \"ram:inst\|mem\[28\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[28\]\[7\] " "LATCH primitive \"ram:inst\|mem\[28\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[27\]\[1\] " "LATCH primitive \"ram:inst\|mem\[27\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[27\]\[2\] " "LATCH primitive \"ram:inst\|mem\[27\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[27\]\[3\] " "LATCH primitive \"ram:inst\|mem\[27\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[27\]\[4\] " "LATCH primitive \"ram:inst\|mem\[27\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[27\]\[5\] " "LATCH primitive \"ram:inst\|mem\[27\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[27\]\[6\] " "LATCH primitive \"ram:inst\|mem\[27\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605468 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[27\]\[7\] " "LATCH primitive \"ram:inst\|mem\[27\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[26\]\[1\] " "LATCH primitive \"ram:inst\|mem\[26\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605469 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[26\]\[2\] " "LATCH primitive \"ram:inst\|mem\[26\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605470 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[26\]\[3\] " "LATCH primitive \"ram:inst\|mem\[26\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605470 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[26\]\[4\] " "LATCH primitive \"ram:inst\|mem\[26\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605470 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[26\]\[5\] " "LATCH primitive \"ram:inst\|mem\[26\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605470 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[26\]\[6\] " "LATCH primitive \"ram:inst\|mem\[26\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605470 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[26\]\[7\] " "LATCH primitive \"ram:inst\|mem\[26\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605470 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[25\]\[1\] " "LATCH primitive \"ram:inst\|mem\[25\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605470 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[25\]\[2\] " "LATCH primitive \"ram:inst\|mem\[25\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605470 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[25\]\[3\] " "LATCH primitive \"ram:inst\|mem\[25\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605470 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[25\]\[4\] " "LATCH primitive \"ram:inst\|mem\[25\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605470 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[25\]\[5\] " "LATCH primitive \"ram:inst\|mem\[25\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605470 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[25\]\[6\] " "LATCH primitive \"ram:inst\|mem\[25\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605470 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[25\]\[7\] " "LATCH primitive \"ram:inst\|mem\[25\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[24\]\[1\] " "LATCH primitive \"ram:inst\|mem\[24\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[24\]\[2\] " "LATCH primitive \"ram:inst\|mem\[24\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[24\]\[3\] " "LATCH primitive \"ram:inst\|mem\[24\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[24\]\[4\] " "LATCH primitive \"ram:inst\|mem\[24\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[24\]\[5\] " "LATCH primitive \"ram:inst\|mem\[24\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[24\]\[6\] " "LATCH primitive \"ram:inst\|mem\[24\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[24\]\[7\] " "LATCH primitive \"ram:inst\|mem\[24\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[23\]\[1\] " "LATCH primitive \"ram:inst\|mem\[23\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[23\]\[2\] " "LATCH primitive \"ram:inst\|mem\[23\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[23\]\[3\] " "LATCH primitive \"ram:inst\|mem\[23\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[23\]\[4\] " "LATCH primitive \"ram:inst\|mem\[23\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[23\]\[5\] " "LATCH primitive \"ram:inst\|mem\[23\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605471 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[23\]\[6\] " "LATCH primitive \"ram:inst\|mem\[23\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[23\]\[7\] " "LATCH primitive \"ram:inst\|mem\[23\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[22\]\[1\] " "LATCH primitive \"ram:inst\|mem\[22\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[22\]\[2\] " "LATCH primitive \"ram:inst\|mem\[22\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[22\]\[3\] " "LATCH primitive \"ram:inst\|mem\[22\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[22\]\[4\] " "LATCH primitive \"ram:inst\|mem\[22\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[22\]\[5\] " "LATCH primitive \"ram:inst\|mem\[22\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[22\]\[6\] " "LATCH primitive \"ram:inst\|mem\[22\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[22\]\[7\] " "LATCH primitive \"ram:inst\|mem\[22\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[21\]\[1\] " "LATCH primitive \"ram:inst\|mem\[21\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[21\]\[2\] " "LATCH primitive \"ram:inst\|mem\[21\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[21\]\[3\] " "LATCH primitive \"ram:inst\|mem\[21\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[21\]\[4\] " "LATCH primitive \"ram:inst\|mem\[21\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605472 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[21\]\[5\] " "LATCH primitive \"ram:inst\|mem\[21\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[21\]\[6\] " "LATCH primitive \"ram:inst\|mem\[21\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[21\]\[7\] " "LATCH primitive \"ram:inst\|mem\[21\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[20\]\[1\] " "LATCH primitive \"ram:inst\|mem\[20\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[20\]\[2\] " "LATCH primitive \"ram:inst\|mem\[20\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[20\]\[3\] " "LATCH primitive \"ram:inst\|mem\[20\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[20\]\[4\] " "LATCH primitive \"ram:inst\|mem\[20\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[20\]\[5\] " "LATCH primitive \"ram:inst\|mem\[20\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[20\]\[6\] " "LATCH primitive \"ram:inst\|mem\[20\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[20\]\[7\] " "LATCH primitive \"ram:inst\|mem\[20\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[19\]\[1\] " "LATCH primitive \"ram:inst\|mem\[19\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[19\]\[2\] " "LATCH primitive \"ram:inst\|mem\[19\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[19\]\[3\] " "LATCH primitive \"ram:inst\|mem\[19\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605473 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[19\]\[4\] " "LATCH primitive \"ram:inst\|mem\[19\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[19\]\[5\] " "LATCH primitive \"ram:inst\|mem\[19\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[19\]\[6\] " "LATCH primitive \"ram:inst\|mem\[19\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[19\]\[7\] " "LATCH primitive \"ram:inst\|mem\[19\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[18\]\[1\] " "LATCH primitive \"ram:inst\|mem\[18\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[18\]\[2\] " "LATCH primitive \"ram:inst\|mem\[18\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[18\]\[3\] " "LATCH primitive \"ram:inst\|mem\[18\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[18\]\[4\] " "LATCH primitive \"ram:inst\|mem\[18\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[18\]\[5\] " "LATCH primitive \"ram:inst\|mem\[18\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[18\]\[6\] " "LATCH primitive \"ram:inst\|mem\[18\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[18\]\[7\] " "LATCH primitive \"ram:inst\|mem\[18\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[17\]\[1\] " "LATCH primitive \"ram:inst\|mem\[17\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[17\]\[2\] " "LATCH primitive \"ram:inst\|mem\[17\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605474 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[17\]\[3\] " "LATCH primitive \"ram:inst\|mem\[17\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[17\]\[4\] " "LATCH primitive \"ram:inst\|mem\[17\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[17\]\[5\] " "LATCH primitive \"ram:inst\|mem\[17\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[17\]\[6\] " "LATCH primitive \"ram:inst\|mem\[17\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[17\]\[7\] " "LATCH primitive \"ram:inst\|mem\[17\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[16\]\[1\] " "LATCH primitive \"ram:inst\|mem\[16\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[16\]\[2\] " "LATCH primitive \"ram:inst\|mem\[16\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[16\]\[3\] " "LATCH primitive \"ram:inst\|mem\[16\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[16\]\[4\] " "LATCH primitive \"ram:inst\|mem\[16\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[16\]\[5\] " "LATCH primitive \"ram:inst\|mem\[16\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[16\]\[6\] " "LATCH primitive \"ram:inst\|mem\[16\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[16\]\[7\] " "LATCH primitive \"ram:inst\|mem\[16\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[15\]\[1\] " "LATCH primitive \"ram:inst\|mem\[15\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[15\]\[2\] " "LATCH primitive \"ram:inst\|mem\[15\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[15\]\[3\] " "LATCH primitive \"ram:inst\|mem\[15\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[15\]\[4\] " "LATCH primitive \"ram:inst\|mem\[15\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[15\]\[5\] " "LATCH primitive \"ram:inst\|mem\[15\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[15\]\[6\] " "LATCH primitive \"ram:inst\|mem\[15\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[15\]\[7\] " "LATCH primitive \"ram:inst\|mem\[15\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[14\]\[1\] " "LATCH primitive \"ram:inst\|mem\[14\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[14\]\[2\] " "LATCH primitive \"ram:inst\|mem\[14\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[14\]\[3\] " "LATCH primitive \"ram:inst\|mem\[14\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[14\]\[4\] " "LATCH primitive \"ram:inst\|mem\[14\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[14\]\[5\] " "LATCH primitive \"ram:inst\|mem\[14\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[14\]\[6\] " "LATCH primitive \"ram:inst\|mem\[14\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605476 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[14\]\[7\] " "LATCH primitive \"ram:inst\|mem\[14\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605477 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[13\]\[1\] " "LATCH primitive \"ram:inst\|mem\[13\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605477 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[13\]\[2\] " "LATCH primitive \"ram:inst\|mem\[13\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605477 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[13\]\[3\] " "LATCH primitive \"ram:inst\|mem\[13\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605477 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[13\]\[4\] " "LATCH primitive \"ram:inst\|mem\[13\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605477 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[13\]\[5\] " "LATCH primitive \"ram:inst\|mem\[13\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605477 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[13\]\[6\] " "LATCH primitive \"ram:inst\|mem\[13\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605477 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[13\]\[7\] " "LATCH primitive \"ram:inst\|mem\[13\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605477 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[12\]\[1\] " "LATCH primitive \"ram:inst\|mem\[12\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605477 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[12\]\[2\] " "LATCH primitive \"ram:inst\|mem\[12\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605477 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[12\]\[3\] " "LATCH primitive \"ram:inst\|mem\[12\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605477 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[12\]\[4\] " "LATCH primitive \"ram:inst\|mem\[12\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605477 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[12\]\[5\] " "LATCH primitive \"ram:inst\|mem\[12\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605477 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[12\]\[6\] " "LATCH primitive \"ram:inst\|mem\[12\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[12\]\[7\] " "LATCH primitive \"ram:inst\|mem\[12\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[11\]\[1\] " "LATCH primitive \"ram:inst\|mem\[11\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[11\]\[2\] " "LATCH primitive \"ram:inst\|mem\[11\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[11\]\[3\] " "LATCH primitive \"ram:inst\|mem\[11\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[11\]\[4\] " "LATCH primitive \"ram:inst\|mem\[11\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[11\]\[5\] " "LATCH primitive \"ram:inst\|mem\[11\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[11\]\[6\] " "LATCH primitive \"ram:inst\|mem\[11\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[11\]\[7\] " "LATCH primitive \"ram:inst\|mem\[11\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[10\]\[1\] " "LATCH primitive \"ram:inst\|mem\[10\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[10\]\[2\] " "LATCH primitive \"ram:inst\|mem\[10\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[10\]\[3\] " "LATCH primitive \"ram:inst\|mem\[10\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[10\]\[4\] " "LATCH primitive \"ram:inst\|mem\[10\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[10\]\[5\] " "LATCH primitive \"ram:inst\|mem\[10\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[10\]\[6\] " "LATCH primitive \"ram:inst\|mem\[10\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[10\]\[7\] " "LATCH primitive \"ram:inst\|mem\[10\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[9\]\[1\] " "LATCH primitive \"ram:inst\|mem\[9\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[9\]\[2\] " "LATCH primitive \"ram:inst\|mem\[9\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[9\]\[3\] " "LATCH primitive \"ram:inst\|mem\[9\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[9\]\[4\] " "LATCH primitive \"ram:inst\|mem\[9\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[9\]\[5\] " "LATCH primitive \"ram:inst\|mem\[9\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[9\]\[6\] " "LATCH primitive \"ram:inst\|mem\[9\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[9\]\[7\] " "LATCH primitive \"ram:inst\|mem\[9\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[8\]\[1\] " "LATCH primitive \"ram:inst\|mem\[8\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[8\]\[2\] " "LATCH primitive \"ram:inst\|mem\[8\]\[2\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[8\]\[3\] " "LATCH primitive \"ram:inst\|mem\[8\]\[3\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[8\]\[4\] " "LATCH primitive \"ram:inst\|mem\[8\]\[4\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[8\]\[5\] " "LATCH primitive \"ram:inst\|mem\[8\]\[5\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[8\]\[6\] " "LATCH primitive \"ram:inst\|mem\[8\]\[6\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[8\]\[7\] " "LATCH primitive \"ram:inst\|mem\[8\]\[7\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[255\]\[0\] " "LATCH primitive \"ram:inst\|mem\[255\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[255\]\[1\] " "LATCH primitive \"ram:inst\|mem\[255\]\[1\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[254\]\[0\] " "LATCH primitive \"ram:inst\|mem\[254\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[253\]\[0\] " "LATCH primitive \"ram:inst\|mem\[253\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[252\]\[0\] " "LATCH primitive \"ram:inst\|mem\[252\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[251\]\[0\] " "LATCH primitive \"ram:inst\|mem\[251\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[250\]\[0\] " "LATCH primitive \"ram:inst\|mem\[250\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[249\]\[0\] " "LATCH primitive \"ram:inst\|mem\[249\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[248\]\[0\] " "LATCH primitive \"ram:inst\|mem\[248\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[247\]\[0\] " "LATCH primitive \"ram:inst\|mem\[247\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[246\]\[0\] " "LATCH primitive \"ram:inst\|mem\[246\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[245\]\[0\] " "LATCH primitive \"ram:inst\|mem\[245\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[244\]\[0\] " "LATCH primitive \"ram:inst\|mem\[244\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[243\]\[0\] " "LATCH primitive \"ram:inst\|mem\[243\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[242\]\[0\] " "LATCH primitive \"ram:inst\|mem\[242\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605481 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[241\]\[0\] " "LATCH primitive \"ram:inst\|mem\[241\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[240\]\[0\] " "LATCH primitive \"ram:inst\|mem\[240\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[239\]\[0\] " "LATCH primitive \"ram:inst\|mem\[239\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[238\]\[0\] " "LATCH primitive \"ram:inst\|mem\[238\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[237\]\[0\] " "LATCH primitive \"ram:inst\|mem\[237\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[236\]\[0\] " "LATCH primitive \"ram:inst\|mem\[236\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[235\]\[0\] " "LATCH primitive \"ram:inst\|mem\[235\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[234\]\[0\] " "LATCH primitive \"ram:inst\|mem\[234\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[233\]\[0\] " "LATCH primitive \"ram:inst\|mem\[233\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[232\]\[0\] " "LATCH primitive \"ram:inst\|mem\[232\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[231\]\[0\] " "LATCH primitive \"ram:inst\|mem\[231\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605482 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[230\]\[0\] " "LATCH primitive \"ram:inst\|mem\[230\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[229\]\[0\] " "LATCH primitive \"ram:inst\|mem\[229\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[228\]\[0\] " "LATCH primitive \"ram:inst\|mem\[228\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[227\]\[0\] " "LATCH primitive \"ram:inst\|mem\[227\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[226\]\[0\] " "LATCH primitive \"ram:inst\|mem\[226\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[225\]\[0\] " "LATCH primitive \"ram:inst\|mem\[225\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[224\]\[0\] " "LATCH primitive \"ram:inst\|mem\[224\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[223\]\[0\] " "LATCH primitive \"ram:inst\|mem\[223\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[222\]\[0\] " "LATCH primitive \"ram:inst\|mem\[222\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[221\]\[0\] " "LATCH primitive \"ram:inst\|mem\[221\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[220\]\[0\] " "LATCH primitive \"ram:inst\|mem\[220\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[219\]\[0\] " "LATCH primitive \"ram:inst\|mem\[219\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[218\]\[0\] " "LATCH primitive \"ram:inst\|mem\[218\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605483 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[217\]\[0\] " "LATCH primitive \"ram:inst\|mem\[217\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[216\]\[0\] " "LATCH primitive \"ram:inst\|mem\[216\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[215\]\[0\] " "LATCH primitive \"ram:inst\|mem\[215\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[214\]\[0\] " "LATCH primitive \"ram:inst\|mem\[214\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[213\]\[0\] " "LATCH primitive \"ram:inst\|mem\[213\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[212\]\[0\] " "LATCH primitive \"ram:inst\|mem\[212\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[211\]\[0\] " "LATCH primitive \"ram:inst\|mem\[211\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[210\]\[0\] " "LATCH primitive \"ram:inst\|mem\[210\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[209\]\[0\] " "LATCH primitive \"ram:inst\|mem\[209\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[208\]\[0\] " "LATCH primitive \"ram:inst\|mem\[208\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[207\]\[0\] " "LATCH primitive \"ram:inst\|mem\[207\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[206\]\[0\] " "LATCH primitive \"ram:inst\|mem\[206\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[205\]\[0\] " "LATCH primitive \"ram:inst\|mem\[205\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[204\]\[0\] " "LATCH primitive \"ram:inst\|mem\[204\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605484 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[203\]\[0\] " "LATCH primitive \"ram:inst\|mem\[203\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[202\]\[0\] " "LATCH primitive \"ram:inst\|mem\[202\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[201\]\[0\] " "LATCH primitive \"ram:inst\|mem\[201\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[200\]\[0\] " "LATCH primitive \"ram:inst\|mem\[200\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[199\]\[0\] " "LATCH primitive \"ram:inst\|mem\[199\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[198\]\[0\] " "LATCH primitive \"ram:inst\|mem\[198\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[197\]\[0\] " "LATCH primitive \"ram:inst\|mem\[197\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[196\]\[0\] " "LATCH primitive \"ram:inst\|mem\[196\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[195\]\[0\] " "LATCH primitive \"ram:inst\|mem\[195\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[194\]\[0\] " "LATCH primitive \"ram:inst\|mem\[194\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[193\]\[0\] " "LATCH primitive \"ram:inst\|mem\[193\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[192\]\[0\] " "LATCH primitive \"ram:inst\|mem\[192\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605485 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[191\]\[0\] " "LATCH primitive \"ram:inst\|mem\[191\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[190\]\[0\] " "LATCH primitive \"ram:inst\|mem\[190\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[189\]\[0\] " "LATCH primitive \"ram:inst\|mem\[189\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[188\]\[0\] " "LATCH primitive \"ram:inst\|mem\[188\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[187\]\[0\] " "LATCH primitive \"ram:inst\|mem\[187\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[186\]\[0\] " "LATCH primitive \"ram:inst\|mem\[186\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[185\]\[0\] " "LATCH primitive \"ram:inst\|mem\[185\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[184\]\[0\] " "LATCH primitive \"ram:inst\|mem\[184\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[183\]\[0\] " "LATCH primitive \"ram:inst\|mem\[183\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[182\]\[0\] " "LATCH primitive \"ram:inst\|mem\[182\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[181\]\[0\] " "LATCH primitive \"ram:inst\|mem\[181\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[180\]\[0\] " "LATCH primitive \"ram:inst\|mem\[180\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[179\]\[0\] " "LATCH primitive \"ram:inst\|mem\[179\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605486 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[178\]\[0\] " "LATCH primitive \"ram:inst\|mem\[178\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605487 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[177\]\[0\] " "LATCH primitive \"ram:inst\|mem\[177\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[176\]\[0\] " "LATCH primitive \"ram:inst\|mem\[176\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[175\]\[0\] " "LATCH primitive \"ram:inst\|mem\[175\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[174\]\[0\] " "LATCH primitive \"ram:inst\|mem\[174\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[173\]\[0\] " "LATCH primitive \"ram:inst\|mem\[173\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[172\]\[0\] " "LATCH primitive \"ram:inst\|mem\[172\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[171\]\[0\] " "LATCH primitive \"ram:inst\|mem\[171\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[170\]\[0\] " "LATCH primitive \"ram:inst\|mem\[170\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[169\]\[0\] " "LATCH primitive \"ram:inst\|mem\[169\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[168\]\[0\] " "LATCH primitive \"ram:inst\|mem\[168\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[167\]\[0\] " "LATCH primitive \"ram:inst\|mem\[167\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[166\]\[0\] " "LATCH primitive \"ram:inst\|mem\[166\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[165\]\[0\] " "LATCH primitive \"ram:inst\|mem\[165\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605488 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[164\]\[0\] " "LATCH primitive \"ram:inst\|mem\[164\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[163\]\[0\] " "LATCH primitive \"ram:inst\|mem\[163\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[162\]\[0\] " "LATCH primitive \"ram:inst\|mem\[162\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[161\]\[0\] " "LATCH primitive \"ram:inst\|mem\[161\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[160\]\[0\] " "LATCH primitive \"ram:inst\|mem\[160\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[159\]\[0\] " "LATCH primitive \"ram:inst\|mem\[159\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[158\]\[0\] " "LATCH primitive \"ram:inst\|mem\[158\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[157\]\[0\] " "LATCH primitive \"ram:inst\|mem\[157\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[156\]\[0\] " "LATCH primitive \"ram:inst\|mem\[156\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[155\]\[0\] " "LATCH primitive \"ram:inst\|mem\[155\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[154\]\[0\] " "LATCH primitive \"ram:inst\|mem\[154\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[153\]\[0\] " "LATCH primitive \"ram:inst\|mem\[153\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605489 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[152\]\[0\] " "LATCH primitive \"ram:inst\|mem\[152\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[151\]\[0\] " "LATCH primitive \"ram:inst\|mem\[151\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[150\]\[0\] " "LATCH primitive \"ram:inst\|mem\[150\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[149\]\[0\] " "LATCH primitive \"ram:inst\|mem\[149\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[148\]\[0\] " "LATCH primitive \"ram:inst\|mem\[148\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[147\]\[0\] " "LATCH primitive \"ram:inst\|mem\[147\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[146\]\[0\] " "LATCH primitive \"ram:inst\|mem\[146\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[145\]\[0\] " "LATCH primitive \"ram:inst\|mem\[145\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[144\]\[0\] " "LATCH primitive \"ram:inst\|mem\[144\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[143\]\[0\] " "LATCH primitive \"ram:inst\|mem\[143\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[142\]\[0\] " "LATCH primitive \"ram:inst\|mem\[142\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[141\]\[0\] " "LATCH primitive \"ram:inst\|mem\[141\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605490 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[140\]\[0\] " "LATCH primitive \"ram:inst\|mem\[140\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[139\]\[0\] " "LATCH primitive \"ram:inst\|mem\[139\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[138\]\[0\] " "LATCH primitive \"ram:inst\|mem\[138\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[137\]\[0\] " "LATCH primitive \"ram:inst\|mem\[137\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[136\]\[0\] " "LATCH primitive \"ram:inst\|mem\[136\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[135\]\[0\] " "LATCH primitive \"ram:inst\|mem\[135\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[134\]\[0\] " "LATCH primitive \"ram:inst\|mem\[134\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[133\]\[0\] " "LATCH primitive \"ram:inst\|mem\[133\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[132\]\[0\] " "LATCH primitive \"ram:inst\|mem\[132\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[131\]\[0\] " "LATCH primitive \"ram:inst\|mem\[131\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[130\]\[0\] " "LATCH primitive \"ram:inst\|mem\[130\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[129\]\[0\] " "LATCH primitive \"ram:inst\|mem\[129\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[128\]\[0\] " "LATCH primitive \"ram:inst\|mem\[128\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605491 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[127\]\[0\] " "LATCH primitive \"ram:inst\|mem\[127\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[126\]\[0\] " "LATCH primitive \"ram:inst\|mem\[126\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[125\]\[0\] " "LATCH primitive \"ram:inst\|mem\[125\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[124\]\[0\] " "LATCH primitive \"ram:inst\|mem\[124\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[123\]\[0\] " "LATCH primitive \"ram:inst\|mem\[123\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[122\]\[0\] " "LATCH primitive \"ram:inst\|mem\[122\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[121\]\[0\] " "LATCH primitive \"ram:inst\|mem\[121\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[120\]\[0\] " "LATCH primitive \"ram:inst\|mem\[120\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[119\]\[0\] " "LATCH primitive \"ram:inst\|mem\[119\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[118\]\[0\] " "LATCH primitive \"ram:inst\|mem\[118\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[117\]\[0\] " "LATCH primitive \"ram:inst\|mem\[117\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[116\]\[0\] " "LATCH primitive \"ram:inst\|mem\[116\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[115\]\[0\] " "LATCH primitive \"ram:inst\|mem\[115\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605492 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[114\]\[0\] " "LATCH primitive \"ram:inst\|mem\[114\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[113\]\[0\] " "LATCH primitive \"ram:inst\|mem\[113\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[112\]\[0\] " "LATCH primitive \"ram:inst\|mem\[112\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[111\]\[0\] " "LATCH primitive \"ram:inst\|mem\[111\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[110\]\[0\] " "LATCH primitive \"ram:inst\|mem\[110\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[109\]\[0\] " "LATCH primitive \"ram:inst\|mem\[109\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[108\]\[0\] " "LATCH primitive \"ram:inst\|mem\[108\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[107\]\[0\] " "LATCH primitive \"ram:inst\|mem\[107\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[106\]\[0\] " "LATCH primitive \"ram:inst\|mem\[106\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[105\]\[0\] " "LATCH primitive \"ram:inst\|mem\[105\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[104\]\[0\] " "LATCH primitive \"ram:inst\|mem\[104\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[103\]\[0\] " "LATCH primitive \"ram:inst\|mem\[103\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[102\]\[0\] " "LATCH primitive \"ram:inst\|mem\[102\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605493 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[101\]\[0\] " "LATCH primitive \"ram:inst\|mem\[101\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[100\]\[0\] " "LATCH primitive \"ram:inst\|mem\[100\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[99\]\[0\] " "LATCH primitive \"ram:inst\|mem\[99\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[98\]\[0\] " "LATCH primitive \"ram:inst\|mem\[98\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[97\]\[0\] " "LATCH primitive \"ram:inst\|mem\[97\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[96\]\[0\] " "LATCH primitive \"ram:inst\|mem\[96\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[95\]\[0\] " "LATCH primitive \"ram:inst\|mem\[95\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[94\]\[0\] " "LATCH primitive \"ram:inst\|mem\[94\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[93\]\[0\] " "LATCH primitive \"ram:inst\|mem\[93\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[92\]\[0\] " "LATCH primitive \"ram:inst\|mem\[92\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[91\]\[0\] " "LATCH primitive \"ram:inst\|mem\[91\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[90\]\[0\] " "LATCH primitive \"ram:inst\|mem\[90\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[89\]\[0\] " "LATCH primitive \"ram:inst\|mem\[89\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[88\]\[0\] " "LATCH primitive \"ram:inst\|mem\[88\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[87\]\[0\] " "LATCH primitive \"ram:inst\|mem\[87\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[86\]\[0\] " "LATCH primitive \"ram:inst\|mem\[86\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[85\]\[0\] " "LATCH primitive \"ram:inst\|mem\[85\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[84\]\[0\] " "LATCH primitive \"ram:inst\|mem\[84\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[83\]\[0\] " "LATCH primitive \"ram:inst\|mem\[83\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[82\]\[0\] " "LATCH primitive \"ram:inst\|mem\[82\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[81\]\[0\] " "LATCH primitive \"ram:inst\|mem\[81\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[80\]\[0\] " "LATCH primitive \"ram:inst\|mem\[80\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[79\]\[0\] " "LATCH primitive \"ram:inst\|mem\[79\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[78\]\[0\] " "LATCH primitive \"ram:inst\|mem\[78\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[77\]\[0\] " "LATCH primitive \"ram:inst\|mem\[77\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[76\]\[0\] " "LATCH primitive \"ram:inst\|mem\[76\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605495 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[75\]\[0\] " "LATCH primitive \"ram:inst\|mem\[75\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[74\]\[0\] " "LATCH primitive \"ram:inst\|mem\[74\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[73\]\[0\] " "LATCH primitive \"ram:inst\|mem\[73\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[72\]\[0\] " "LATCH primitive \"ram:inst\|mem\[72\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[71\]\[0\] " "LATCH primitive \"ram:inst\|mem\[71\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[70\]\[0\] " "LATCH primitive \"ram:inst\|mem\[70\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[69\]\[0\] " "LATCH primitive \"ram:inst\|mem\[69\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[68\]\[0\] " "LATCH primitive \"ram:inst\|mem\[68\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[67\]\[0\] " "LATCH primitive \"ram:inst\|mem\[67\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[66\]\[0\] " "LATCH primitive \"ram:inst\|mem\[66\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[65\]\[0\] " "LATCH primitive \"ram:inst\|mem\[65\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[64\]\[0\] " "LATCH primitive \"ram:inst\|mem\[64\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[63\]\[0\] " "LATCH primitive \"ram:inst\|mem\[63\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605496 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[62\]\[0\] " "LATCH primitive \"ram:inst\|mem\[62\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[61\]\[0\] " "LATCH primitive \"ram:inst\|mem\[61\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[60\]\[0\] " "LATCH primitive \"ram:inst\|mem\[60\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[59\]\[0\] " "LATCH primitive \"ram:inst\|mem\[59\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[58\]\[0\] " "LATCH primitive \"ram:inst\|mem\[58\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[57\]\[0\] " "LATCH primitive \"ram:inst\|mem\[57\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[56\]\[0\] " "LATCH primitive \"ram:inst\|mem\[56\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[55\]\[0\] " "LATCH primitive \"ram:inst\|mem\[55\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[54\]\[0\] " "LATCH primitive \"ram:inst\|mem\[54\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[53\]\[0\] " "LATCH primitive \"ram:inst\|mem\[53\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[52\]\[0\] " "LATCH primitive \"ram:inst\|mem\[52\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[51\]\[0\] " "LATCH primitive \"ram:inst\|mem\[51\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[50\]\[0\] " "LATCH primitive \"ram:inst\|mem\[50\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605497 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[49\]\[0\] " "LATCH primitive \"ram:inst\|mem\[49\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[48\]\[0\] " "LATCH primitive \"ram:inst\|mem\[48\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[47\]\[0\] " "LATCH primitive \"ram:inst\|mem\[47\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[46\]\[0\] " "LATCH primitive \"ram:inst\|mem\[46\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[45\]\[0\] " "LATCH primitive \"ram:inst\|mem\[45\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[44\]\[0\] " "LATCH primitive \"ram:inst\|mem\[44\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[43\]\[0\] " "LATCH primitive \"ram:inst\|mem\[43\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[42\]\[0\] " "LATCH primitive \"ram:inst\|mem\[42\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[41\]\[0\] " "LATCH primitive \"ram:inst\|mem\[41\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[40\]\[0\] " "LATCH primitive \"ram:inst\|mem\[40\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[39\]\[0\] " "LATCH primitive \"ram:inst\|mem\[39\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[38\]\[0\] " "LATCH primitive \"ram:inst\|mem\[38\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[37\]\[0\] " "LATCH primitive \"ram:inst\|mem\[37\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605498 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[36\]\[0\] " "LATCH primitive \"ram:inst\|mem\[36\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[35\]\[0\] " "LATCH primitive \"ram:inst\|mem\[35\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[34\]\[0\] " "LATCH primitive \"ram:inst\|mem\[34\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[33\]\[0\] " "LATCH primitive \"ram:inst\|mem\[33\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[32\]\[0\] " "LATCH primitive \"ram:inst\|mem\[32\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[31\]\[0\] " "LATCH primitive \"ram:inst\|mem\[31\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[30\]\[0\] " "LATCH primitive \"ram:inst\|mem\[30\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[29\]\[0\] " "LATCH primitive \"ram:inst\|mem\[29\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[28\]\[0\] " "LATCH primitive \"ram:inst\|mem\[28\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[27\]\[0\] " "LATCH primitive \"ram:inst\|mem\[27\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[26\]\[0\] " "LATCH primitive \"ram:inst\|mem\[26\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[25\]\[0\] " "LATCH primitive \"ram:inst\|mem\[25\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[24\]\[0\] " "LATCH primitive \"ram:inst\|mem\[24\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[23\]\[0\] " "LATCH primitive \"ram:inst\|mem\[23\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[22\]\[0\] " "LATCH primitive \"ram:inst\|mem\[22\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605499 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[21\]\[0\] " "LATCH primitive \"ram:inst\|mem\[21\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[20\]\[0\] " "LATCH primitive \"ram:inst\|mem\[20\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[19\]\[0\] " "LATCH primitive \"ram:inst\|mem\[19\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[18\]\[0\] " "LATCH primitive \"ram:inst\|mem\[18\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[17\]\[0\] " "LATCH primitive \"ram:inst\|mem\[17\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[16\]\[0\] " "LATCH primitive \"ram:inst\|mem\[16\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[15\]\[0\] " "LATCH primitive \"ram:inst\|mem\[15\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[14\]\[0\] " "LATCH primitive \"ram:inst\|mem\[14\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[13\]\[0\] " "LATCH primitive \"ram:inst\|mem\[13\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[12\]\[0\] " "LATCH primitive \"ram:inst\|mem\[12\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[11\]\[0\] " "LATCH primitive \"ram:inst\|mem\[11\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[10\]\[0\] " "LATCH primitive \"ram:inst\|mem\[10\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[9\]\[0\] " "LATCH primitive \"ram:inst\|mem\[9\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605500 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst\|mem\[8\]\[0\] " "LATCH primitive \"ram:inst\|mem\[8\]\[0\]\" is permanently disabled" {  } { { "ram.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/ram.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605500 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:dir\|valor_interno\[7\]\" " "Converted tri-state node feeding \"registro_direccion:dir\|valor_interno\[7\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572449605806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:dir\|valor_interno\[6\]\" " "Converted tri-state node feeding \"registro_direccion:dir\|valor_interno\[6\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572449605806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:dir\|valor_interno\[5\]\" " "Converted tri-state node feeding \"registro_direccion:dir\|valor_interno\[5\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572449605806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:dir\|valor_interno\[4\]\" " "Converted tri-state node feeding \"registro_direccion:dir\|valor_interno\[4\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572449605806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:dir\|valor_interno\[3\]\" " "Converted tri-state node feeding \"registro_direccion:dir\|valor_interno\[3\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572449605806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:dir\|valor_interno\[2\]\" " "Converted tri-state node feeding \"registro_direccion:dir\|valor_interno\[2\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572449605806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:dir\|valor_interno\[1\]\" " "Converted tri-state node feeding \"registro_direccion:dir\|valor_interno\[1\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572449605806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:dir\|valor_interno\[0\]\" " "Converted tri-state node feeding \"registro_direccion:dir\|valor_interno\[0\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572449605806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"RegEdos:flags\|mux3:Zero\|output\" " "Converted tri-state node feeding \"RegEdos:flags\|mux3:Zero\|output\" into a selector" {  } { { "mux3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux3.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572449605806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"RegEdos:flags\|mux3:Negative\|output\" " "Converted tri-state node feeding \"RegEdos:flags\|mux3:Negative\|output\" into a selector" {  } { { "mux3.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/mux3.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1572449605806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador:RegPC\|R15~synth " "Converted tri-state buffer \"contador:RegPC\|R15~synth\" feeding internal logic into a wire" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572449605806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador:RegPC\|R0~synth " "Converted tri-state buffer \"contador:RegPC\|R0~synth\" feeding internal logic into a wire" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572449605806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador:RegPila\|R15~synth " "Converted tri-state buffer \"contador:RegPila\|R15~synth\" feeding internal logic into a wire" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572449605806 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador:RegPila\|R0~synth " "Converted tri-state buffer \"contador:RegPila\|R0~synth\" feeding internal logic into a wire" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1572449605806 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1572449605806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|S\[0\] " "LATCH primitive \"upa:upa\|S\[0\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|S\[1\] " "LATCH primitive \"upa:upa\|S\[1\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|S\[2\] " "LATCH primitive \"upa:upa\|S\[2\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605928 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|S\[3\] " "LATCH primitive \"upa:upa\|S\[3\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|S\[4\] " "LATCH primitive \"upa:upa\|S\[4\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|S\[5\] " "LATCH primitive \"upa:upa\|S\[5\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|S\[6\] " "LATCH primitive \"upa:upa\|S\[6\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|S\[7\] " "LATCH primitive \"upa:upa\|S\[7\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|R\[0\] " "LATCH primitive \"upa:upa\|R\[0\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|R\[1\] " "LATCH primitive \"upa:upa\|R\[1\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|R\[2\] " "LATCH primitive \"upa:upa\|R\[2\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|R\[3\] " "LATCH primitive \"upa:upa\|R\[3\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|R\[4\] " "LATCH primitive \"upa:upa\|R\[4\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|R\[5\] " "LATCH primitive \"upa:upa\|R\[5\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|R\[6\] " "LATCH primitive \"upa:upa\|R\[6\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|R\[7\] " "LATCH primitive \"upa:upa\|R\[7\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605937 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|S\[0\] " "LATCH primitive \"upa:upa\|S\[0\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|S\[1\] " "LATCH primitive \"upa:upa\|S\[1\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|S\[2\] " "LATCH primitive \"upa:upa\|S\[2\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|S\[3\] " "LATCH primitive \"upa:upa\|S\[3\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|S\[4\] " "LATCH primitive \"upa:upa\|S\[4\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|S\[5\] " "LATCH primitive \"upa:upa\|S\[5\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|S\[6\] " "LATCH primitive \"upa:upa\|S\[6\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|S\[7\] " "LATCH primitive \"upa:upa\|S\[7\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|R\[0\] " "LATCH primitive \"upa:upa\|R\[0\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|R\[1\] " "LATCH primitive \"upa:upa\|R\[1\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|R\[2\] " "LATCH primitive \"upa:upa\|R\[2\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|R\[3\] " "LATCH primitive \"upa:upa\|R\[3\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|R\[4\] " "LATCH primitive \"upa:upa\|R\[4\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|R\[5\] " "LATCH primitive \"upa:upa\|R\[5\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|R\[6\] " "LATCH primitive \"upa:upa\|R\[6\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:upa\|R\[7\] " "LATCH primitive \"upa:upa\|R\[7\]\" is permanently enabled" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572449605983 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[0\]~0 " "Found clock multiplexer secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[0\]~0" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/db/mux_f7c.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572449606461 "|LOAC_P7_CISC|secuenciador:inst6|busmux:inst5|lpm_mux:$00000|mux_f7c:auto_generated|result_node[0]~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[1\]~1 " "Found clock multiplexer secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[1\]~1" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/db/mux_f7c.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572449606461 "|LOAC_P7_CISC|secuenciador:inst6|busmux:inst5|lpm_mux:$00000|mux_f7c:auto_generated|result_node[1]~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[2\]~2 " "Found clock multiplexer secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[2\]~2" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/db/mux_f7c.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572449606461 "|LOAC_P7_CISC|secuenciador:inst6|busmux:inst5|lpm_mux:$00000|mux_f7c:auto_generated|result_node[2]~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[3\]~3 " "Found clock multiplexer secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[3\]~3" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/db/mux_f7c.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572449606461 "|LOAC_P7_CISC|secuenciador:inst6|busmux:inst5|lpm_mux:$00000|mux_f7c:auto_generated|result_node[3]~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[4\]~4 " "Found clock multiplexer secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[4\]~4" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/db/mux_f7c.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572449606461 "|LOAC_P7_CISC|secuenciador:inst6|busmux:inst5|lpm_mux:$00000|mux_f7c:auto_generated|result_node[4]~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[5\]~5 " "Found clock multiplexer secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[5\]~5" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/db/mux_f7c.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572449606461 "|LOAC_P7_CISC|secuenciador:inst6|busmux:inst5|lpm_mux:$00000|mux_f7c:auto_generated|result_node[5]~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[6\]~6 " "Found clock multiplexer secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[6\]~6" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/db/mux_f7c.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572449606461 "|LOAC_P7_CISC|secuenciador:inst6|busmux:inst5|lpm_mux:$00000|mux_f7c:auto_generated|result_node[6]~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[7\]~7 " "Found clock multiplexer secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[7\]~7" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/db/mux_f7c.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572449606461 "|LOAC_P7_CISC|secuenciador:inst6|busmux:inst5|lpm_mux:$00000|mux_f7c:auto_generated|result_node[7]~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[8\]~8 " "Found clock multiplexer secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[8\]~8" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/db/mux_f7c.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572449606461 "|LOAC_P7_CISC|secuenciador:inst6|busmux:inst5|lpm_mux:$00000|mux_f7c:auto_generated|result_node[8]~8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[9\]~9 " "Found clock multiplexer secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[9\]~9" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/db/mux_f7c.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572449606461 "|LOAC_P7_CISC|secuenciador:inst6|busmux:inst5|lpm_mux:$00000|mux_f7c:auto_generated|result_node[9]~9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[10\]~10 " "Found clock multiplexer secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[10\]~10" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/db/mux_f7c.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572449606461 "|LOAC_P7_CISC|secuenciador:inst6|busmux:inst5|lpm_mux:$00000|mux_f7c:auto_generated|result_node[10]~10"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[11\]~11 " "Found clock multiplexer secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[11\]~11" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/db/mux_f7c.tdf" 29 13 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572449606461 "|LOAC_P7_CISC|secuenciador:inst6|busmux:inst5|lpm_mux:$00000|mux_f7c:auto_generated|result_node[11]~11"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1572449606461 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "secuenciador:inst6\|logica_seleccion:inst1\|SELECTOR~0 " "Found clock multiplexer secuenciador:inst6\|logica_seleccion:inst1\|SELECTOR~0" {  } { { "logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/logica_seleccion.vhd" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572449607027 "|LOAC_P7_CISC|secuenciador:inst6|logica_seleccion:inst1|SELECTOR~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "secuenciador:inst6\|inst7~0 " "Found clock multiplexer secuenciador:inst6\|inst7~0" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 88 1584 1648 136 "inst7" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572449607027 "|LOAC_P7_CISC|secuenciador:inst6|inst7~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "secuenciador:inst6\|inst7~1 " "Found clock multiplexer secuenciador:inst6\|inst7~1" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 88 1584 1648 136 "inst7" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572449607027 "|LOAC_P7_CISC|secuenciador:inst6|inst7~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1572449607027 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:inst13\|C\[7\] bufferDataBus:inst1\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:inst13\|C\[7\]\" to the node \"bufferDataBus:inst1\|PortR\[7\]\"" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_IDX:inst9\|C\[7\] bufferDataBus:inst1\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador_IDX:inst9\|C\[7\]\" to the node \"bufferDataBus:inst1\|PortR\[7\]\"" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "acumulador:AcumuladorB\|B\[7\] bufferDataBus:inst1\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"acumulador:AcumuladorB\|B\[7\]\" to the node \"bufferDataBus:inst1\|PortR\[7\]\"" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "acumulador:AcumuladorA\|B\[7\] bufferDataBus:inst1\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"acumulador:AcumuladorA\|B\[7\]\" to the node \"bufferDataBus:inst1\|PortR\[7\]\"" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPC\|C\[7\] bufferDataBus:inst1\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPC\|C\[7\]\" to the node \"bufferDataBus:inst1\|PortR\[7\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:inst13\|C\[6\] bufferDataBus:inst1\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:inst13\|C\[6\]\" to the node \"bufferDataBus:inst1\|PortR\[6\]\"" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_IDX:inst9\|C\[6\] bufferDataBus:inst1\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador_IDX:inst9\|C\[6\]\" to the node \"bufferDataBus:inst1\|PortR\[6\]\"" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "acumulador:AcumuladorB\|B\[6\] bufferDataBus:inst1\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"acumulador:AcumuladorB\|B\[6\]\" to the node \"bufferDataBus:inst1\|PortR\[6\]\"" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "acumulador:AcumuladorA\|B\[6\] bufferDataBus:inst1\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"acumulador:AcumuladorA\|B\[6\]\" to the node \"bufferDataBus:inst1\|PortR\[6\]\"" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPC\|C\[6\] bufferDataBus:inst1\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPC\|C\[6\]\" to the node \"bufferDataBus:inst1\|PortR\[6\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:inst13\|C\[5\] bufferDataBus:inst1\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:inst13\|C\[5\]\" to the node \"bufferDataBus:inst1\|PortR\[5\]\"" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_IDX:inst9\|C\[5\] bufferDataBus:inst1\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador_IDX:inst9\|C\[5\]\" to the node \"bufferDataBus:inst1\|PortR\[5\]\"" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "acumulador:AcumuladorB\|B\[5\] bufferDataBus:inst1\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"acumulador:AcumuladorB\|B\[5\]\" to the node \"bufferDataBus:inst1\|PortR\[5\]\"" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "acumulador:AcumuladorA\|B\[5\] bufferDataBus:inst1\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"acumulador:AcumuladorA\|B\[5\]\" to the node \"bufferDataBus:inst1\|PortR\[5\]\"" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPC\|C\[5\] bufferDataBus:inst1\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPC\|C\[5\]\" to the node \"bufferDataBus:inst1\|PortR\[5\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:inst13\|C\[4\] bufferDataBus:inst1\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:inst13\|C\[4\]\" to the node \"bufferDataBus:inst1\|PortR\[4\]\"" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_IDX:inst9\|C\[4\] bufferDataBus:inst1\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador_IDX:inst9\|C\[4\]\" to the node \"bufferDataBus:inst1\|PortR\[4\]\"" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "acumulador:AcumuladorB\|B\[4\] bufferDataBus:inst1\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"acumulador:AcumuladorB\|B\[4\]\" to the node \"bufferDataBus:inst1\|PortR\[4\]\"" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "acumulador:AcumuladorA\|B\[4\] bufferDataBus:inst1\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"acumulador:AcumuladorA\|B\[4\]\" to the node \"bufferDataBus:inst1\|PortR\[4\]\"" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPC\|C\[4\] bufferDataBus:inst1\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPC\|C\[4\]\" to the node \"bufferDataBus:inst1\|PortR\[4\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:inst13\|C\[3\] bufferDataBus:inst1\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:inst13\|C\[3\]\" to the node \"bufferDataBus:inst1\|PortR\[3\]\"" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_IDX:inst9\|C\[3\] bufferDataBus:inst1\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador_IDX:inst9\|C\[3\]\" to the node \"bufferDataBus:inst1\|PortR\[3\]\"" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "acumulador:AcumuladorB\|B\[3\] bufferDataBus:inst1\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"acumulador:AcumuladorB\|B\[3\]\" to the node \"bufferDataBus:inst1\|PortR\[3\]\"" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "acumulador:AcumuladorA\|B\[3\] bufferDataBus:inst1\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"acumulador:AcumuladorA\|B\[3\]\" to the node \"bufferDataBus:inst1\|PortR\[3\]\"" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPC\|C\[3\] bufferDataBus:inst1\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPC\|C\[3\]\" to the node \"bufferDataBus:inst1\|PortR\[3\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:inst13\|C\[2\] bufferDataBus:inst1\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:inst13\|C\[2\]\" to the node \"bufferDataBus:inst1\|PortR\[2\]\"" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_IDX:inst9\|C\[2\] bufferDataBus:inst1\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador_IDX:inst9\|C\[2\]\" to the node \"bufferDataBus:inst1\|PortR\[2\]\"" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "acumulador:AcumuladorB\|B\[2\] bufferDataBus:inst1\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"acumulador:AcumuladorB\|B\[2\]\" to the node \"bufferDataBus:inst1\|PortR\[2\]\"" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "acumulador:AcumuladorA\|B\[2\] bufferDataBus:inst1\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"acumulador:AcumuladorA\|B\[2\]\" to the node \"bufferDataBus:inst1\|PortR\[2\]\"" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPC\|C\[2\] bufferDataBus:inst1\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPC\|C\[2\]\" to the node \"bufferDataBus:inst1\|PortR\[2\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:inst13\|C\[1\] bufferDataBus:inst1\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:inst13\|C\[1\]\" to the node \"bufferDataBus:inst1\|PortR\[1\]\"" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_IDX:inst9\|C\[1\] bufferDataBus:inst1\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador_IDX:inst9\|C\[1\]\" to the node \"bufferDataBus:inst1\|PortR\[1\]\"" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "acumulador:AcumuladorB\|B\[1\] bufferDataBus:inst1\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"acumulador:AcumuladorB\|B\[1\]\" to the node \"bufferDataBus:inst1\|PortR\[1\]\"" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "acumulador:AcumuladorA\|B\[1\] bufferDataBus:inst1\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"acumulador:AcumuladorA\|B\[1\]\" to the node \"bufferDataBus:inst1\|PortR\[1\]\"" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPC\|C\[1\] bufferDataBus:inst1\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPC\|C\[1\]\" to the node \"bufferDataBus:inst1\|PortR\[1\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:inst13\|C\[0\] bufferDataBus:inst1\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:inst13\|C\[0\]\" to the node \"bufferDataBus:inst1\|PortR\[0\]\"" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_IDX:inst9\|C\[0\] bufferDataBus:inst1\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador_IDX:inst9\|C\[0\]\" to the node \"bufferDataBus:inst1\|PortR\[0\]\"" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "acumulador:AcumuladorB\|B\[0\] bufferDataBus:inst1\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"acumulador:AcumuladorB\|B\[0\]\" to the node \"bufferDataBus:inst1\|PortR\[0\]\"" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "acumulador:AcumuladorA\|B\[0\] bufferDataBus:inst1\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"acumulador:AcumuladorA\|B\[0\]\" to the node \"bufferDataBus:inst1\|PortR\[0\]\"" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPC\|C\[0\] bufferDataBus:inst1\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPC\|C\[0\]\" to the node \"bufferDataBus:inst1\|PortR\[0\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:inst13\|D\[7\] bufferDataBusbaja:inst7\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:inst13\|D\[7\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[7\]\"" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_IDX:inst9\|D\[7\] bufferDataBusbaja:inst7\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador_IDX:inst9\|D\[7\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[7\]\"" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPC\|D\[7\] bufferDataBusbaja:inst7\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPC\|D\[7\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[7\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:inst13\|D\[6\] bufferDataBusbaja:inst7\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:inst13\|D\[6\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[6\]\"" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_IDX:inst9\|D\[6\] bufferDataBusbaja:inst7\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador_IDX:inst9\|D\[6\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[6\]\"" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPC\|D\[6\] bufferDataBusbaja:inst7\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPC\|D\[6\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[6\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:inst13\|D\[5\] bufferDataBusbaja:inst7\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:inst13\|D\[5\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[5\]\"" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_IDX:inst9\|D\[5\] bufferDataBusbaja:inst7\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador_IDX:inst9\|D\[5\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[5\]\"" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "RegEdos:flags\|registro:tCH\|SALIDA bufferDataBusbaja:inst7\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"RegEdos:flags\|registro:tCH\|SALIDA\" to the node \"bufferDataBusbaja:inst7\|PortR\[5\]\"" {  } { { "registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPC\|D\[5\] bufferDataBusbaja:inst7\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPC\|D\[5\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[5\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:inst13\|D\[4\] bufferDataBusbaja:inst7\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:inst13\|D\[4\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[4\]\"" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_IDX:inst9\|D\[4\] bufferDataBusbaja:inst7\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador_IDX:inst9\|D\[4\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[4\]\"" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPC\|D\[4\] bufferDataBusbaja:inst7\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPC\|D\[4\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[4\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:inst13\|D\[3\] bufferDataBusbaja:inst7\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:inst13\|D\[3\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[3\]\"" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_IDX:inst9\|D\[3\] bufferDataBusbaja:inst7\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador_IDX:inst9\|D\[3\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[3\]\"" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "RegEdos:flags\|registro:tCN\|SALIDA bufferDataBusbaja:inst7\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"RegEdos:flags\|registro:tCN\|SALIDA\" to the node \"bufferDataBusbaja:inst7\|PortR\[3\]\"" {  } { { "registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPC\|D\[3\] bufferDataBusbaja:inst7\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPC\|D\[3\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[3\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:inst13\|D\[2\] bufferDataBusbaja:inst7\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:inst13\|D\[2\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[2\]\"" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_IDX:inst9\|D\[2\] bufferDataBusbaja:inst7\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador_IDX:inst9\|D\[2\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[2\]\"" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "RegEdos:flags\|registro:tCZ\|SALIDA bufferDataBusbaja:inst7\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"RegEdos:flags\|registro:tCZ\|SALIDA\" to the node \"bufferDataBusbaja:inst7\|PortR\[2\]\"" {  } { { "registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPC\|D\[2\] bufferDataBusbaja:inst7\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPC\|D\[2\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[2\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:inst13\|D\[1\] bufferDataBusbaja:inst7\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:inst13\|D\[1\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[1\]\"" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_IDX:inst9\|D\[1\] bufferDataBusbaja:inst7\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador_IDX:inst9\|D\[1\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[1\]\"" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "RegEdos:flags\|registro:tCV\|SALIDA bufferDataBusbaja:inst7\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"RegEdos:flags\|registro:tCV\|SALIDA\" to the node \"bufferDataBusbaja:inst7\|PortR\[1\]\"" {  } { { "registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPC\|D\[1\] bufferDataBusbaja:inst7\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPC\|D\[1\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[1\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:inst13\|D\[0\] bufferDataBusbaja:inst7\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:inst13\|D\[0\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[0\]\"" {  } { { "contador_ID.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_ID.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_IDX:inst9\|D\[0\] bufferDataBusbaja:inst7\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador_IDX:inst9\|D\[0\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[0\]\"" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "RegEdos:flags\|registro:tCC\|SALIDA bufferDataBusbaja:inst7\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"RegEdos:flags\|registro:tCC\|SALIDA\" to the node \"bufferDataBusbaja:inst7\|PortR\[0\]\"" {  } { { "registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPC\|D\[0\] bufferDataBusbaja:inst7\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPC\|D\[0\]\" to the node \"bufferDataBusbaja:inst7\|PortR\[0\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:inst1\|PortR\[7\] bufferDataBus:inst1\|PortL\[7\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:inst1\|PortR\[7\]\" to the node \"bufferDataBus:inst1\|PortL\[7\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBusbaja:inst7\|PortR\[7\] bufferDataBus:inst1\|PortL\[7\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBusbaja:inst7\|PortR\[7\]\" to the node \"bufferDataBus:inst1\|PortL\[7\]\"" {  } { { "bufferDataBusbaja.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBusbaja.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:inst1\|PortR\[6\] bufferDataBus:inst1\|PortL\[6\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:inst1\|PortR\[6\]\" to the node \"bufferDataBus:inst1\|PortL\[6\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBusbaja:inst7\|PortR\[6\] bufferDataBus:inst1\|PortL\[6\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBusbaja:inst7\|PortR\[6\]\" to the node \"bufferDataBus:inst1\|PortL\[6\]\"" {  } { { "bufferDataBusbaja.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBusbaja.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:inst1\|PortR\[5\] bufferDataBus:inst1\|PortL\[5\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:inst1\|PortR\[5\]\" to the node \"bufferDataBus:inst1\|PortL\[5\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBusbaja:inst7\|PortR\[5\] bufferDataBus:inst1\|PortL\[5\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBusbaja:inst7\|PortR\[5\]\" to the node \"bufferDataBus:inst1\|PortL\[5\]\"" {  } { { "bufferDataBusbaja.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBusbaja.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:inst1\|PortR\[4\] bufferDataBus:inst1\|PortL\[4\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:inst1\|PortR\[4\]\" to the node \"bufferDataBus:inst1\|PortL\[4\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBusbaja:inst7\|PortR\[4\] bufferDataBus:inst1\|PortL\[4\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBusbaja:inst7\|PortR\[4\]\" to the node \"bufferDataBus:inst1\|PortL\[4\]\"" {  } { { "bufferDataBusbaja.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBusbaja.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:inst1\|PortR\[3\] bufferDataBus:inst1\|PortL\[3\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:inst1\|PortR\[3\]\" to the node \"bufferDataBus:inst1\|PortL\[3\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBusbaja:inst7\|PortR\[3\] bufferDataBus:inst1\|PortL\[3\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBusbaja:inst7\|PortR\[3\]\" to the node \"bufferDataBus:inst1\|PortL\[3\]\"" {  } { { "bufferDataBusbaja.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBusbaja.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:inst1\|PortR\[2\] bufferDataBus:inst1\|PortL\[2\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:inst1\|PortR\[2\]\" to the node \"bufferDataBus:inst1\|PortL\[2\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBusbaja:inst7\|PortR\[2\] bufferDataBus:inst1\|PortL\[2\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBusbaja:inst7\|PortR\[2\]\" to the node \"bufferDataBus:inst1\|PortL\[2\]\"" {  } { { "bufferDataBusbaja.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBusbaja.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:inst1\|PortR\[1\] bufferDataBus:inst1\|PortL\[1\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:inst1\|PortR\[1\]\" to the node \"bufferDataBus:inst1\|PortL\[1\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBusbaja:inst7\|PortR\[1\] bufferDataBus:inst1\|PortL\[1\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBusbaja:inst7\|PortR\[1\]\" to the node \"bufferDataBus:inst1\|PortL\[1\]\"" {  } { { "bufferDataBusbaja.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBusbaja.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:inst1\|PortR\[0\] bufferDataBus:inst1\|PortL\[0\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:inst1\|PortR\[0\]\" to the node \"bufferDataBus:inst1\|PortL\[0\]\"" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBusbaja:inst7\|PortR\[0\] bufferDataBus:inst1\|PortL\[0\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBusbaja:inst7\|PortR\[0\]\" to the node \"bufferDataBus:inst1\|PortL\[0\]\"" {  } { { "bufferDataBusbaja.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/bufferDataBusbaja.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPila\|C\[7\] contador:RegAux\|data_out\[15\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPila\|C\[7\]\" to the node \"contador:RegAux\|data_out\[15\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPila\|C\[6\] contador:RegAux\|data_out\[14\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPila\|C\[6\]\" to the node \"contador:RegAux\|data_out\[14\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPila\|C\[5\] contador:RegAux\|data_out\[13\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPila\|C\[5\]\" to the node \"contador:RegAux\|data_out\[13\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPila\|C\[4\] contador:RegAux\|data_out\[12\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPila\|C\[4\]\" to the node \"contador:RegAux\|data_out\[12\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPila\|C\[3\] contador:RegAux\|data_out\[11\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPila\|C\[3\]\" to the node \"contador:RegAux\|data_out\[11\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPila\|C\[2\] contador:RegAux\|data_out\[10\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPila\|C\[2\]\" to the node \"contador:RegAux\|data_out\[10\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPila\|C\[1\] contador:RegAux\|data_out\[9\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPila\|C\[1\]\" to the node \"contador:RegAux\|data_out\[9\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPila\|C\[0\] contador:RegAux\|data_out\[8\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPila\|C\[0\]\" to the node \"contador:RegAux\|data_out\[8\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "RegEdos:flags\|registro:tCS\|SALIDA registro_instruccion:inst11\|valor_interno\[11\] " "Removed fan-out from the always-disabled I/O buffer \"RegEdos:flags\|registro:tCS\|SALIDA\" to the node \"registro_instruccion:inst11\|valor_interno\[11\]\"" {  } { { "registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPila\|D\[7\] registro_instruccion:inst11\|valor_interno\[11\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPila\|D\[7\]\" to the node \"registro_instruccion:inst11\|valor_interno\[11\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "RegEdos:flags\|registro:tCX\|SALIDA registro_instruccion:inst11\|valor_interno\[10\] " "Removed fan-out from the always-disabled I/O buffer \"RegEdos:flags\|registro:tCX\|SALIDA\" to the node \"registro_instruccion:inst11\|valor_interno\[10\]\"" {  } { { "registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPila\|D\[6\] registro_instruccion:inst11\|valor_interno\[10\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPila\|D\[6\]\" to the node \"registro_instruccion:inst11\|valor_interno\[10\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPila\|D\[5\] registro_instruccion:inst11\|valor_interno\[9\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPila\|D\[5\]\" to the node \"registro_instruccion:inst11\|valor_interno\[9\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "RegEdos:flags\|registro:tCI\|SALIDA registro_instruccion:inst11\|valor_interno\[8\] " "Removed fan-out from the always-disabled I/O buffer \"RegEdos:flags\|registro:tCI\|SALIDA\" to the node \"registro_instruccion:inst11\|valor_interno\[8\]\"" {  } { { "registro.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPila\|D\[4\] registro_instruccion:inst11\|valor_interno\[8\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPila\|D\[4\]\" to the node \"registro_instruccion:inst11\|valor_interno\[8\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPila\|D\[3\] registro_instruccion:inst11\|valor_interno\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPila\|D\[3\]\" to the node \"registro_instruccion:inst11\|valor_interno\[7\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPila\|D\[2\] registro_instruccion:inst11\|valor_interno\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPila\|D\[2\]\" to the node \"registro_instruccion:inst11\|valor_interno\[6\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPila\|D\[1\] registro_instruccion:inst11\|valor_interno\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPila\|D\[1\]\" to the node \"registro_instruccion:inst11\|valor_interno\[5\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:RegPila\|D\[0\] registro_instruccion:inst11\|valor_interno\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador:RegPila\|D\[0\]\" to the node \"registro_instruccion:inst11\|valor_interno\[4\]\"" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 12 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1572449607544 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1572449607544 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador_IDX:inst9\|R0 secuenciador:inst6\|inst7 " "Converted the fan-out from the tri-state buffer \"contador_IDX:inst9\|R0\" to the node \"secuenciador:inst6\|inst7\" into an OR gate" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:RegAux\|R15 secuenciador:inst6\|inst7 " "Converted the fan-out from the tri-state buffer \"contador:RegAux\|R15\" to the node \"secuenciador:inst6\|inst7\" into an OR gate" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AcumuladorB\|C\[7\] upa:upa\|Mux35 " "Converted the fan-out from the tri-state buffer \"acumulador:AcumuladorB\|C\[7\]\" to the node \"upa:upa\|Mux35\" into an OR gate" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AcumuladorA\|C\[7\] upa:upa\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:AcumuladorA\|C\[7\]\" to the node \"upa:upa\|Add0\" into an OR gate" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AcumuladorB\|C\[6\] upa:upa\|Mux34 " "Converted the fan-out from the tri-state buffer \"acumulador:AcumuladorB\|C\[6\]\" to the node \"upa:upa\|Mux34\" into an OR gate" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AcumuladorA\|C\[6\] upa:upa\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:AcumuladorA\|C\[6\]\" to the node \"upa:upa\|Add0\" into an OR gate" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AcumuladorB\|C\[5\] upa:upa\|Mux33 " "Converted the fan-out from the tri-state buffer \"acumulador:AcumuladorB\|C\[5\]\" to the node \"upa:upa\|Mux33\" into an OR gate" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AcumuladorA\|C\[5\] upa:upa\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:AcumuladorA\|C\[5\]\" to the node \"upa:upa\|Add0\" into an OR gate" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AcumuladorB\|C\[4\] upa:upa\|Mux32 " "Converted the fan-out from the tri-state buffer \"acumulador:AcumuladorB\|C\[4\]\" to the node \"upa:upa\|Mux32\" into an OR gate" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AcumuladorA\|C\[4\] upa:upa\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:AcumuladorA\|C\[4\]\" to the node \"upa:upa\|Add0\" into an OR gate" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AcumuladorB\|C\[3\] upa:upa\|Mux31 " "Converted the fan-out from the tri-state buffer \"acumulador:AcumuladorB\|C\[3\]\" to the node \"upa:upa\|Mux31\" into an OR gate" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AcumuladorA\|C\[3\] upa:upa\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:AcumuladorA\|C\[3\]\" to the node \"upa:upa\|Add0\" into an OR gate" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AcumuladorB\|C\[2\] upa:upa\|Mux30 " "Converted the fan-out from the tri-state buffer \"acumulador:AcumuladorB\|C\[2\]\" to the node \"upa:upa\|Mux30\" into an OR gate" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AcumuladorA\|C\[2\] upa:upa\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:AcumuladorA\|C\[2\]\" to the node \"upa:upa\|Add0\" into an OR gate" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AcumuladorB\|C\[1\] upa:upa\|Mux29 " "Converted the fan-out from the tri-state buffer \"acumulador:AcumuladorB\|C\[1\]\" to the node \"upa:upa\|Mux29\" into an OR gate" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AcumuladorA\|C\[1\] upa:upa\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:AcumuladorA\|C\[1\]\" to the node \"upa:upa\|Add0\" into an OR gate" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AcumuladorB\|C\[0\] upa:upa\|Mux27 " "Converted the fan-out from the tri-state buffer \"acumulador:AcumuladorB\|C\[0\]\" to the node \"upa:upa\|Mux27\" into an OR gate" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:AcumuladorA\|C\[0\] upa:upa\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:AcumuladorA\|C\[0\]\" to the node \"upa:upa\|Add0\" into an OR gate" {  } { { "acumulador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607556 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1572449607556 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "secuenciador:inst6\|inst8\[3\] secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[3\] " "Converted the fanout from the open-drain buffer \"secuenciador:inst6\|inst8\[3\]\" to the node \"secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[3\]\" into a wire" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 136 1120 1168 168 "inst8" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "secuenciador:inst6\|inst8\[2\] secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[2\] " "Converted the fanout from the open-drain buffer \"secuenciador:inst6\|inst8\[2\]\" to the node \"secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[2\]\" into a wire" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 136 1120 1168 168 "inst8" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "secuenciador:inst6\|inst8\[1\] secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[1\] " "Converted the fanout from the open-drain buffer \"secuenciador:inst6\|inst8\[1\]\" to the node \"secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[1\]\" into a wire" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 136 1120 1168 168 "inst8" "" } } } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1572449607559 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1572449607559 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:upa\|Yupa2\[7\] contador:RegAux\|data_out\[15\] " "Converted the fan-out from the tri-state buffer \"upa:upa\|Yupa2\[7\]\" to the node \"contador:RegAux\|data_out\[15\]\" into an OR gate" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:upa\|Yupa2\[6\] contador:RegAux\|data_out\[14\] " "Converted the fan-out from the tri-state buffer \"upa:upa\|Yupa2\[6\]\" to the node \"contador:RegAux\|data_out\[14\]\" into an OR gate" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:upa\|Yupa2\[5\] contador:RegAux\|data_out\[13\] " "Converted the fan-out from the tri-state buffer \"upa:upa\|Yupa2\[5\]\" to the node \"contador:RegAux\|data_out\[13\]\" into an OR gate" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:upa\|Yupa2\[4\] contador:RegAux\|data_out\[12\] " "Converted the fan-out from the tri-state buffer \"upa:upa\|Yupa2\[4\]\" to the node \"contador:RegAux\|data_out\[12\]\" into an OR gate" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:upa\|Yupa2\[3\] contador:RegAux\|data_out\[11\] " "Converted the fan-out from the tri-state buffer \"upa:upa\|Yupa2\[3\]\" to the node \"contador:RegAux\|data_out\[11\]\" into an OR gate" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:upa\|Yupa2\[2\] contador:RegAux\|data_out\[10\] " "Converted the fan-out from the tri-state buffer \"upa:upa\|Yupa2\[2\]\" to the node \"contador:RegAux\|data_out\[10\]\" into an OR gate" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:upa\|Yupa2\[1\] contador:RegAux\|data_out\[9\] " "Converted the fan-out from the tri-state buffer \"upa:upa\|Yupa2\[1\]\" to the node \"contador:RegAux\|data_out\[9\]\" into an OR gate" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:upa\|Yupa2\[0\] contador:RegAux\|data_out\[8\] " "Converted the fan-out from the tri-state buffer \"upa:upa\|Yupa2\[0\]\" to the node \"contador:RegAux\|data_out\[8\]\" into an OR gate" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:upa\|Yupa\[7\] registro_instruccion:inst11\|valor_interno\[11\] " "Converted the fan-out from the tri-state buffer \"upa:upa\|Yupa\[7\]\" to the node \"registro_instruccion:inst11\|valor_interno\[11\]\" into an OR gate" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:upa\|Yupa\[6\] registro_instruccion:inst11\|valor_interno\[10\] " "Converted the fan-out from the tri-state buffer \"upa:upa\|Yupa\[6\]\" to the node \"registro_instruccion:inst11\|valor_interno\[10\]\" into an OR gate" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:upa\|Yupa\[5\] registro_instruccion:inst11\|valor_interno\[9\] " "Converted the fan-out from the tri-state buffer \"upa:upa\|Yupa\[5\]\" to the node \"registro_instruccion:inst11\|valor_interno\[9\]\" into an OR gate" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:upa\|Yupa\[4\] registro_instruccion:inst11\|valor_interno\[8\] " "Converted the fan-out from the tri-state buffer \"upa:upa\|Yupa\[4\]\" to the node \"registro_instruccion:inst11\|valor_interno\[8\]\" into an OR gate" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:upa\|Yupa\[3\] registro_instruccion:inst11\|valor_interno\[7\] " "Converted the fan-out from the tri-state buffer \"upa:upa\|Yupa\[3\]\" to the node \"registro_instruccion:inst11\|valor_interno\[7\]\" into an OR gate" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:upa\|Yupa\[2\] registro_instruccion:inst11\|valor_interno\[6\] " "Converted the fan-out from the tri-state buffer \"upa:upa\|Yupa\[2\]\" to the node \"registro_instruccion:inst11\|valor_interno\[6\]\" into an OR gate" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:upa\|Yupa\[1\] registro_instruccion:inst11\|valor_interno\[5\] " "Converted the fan-out from the tri-state buffer \"upa:upa\|Yupa\[1\]\" to the node \"registro_instruccion:inst11\|valor_interno\[5\]\" into an OR gate" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:upa\|Yupa\[0\] registro_instruccion:inst11\|valor_interno\[4\] " "Converted the fan-out from the tri-state buffer \"upa:upa\|Yupa\[0\]\" to the node \"registro_instruccion:inst11\|valor_interno\[4\]\" into an OR gate" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "secuenciador:inst6\|inst8\[11\] secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[11\] " "Converted the fan-out from the tri-state buffer \"secuenciador:inst6\|inst8\[11\]\" to the node \"secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[11\]\" into an OR gate" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 136 1120 1168 168 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "secuenciador:inst6\|inst8\[10\] secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[10\] " "Converted the fan-out from the tri-state buffer \"secuenciador:inst6\|inst8\[10\]\" to the node \"secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[10\]\" into an OR gate" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 136 1120 1168 168 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "secuenciador:inst6\|inst8\[9\] secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[9\] " "Converted the fan-out from the tri-state buffer \"secuenciador:inst6\|inst8\[9\]\" to the node \"secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[9\]\" into an OR gate" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 136 1120 1168 168 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "secuenciador:inst6\|inst8\[8\] secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[8\] " "Converted the fan-out from the tri-state buffer \"secuenciador:inst6\|inst8\[8\]\" to the node \"secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[8\]\" into an OR gate" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 136 1120 1168 168 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "secuenciador:inst6\|inst8\[7\] secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[7\] " "Converted the fan-out from the tri-state buffer \"secuenciador:inst6\|inst8\[7\]\" to the node \"secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[7\]\" into an OR gate" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 136 1120 1168 168 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "secuenciador:inst6\|inst8\[6\] secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[6\] " "Converted the fan-out from the tri-state buffer \"secuenciador:inst6\|inst8\[6\]\" to the node \"secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[6\]\" into an OR gate" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 136 1120 1168 168 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "secuenciador:inst6\|inst8\[5\] secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[5\] " "Converted the fan-out from the tri-state buffer \"secuenciador:inst6\|inst8\[5\]\" to the node \"secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[5\]\" into an OR gate" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 136 1120 1168 168 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "secuenciador:inst6\|inst8\[4\] secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[4\] " "Converted the fan-out from the tri-state buffer \"secuenciador:inst6\|inst8\[4\]\" to the node \"secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[4\]\" into an OR gate" {  } { { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 136 1120 1168 168 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst12\[0\] secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[0\] " "Converted the fan-out from the tri-state buffer \"inst12\[0\]\" to the node \"secuenciador:inst6\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[0\]\" into an OR gate" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { -1664 752 800 -1632 "inst12" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572449607559 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1572449607559 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DebugAP\[15\] GND " "Pin \"DebugAP\[15\]\" is stuck at GND" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 1216 1336 1512 1232 "DebugAP\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572449607764 "|LOAC_P7_CISC|DebugAP[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugAP\[14\] GND " "Pin \"DebugAP\[14\]\" is stuck at GND" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 1216 1336 1512 1232 "DebugAP\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572449607764 "|LOAC_P7_CISC|DebugAP[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugAP\[13\] GND " "Pin \"DebugAP\[13\]\" is stuck at GND" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 1216 1336 1512 1232 "DebugAP\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572449607764 "|LOAC_P7_CISC|DebugAP[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugAP\[12\] GND " "Pin \"DebugAP\[12\]\" is stuck at GND" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 1216 1336 1512 1232 "DebugAP\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572449607764 "|LOAC_P7_CISC|DebugAP[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugAP\[11\] GND " "Pin \"DebugAP\[11\]\" is stuck at GND" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 1216 1336 1512 1232 "DebugAP\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572449607764 "|LOAC_P7_CISC|DebugAP[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugAP\[10\] GND " "Pin \"DebugAP\[10\]\" is stuck at GND" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 1216 1336 1512 1232 "DebugAP\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572449607764 "|LOAC_P7_CISC|DebugAP[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugAP\[9\] GND " "Pin \"DebugAP\[9\]\" is stuck at GND" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 1216 1336 1512 1232 "DebugAP\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572449607764 "|LOAC_P7_CISC|DebugAP[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugAP\[8\] GND " "Pin \"DebugAP\[8\]\" is stuck at GND" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 1216 1336 1512 1232 "DebugAP\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572449607764 "|LOAC_P7_CISC|DebugAP[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugAP\[7\] GND " "Pin \"DebugAP\[7\]\" is stuck at GND" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 1216 1336 1512 1232 "DebugAP\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572449607764 "|LOAC_P7_CISC|DebugAP[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugAP\[6\] GND " "Pin \"DebugAP\[6\]\" is stuck at GND" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 1216 1336 1512 1232 "DebugAP\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572449607764 "|LOAC_P7_CISC|DebugAP[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugAP\[5\] GND " "Pin \"DebugAP\[5\]\" is stuck at GND" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 1216 1336 1512 1232 "DebugAP\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572449607764 "|LOAC_P7_CISC|DebugAP[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugAP\[4\] GND " "Pin \"DebugAP\[4\]\" is stuck at GND" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 1216 1336 1512 1232 "DebugAP\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572449607764 "|LOAC_P7_CISC|DebugAP[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugAP\[3\] GND " "Pin \"DebugAP\[3\]\" is stuck at GND" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 1216 1336 1512 1232 "DebugAP\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572449607764 "|LOAC_P7_CISC|DebugAP[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugAP\[2\] GND " "Pin \"DebugAP\[2\]\" is stuck at GND" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 1216 1336 1512 1232 "DebugAP\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572449607764 "|LOAC_P7_CISC|DebugAP[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugAP\[1\] GND " "Pin \"DebugAP\[1\]\" is stuck at GND" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 1216 1336 1512 1232 "DebugAP\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572449607764 "|LOAC_P7_CISC|DebugAP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugAP\[0\] GND " "Pin \"DebugAP\[0\]\" is stuck at GND" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { 1216 1336 1512 1232 "DebugAP\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572449607764 "|LOAC_P7_CISC|DebugAP[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572449607764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572449607924 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572449609021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572449610723 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572449610723 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRQn " "No output dependent on input pin \"IRQn\"" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { -1048 288 456 -1032 "IRQn" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449611593 "|LOAC_P7_CISC|IRQn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQn " "No output dependent on input pin \"XIRQn\"" {  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { -1064 288 456 -1048 "XIRQn" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449611593 "|LOAC_P7_CISC|XIRQn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572449611593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "513 " "Implemented 513 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572449611594 ""} { "Info" "ICUT_CUT_TM_OPINS" "138 " "Implemented 138 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572449611594 ""} { "Info" "ICUT_CUT_TM_LCELLS" "371 " "Implemented 371 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572449611594 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572449611594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2247 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2247 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572449611803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 09:33:31 2019 " "Processing ended: Wed Oct 30 09:33:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572449611803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572449611803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572449611803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572449611803 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1572449615753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572449615775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 09:33:34 2019 " "Processing started: Wed Oct 30 09:33:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572449615775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572449615775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LOAC_P7_CISC -c LOAC_P7_CISC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LOAC_P7_CISC -c LOAC_P7_CISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572449615775 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1572449616189 ""}
{ "Info" "0" "" "Project  = LOAC_P7_CISC" {  } {  } 0 0 "Project  = LOAC_P7_CISC" 0 0 "Fitter" 0 0 1572449616189 ""}
{ "Info" "0" "" "Revision = LOAC_P7_CISC" {  } {  } 0 0 "Revision = LOAC_P7_CISC" 0 0 "Fitter" 0 0 1572449616189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572449616550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572449616550 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LOAC_P7_CISC 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"LOAC_P7_CISC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572449616584 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572449616677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572449616677 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572449617309 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572449617470 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572449619017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572449619017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572449619017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572449619017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572449619017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572449619017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572449619017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572449619017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572449619017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572449619017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572449619017 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572449619017 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572449619183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572449619183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572449619183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572449619183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572449619183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572449619183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572449619183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572449619183 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572449619183 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572449619189 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572449619189 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572449619189 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572449619189 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572449619240 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "142 142 " "No exact pin location assignment(s) for 142 pins of 142 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572449620129 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LOAC_P7_CISC.sdc " "Synopsys Design Constraints File file not found: 'LOAC_P7_CISC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572449622174 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572449622175 ""}
{ "Warning" "WSTA_SCC_LOOP" "83 " "Found combinational loop of 83 nodes" { { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[11\]~11\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[11\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~1\|datab " "Node \"inst6\|inst\|Equal23~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~1\|combout " "Node \"inst6\|inst\|Equal23~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~3\|datac " "Node \"inst6\|inst\|Equal23~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~3\|combout " "Node \"inst6\|inst\|Equal23~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal24~2\|datac " "Node \"inst6\|inst\|Equal24~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal24~2\|combout " "Node \"inst6\|inst\|Equal24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "RegAux\|R15~0\|datad " "Node \"RegAux\|R15~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "RegAux\|R15~0\|combout " "Node \"RegAux\|R15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst7~1\|dataa " "Node \"inst6\|inst7~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst7~1\|combout " "Node \"inst6\|inst7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst7~0\|datab " "Node \"inst6\|inst7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst7~0\|combout " "Node \"inst6\|inst7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst7~4\|datad " "Node \"inst6\|inst7~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst7~4\|combout " "Node \"inst6\|inst7~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst1\|SELECTOR~0\|datac " "Node \"inst6\|inst1\|SELECTOR~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst1\|SELECTOR~0\|combout " "Node \"inst6\|inst1\|SELECTOR~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[9\]~9\|datac " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[9\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[9\]~9\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[9\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~2\|dataa " "Node \"inst6\|inst\|Equal23~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~2\|combout " "Node \"inst6\|inst\|Equal23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~3\|datad " "Node \"inst6\|inst\|Equal23~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~4\|datac " "Node \"inst6\|inst\|Equal3~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~4\|combout " "Node \"inst6\|inst\|Equal3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal14~0\|datab " "Node \"inst6\|inst\|Equal14~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal14~0\|combout " "Node \"inst6\|inst\|Equal14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|R0~0\|datad " "Node \"inst9\|R0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|R0~0\|combout " "Node \"inst9\|R0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|R0~1\|datad " "Node \"inst9\|R0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|R0~1\|combout " "Node \"inst9\|R0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst7~4\|datab " "Node \"inst6\|inst7~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[3\]~3\|datac " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[3\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[3\]~3\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[3\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~1\|datac " "Node \"inst6\|inst\|Equal23~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~3\|datad " "Node \"inst6\|inst\|Equal3~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~3\|combout " "Node \"inst6\|inst\|Equal3~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal14~0\|dataa " "Node \"inst6\|inst\|Equal14~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[8\]~8\|datac " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[8\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[8\]~8\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[8\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~0\|dataa " "Node \"inst6\|inst\|Equal23~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~0\|combout " "Node \"inst6\|inst\|Equal23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~3\|datab " "Node \"inst6\|inst\|Equal23~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~4\|datad " "Node \"inst6\|inst\|Equal3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|datac " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal24~2\|datab " "Node \"inst6\|inst\|Equal24~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal26~0\|dataa " "Node \"inst6\|inst\|Equal26~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal26~0\|combout " "Node \"inst6\|inst\|Equal26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "RegAux\|R15~0\|datac " "Node \"RegAux\|R15~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[11\]~11\|datac " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[11\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[10\]~10\|datac " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[10\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[10\]~10\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[10\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~3\|dataa " "Node \"inst6\|inst\|Equal23~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal18~0\|dataa " "Node \"inst6\|inst\|Equal18~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal18~0\|combout " "Node \"inst6\|inst\|Equal18~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal14~0\|datac " "Node \"inst6\|inst\|Equal14~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[2\]~2\|datac " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[2\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[2\]~2\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~1\|datad " "Node \"inst6\|inst\|Equal23~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal14~0\|datad " "Node \"inst6\|inst\|Equal14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[7\]~7\|datac " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[7\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[7\]~7\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[7\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~0\|datab " "Node \"inst6\|inst\|Equal23~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal18~0\|datab " "Node \"inst6\|inst\|Equal18~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[5\]~5\|datac " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[5\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[5\]~5\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[5\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~2\|datac " "Node \"inst6\|inst\|Equal23~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~3\|datab " "Node \"inst6\|inst\|Equal3~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[4\]~4\|datac " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[4\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[4\]~4\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[4\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~3\|datac " "Node \"inst6\|inst\|Equal3~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~2\|datad " "Node \"inst6\|inst\|Equal23~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[6\]~6\|datac " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[6\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[6\]~6\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~2\|datab " "Node \"inst6\|inst\|Equal23~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~3\|dataa " "Node \"inst6\|inst\|Equal3~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[0\]~0\|datac " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[0\]~0\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|R0~0\|datac " "Node \"inst9\|R0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal24~2\|dataa " "Node \"inst6\|inst\|Equal24~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal26~0\|datab " "Node \"inst6\|inst\|Equal26~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal26~0\|datac " "Node \"inst6\|inst\|Equal26~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~4\|dataa " "Node \"inst6\|inst\|Equal3~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449622180 ""}  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/db/mux_f7c.tdf" 29 13 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 17 -1 0 } } { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 88 1584 1648 136 "inst7" "" } } } } { "logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/logica_seleccion.vhd" 9 -1 0 } } { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1572449622180 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "83 " "Design contains combinational loop of 83 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1572449622185 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegAux\|R15~0\|datab  to: inst6\|inst5\|\$00000\|auto_generated\|result_node\[0\]~0\|combout " "From: RegAux\|R15~0\|datab  to: inst6\|inst5\|\$00000\|auto_generated\|result_node\[0\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572449622188 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst9\|R0~1\|datac  to: inst6\|inst5\|\$00000\|auto_generated\|result_node\[0\]~0\|combout " "From: inst9\|R0~1\|datac  to: inst6\|inst5\|\$00000\|auto_generated\|result_node\[0\]~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572449622188 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1572449622188 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572449622194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572449622194 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572449622195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572449622385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador:RegAux\|data_out\[15\] " "Destination node contador:RegAux\|data_out\[15\]" {  } { { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572449622385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "secuenciador:inst6\|registro_sec:inst3\|liga\[0\] " "Destination node secuenciador:inst6\|registro_sec:inst3\|liga\[0\]" {  } { { "registro_sec.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_sec.vhd" 138 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572449622385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "secuenciador:inst6\|registro_sec:inst3\|instruccion\[0\] " "Destination node secuenciador:inst6\|registro_sec:inst3\|instruccion\[0\]" {  } { { "registro_sec.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_sec.vhd" 138 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572449622385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "secuenciador:inst6\|registro_sec:inst3\|instruccion\[1\] " "Destination node secuenciador:inst6\|registro_sec:inst3\|instruccion\[1\]" {  } { { "registro_sec.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_sec.vhd" 138 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572449622385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "secuenciador:inst6\|registro_MicroInst:inst2\|valor_interno\[0\] " "Destination node secuenciador:inst6\|registro_MicroInst:inst2\|valor_interno\[0\]" {  } { { "registro_MicroInst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_MicroInst.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572449622385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_IDX:inst9\|data_out\[0\] " "Destination node contador_IDX:inst9\|data_out\[0\]" {  } { { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572449622385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "upa:upa\|Banderas\[2\] " "Destination node upa:upa\|Banderas\[2\]" {  } { { "upa.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/upa.vhd" 157 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572449622385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "secuenciador:inst6\|registro_MicroInst:inst2\|valor_interno\[11\] " "Destination node secuenciador:inst6\|registro_MicroInst:inst2\|valor_interno\[11\]" {  } { { "registro_MicroInst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_MicroInst.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572449622385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "secuenciador:inst6\|registro_MicroInst:inst2\|valor_interno\[10\] " "Destination node secuenciador:inst6\|registro_MicroInst:inst2\|valor_interno\[10\]" {  } { { "registro_MicroInst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_MicroInst.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572449622385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "secuenciador:inst6\|registro_MicroInst:inst2\|valor_interno\[9\] " "Destination node secuenciador:inst6\|registro_MicroInst:inst2\|valor_interno\[9\]" {  } { { "registro_MicroInst.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_MicroInst.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572449622385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1572449622385 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572449622385 ""}  } { { "LOAC_P7_CISC.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/LOAC_P7_CISC.bdf" { { -1576 -1256 -1088 -1560 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572449622385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "secuenciador:inst6\|registro_sec:inst3\|nCBD  " "Automatically promoted node secuenciador:inst6\|registro_sec:inst3\|nCBD " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572449622385 ""}  } { { "registro_sec.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_sec.vhd" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572449622385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "secuenciador:inst6\|registro_sec:inst3\|nCRI  " "Automatically promoted node secuenciador:inst6\|registro_sec:inst3\|nCRI " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572449622385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registro_instruccion:inst11\|valor_interno\[4\] " "Destination node registro_instruccion:inst11\|valor_interno\[4\]" {  } { { "registro_instruccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_instruccion.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572449622385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "registro_instruccion:inst11\|valor_interno\[6\] " "Destination node registro_instruccion:inst11\|valor_interno\[6\]" {  } { { "registro_instruccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_instruccion.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572449622385 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572449622385 ""}  } { { "registro_sec.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/registro_sec.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572449622385 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572449623444 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572449623444 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572449623444 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572449623459 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572449623459 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572449623459 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572449623459 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572449623473 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572449623657 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572449623660 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572449623660 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "141 unused 2.5V 3 138 0 " "Number of I/O pins in group: 141 (unused VREF, 2.5V VCCIO, 3 input, 138 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1572449623698 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1572449623698 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1572449623698 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572449623708 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572449623708 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572449623708 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572449623708 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572449623708 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572449623708 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572449623708 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572449623708 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572449623708 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1572449623708 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1572449623708 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572449624265 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572449624412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572449627855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572449628396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572449628513 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572449664567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:36 " "Fitter placement operations ending: elapsed time is 00:00:36" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572449664567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572449666984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/OyAC/Lab/Practica7/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572449672354 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572449672354 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1572449682707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572449687966 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572449687966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572449687969 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.08 " "Total time spent on timing analysis during the Fitter is 4.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572449688385 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572449688425 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572449690140 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572449690140 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572449692070 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572449695457 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/OyAC/Lab/Practica7/output_files/LOAC_P7_CISC.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/OyAC/Lab/Practica7/output_files/LOAC_P7_CISC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572449696799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5374 " "Peak virtual memory: 5374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572449697681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 09:34:57 2019 " "Processing ended: Wed Oct 30 09:34:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572449697681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572449697681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572449697681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572449697681 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572449701549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572449701560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 09:35:01 2019 " "Processing started: Wed Oct 30 09:35:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572449701560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572449701560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LOAC_P7_CISC -c LOAC_P7_CISC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LOAC_P7_CISC -c LOAC_P7_CISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572449701560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1572449702349 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1572449705058 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572449705240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572449707806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 09:35:07 2019 " "Processing ended: Wed Oct 30 09:35:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572449707806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572449707806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572449707806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572449707806 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1572449709132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572449711290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572449711302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 09:35:10 2019 " "Processing started: Wed Oct 30 09:35:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572449711302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572449711302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LOAC_P7_CISC -c LOAC_P7_CISC " "Command: quartus_sta LOAC_P7_CISC -c LOAC_P7_CISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572449711302 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572449711640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572449712713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572449712713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449712798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449712798 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LOAC_P7_CISC.sdc " "Synopsys Design Constraints File file not found: 'LOAC_P7_CISC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572449713332 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449713332 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572449713335 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RESET RESET " "create_clock -period 1.000 -name RESET RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572449713335 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572449713335 ""}
{ "Warning" "WSTA_SCC_LOOP" "83 " "Found combinational loop of 83 nodes" { { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[11\]~11\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[11\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~4\|datab " "Node \"inst6\|inst\|Equal3~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~4\|combout " "Node \"inst6\|inst\|Equal3~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal14~0\|datad " "Node \"inst6\|inst\|Equal14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal14~0\|combout " "Node \"inst6\|inst\|Equal14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|R0~0\|datad " "Node \"inst9\|R0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|R0~0\|combout " "Node \"inst9\|R0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|R0~1\|dataa " "Node \"inst9\|R0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|R0~1\|combout " "Node \"inst9\|R0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst7~4\|datab " "Node \"inst6\|inst7~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst7~4\|combout " "Node \"inst6\|inst7~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst1\|SELECTOR~0\|datab " "Node \"inst6\|inst1\|SELECTOR~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst1\|SELECTOR~0\|combout " "Node \"inst6\|inst1\|SELECTOR~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[0\]~0\|datab " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[0\]~0\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst9\|R0~0\|datab " "Node \"inst9\|R0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal24~2\|datab " "Node \"inst6\|inst\|Equal24~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal24~2\|combout " "Node \"inst6\|inst\|Equal24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "RegAux\|R15~0\|dataa " "Node \"RegAux\|R15~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "RegAux\|R15~0\|combout " "Node \"RegAux\|R15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst7~1\|datab " "Node \"inst6\|inst7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst7~1\|combout " "Node \"inst6\|inst7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst7~0\|datab " "Node \"inst6\|inst7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst7~0\|combout " "Node \"inst6\|inst7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst7~4\|dataa " "Node \"inst6\|inst7~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal26~0\|datad " "Node \"inst6\|inst\|Equal26~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal26~0\|combout " "Node \"inst6\|inst\|Equal26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "RegAux\|R15~0\|datab " "Node \"RegAux\|R15~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[10\]~10\|dataa " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[10\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[10\]~10\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[10\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~3\|datab " "Node \"inst6\|inst\|Equal23~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~3\|combout " "Node \"inst6\|inst\|Equal23~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal24~2\|dataa " "Node \"inst6\|inst\|Equal24~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal26~0\|datac " "Node \"inst6\|inst\|Equal26~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal18~0\|datac " "Node \"inst6\|inst\|Equal18~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal18~0\|combout " "Node \"inst6\|inst\|Equal18~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal14~0\|datac " "Node \"inst6\|inst\|Equal14~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[7\]~7\|datac " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[7\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[7\]~7\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[7\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal18~0\|datad " "Node \"inst6\|inst\|Equal18~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~0\|dataa " "Node \"inst6\|inst\|Equal23~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~0\|combout " "Node \"inst6\|inst\|Equal23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~3\|datac " "Node \"inst6\|inst\|Equal23~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[5\]~5\|datac " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[5\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[5\]~5\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[5\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~2\|datad " "Node \"inst6\|inst\|Equal23~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~2\|combout " "Node \"inst6\|inst\|Equal23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~3\|dataa " "Node \"inst6\|inst\|Equal23~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~3\|datad " "Node \"inst6\|inst\|Equal3~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~3\|combout " "Node \"inst6\|inst\|Equal3~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal14~0\|dataa " "Node \"inst6\|inst\|Equal14~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[4\]~4\|dataa " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[4\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[4\]~4\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[4\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~2\|datab " "Node \"inst6\|inst\|Equal23~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~3\|datab " "Node \"inst6\|inst\|Equal3~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[6\]~6\|dataa " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[6\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[6\]~6\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~3\|dataa " "Node \"inst6\|inst\|Equal3~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~2\|dataa " "Node \"inst6\|inst\|Equal23~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[11\]~11\|datab " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[11\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[8\]~8\|datab " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[8\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[8\]~8\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[8\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~0\|datab " "Node \"inst6\|inst\|Equal23~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~4\|datad " "Node \"inst6\|inst\|Equal3~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[9\]~9\|datab " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[9\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[9\]~9\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[9\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~2\|datac " "Node \"inst6\|inst\|Equal23~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~4\|datac " "Node \"inst6\|inst\|Equal3~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[3\]~3\|datab " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[3\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[3\]~3\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[3\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~1\|datad " "Node \"inst6\|inst\|Equal23~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~1\|combout " "Node \"inst6\|inst\|Equal23~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~3\|datad " "Node \"inst6\|inst\|Equal23~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal3~3\|datac " "Node \"inst6\|inst\|Equal3~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[2\]~2\|dataa " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[2\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[2\]~2\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal14~0\|datab " "Node \"inst6\|inst\|Equal14~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~1\|datac " "Node \"inst6\|inst\|Equal23~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|dataa " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|combout " "Node \"inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal24~2\|datad " "Node \"inst6\|inst\|Equal24~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal26~0\|datab " "Node \"inst6\|inst\|Equal26~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""} { "Warning" "WSTA_SCC_NODE" "inst6\|inst\|Equal23~1\|dataa " "Node \"inst6\|inst\|Equal23~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572449713337 ""}  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/db/mux_f7c.tdf" 29 13 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "contador_IDX.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador_IDX.vhd" 17 -1 0 } } { "secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/OyAC/Lab/Practica7/secuenciador.bdf" { { 88 1584 1648 136 "inst7" "" } } } } { "logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/logica_seleccion.vhd" 9 -1 0 } } { "contador.vhd" "" { Text "C:/intelFPGA_lite/OyAC/Lab/Practica7/contador.vhd" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1572449713337 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "83 " "Design contains combinational loop of 83 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1572449713344 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegAux\|R15~0\|datad  to: inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|combout " "From: RegAux\|R15~0\|datad  to: inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572449713345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst9\|R0~1\|datad  to: inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|combout " "From: inst9\|R0~1\|datad  to: inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572449713345 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572449713345 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572449713347 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572449713348 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572449713349 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572449713362 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1572449713380 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572449713391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.275 " "Worst-case setup slack is -26.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.275           -2505.915 CLK  " "  -26.275           -2505.915 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.342            -255.822 RESET  " "  -25.342            -255.822 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449713394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.052 " "Worst-case hold slack is -4.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.052             -12.236 RESET  " "   -4.052             -12.236 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 CLK  " "    0.378               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449713407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.293 " "Worst-case recovery slack is -8.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.293            -223.371 CLK  " "   -8.293            -223.371 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.199             -87.539 RESET  " "   -6.199             -87.539 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449713412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.116 " "Worst-case removal slack is -2.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.116             -28.834 RESET  " "   -2.116             -28.834 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.277              -1.757 CLK  " "   -0.277              -1.757 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449713417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.440 " "Worst-case minimum pulse width slack is -7.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.440           -1257.414 RESET  " "   -7.440           -1257.414 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -161.539 CLK  " "   -3.000            -161.539 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449713420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449713420 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572449713447 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572449713462 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572449716078 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegAux\|R15~0\|datad  to: inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|combout " "From: RegAux\|R15~0\|datad  to: inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572449716255 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst9\|R0~1\|datad  to: inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|combout " "From: inst9\|R0~1\|datad  to: inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572449716255 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572449716255 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572449716255 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572449716302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.264 " "Worst-case setup slack is -24.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.264           -2304.093 CLK  " "  -24.264           -2304.093 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.540            -237.038 RESET  " "  -23.540            -237.038 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449716304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.721 " "Worst-case hold slack is -3.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.721             -13.966 RESET  " "   -3.721             -13.966 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 CLK  " "    0.339               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449716321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.677 " "Worst-case recovery slack is -7.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.677            -203.726 CLK  " "   -7.677            -203.726 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.938             -84.055 RESET  " "   -5.938             -84.055 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449716326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.112 " "Worst-case removal slack is -2.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.112             -29.102 RESET  " "   -2.112             -29.102 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.245              -1.593 CLK  " "   -0.245              -1.593 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449716331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.760 " "Worst-case minimum pulse width slack is -6.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.760           -1144.090 RESET  " "   -6.760           -1144.090 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -161.539 CLK  " "   -3.000            -161.539 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449716334 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572449716361 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: RegAux\|R15~0\|datad  to: inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|combout " "From: RegAux\|R15~0\|datad  to: inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572449716701 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst9\|R0~1\|datad  to: inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|combout " "From: inst9\|R0~1\|datad  to: inst6\|inst5\|\$00000\|auto_generated\|result_node\[1\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1572449716701 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1572449716701 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572449716701 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572449716726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.513 " "Worst-case setup slack is -11.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.513           -1092.983 CLK  " "  -11.513           -1092.983 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.731            -111.259 RESET  " "  -10.731            -111.259 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449716920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.685 " "Worst-case hold slack is -1.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.685              -2.915 RESET  " "   -1.685              -2.915 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.143              -0.692 CLK  " "   -0.143              -0.692 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449716975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.170 " "Worst-case recovery slack is -4.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.170            -111.002 CLK  " "   -4.170            -111.002 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.516             -34.408 RESET  " "   -2.516             -34.408 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449716990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449716990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.627 " "Worst-case removal slack is -0.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449717008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449717008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.627              -8.211 RESET  " "   -0.627              -8.211 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449717008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.325              -6.298 CLK  " "   -0.325              -6.298 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449717008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449717008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.163 " "Worst-case minimum pulse width slack is -3.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449717015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449717015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.163            -468.932 RESET  " "   -3.163            -468.932 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449717015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -122.429 CLK  " "   -3.000            -122.429 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572449717015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572449717015 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572449719391 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572449719393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 90 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572449719640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 09:35:19 2019 " "Processing ended: Wed Oct 30 09:35:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572449719640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572449719640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572449719640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572449719640 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 2428 s " "Quartus Prime Full Compilation was successful. 0 errors, 2428 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572449720524 ""}
