// Seed: 3321056158
module module_0;
  tri id_2, id_3;
  supply1 id_4, id_5, id_6, id_7;
  initial $display(1, id_3.id_7, -1);
endmodule
module module_1 (
    input logic id_0,
    id_4,
    output supply0 id_1,
    input wor id_2
);
  assign id_1 = (~id_0) << 1;
  wire id_5;
  always
    if (id_0) @(1 or posedge id_4);
    else id_4 <= id_0;
  initial id_1 = 1;
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input  wand  id_0,
    output uwire id_1,
    inout  wire  id_2,
    output wand  id_3
);
  assign id_2 = id_2 * -1;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
