 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:30:11 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.18       0.18 f
  U716/Y (NBUFFX4_RVT)                     0.11       0.30 f
  U722/Y (XOR2X1_RVT)                      0.15       0.45 r
  U723/Y (NOR2X0_RVT)                      0.08       0.53 f
  U743/Y (OAI21X1_RVT)                     0.11       0.65 r
  U747/Y (AOI21X1_RVT)                     0.09       0.73 f
  U748/Y (OAI21X1_RVT)                     0.09       0.83 r
  U787/Y (AOI21X1_RVT)                     0.09       0.92 f
  U819/Y (OAI21X1_RVT)                     0.11       1.03 r
  U954/Y (AO21X1_RVT)                      0.08       1.11 r
  U1485/CO (FADDX1_RVT)                    0.09       1.21 r
  U1491/CO (FADDX1_RVT)                    0.10       1.30 r
  U1497/CO (FADDX1_RVT)                    0.10       1.40 r
  U1503/CO (FADDX1_RVT)                    0.10       1.49 r
  U1514/CO (FADDX1_RVT)                    0.09       1.58 r
  U1517/Y (XOR2X1_RVT)                     0.11       1.70 f
  U1518/Y (NAND2X0_RVT)                    0.04       1.74 r
  U1522/Y (NAND4X0_RVT)                    0.05       1.79 f
  Delay3_out1_reg[63]/D (DFFX1_RVT)        0.00       1.79 f
  data arrival time                                   1.79

  clock clk (rise edge)                    1.92       1.92
  clock network delay (ideal)              0.00       1.92
  Delay3_out1_reg[63]/CLK (DFFX1_RVT)      0.00       1.92 r
  library setup time                      -0.06       1.86
  data required time                                  1.86
  -----------------------------------------------------------
  data required time                                  1.86
  data arrival time                                  -1.79
  -----------------------------------------------------------
  slack (MET)                                         0.08


1
