##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for Clock_4
		4.3::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_4:R vs. Clock_4:R)
		5.2::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: Clock_2                    | Frequency: 41.12 MHz  | Target: 0.02 MHz   | 
Clock: Clock_3                    | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_3(fixed-function)    | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_3(routed)            | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_4                    | Frequency: 63.45 MHz  | Target: 24.00 MHz  | 
Clock: Clock_5                    | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_5(fixed-function)    | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: timer_clock                | Frequency: 63.75 MHz  | Target: 2.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2       Clock_2        4.16667e+007     41642350    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4       Clock_4        41666.7          25905       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock   timer_clock    500000           484313      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase  
-----------------------  ------------  ----------------  
Gimbal_Encoder_A(0)_PAD  17618         Clock_2:R         
Gimbal_Encoder_B(0)_PAD  16330         Clock_2:R         
Handle_Encoder_A(0)_PAD  16450         Clock_2:R         
Handle_Encoder_B(0)_PAD  16779         Clock_2:R         
Pin_1(0)_PAD             16394         timer_clock:R     


                       3.2::Clock to Out
                       -----------------

Port Name              Clock to Out  Clock Name:Phase             
---------------------  ------------  ---------------------------  
SCL_1(0)_PAD:out       26861         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out       19828         CyBUS_CLK(fixed-function):R  
Steering_PWM(0)_PAD    23623         Clock_4:R                    
flywheel_motor(0)_PAD  23577         Clock_4:R                    
gimbal_motor(0)_PAD    24087         Clock_4:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 41.12 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1203\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41642350p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 41662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20086
-------------------------------------   ----- 
End-of-path arrival time (ps)           20086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1203\/q                                    macrocell48     1250   1250  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell7      7273   8523  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell7      3350  11873  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   3083  14956  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  20086  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  20086  41642350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 63.45 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25905p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2902   6402  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11532  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11532  25905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 63.75 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 484313p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -4230
----------------------------------------------------   ------ 
End-of-path required time (ps)                         495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11457
-------------------------------------   ----- 
End-of-path arrival time (ps)           11457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    2827   6327  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    5130  11457  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  11457  484313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell10      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25905p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2902   6402  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11532  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11532  25905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 484313p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -4230
----------------------------------------------------   ------ 
End-of-path required time (ps)                         495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11457
-------------------------------------   ----- 
End-of-path arrival time (ps)           11457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    2827   6327  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    5130  11457  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  11457  484313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell10      0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1203\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41642350p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 41662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20086
-------------------------------------   ----- 
End-of-path arrival time (ps)           20086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1203\/q                                    macrocell48     1250   1250  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell7      7273   8523  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell7      3350  11873  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   3083  14956  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  20086  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  20086  41642350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25905p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2902   6402  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11532  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11532  25905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25905p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  25905  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  25905  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  25905  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2902   6402  25905  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11532  25905  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11532  25905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell8       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_CMG:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_CMG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 29083p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12084
-------------------------------------   ----- 
End-of-path arrival time (ps)           12084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25905  RISE       1
\PWM_CMG:PWMUDB:status_2\/main_1          macrocell2      2921   6421  29083  RISE       1
\PWM_CMG:PWMUDB:status_2\/q               macrocell2      3350   9771  29083  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2313  12084  29083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Steer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 29083p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12084
-------------------------------------   ----- 
End-of-path arrival time (ps)           12084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  25905  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  25905  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  25905  RISE       1
\PWM_Steer:PWMUDB:status_2\/main_1          macrocell17     2921   6421  29083  RISE       1
\PWM_Steer:PWMUDB:status_2\/q               macrocell17     3350   9771  29083  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/status_2  statusicell6    2313  12084  29083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/clock                    statusicell6        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29204p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2903   6403  29204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29204p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  25905  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  25905  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  25905  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   2903   6403  29204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell8       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29205p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2902   6402  29205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29205p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  25905  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  25905  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  25905  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2902   6402  29205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:runmode_enable\/q
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31255p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:runmode_enable\/q         macrocell34     1250   1250  28078  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3102   4352  31255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31255p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:runmode_enable\/q         macrocell69     1250   1250  28078  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   3102   4352  31255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell8       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:runmode_enable\/q
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 31378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:runmode_enable\/q         macrocell34     1250   1250  28078  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2979   4229  31378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 31378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:runmode_enable\/q         macrocell69     1250   1250  28078  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   2979   4229  31378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_89/main_1
Capture Clock  : Net_89/clock_0
Path slack     : 31686p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  31686  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  31686  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  31686  RISE       1
Net_89/main_1                            macrocell40     2600   6470  31686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_CMG:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_CMG:PWMUDB:prevCompare2\/clock_0
Path slack     : 31695p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  31686  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  31686  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  31686  RISE       1
\PWM_CMG:PWMUDB:prevCompare2\/main_0     macrocell36     2591   6461  31695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:prevCompare2\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_CMG:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_CMG:PWMUDB:status_1\/clock_0
Path slack     : 31695p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6461
-------------------------------------   ---- 
End-of-path arrival time (ps)           6461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  31686  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  31686  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  31686  RISE       1
\PWM_CMG:PWMUDB:status_1\/main_1         macrocell38     2591   6461  31695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_1\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_88/main_1
Capture Clock  : Net_88/clock_0
Path slack     : 31806p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  31806  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  31806  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  31806  RISE       1
Net_88/main_1                            macrocell39     2601   6351  31806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_88/clock_0                                             macrocell39         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Steer:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Steer:PWMUDB:prevCompare1\/clock_0
Path slack     : 31806p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  31806  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  31806  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  31806  RISE       1
\PWM_Steer:PWMUDB:prevCompare1\/main_0     macrocell70     2600   6350  31806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:prevCompare1\/clock_0                    macrocell70         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_311/main_1
Capture Clock  : Net_311/clock_0
Path slack     : 31806p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  31806  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  31806  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  31806  RISE       1
Net_311/main_1                             macrocell72     2600   6350  31806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_311/clock_0                                            macrocell72         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_CMG:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_CMG:PWMUDB:prevCompare1\/clock_0
Path slack     : 31815p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  31806  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  31806  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  31806  RISE       1
\PWM_CMG:PWMUDB:prevCompare1\/main_0     macrocell35     2592   6342  31815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:prevCompare1\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_CMG:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_CMG:PWMUDB:status_0\/clock_0
Path slack     : 31815p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  31806  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  31806  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  31806  RISE       1
\PWM_CMG:PWMUDB:status_0\/main_1         macrocell37     2592   6342  31815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_0\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Steer:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Steer:PWMUDB:status_0\/clock_0
Path slack     : 31815p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  31806  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  31806  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  31806  RISE       1
\PWM_Steer:PWMUDB:status_0\/main_1         macrocell71     2591   6341  31815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:status_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:runmode_enable\/q
Path End       : Net_88/main_0
Capture Clock  : Net_88/clock_0
Path slack     : 33815p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:runmode_enable\/q  macrocell34   1250   1250  28078  RISE       1
Net_88/main_0                      macrocell39   3092   4342  33815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_88/clock_0                                             macrocell39         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:runmode_enable\/q
Path End       : Net_89/main_0
Capture Clock  : Net_89/clock_0
Path slack     : 33815p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:runmode_enable\/q  macrocell34   1250   1250  28078  RISE       1
Net_89/main_0                      macrocell40   3092   4342  33815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell40         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:runmode_enable\/q
Path End       : Net_311/main_0
Capture Clock  : Net_311/clock_0
Path slack     : 33815p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:runmode_enable\/q  macrocell69   1250   1250  28078  RISE       1
Net_311/main_0                       macrocell72   3092   4342  33815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_311/clock_0                                            macrocell72         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:prevCompare2\/q
Path End       : \PWM_CMG:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_CMG:PWMUDB:status_1\/clock_0
Path slack     : 34588p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:prevCompare2\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:prevCompare2\/q   macrocell36   1250   1250  34588  RISE       1
\PWM_CMG:PWMUDB:status_1\/main_0  macrocell38   2319   3569  34588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_1\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:prevCompare1\/q
Path End       : \PWM_Steer:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Steer:PWMUDB:status_0\/clock_0
Path slack     : 34594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:prevCompare1\/clock_0                    macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:prevCompare1\/q   macrocell70   1250   1250  34594  RISE       1
\PWM_Steer:PWMUDB:status_0\/main_0  macrocell71   2312   3562  34594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:status_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_CMG:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_CMG:PWMUDB:runmode_enable\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:genblk1:ctrlreg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  34607  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/main_0      macrocell34    2340   3550  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:prevCompare1\/q
Path End       : \PWM_CMG:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_CMG:PWMUDB:status_0\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:prevCompare1\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:prevCompare1\/q   macrocell35   1250   1250  34607  RISE       1
\PWM_CMG:PWMUDB:status_0\/main_0  macrocell37   2299   3549  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_0\/clock_0                          macrocell37         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Steer:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Steer:PWMUDB:runmode_enable\/clock_0
Path slack     : 34621p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk1:ctrlreg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  34621  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/main_0      macrocell69    2326   3536  34621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:status_0\/q
Path End       : \PWM_CMG:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_CMG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37593p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_0\/clock_0                          macrocell37         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:status_0\/q               macrocell37    1250   1250  37593  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2323   3573  37593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:status_0\/q
Path End       : \PWM_Steer:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Steer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37593p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:status_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:status_0\/q               macrocell71    1250   1250  37593  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2323   3573  37593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/clock                    statusicell6        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:status_1\/q
Path End       : \PWM_CMG:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_CMG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37596p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_1\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:status_1\/q               macrocell38    1250   1250  37596  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2321   3571  37596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 484313p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -4230
----------------------------------------------------   ------ 
End-of-path required time (ps)                         495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11457
-------------------------------------   ----- 
End-of-path arrival time (ps)           11457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    2827   6327  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    5130  11457  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  11457  484313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell10      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \EncTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 487557p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                             -500
----------------------------------------------------   ------ 
End-of-path required time (ps)                         499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11943
-------------------------------------   ----- 
End-of-path arrival time (ps)           11943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  484313  RISE       1
\EncTimer:TimerUDB:status_tc\/main_1         macrocell18      2842   6342  487557  RISE       1
\EncTimer:TimerUDB:status_tc\/q              macrocell18      3350   9692  487557  RISE       1
\EncTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2251  11943  487557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:rstSts:stsreg\/clock                    statusicell7        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 487613p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -6060
----------------------------------------------------   ------ 
End-of-path required time (ps)                         493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    2827   6327  487613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell9       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 487616p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -6060
----------------------------------------------------   ------ 
End-of-path required time (ps)                         493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  484313  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell10   2824   6324  487616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell10      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 489888p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -6060
----------------------------------------------------   ------ 
End-of-path required time (ps)                         493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell5        0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  486591  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell10   2842   4052  489888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell10      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 489891p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -6060
----------------------------------------------------   ------ 
End-of-path required time (ps)                         493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell5        0      0  RISE       1

Data path
pin name                                                model name     delay     AT   slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  486591  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell9   2839   4049  489891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell9       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1203\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41642350p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 41662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20086
-------------------------------------   ----- 
End-of-path arrival time (ps)           20086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1203\/q                                    macrocell48     1250   1250  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell7      7273   8523  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell7      3350  11873  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   3083  14956  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  20086  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  20086  41642350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41643126p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 41662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19311
-------------------------------------   ----- 
End-of-path arrival time (ps)           19311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q                                    macrocell65     1250   1250  41643126  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/main_0                macrocell10     5937   7187  41643126  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell10     3350  10537  41643126  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   3643  14181  41643126  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  19311  41643126  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  19311  41643126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41645275p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15331
-------------------------------------   ----- 
End-of-path arrival time (ps)           15331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/main_1                macrocell3      4305   7805  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell3      3350  11155  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   4177  15331  41645275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1203\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41645650p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14956
-------------------------------------   ----- 
End-of-path arrival time (ps)           14956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1203\/q                                    macrocell48     1250   1250  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell7      7273   8523  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell7      3350  11873  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   3083  14956  41645650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1203\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41645651p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14956
-------------------------------------   ----- 
End-of-path arrival time (ps)           14956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1203\/q                                    macrocell48     1250   1250  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell7      7273   8523  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell7      3350  11873  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   3083  14956  41645651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41645841p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14766
-------------------------------------   ----- 
End-of-path arrival time (ps)           14766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/main_1                macrocell3      4305   7805  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell3      3350  11155  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   3611  14766  41645841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41645882p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14725
-------------------------------------   ----- 
End-of-path arrival time (ps)           14725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q                                    macrocell65     1250   1250  41643126  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/main_0                macrocell10     5937   7187  41643126  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell10     3350  10537  41643126  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell6   4188  14725  41645882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_7
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41646011p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17146
-------------------------------------   ----- 
End-of-path arrival time (ps)           17146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q       macrocell52   1250   1250  41646011  RISE       1
\Gimbal_Encoder:Net_1251_split\/main_4  macrocell46  10258  11508  41646011  RISE       1
\Gimbal_Encoder:Net_1251_split\/q       macrocell46   3350  14858  41646011  RISE       1
\Gimbal_Encoder:Net_1251\/main_7        macrocell41   2288  17146  41646011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41646426p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14181
-------------------------------------   ----- 
End-of-path arrival time (ps)           14181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q                                    macrocell65     1250   1250  41643126  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/main_0                macrocell10     5937   7187  41643126  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell10     3350  10537  41643126  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   3643  14181  41646426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1203\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41646608p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13999
-------------------------------------   ----- 
End-of-path arrival time (ps)           13999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1203\/q                                    macrocell62     1250   1250  41644269  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell14     4865   6115  41644269  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell14     3350   9465  41644269  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell6   4534  13999  41646608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_5
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41646758p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16398
-------------------------------------   ----- 
End-of-path arrival time (ps)           16398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q     macrocell53   1250   1250  41646758  RISE       1
\Gimbal_Encoder:Net_1203_split\/main_5  macrocell60   9488  10738  41646758  RISE       1
\Gimbal_Encoder:Net_1203_split\/q       macrocell60   3350  14088  41646758  RISE       1
\Gimbal_Encoder:Net_1203\/main_5        macrocell48   2310  16398  41646758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1203\/main_5
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41646837p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16320
-------------------------------------   ----- 
End-of-path arrival time (ps)           16320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q       macrocell66   1250   1250  41646837  RISE       1
\Handle_Encoder:Net_1203_split\/main_4  macrocell1    9433  10683  41646837  RISE       1
\Handle_Encoder:Net_1203_split\/q       macrocell1    3350  14033  41646837  RISE       1
\Handle_Encoder:Net_1203\/main_5        macrocell62   2287  16320  41646837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1251\/main_7
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41647063p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16094
-------------------------------------   ----- 
End-of-path arrival time (ps)           16094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q       macrocell66   1250   1250  41646837  RISE       1
\Handle_Encoder:Net_1251_split\/main_4  macrocell74   9268  10518  41647063  RISE       1
\Handle_Encoder:Net_1251_split\/q       macrocell74   3350  13868  41647063  RISE       1
\Handle_Encoder:Net_1251\/main_7        macrocell55   2226  16094  41647063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1203\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41647569p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13038
-------------------------------------   ----- 
End-of-path arrival time (ps)           13038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1203\/q                                    macrocell62     1250   1250  41644269  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell14     4865   6115  41644269  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell14     3350   9465  41644269  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   3573  13038  41647569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41648340p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17827
-------------------------------------   ----- 
End-of-path arrival time (ps)           17827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  41644193  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  41644193  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  41644193  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_3\/main_0            macrocell13     5416   8916  41648340  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_3\/q                 macrocell13     3350  12266  41648340  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell4    5560  17827  41648340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1251\/q
Path End       : \Gimbal_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41650109p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16057
-------------------------------------   ----- 
End-of-path arrival time (ps)           16057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1251\/q                macrocell41    1250   1250  41646836  RISE       1
\Gimbal_Encoder:Net_530\/main_1            macrocell8     9128  10378  41650109  RISE       1
\Gimbal_Encoder:Net_530\/q                 macrocell8     3350  13728  41650109  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/status_0  statusicell3   2330  16057  41650109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1251\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41650135p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10472
-------------------------------------   ----- 
End-of-path arrival time (ps)           10472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1251\/q                                    macrocell41     1250   1250  41646836  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   9222  10472  41650135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell4       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1251\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41650136p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10470
-------------------------------------   ----- 
End-of-path arrival time (ps)           10470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1251\/q                                    macrocell41     1250   1250  41646836  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   9220  10470  41650136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41650678p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15488
-------------------------------------   ----- 
End-of-path arrival time (ps)           15488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  41650678  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  41650678  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  41650678  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_0\/main_0             macrocell4      3078   6708  41650678  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_0\/q                  macrocell4      3350  10058  41650678  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell2    5430  15488  41650678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell2        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1251\/q
Path End       : \Gimbal_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41651058p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15109
-------------------------------------   ----- 
End-of-path arrival time (ps)           15109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1251\/q                macrocell41    1250   1250  41646836  RISE       1
\Gimbal_Encoder:Net_611\/main_1            macrocell9     8184   9434  41651058  RISE       1
\Gimbal_Encoder:Net_611\/q                 macrocell9     3350  12784  41651058  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/status_1  statusicell3   2325  15109  41651058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_3
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41651256p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11901
-------------------------------------   ----- 
End-of-path arrival time (ps)           11901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q  macrocell50   1250   1250  41646183  RISE       1
\Gimbal_Encoder:Net_1251\/main_3         macrocell41  10651  11901  41651256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41651583p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11574
-------------------------------------   ----- 
End-of-path arrival time (ps)           11574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q         macrocell66   1250   1250  41646837  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_3  macrocell68  10324  11574  41651583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_4
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41651671p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11486
-------------------------------------   ----- 
End-of-path arrival time (ps)           11486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q  macrocell52   1250   1250  41646011  RISE       1
\Gimbal_Encoder:Net_1251\/main_4   macrocell41  10236  11486  41651671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_1
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41651835p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11321
-------------------------------------   ----- 
End-of-path arrival time (ps)           11321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q       macrocell51   1250   1250  41642879  RISE       1
\Gimbal_Encoder:Net_1251\/main_1  macrocell41  10071  11321  41651835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41651925p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14241
-------------------------------------   ----- 
End-of-path arrival time (ps)           14241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1251\/q                macrocell55    1250   1250  41650361  RISE       1
\Handle_Encoder:Net_611\/main_1            macrocell16    7315   8565  41651925  RISE       1
\Handle_Encoder:Net_611\/q                 macrocell16    3350  11915  41651925  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_1  statusicell5   2326  14241  41651925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41651948p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14219
-------------------------------------   ----- 
End-of-path arrival time (ps)           14219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1251\/q                macrocell55    1250   1250  41650361  RISE       1
\Handle_Encoder:Net_530\/main_1            macrocell15    7303   8553  41651948  RISE       1
\Handle_Encoder:Net_530\/q                 macrocell15    3350  11903  41651948  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_0  statusicell5   2316  14219  41651948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:Net_1251\/main_3
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41652030p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11127
-------------------------------------   ----- 
End-of-path arrival time (ps)           11127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell64   1250   1250  41647472  RISE       1
\Handle_Encoder:Net_1251\/main_3         macrocell55   9877  11127  41652030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41652045p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11111
-------------------------------------   ----- 
End-of-path arrival time (ps)           11111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q   macrocell64   1250   1250  41647472  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_2  macrocell68   9861  11111  41652045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_3
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41652409p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10747
-------------------------------------   ----- 
End-of-path arrival time (ps)           10747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q  macrocell53   1250   1250  41646758  RISE       1
\Gimbal_Encoder:Net_1203\/main_3     macrocell48   9497  10747  41652409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41652460p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10697
-------------------------------------   ----- 
End-of-path arrival time (ps)           10697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q         macrocell66   1250   1250  41646837  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_3  macrocell67   9447  10697  41652460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_1
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41652610p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10547
-------------------------------------   ----- 
End-of-path arrival time (ps)           10547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q  macrocell50   1250   1250  41646183  RISE       1
\Gimbal_Encoder:Net_1203\/main_1         macrocell48   9297  10547  41652610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1251\/main_4
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41652628p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10529
-------------------------------------   ----- 
End-of-path arrival time (ps)           10529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q  macrocell66   1250   1250  41646837  RISE       1
\Handle_Encoder:Net_1251\/main_4   macrocell55   9279  10529  41652628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41652698p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13469
-------------------------------------   ----- 
End-of-path arrival time (ps)           13469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_3\/main_0            macrocell6      4305   7805  41652698  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_3\/q                 macrocell6      3350  11155  41652698  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell2    2314  13469  41652698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell2        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_2
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41652740p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10417
-------------------------------------   ----- 
End-of-path arrival time (ps)           10417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q  macrocell52   1250   1250  41646011  RISE       1
\Gimbal_Encoder:Net_1203\/main_2   macrocell48   9167  10417  41652740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_0
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41652906p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10251
-------------------------------------   ----- 
End-of-path arrival time (ps)           10251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q  macrocell49   1250   1250  41647258  RISE       1
\Gimbal_Encoder:Net_1203\/main_0         macrocell48   9001  10251  41652906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:Net_1203\/main_1
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41653096p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10060
-------------------------------------   ----- 
End-of-path arrival time (ps)           10060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell64   1250   1250  41647472  RISE       1
\Handle_Encoder:Net_1203\/main_1         macrocell62   8810  10060  41653096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41653116p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1251\/q                                    macrocell55     1250   1250  41650361  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell6   6241   7491  41653116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41653236p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9920
-------------------------------------   ---- 
End-of-path arrival time (ps)           9920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q   macrocell64   1250   1250  41647472  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_2  macrocell67   8670   9920  41653236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:Net_1251\/main_2
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41653274p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9882
-------------------------------------   ---- 
End-of-path arrival time (ps)           9882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q  macrocell63   1250   1250  41648222  RISE       1
\Handle_Encoder:Net_1251\/main_2         macrocell55   8632   9882  41653274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_4
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41653288p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9868
-------------------------------------   ---- 
End-of-path arrival time (ps)           9868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q  macrocell54   1250   1250  41647964  RISE       1
\Gimbal_Encoder:Net_1203\/main_4     macrocell48   8618   9868  41653288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell48         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_5
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41653493p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9663
-------------------------------------   ---- 
End-of-path arrival time (ps)           9663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q  macrocell53   1250   1250  41646758  RISE       1
\Gimbal_Encoder:Net_1251\/main_5     macrocell41   8413   9663  41653493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41653581p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12586
-------------------------------------   ----- 
End-of-path arrival time (ps)           12586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  41644012  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  41644012  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  41644012  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_2\/main_0            macrocell12     2914   6304  41653581  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_2\/q                 macrocell12     3350   9654  41653581  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell4    2931  12586  41653581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:Net_1260\/main_1
Capture Clock  : \Gimbal_Encoder:Net_1260\/clock_0
Path slack     : 41653615p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9542
-------------------------------------   ---- 
End-of-path arrival time (ps)           9542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q  macrocell52   1250   1250  41646011  RISE       1
\Gimbal_Encoder:Net_1260\/main_1   macrocell51   8292   9542  41653615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Net_1251\/main_1
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41653639p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9518
-------------------------------------   ---- 
End-of-path arrival time (ps)           9518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q       macrocell65   1250   1250  41643126  RISE       1
\Handle_Encoder:Net_1251\/main_1  macrocell55   8268   9518  41653639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41653652p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9504
-------------------------------------   ---- 
End-of-path arrival time (ps)           9504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q               macrocell65   1250   1250  41643126  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_0  macrocell68   8254   9504  41653652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41653661p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6946
-------------------------------------   ---- 
End-of-path arrival time (ps)           6946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1251\/q                                    macrocell55     1250   1250  41650361  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell5   5696   6946  41653661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Net_1275\/main_0
Capture Clock  : \Handle_Encoder:Net_1275\/clock_0
Path slack     : 41653668p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9489
-------------------------------------   ---- 
End-of-path arrival time (ps)           9489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  41644193  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  41644193  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  41644193  RISE       1
\Handle_Encoder:Net_1275\/main_0                             macrocell58     5989   9489  41653668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1275\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1203\/main_2
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41653696p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9461
-------------------------------------   ---- 
End-of-path arrival time (ps)           9461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q  macrocell66   1250   1250  41646837  RISE       1
\Handle_Encoder:Net_1203\/main_2   macrocell62   8211   9461  41653696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41653808p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12359
-------------------------------------   ----- 
End-of-path arrival time (ps)           12359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  41653808  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  41653808  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  41653808  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_0\/main_0             macrocell11     3052   6682  41653808  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_0\/q                  macrocell11     3350  10032  41653808  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4    2327  12359  41653808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:Net_1260\/main_3
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 41653818p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9339
-------------------------------------   ---- 
End-of-path arrival time (ps)           9339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q  macrocell68   1250   1250  41650690  RISE       1
\Handle_Encoder:Net_1260\/main_3     macrocell65   8089   9339  41653818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41653820p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9337
-------------------------------------   ---- 
End-of-path arrival time (ps)           9337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q     macrocell68   1250   1250  41650690  RISE       1
\Handle_Encoder:bQuadDec:error\/main_5  macrocell66   8087   9337  41653820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_2
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41653990p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q  macrocell49   1250   1250  41647258  RISE       1
\Gimbal_Encoder:Net_1251\/main_2         macrocell41   7917   9167  41653990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41654021p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12146
-------------------------------------   ----- 
End-of-path arrival time (ps)           12146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  41643997  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  41643997  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  41643997  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_2\/main_0            macrocell5      3091   6481  41654021  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_2\/q                 macrocell5      3350   9831  41654021  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell2    2315  12146  41654021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell2        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41654099p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9058
-------------------------------------   ---- 
End-of-path arrival time (ps)           9058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q     macrocell67   1250   1250  41651588  RISE       1
\Handle_Encoder:bQuadDec:error\/main_4  macrocell66   7808   9058  41654099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:Net_1260\/main_2
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 41654103p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9053
-------------------------------------   ---- 
End-of-path arrival time (ps)           9053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q  macrocell67   1250   1250  41651588  RISE       1
\Handle_Encoder:Net_1260\/main_2     macrocell65   7803   9053  41654103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41654193p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8964
-------------------------------------   ---- 
End-of-path arrival time (ps)           8964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q   macrocell63   1250   1250  41648222  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_1  macrocell68   7714   8964  41654193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41654212p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8945
-------------------------------------   ---- 
End-of-path arrival time (ps)           8945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q       macrocell52   1250   1250  41646011  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_3  macrocell52   7695   8945  41654212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_6
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41654213p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8943
-------------------------------------   ---- 
End-of-path arrival time (ps)           8943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q  macrocell54   1250   1250  41647964  RISE       1
\Gimbal_Encoder:Net_1251\/main_6     macrocell41   7693   8943  41654213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 41654240p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8916
-------------------------------------   ---- 
End-of-path arrival time (ps)           8916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  41644193  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  41644193  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  41644193  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell57     5416   8916  41654240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell57         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41654300p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8857
-------------------------------------   ---- 
End-of-path arrival time (ps)           8857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q         macrocell52   1250   1250  41646011  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_3  macrocell54   7607   8857  41654300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1203\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 41654614p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8542
-------------------------------------   ---- 
End-of-path arrival time (ps)           8542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell48         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT     slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1203\/q                              macrocell48   1250   1250  41642350  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell47   7292   8542  41654614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell47         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41654871p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q               macrocell65   1250   1250  41643126  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_0  macrocell67   7036   8286  41654871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41654880p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q         macrocell52   1250   1250  41646011  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_3  macrocell53   7026   8276  41654880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:Net_1260\/main_2
Capture Clock  : \Gimbal_Encoder:Net_1260\/clock_0
Path slack     : 41655275p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7882
-------------------------------------   ---- 
End-of-path arrival time (ps)           7882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q  macrocell53   1250   1250  41646758  RISE       1
\Gimbal_Encoder:Net_1260\/main_2     macrocell51   6632   7882  41655275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41655381p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7776
-------------------------------------   ---- 
End-of-path arrival time (ps)           7776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q       macrocell53   1250   1250  41646758  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_4  macrocell53   6526   7776  41655381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41655602p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10565
-------------------------------------   ----- 
End-of-path arrival time (ps)           10565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell52         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q          macrocell52    1250   1250  41646011  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/status_3  statusicell3   9315  10565  41655602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41655690p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q             macrocell51   1250   1250  41642879  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_0  macrocell52   6217   7467  41655690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:Net_1203\/main_0
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41655736p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q  macrocell63   1250   1250  41648222  RISE       1
\Handle_Encoder:Net_1203\/main_0         macrocell62   6171   7421  41655736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41655736p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7420
-------------------------------------   ---- 
End-of-path arrival time (ps)           7420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q   macrocell63   1250   1250  41648222  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_1  macrocell67   6170   7420  41655736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:Net_1203\/main_4
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41655758p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7398
-------------------------------------   ---- 
End-of-path arrival time (ps)           7398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q  macrocell68   1250   1250  41650690  RISE       1
\Handle_Encoder:Net_1203\/main_4     macrocell62   6148   7398  41655758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41655760p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7396
-------------------------------------   ---- 
End-of-path arrival time (ps)           7396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q       macrocell68   1250   1250  41650690  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_5  macrocell67   6146   7396  41655760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Net_1275\/main_1
Capture Clock  : \Handle_Encoder:Net_1275\/clock_0
Path slack     : 41655995p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7162
-------------------------------------   ---- 
End-of-path arrival time (ps)           7162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  41644012  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  41644012  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  41644012  RISE       1
\Handle_Encoder:Net_1275\/main_1                             macrocell58     3772   7162  41655995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1275\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41655999p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10168
-------------------------------------   ----- 
End-of-path arrival time (ps)           10168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q          macrocell66    1250   1250  41646837  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_3  statusicell5   8918  10168  41655999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 41656073p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell43     3584   7084  41656073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell43         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Net_1275\/main_0
Capture Clock  : \Gimbal_Encoder:Net_1275\/clock_0
Path slack     : 41656086p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  41642541  RISE       1
\Gimbal_Encoder:Net_1275\/main_0                             macrocell44     3571   7071  41656086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1275\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41656321p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9845
-------------------------------------   ---- 
End-of-path arrival time (ps)           9845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  41644193  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  41644193  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  41644193  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4    6345   9845  41656321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 41656452p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  41653808  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  41653808  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  41653808  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell59     3075   6705  41656452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell59         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 41656461p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  41650678  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  41650678  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  41650678  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell45     3066   6696  41656461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell45         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1203\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 41656462p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6695
-------------------------------------   ---- 
End-of-path arrival time (ps)           6695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT     slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1203\/q                              macrocell62   1250   1250  41644269  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell61   5445   6695  41656462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell61         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 41656676p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  41643997  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  41643997  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  41643997  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell42     3091   6481  41656676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0   macrocell42         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Gimbal_Encoder:Net_1275\/main_1
Capture Clock  : \Gimbal_Encoder:Net_1275\/clock_0
Path slack     : 41656687p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  41643997  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  41643997  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  41643997  RISE       1
\Gimbal_Encoder:Net_1275\/main_1                             macrocell44     3080   6470  41656687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1275\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:Net_1260\/main_3
Capture Clock  : \Gimbal_Encoder:Net_1260\/clock_0
Path slack     : 41656806p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q  macrocell54   1250   1250  41647964  RISE       1
\Gimbal_Encoder:Net_1260\/main_3     macrocell51   5101   6351  41656806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41656827p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6329
-------------------------------------   ---- 
End-of-path arrival time (ps)           6329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q               macrocell51   1250   1250  41642879  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_0  macrocell53   5079   6329  41656827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 41656866p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6290
-------------------------------------   ---- 
End-of-path arrival time (ps)           6290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  41644012  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  41644012  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  41644012  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell56     2900   6290  41656866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0   macrocell56         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41656936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q       macrocell53   1250   1250  41646758  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_4  macrocell54   4971   6221  41656936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41657014p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q   macrocell49   1250   1250  41647258  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_1  macrocell53   4893   6143  41657014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41657020p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q       macrocell49   1250   1250  41647258  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell49   4887   6137  41657020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell49         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41657025p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6132
-------------------------------------   ---- 
End-of-path arrival time (ps)           6132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q     macrocell54   1250   1250  41647964  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_5  macrocell52   4882   6132  41657025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41657096p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q  macrocell49   1250   1250  41647258  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_1   macrocell52   4811   6061  41657096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:Net_1251\/main_5
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41657150p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q  macrocell67   1250   1250  41651588  RISE       1
\Handle_Encoder:Net_1251\/main_5     macrocell55   4756   6006  41657150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41657161p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q       macrocell67   1250   1250  41651588  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_4  macrocell68   4746   5996  41657161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41657186p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q   macrocell50   1250   1250  41646183  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_2  macrocell54   4720   5970  41657186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41657206p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q   macrocell50   1250   1250  41646183  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_2  macrocell53   4701   5951  41657206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41657227p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5929
-------------------------------------   ---- 
End-of-path arrival time (ps)           5929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q     macrocell53   1250   1250  41646758  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_4  macrocell52   4679   5929  41657227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41657263p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q               macrocell51   1250   1250  41642879  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_0  macrocell54   4644   5894  41657263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:Net_1203\/main_3
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41657415p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5741
-------------------------------------   ---- 
End-of-path arrival time (ps)           5741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q  macrocell67   1250   1250  41651588  RISE       1
\Handle_Encoder:Net_1203\/main_3     macrocell62   4491   5741  41657415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41657599p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5558
-------------------------------------   ---- 
End-of-path arrival time (ps)           5558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q       macrocell50   1250   1250  41646183  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell50   4308   5558  41657599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell50         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 41657732p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell32   1250   1250  41657732  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell33   4175   5425  41657732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/clock_0         macrocell33         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41657786p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8381
-------------------------------------   ---- 
End-of-path arrival time (ps)           8381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  41642541  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell2    4881   8381  41657786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell2        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41657824p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q   macrocell49   1250   1250  41647258  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_1  macrocell54   4082   5332  41657824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:Net_1251\/main_0
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41657913p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5243
-------------------------------------   ---- 
End-of-path arrival time (ps)           5243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1251\/q       macrocell55   1250   1250  41650361  RISE       1
\Handle_Encoder:Net_1251\/main_0  macrocell55   3993   5243  41657913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41657941p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5216
-------------------------------------   ---- 
End-of-path arrival time (ps)           5216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q       macrocell54   1250   1250  41647964  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_5  macrocell53   3966   5216  41657941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41658142p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q  macrocell50   1250   1250  41646183  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_2   macrocell52   3764   5014  41658142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell52         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41658305p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell32   1250   1250  41657732  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell64   3602   4852  41658305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell64         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1251\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_0
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41658317p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1251\/q       macrocell41   1250   1250  41646836  RISE       1
\Gimbal_Encoder:Net_1251\/main_0  macrocell41   3590   4840  41658317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41658389p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q       macrocell67   1250   1250  41651588  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_4  macrocell67   3518   4768  41658389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41658469p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q       macrocell54   1250   1250  41647964  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_5  macrocell54   3438   4688  41658469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41658608p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7559
-------------------------------------   ---- 
End-of-path arrival time (ps)           7559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q                macrocell65    1250   1250  41643126  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_2  statusicell5   6309   7559  41658608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41658888p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Recovery time                                       0
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7779
-------------------------------------   ---- 
End-of-path arrival time (ps)           7779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                                                model name    delay     AT     slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q                             macrocell51    1250   1250  41642879  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell2   6529   7779  41658888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell2        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41658962p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q       macrocell63   1250   1250  41648222  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell63   2945   4195  41658962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell63         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41658965p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q  macrocell63   1250   1250  41648222  RISE       1
\Handle_Encoder:bQuadDec:error\/main_1   macrocell66   2942   4192  41658965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41659084p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q       macrocell68   1250   1250  41650690  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_5  macrocell68   2823   4073  41659084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:Net_1251\/main_6
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41659084p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4072
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q  macrocell68   1250   1250  41650690  RISE       1
\Handle_Encoder:Net_1251\/main_6     macrocell55   2822   4072  41659084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 41659097p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/clock_0         macrocell28         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell28   1250   1250  41659097  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell29   2810   4060  41659097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell29         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41659104p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Recovery time                                       0
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7563
-------------------------------------   ---- 
End-of-path arrival time (ps)           7563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                                model name    delay     AT     slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q                             macrocell65    1250   1250  41643126  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell4   6313   7563  41659104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41659111p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/clock_0         macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell28   1250   1250  41659097  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell63   2796   4046  41659111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell63         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41659113p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell26         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell26   1250   1250  41659113  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell50   2794   4044  41659113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell50         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41659125p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q       macrocell64   1250   1250  41647472  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell64   2781   4031  41659125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell64         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 41659126p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell26         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell26   1250   1250  41659113  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell27   2781   4031  41659126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/clock_0         macrocell27         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41659135p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell64   1250   1250  41647472  RISE       1
\Handle_Encoder:bQuadDec:error\/main_2   macrocell66   2772   4022  41659135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41659249p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6918
-------------------------------------   ---- 
End-of-path arrival time (ps)           6918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q                macrocell51    1250   1250  41642879  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/status_2  statusicell3   5668   6918  41659249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Net_1260\/main_0
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 41659285p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q       macrocell65   1250   1250  41643126  RISE       1
\Handle_Encoder:Net_1260\/main_0  macrocell65   2622   3872  41659285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41659286p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/clock_0         macrocell22         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell22   1250   1250  41659286  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell49   2621   3871  41659286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell49         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41659288p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q             macrocell65   1250   1250  41643126  RISE       1
\Handle_Encoder:bQuadDec:error\/main_0  macrocell66   2619   3869  41659288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 41659288p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/clock_0         macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell22   1250   1250  41659286  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell23   2618   3868  41659288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell23         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41659294p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell23         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell23   1250   1250  41659294  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell49   2613   3863  41659294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell49         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 41659296p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell23         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell23   1250   1250  41659294  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell24   2611   3861  41659296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/clock_0         macrocell24         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41659303p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell29   1250   1250  41659303  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell63   2603   3853  41659303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell63         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 41659305p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell29         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell29   1250   1250  41659303  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell30   2601   3851  41659305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/clock_0         macrocell30         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 41659320p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/clock_0         macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell31   1250   1250  41659320  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell32   2586   3836  41659320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell32         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1260\/main_1
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 41659321p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q  macrocell66   1250   1250  41646837  RISE       1
\Handle_Encoder:Net_1260\/main_1   macrocell65   2586   3836  41659321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41659324p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell66         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q       macrocell66   1250   1250  41646837  RISE       1
\Handle_Encoder:bQuadDec:error\/main_3  macrocell66   2583   3833  41659324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell66         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41659327p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/clock_0         macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell31   1250   1250  41659320  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell64   2580   3830  41659327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell64         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 41659589p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/clock_0         macrocell25         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell25   1250   1250  41659589  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell26   2318   3568  41659589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell26         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41659589p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/clock_0         macrocell25         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell25   1250   1250  41659589  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell50   2318   3568  41659589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell50         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41659591p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/clock_0         macrocell24         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell24   1250   1250  41659591  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell49   2316   3566  41659591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell49         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41659592p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/clock_0         macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell33   1250   1250  41659592  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell64   2314   3564  41659592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell64         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41659593p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/clock_0         macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell27   1250   1250  41659593  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell50   2314   3564  41659593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell50         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41659599p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell30   1250   1250  41659599  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell63   2308   3558  41659599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell63         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:Net_1260\/main_0
Capture Clock  : \Gimbal_Encoder:Net_1260\/clock_0
Path slack     : 41659616p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q       macrocell51   1250   1250  41642879  RISE       1
\Gimbal_Encoder:Net_1260\/main_0  macrocell51   2291   3541  41659616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell51         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

