{
  "module_name": "clk_11_5_0_offset.h",
  "hash_id": "9fcabe48326152bf48f09f64d2db6a314afa730918c176729fa7a53182d0a93c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/clk/clk_11_5_0_offset.h",
  "human_readable_source": " \n#ifndef _clk_11_5_0_OFFSET_HEADER\n#define _clk_11_5_0_OFFSET_HEADER\n\n\n\n\n#define mmCLK1_0_CLK1_CLK_PLL_REQ                                                                      0x0410\n#define mmCLK1_0_CLK1_CLK_PLL_REQ_BASE_IDX                                                             0\n#define mmCLK1_0_CLK1_CLK0_BYPASS_CNTL                                                                 0x044a\n#define mmCLK1_0_CLK1_CLK0_BYPASS_CNTL_BASE_IDX                                                        0\n#define mmCLK1_0_CLK1_CLK1_BYPASS_CNTL                                                                 0x0454\n#define mmCLK1_0_CLK1_CLK1_BYPASS_CNTL_BASE_IDX                                                        0\n#define mmCLK1_0_CLK1_CLK2_BYPASS_CNTL                                                                 0x045e\n#define mmCLK1_0_CLK1_CLK2_BYPASS_CNTL_BASE_IDX                                                        0\n#define mmCLK1_0_CLK1_CLK3_DS_CNTL                                                                     0x0461\n#define mmCLK1_0_CLK1_CLK3_DS_CNTL_BASE_IDX                                                            0\n#define mmCLK1_0_CLK1_CLK3_ALLOW_DS                                                                    0x0462\n#define mmCLK1_0_CLK1_CLK3_ALLOW_DS_BASE_IDX                                                           0\n#define mmCLK1_0_CLK1_CLK3_BYPASS_CNTL                                                                 0x0468\n#define mmCLK1_0_CLK1_CLK3_BYPASS_CNTL_BASE_IDX                                                        0\n#define mmCLK1_0_CLK1_CLK0_CURRENT_CNT                                                                 0x04a7\n#define mmCLK1_0_CLK1_CLK0_CURRENT_CNT_BASE_IDX                                                        0\n#define mmCLK1_0_CLK1_CLK1_CURRENT_CNT                                                                 0x04a8\n#define mmCLK1_0_CLK1_CLK1_CURRENT_CNT_BASE_IDX                                                        0\n#define mmCLK1_0_CLK1_CLK2_CURRENT_CNT                                                                 0x04a9\n#define mmCLK1_0_CLK1_CLK2_CURRENT_CNT_BASE_IDX                                                        0\n#define mmCLK1_0_CLK1_CLK3_CURRENT_CNT                                                                 0x04aa\n#define mmCLK1_0_CLK1_CLK3_CURRENT_CNT_BASE_IDX                                                        0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}