// riscv64-ref machine: virt-compatible reference platform.

use std::path::PathBuf;
use std::sync::atomic::{AtomicU64, Ordering};
use std::sync::{Arc, Mutex, MutexGuard};

use machina_core::address::GPA;
use machina_core::machine::{Machine, MachineOpts};
use machina_core::wfi::WfiWaker;
use machina_guest_riscv::riscv::cpu::RiscvCpu;
use machina_hw_char::uart::Uart16550;
use machina_hw_core::chardev::{
    CharFrontend, Chardev, NullChardev, StdioChardev,
};
use machina_hw_core::fdt::FdtBuilder;
use machina_hw_core::irq::{IrqLine, IrqSink};
use machina_hw_intc::aclint::Aclint;
use machina_hw_intc::plic::Plic;
use machina_memory::address_space::AddressSpace;
use machina_memory::ram::RamBlock;
use machina_memory::region::{MemoryRegion, MmioOps};

// QEMU virt memory map base addresses.
const PLIC_BASE: u64 = 0x0C00_0000;
const ACLINT_BASE: u64 = 0x0200_0000;
const UART0_BASE: u64 = 0x1000_0000;
pub const RAM_BASE: u64 = 0x8000_0000;

// Region sizes.
const PLIC_SIZE: u64 = 0x0400_0000;
const ACLINT_SIZE: u64 = 0x0001_0000;
const UART0_SIZE: u64 = 0x100;

const UART_IRQ: u32 = 10;
const PLIC_NUM_SOURCES: u32 = 96;
// PLIC context count is 2 * cpu_count (M-mode + S-mode per
// hart), computed dynamically in init().

// ---- CPU IRQ sink ----

/// Per-hart IRQ sink that updates the real CPU mip bits.
///
/// IRQ numbering (matches RISC-V privilege spec):
///   3 = MSI (machine software interrupt)
///   7 = MTI (machine timer interrupt)
///  11 = MEI (machine external interrupt)
///   1 = SSI (supervisor software interrupt)
///   5 = STI (supervisor timer interrupt)
///   9 = SEI (supervisor external interrupt)
/// IRQ sink that writes to a SharedMip (Arc<AtomicU64>).
/// This is read by FullSystemCpu::pending_interrupt() in
/// the exec loop, ensuring device IRQ delivery reaches
/// the executing CPU without shared mutable CPU access.
pub struct RiscvCpuIrqSink {
    shared_mip: Arc<AtomicU64>,
    wfi_waker: Arc<WfiWaker>,
}

impl RiscvCpuIrqSink {
    pub fn new(
        shared_mip: Arc<AtomicU64>,
        wfi_waker: Arc<WfiWaker>,
    ) -> Self {
        Self { shared_mip, wfi_waker }
    }
}

impl IrqSink for RiscvCpuIrqSink {
    fn set_irq(&self, irq: u32, level: bool) {
        let bit = 1u64 << irq;
        if level {
            self.shared_mip
                .fetch_or(bit, Ordering::SeqCst);
            // Wake halted CPU waiting in WFI.
            self.wfi_waker.wake();
        } else {
            self.shared_mip
                .fetch_and(!bit, Ordering::SeqCst);
        }
    }
}

// RISC-V interrupt numbers.
const IRQ_MSI: u32 = 3;
const IRQ_MTI: u32 = 7;
const IRQ_MEI: u32 = 11;
const IRQ_SEI: u32 = 9;

// ---- MMIO adapter: PLIC ----

struct PlicMmio(Arc<Mutex<Plic>>);

impl MmioOps for PlicMmio {
    fn read(&self, offset: u64, size: u32) -> u64 {
        self.0.lock().unwrap().read(offset, size)
    }

    fn write(&self, offset: u64, size: u32, val: u64) {
        self.0.lock().unwrap().write(offset, size, val);
    }
}

// ---- IRQ adapter: PLIC as IrqSink ----

/// Routes device IRQ level changes to PLIC pending bits.
struct PlicIrqSink(Arc<Mutex<Plic>>);

impl IrqSink for PlicIrqSink {
    fn set_irq(&self, irq: u32, level: bool) {
        self.0.lock().unwrap().set_irq(irq, level);
    }
}

// ---- MMIO adapter: ACLINT (CLINT-compatible) ----

struct AclintMmio(Arc<Mutex<Aclint>>);

impl MmioOps for AclintMmio {
    fn read(&self, offset: u64, size: u32) -> u64 {
        self.0.lock().unwrap().read(offset, size)
    }

    fn write(&self, offset: u64, size: u32, val: u64) {
        self.0.lock().unwrap().write(offset, size, val);
    }
}

// ---- MMIO adapter: UART 16550 ----

struct UartMmio(Arc<Mutex<Uart16550>>);

impl MmioOps for UartMmio {
    fn read(&self, offset: u64, _size: u32) -> u64 {
        self.0.lock().unwrap().read(offset) as u64
    }

    fn write(&self, offset: u64, _size: u32, val: u64) {
        self.0.lock().unwrap().write(offset, val as u8);
    }
}

// ---- RefMachine ----

pub struct RefMachine {
    name: String,
    ram_size: u64,
    cpu_count: u32,
    address_space: Option<AddressSpace>,
    ram_block: Option<Arc<RamBlock>>,
    plic: Option<Arc<Mutex<Plic>>>,
    aclint: Option<Arc<Mutex<Aclint>>>,
    uart: Option<Arc<Mutex<Uart16550>>>,
    fdt_blob: Option<Vec<u8>>,
    // Per-hart RiscvCpu instances. None after take_cpu().
    pub(crate) cpus: Arc<Mutex<Vec<Option<RiscvCpu>>>>,
    // Shared mip for device IRQ delivery to exec loop.
    pub(crate) shared_mip: Arc<AtomicU64>,
    // WFI waker: IRQ sinks call wake() to unblock halted CPU.
    pub(crate) wfi_waker: Arc<WfiWaker>,
    // Stored boot options (bios / kernel paths).
    pub(crate) bios_path: Option<PathBuf>,
    pub(crate) kernel_path: Option<PathBuf>,
    // UART → PLIC IRQ line (source 10).
    uart_irq: Option<IrqLine>,
}

impl RefMachine {
    pub fn new() -> Self {
        Self {
            name: "riscv64-ref".to_string(),
            ram_size: 0,
            cpu_count: 0,
            address_space: None,
            ram_block: None,
            plic: None,
            aclint: None,
            uart: None,
            fdt_blob: None,
            cpus: Arc::new(Mutex::new(Vec::new())),
            shared_mip: Arc::new(AtomicU64::new(0)),
            wfi_waker: Arc::new(WfiWaker::new()),
            bios_path: None,
            kernel_path: None,
            uart_irq: None,
        }
    }

    pub fn address_space(&self) -> &AddressSpace {
        self.address_space
            .as_ref()
            .expect("machine not initialized")
    }

    pub fn plic(&self) -> &Arc<Mutex<Plic>> {
        self.plic.as_ref().expect("machine not initialized")
    }

    pub fn aclint(&self) -> &Arc<Mutex<Aclint>> {
        self.aclint.as_ref().expect("machine not initialized")
    }

    pub fn uart(&self) -> &Arc<Mutex<Uart16550>> {
        self.uart.as_ref().expect("machine not initialized")
    }

    pub fn ram_block(&self) -> &Arc<RamBlock> {
        self.ram_block.as_ref().expect("machine not initialized")
    }

    pub fn fdt_blob(&self) -> &[u8] {
        self.fdt_blob.as_ref().expect("machine not initialized")
    }

    /// Lock the CPU vector for shared access.
    pub fn cpus_lock(
        &self,
    ) -> MutexGuard<'_, Vec<Option<RiscvCpu>>> {
        self.cpus.lock().unwrap()
    }

    /// Take CPU out of the machine for execution.
    /// Returns None if already taken or index invalid.
    pub fn take_cpu(&self, idx: usize) -> Option<RiscvCpu> {
        let mut lock = self.cpus.lock().unwrap();
        lock.get_mut(idx).and_then(|slot| slot.take())
    }

    /// Get a clone of the shared CPU vector Arc.
    pub fn cpus_arc(
        &self,
    ) -> Arc<Mutex<Vec<Option<RiscvCpu>>>> {
        Arc::clone(&self.cpus)
    }

    /// Expose the CPU vector for CpuManager integration.
    pub fn cpus_shared(
        &self,
    ) -> Arc<Mutex<Vec<Option<RiscvCpu>>>> {
        self.cpus.clone()
    }

    /// Shared mip for device IRQ delivery.
    pub fn shared_mip(&self) -> Arc<AtomicU64> {
        self.shared_mip.clone()
    }

    /// WFI waker shared with IRQ sinks.
    pub fn wfi_waker(&self) -> Arc<WfiWaker> {
        self.wfi_waker.clone()
    }

    /// Host pointer to the start of guest RAM.
    pub fn ram_ptr(&self) -> *const u8 {
        self.ram_block().as_ptr() as *const u8
    }

    /// UART → PLIC IRQ line reference.
    pub fn uart_irq(&self) -> &IrqLine {
        self.uart_irq.as_ref().expect("machine not initialized")
    }

    /// Write a byte slice into RAM at `offset` bytes from
    /// RAM_BASE.
    pub fn write_ram(
        &self,
        offset: u64,
        data: &[u8],
    ) -> Result<(), Box<dyn std::error::Error>> {
        let block = self.ram_block();
        let end = offset + data.len() as u64;
        if end > block.size() {
            return Err(format!(
                "write_ram: offset {offset:#x} + len {:#x} \
                 exceeds RAM size {:#x}",
                data.len(),
                block.size()
            )
            .into());
        }
        // SAFETY: offset + data.len() is within the
        // mmap'd allocation (checked above).
        unsafe {
            let dst = block.as_ptr().add(offset as usize);
            std::ptr::copy_nonoverlapping(data.as_ptr(), dst, data.len());
        }
        Ok(())
    }

    fn generate_fdt(&self) -> Vec<u8> {
        let mut fdt = FdtBuilder::new();

        // Phandle allocation: intc_phandle(hart) = hart + 1,
        // PLIC phandle = cpu_count + 1.
        let plic_phandle = self.cpu_count + 1;

        // Root node.
        fdt.begin_node("");
        fdt.property_string("compatible", "machina,riscv64-ref");
        fdt.property_u32("#address-cells", 2);
        fdt.property_u32("#size-cells", 2);

        // /cpus
        fdt.begin_node("cpus");
        fdt.property_u32("#address-cells", 1);
        fdt.property_u32("#size-cells", 0);
        fdt.property_u32("timebase-frequency", 10_000_000);
        for i in 0..self.cpu_count {
            let intc_phandle = i + 1;
            let name = format!("cpu@{i}");
            fdt.begin_node(&name);
            fdt.property_string("device_type", "cpu");
            fdt.property_u32("reg", i);
            fdt.property_string("compatible", "riscv");
            fdt.property_string("riscv,isa", "rv64imafdc");
            fdt.property_string("mmu-type", "riscv,sv39");
            fdt.property_string("status", "okay");
            // Interrupt controller sub-node.
            fdt.begin_node("interrupt-controller");
            fdt.property_u32("#interrupt-cells", 1);
            fdt.property_bytes("interrupt-controller", &[]);
            fdt.property_string("compatible", "riscv,cpu-intc");
            fdt.property_u32("phandle", intc_phandle);
            fdt.end_node();
            fdt.end_node();
        }
        fdt.end_node(); // /cpus

        // /memory@80000000
        fdt.begin_node("memory@80000000");
        fdt.property_string("device_type", "memory");
        // reg = <0x0 0x80000000 0x0 ram_size>
        fdt.property_u32_list(
            "reg",
            &[
                0,
                RAM_BASE as u32,
                (self.ram_size >> 32) as u32,
                self.ram_size as u32,
            ],
        );
        fdt.end_node();

        // /soc
        fdt.begin_node("soc");
        fdt.property_u32("#address-cells", 2);
        fdt.property_u32("#size-cells", 2);
        fdt.property_string("compatible", "simple-bus");
        fdt.property_bytes("ranges", &[]);

        // /soc/plic@c000000
        // Build interrupts-extended: per hart, two contexts
        // (M-mode external=11, S-mode external=9).
        let mut plic_ext = Vec::with_capacity(self.cpu_count as usize * 4);
        for i in 0..self.cpu_count {
            let intc_ph = i + 1;
            // M-mode external interrupt (IRQ 11).
            plic_ext.push(intc_ph);
            plic_ext.push(IRQ_MEI);
            // S-mode external interrupt (IRQ 9).
            plic_ext.push(intc_ph);
            plic_ext.push(IRQ_SEI);
        }
        fdt.begin_node("plic@c000000");
        fdt.property_string("compatible", "sifive,plic-1.0.0");
        fdt.property_u32("#interrupt-cells", 1);
        fdt.property_bytes("interrupt-controller", &[]);
        fdt.property_u32("phandle", plic_phandle);
        fdt.property_u32_list(
            "reg",
            &[0, PLIC_BASE as u32, 0, PLIC_SIZE as u32],
        );
        fdt.property_u32("riscv,ndev", PLIC_NUM_SOURCES - 1);
        fdt.property_u32_list("interrupts-extended", &plic_ext);
        fdt.end_node();

        // /soc/clint@2000000
        // Build interrupts-extended: per hart, MTI (7) and
        // MSI (3).
        let mut clint_ext = Vec::with_capacity(self.cpu_count as usize * 4);
        for i in 0..self.cpu_count {
            let intc_ph = i + 1;
            clint_ext.push(intc_ph);
            clint_ext.push(IRQ_MTI);
            clint_ext.push(intc_ph);
            clint_ext.push(IRQ_MSI);
        }
        fdt.begin_node("clint@2000000");
        fdt.property_string("compatible", "riscv,clint0");
        fdt.property_u32_list(
            "reg",
            &[0, ACLINT_BASE as u32, 0, ACLINT_SIZE as u32],
        );
        fdt.property_u32_list("interrupts-extended", &clint_ext);
        fdt.end_node();

        // /soc/serial@10000000
        fdt.begin_node("serial@10000000");
        fdt.property_string("compatible", "ns16550a");
        fdt.property_u32_list(
            "reg",
            &[0, UART0_BASE as u32, 0, UART0_SIZE as u32],
        );
        fdt.property_u32("interrupts", UART_IRQ);
        fdt.property_u32("interrupt-parent", plic_phandle);
        fdt.end_node();

        fdt.end_node(); // /soc

        // /chosen
        fdt.begin_node("chosen");
        fdt.property_string("stdout-path", "/soc/serial@10000000");
        fdt.end_node();

        fdt.end_node(); // root
        fdt.finish()
    }
}

impl Default for RefMachine {
    fn default() -> Self {
        Self::new()
    }
}

impl Machine for RefMachine {
    fn name(&self) -> &str {
        &self.name
    }

    fn init(
        &mut self,
        opts: &MachineOpts,
    ) -> Result<(), Box<dyn std::error::Error>> {
        if opts.ram_size == 0 {
            return Err("ram_size must be greater than 0".into());
        }
        self.ram_size = opts.ram_size;
        self.cpu_count = opts.cpu_count;
        self.bios_path = opts.bios.clone();
        self.kernel_path = opts.kernel.clone();

        // Create per-hart CPUs.
        {
            let mut cpus =
                Vec::with_capacity(opts.cpu_count as usize);
            for _ in 0..opts.cpu_count {
                cpus.push(Some(RiscvCpu::new()));
            }
            self.cpus = Arc::new(Mutex::new(cpus));
        }

        // Build the address space.
        let mut root = MemoryRegion::container("system", u64::MAX);

        // RAM at 0x8000_0000.
        let (ram_region, ram_block) = MemoryRegion::ram("ram", opts.ram_size);
        self.ram_block = Some(ram_block);
        root.add_subregion(ram_region, GPA::new(RAM_BASE));

        // PLIC: 2 contexts per hart (M-mode + S-mode).
        let plic_num_contexts = 2 * opts.cpu_count;
        let plic = Arc::new(Mutex::new(Plic::new(
            PLIC_NUM_SOURCES,
            plic_num_contexts,
        )));
        let plic_mmio = PlicMmio(Arc::clone(&plic));
        let plic_region =
            MemoryRegion::io("plic", PLIC_SIZE, Box::new(plic_mmio));
        root.add_subregion(plic_region, GPA::new(PLIC_BASE));
        self.plic = Some(plic);

        // ACLINT (CLINT-compatible).
        let aclint = Arc::new(Mutex::new(Aclint::new(opts.cpu_count)));
        let aclint_mmio = AclintMmio(Arc::clone(&aclint));
        let aclint_region =
            MemoryRegion::io("clint", ACLINT_SIZE, Box::new(aclint_mmio));
        root.add_subregion(aclint_region, GPA::new(ACLINT_BASE));
        self.aclint = Some(aclint);

        // UART0.
        let uart = Arc::new(Mutex::new(Uart16550::new()));
        let uart_mmio = UartMmio(Arc::clone(&uart));
        let uart_region =
            MemoryRegion::io("uart0", UART0_SIZE, Box::new(uart_mmio));
        root.add_subregion(uart_region, GPA::new(UART0_BASE));
        self.uart = Some(uart);

        self.address_space = Some(AddressSpace::new(root));

        // ---- IRQ wiring ----
        // Per-hart CPU IRQ sinks update real csr.mip bits.

        // UART IRQ source 10 → PLIC.
        let plic_as_sink =
            Arc::new(PlicIrqSink(Arc::clone(self.plic.as_ref().unwrap())));
        let uart_irq_line = IrqLine::new(
            Arc::clone(&plic_as_sink) as Arc<dyn IrqSink>,
            UART_IRQ,
        );
        self.uart_irq =
            Some(IrqLine::new(plic_as_sink as Arc<dyn IrqSink>, UART_IRQ));

        // ---- Attach IRQ + chardev to UART ----
        {
            let backend: Box<dyn Chardev + Send> =
                if opts.nographic {
                    Box::new(StdioChardev::new())
                } else {
                    Box::new(NullChardev)
                };
            let fe = CharFrontend::new(backend);
            let mut u = self.uart.as_ref().unwrap().lock().unwrap();
            u.attach_irq(uart_irq_line);
            u.attach_chardev(fe);
        }

        // ---- Connect PLIC context outputs ----
        // All IRQ sinks write to shared_mip which is
        // read by FullSystemCpu::pending_interrupt().
        {
            let mip = &self.shared_mip;
            let wk = &self.wfi_waker;
            let mut p =
                self.plic.as_ref().unwrap().lock().unwrap();
            for hart in 0..opts.cpu_count as usize {
                let _ = hart;
                let mei_sink = Arc::new(
                    RiscvCpuIrqSink::new(
                        Arc::clone(mip),
                        Arc::clone(wk),
                    ),
                );
                let mei_line = IrqLine::new(
                    mei_sink as Arc<dyn IrqSink>,
                    IRQ_MEI,
                );
                p.connect_context_output(
                    (2 * hart) as u32,
                    mei_line,
                );
                let sei_sink = Arc::new(
                    RiscvCpuIrqSink::new(
                        Arc::clone(mip),
                        Arc::clone(wk),
                    ),
                );
                let sei_line = IrqLine::new(
                    sei_sink as Arc<dyn IrqSink>,
                    IRQ_SEI,
                );
                p.connect_context_output(
                    (2 * hart + 1) as u32,
                    sei_line,
                );
            }
        }

        // ---- Connect ACLINT MTI/MSI outputs ----
        {
            let mip = &self.shared_mip;
            let wk = &self.wfi_waker;
            let mut a =
                self.aclint.as_ref().unwrap().lock().unwrap();
            for hart in 0..opts.cpu_count as usize {
                let _ = hart;
                let mti_sink = Arc::new(
                    RiscvCpuIrqSink::new(
                        Arc::clone(mip),
                        Arc::clone(wk),
                    ),
                );
                let mti_line = IrqLine::new(
                    mti_sink as Arc<dyn IrqSink>,
                    IRQ_MTI,
                );
                a.connect_mti(hart as u32, mti_line);
                let msi_sink = Arc::new(
                    RiscvCpuIrqSink::new(
                        Arc::clone(mip),
                        Arc::clone(wk),
                    ),
                );
                let msi_line = IrqLine::new(
                    msi_sink as Arc<dyn IrqSink>,
                    IRQ_MSI,
                );
                a.connect_msi(hart as u32, msi_line);
            }
        }

        // Generate FDT.
        self.fdt_blob = Some(self.generate_fdt());

        Ok(())
    }

    fn reset(&mut self) {
        // Re-create devices with fresh state.
        if let Some(plic) = &self.plic {
            *plic.lock().unwrap() =
                Plic::new(PLIC_NUM_SOURCES, 2 * self.cpu_count);
        }
        if let Some(aclint) = &self.aclint {
            *aclint.lock().unwrap() = Aclint::new(self.cpu_count);
        }
        if let Some(uart) = &self.uart {
            *uart.lock().unwrap() = Uart16550::new();
        }
    }

    fn pause(&mut self) {
        // No-op for now.
    }

    fn resume(&mut self) {
        // No-op for now.
    }

    fn shutdown(&mut self) {
        // No-op for now.
    }

    fn boot(&mut self) -> Result<(), Box<dyn std::error::Error>> {
        use crate::boot::boot_ref_machine;
        boot_ref_machine(self)
    }

    fn cpu_count(&self) -> usize {
        self.cpu_count as usize
    }

    fn ram_size(&self) -> u64 {
        self.ram_size
    }
}
