Current plan:

1. Register class
    1.1 Just set of named bits
    1.2 Goups of named bits
    1.3 Group of bits in different real registers.
