#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec 20 12:17:10 2019
# Process ID: 18212
# Current directory: G:/2019fall_digital_design_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18512 G:\2019fall_digital_design_project\VGA2.xpr
# Log file: G:/2019fall_digital_design_project/vivado.log
# Journal file: G:/2019fall_digital_design_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/2019fall_digital_design_project/VGA2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ibm/VGA2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close [ open G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v w ]
add_files G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: vga
ERROR: [Synth 8-2715] syntax error near parameter [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:50]
ERROR: [Synth 8-1873] declarations not allowed in unnamed block [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:57]
ERROR: [Synth 8-1873] declarations not allowed in unnamed block [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:66]
ERROR: [Synth 8-1873] declarations not allowed in unnamed block [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:75]
INFO: [Synth 8-2350] module vgaSync ignored due to previous errors [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:23]
Failed to read verilog 'G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: vga
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1007.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v:3]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v:25]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v:25]
INFO: [Synth 8-638] synthesizing module 'clk_VGA' [G:/2019fall_digital_design_project/.Xil/Vivado-18212-LAPTOP-69NJ2TNC/realtime/clk_VGA_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_VGA' (2#1) [G:/2019fall_digital_design_project/.Xil/Vivado-18212-LAPTOP-69NJ2TNC/realtime/clk_VGA_stub.v:5]
ERROR: [Synth 8-448] named port connection 'clk' does not exist for instance 'clk_25' of module 'clk_VGA' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v:17]
ERROR: [Synth 8-448] named port connection 'rst' does not exist for instance 'clk_25' of module 'clk_VGA' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v:17]
INFO: [Synth 8-638] synthesizing module 'vgaSync' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:3]
ERROR: [Synth 8-285] failed synthesizing module 'vgaSync' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:3]
ERROR: [Synth 8-285] failed synthesizing module 'vga' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1042.504 ; gain = 35.277
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: vga
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1170.648 ; gain = 14.266
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_VGA' [G:/2019fall_digital_design_project/.Xil/Vivado-18212-LAPTOP-69NJ2TNC/realtime/clk_VGA_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_VGA' (1#1) [G:/2019fall_digital_design_project/.Xil/Vivado-18212-LAPTOP-69NJ2TNC/realtime/clk_VGA_stub.v:5]
ERROR: [Synth 8-448] named port connection 'clk' does not exist for instance 'clk_25' of module 'clk_VGA' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v:17]
ERROR: [Synth 8-448] named port connection 'rst' does not exist for instance 'clk_25' of module 'clk_VGA' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v:17]
INFO: [Synth 8-638] synthesizing module 'vgaSync' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:3]
ERROR: [Synth 8-285] failed synthesizing module 'vgaSync' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:3]
ERROR: [Synth 8-285] failed synthesizing module 'vga' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1210.598 ; gain = 54.215
---------------------------------------------------------------------------------
RTL Elaboration failed
4 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: vga
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1210.598 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v:3]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v:25]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v:25]
INFO: [Synth 8-638] synthesizing module 'vgaSync' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:3]
INFO: [Synth 8-256] done synthesizing module 'vgaSync' (2#1) [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v:3]
INFO: [Synth 8-638] synthesizing module 'vgaRGB' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaRGB.v:3]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [G:/2019fall_digital_design_project/.Xil/Vivado-18212-LAPTOP-69NJ2TNC/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (3#1) [G:/2019fall_digital_design_project/.Xil/Vivado-18212-LAPTOP-69NJ2TNC/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vgaRGB' (4#1) [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaRGB.v:3]
INFO: [Synth 8-638] synthesizing module 'seg' [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:3]
	Parameter period bound to: 200000 - type: integer 
INFO: [Synth 8-226] default block is never used [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:41]
INFO: [Synth 8-226] default block is never used [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:67]
INFO: [Synth 8-226] default block is never used [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:70]
INFO: [Synth 8-226] default block is never used [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:87]
INFO: [Synth 8-226] default block is never used [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:104]
INFO: [Synth 8-226] default block is never used [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:121]
WARNING: [Synth 8-567] referenced signal 'choice' should be on the sensitivity list [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:65]
INFO: [Synth 8-256] done synthesizing module 'seg' (5#1) [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v:3]
INFO: [Synth 8-256] done synthesizing module 'vga' (6#1) [G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v:3]
WARNING: [Synth 8-3331] design vgaRGB has unconnected port choice[1]
WARNING: [Synth 8-3331] design vgaRGB has unconnected port choice[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1212.043 ; gain = 1.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1212.043 ; gain = 1.445
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'g:/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'rgb/ROM0'
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/2019fall_digital_design_project/VGA2.srcs/constrs_1/new/vga_con.xdc]
Finished Parsing XDC File [G:/2019fall_digital_design_project/VGA2.srcs/constrs_1/new/vga_con.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1436.250 ; gain = 225.652
27 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1436.250 ; gain = 225.652
place_ports {choice[1]} Y9
place_ports {choice[0]} W9
set_property IOSTANDARD LVCMOS33 [get_ports [list {choice[1]} {choice[0]}]]
save_constraints
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_vga' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim/Lenna.png.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vga_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaRGB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaRGB
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaSync
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sim_1/new/sim_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_vga
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8cbfce2deb14d04af07e1794311e4c1 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_vga_behav xil_defaultlib.sim_vga xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.vgaSync
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vgaRGB
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.sim_vga
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_vga_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_vga_behav -key {Behavioral:sim_1:Functional:sim_vga} -tclbatch {sim_vga.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_vga.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_vga.svga.rgb.ROM0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_vga_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1466.523 ; gain = 4.152
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1466.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_vga' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim/Lenna.png.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vga_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaRGB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaRGB
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaSync
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sim_1/new/sim_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_vga
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8cbfce2deb14d04af07e1794311e4c1 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_vga_behav xil_defaultlib.sim_vga xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.vgaSync
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vgaRGB
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.sim_vga
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_vga_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_vga_behav -key {Behavioral:sim_1:Functional:sim_vga} -tclbatch {sim_vga.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_vga.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_vga.svga.rgb.ROM0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_vga_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1466.523 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1466.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_vga' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim/Lenna.png.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vga_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaRGB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaRGB
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sources_1/new/vgaSync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaSync
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/2019fall_digital_design_project/VGA2.srcs/sim_1/new/sim_vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_vga
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a8cbfce2deb14d04af07e1794311e4c1 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_vga_behav xil_defaultlib.sim_vga xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.vgaSync
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.vgaRGB
Compiling module xil_defaultlib.seg
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.sim_vga
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_vga_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/2019fall_digital_design_project/VGA2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_vga_behav -key {Behavioral:sim_1:Functional:sim_vga} -tclbatch {sim_vga.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim_vga.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim_vga.svga.rgb.ROM0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_vga_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1467.273 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1467.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1470.758 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 20 16:10:35 2019...
