<map id="PathDelay.hpp" name="PathDelay.hpp">
<area shape="rect" id="node2" href="$d7/d8c/Decompiler_8cpp.html" title="Decompiler.cpp" alt="" coords="221,80,331,107"/>
<area shape="rect" id="node3" href="$df/d1f/ObjectFactory_8hpp.html" title="ObjectFactory.hpp" alt="" coords="565,80,691,107"/>
<area shape="rect" id="node7" href="$d8/d2c/Generic_8hpp.html" title="Main torc::generic namespace header. " alt="" coords="349,229,440,256"/>
<area shape="rect" id="node21" href="$df/db5/PathDelay_8cpp.html" title="PathDelay.cpp" alt="" coords="715,80,820,107"/>
<area shape="rect" id="node22" href="$dc/de4/Timing_8cpp.html" title="Timing.cpp" alt="" coords="845,80,931,107"/>
<area shape="rect" id="node4" href="$df/ddb/Cloning_8hpp.html" title="Cloning.hpp" alt="" coords="965,155,1053,181"/>
<area shape="rect" id="node14" href="$d0/df1/Parser_8cc.html" title="Parser.cc" alt="" coords="659,229,735,256"/>
<area shape="rect" id="node15" href="$df/d32/ObjectFactory_8cpp.html" title="ObjectFactory.cpp" alt="" coords="666,155,792,181"/>
<area shape="rect" id="node16" href="$d4/d2b/Om1UnitTest_8cpp.html" title="Unit test for the generic object model class. " alt="" coords="817,155,940,181"/>
<area shape="rect" id="node17" href="$d6/d95/PortRefCreator_8hpp.html" title="PortRefCreator.hpp" alt="" coords="458,155,589,181"/>
<area shape="rect" id="node19" href="$d9/d8d/VerilogImporterVisitor_8hpp.html" title="Header for the VerilogImporterVisitor class. " alt="" coords="1079,155,1249,181"/>
<area shape="rect" id="node5" href="$d6/d0c/Cloning_8cpp.html" title="Cloning.cpp" alt="" coords="845,229,933,256"/>
<area shape="rect" id="node6" href="$d3/d67/Flattening_8cpp.html" title="Flattening.cpp" alt="" coords="958,229,1060,256"/>
<area shape="rect" id="node8" href="$d1/d4e/EdifFlattener_8cpp.html" title="Source for the EDIF flattener. " alt="" coords="486,304,604,331"/>
<area shape="rect" id="node9" href="$da/d89/EdifObfuscator_8cpp.html" title="Source for the EDIF obfuscator. " alt="" coords="629,304,760,331"/>
<area shape="rect" id="node10" href="$d0/d94/GenericExample_8cpp.html" title="Example program to read in an EDIF file, do something with it, and write it back out. " alt="" coords="5,304,144,331"/>
<area shape="rect" id="node11" href="$d5/de2/VerilogExample_8cpp.html" title="Example program to read in a structural Verilog file and write it back out. " alt="" coords="169,304,303,331"/>
<area shape="rect" id="node12" href="$db/d5b/VerilogExporter_8cpp.html" title="Source for the VerilogExporter class. " alt="" coords="328,304,461,331"/>
<area shape="rect" id="node13" href="$d7/d0b/VerilogImporter_8cpp.html" title="Source for the VerilogImporter class. " alt="" coords="907,304,1041,331"/>
<area shape="rect" id="node18" href="$d9/d7d/PortBundleReference_8cpp.html" title="PortBundleReference.cpp" alt="" coords="465,229,633,256"/>
<area shape="rect" id="node20" href="$d2/d51/VerilogImporterVisitor_8cpp.html" title="Source for the VerilogImporterVisitor class. " alt="" coords="1136,229,1307,256"/>
</map>
