# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../4week_lab.srcs/sources_1/new/comp_1.v" \
"../../../../4week_lab.srcs/sources_1/new/comp_2.v" \
"../../../../4week_lab.srcs/sources_1/new/comp_4_c1.v" \
"../../../../4week_lab.srcs/sim_1/new/tb_comp_4_c1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
