Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Xilinx/ProgramMem/TB_ROM_isim_beh.exe -prj C:/Xilinx/ProgramMem/TB_ROM_beh.prj work.TB_ROM 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/ProgramMem/Memory.vhd" into library work
Parsing VHDL file "C:/Xilinx/ProgramMem/TB_ROM.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package std_logic_textio
Compiling architecture behavior of entity MEM [\MEM(16,25)\]
Compiling architecture behavior of entity tb_rom
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/Xilinx/ProgramMem/TB_ROM_isim_beh.exe
Fuse Memory Usage: 41264 KB
Fuse CPU Usage: 1656 ms
