ext/cache/stmicro-html/RM0033-v9 ext/cache/stmicro-pdf/RM0033-v9.pdf
stm32f205rbt6
stm32f205rbt7
stm32f205rct6
stm32f205rct7
stm32f205ret6
stm32f205ret7
stm32f205rey6
stm32f205rey7
stm32f205rft6
stm32f205rge6
stm32f205rge7
stm32f205rgt6
stm32f205rgt7
stm32f205rgy6
stm32f205rgy7
stm32f205vbt6
stm32f205vct6
stm32f205vct7
stm32f205vet6
stm32f205vet7
stm32f205vft6
stm32f205vgt6
stm32f205vgt7
stm32f205zct6
stm32f205zct7
stm32f205zet6
stm32f205zet7
stm32f205zft6
stm32f205zgt6
stm32f205zgt7
stm32f207ich6
stm32f207ict6
stm32f207ieh6
stm32f207iet6
stm32f207ifh6
stm32f207ift6
stm32f207igh6
stm32f207igh7
stm32f207igt6
stm32f207igt7
stm32f207vct6
stm32f207vct7
stm32f207vet6
stm32f207vft6
stm32f207vgt6
stm32f207vgt7
stm32f207zct6
stm32f207zct7
stm32f207zet6
stm32f207zft6
stm32f207zgt6
stm32f207zgt7
stm32f215ret6
stm32f215rgt6
stm32f215vet6
stm32f215vgt6
stm32f215vgt7
stm32f215zet6
stm32f215zgt6
stm32f215zgt7
stm32f217ieh6
stm32f217iet6
stm32f217igh6
stm32f217igh7
stm32f217igt6
stm32f217igt7
stm32f217vet6
stm32f217vgt6
stm32f217zet6
stm32f217zet7
stm32f217zgt6
ext/cache/stmicro-html/RM0440-v7 ext/cache/stmicro-pdf/RM0440-v7.pdf
stm32g431c6t6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431c6u6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431c8t3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431c8t6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431c8t7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431c8u3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431c8u6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431c8u7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431cbt3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431cbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431cbt7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431cbu3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431cbu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431cbu7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431cby3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431cby6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431cby7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431k6t3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431k6t6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431k6t7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431k6u3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431k6u6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431k6u7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431k8t3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431k8t6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431k8t7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431k8u3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431k8u6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431k8u7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431kbt3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431kbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431kbt7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431kbu3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431kbu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431kbu7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431m6t6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431m8t6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431mbt3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431mbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431mbt7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431r6i6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431r6t6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431r8i6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431r8t6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431rbi3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431rbi6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431rbi7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431rbt3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431rbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431rbt7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431v6t6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431v8t6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431vbt3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431vbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g431vbt7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441cbt3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441cbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441cbt7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441cbu3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441cbu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441cbu7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441cby3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441cby6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441cby7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441kbt3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441kbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441kbt7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441kbu3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441kbu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441kbu7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441mbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441rbi3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441rbi6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441rbi7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441rbt3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441rbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441rbt7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441vbt3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441vbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g441vbt7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471cct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471ccu3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471ccu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471ccu7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471cet3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471cet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471cet7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471ceu3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471ceu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471ceu7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471mct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471met3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471met6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471met7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471mey6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471qct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471qet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471rct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471ret3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471ret6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471ret7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471vch6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471vci6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471vct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471veh3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471veh6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471veh7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471vei3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471vei6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471vei7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471vet3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471vet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g471vet7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473cbt3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473cbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473cbt7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473cbu3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473cbu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473cbu7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473cct3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473cct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473cct7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473ccu3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473ccu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473ccu7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473cet3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473cet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473cet7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473ceu3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473ceu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473ceu7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473mbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473mct3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473mct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473mct7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473met3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473met6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473met7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473mey3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473mey6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473mey7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473pbi6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473pci6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473pei6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473qbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473qct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473qet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473rbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473rct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473ret3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473ret6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473ret7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473vbh3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473vbh6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473vbh7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473vbt3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473vbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473vbt7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473vch3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473vch6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473vch7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473vct3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473vct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473vct7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473veh3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473veh6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473veh7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473vet3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473vet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g473vet7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474cbt3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474cbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474cbt7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474cbu3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474cbu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474cbu7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474cct3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474cct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474cct7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474ccu3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474ccu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474ccu7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474cet3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474cet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474cet7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474ceu3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474ceu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474ceu7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474mbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474mct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474met3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474met6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474met7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474mey3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474mey6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474mey7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474pbi6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474pci6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474pei6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474qbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474qct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474qet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474rbt3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474rbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474rbt7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474rct3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474rct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474rct7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474ret3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474ret6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474ret7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474vbh3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474vbh6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474vbh7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474vbt3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474vbt6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474vbt7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474vch6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474vct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474veh3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474veh6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474veh7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474vet3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474vet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g474vet7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g483cet3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g483cet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g483cet7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g483ceu3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g483ceu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g483ceu7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g483met6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g483mey6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g483pei6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g483qet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g483ret3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g483ret6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g483ret7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g483veh6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g483vet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484cet3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484cet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484cet7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484ceu3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484ceu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484ceu7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484met3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484met6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484met7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484mey3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484mey6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484mey7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484pei6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484qet3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484qet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484qet7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484ret3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484ret6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484ret7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484veh6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g484vet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491cct3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491cct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491cct7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491ccu3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491ccu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491ccu7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491cet3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491cet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491cet7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491ceu3
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491ceu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491ceu7
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491kcu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491keu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491mcs6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491mct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491mes6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491met6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491rci6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491rct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491rei6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491ret6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491rey6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491vct6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g491vet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g4a1cet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g4a1ceu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g4a1keu6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g4a1mes6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g4a1met6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g4a1rei6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g4a1ret6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g4a1rey6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
stm32g4a1vet6
27 missing TIM1_CC
46 ['TIM8_CC', 'TIM1_CC'] {'CC', 'TIM8'} {'TIM1', 'CC'}
ext/cache/stmicro-html/RM0473-v8 ext/cache/stmicro-pdf/RM0473-v8.pdf
stm32wb15ccu6
TABLE NOT FOUND!!!
stm32wb15ccu6e
TABLE NOT FOUND!!!
stm32wb15ccu7
TABLE NOT FOUND!!!
stm32wb15ccu7e
TABLE NOT FOUND!!!
stm32wb15ccy6
TABLE NOT FOUND!!!
stm32wb15ccy7
TABLE NOT FOUND!!!
ext/cache/stmicro-html/RM0434-v9 ext/cache/stmicro-pdf/RM0434-v9.pdf
stm32wb35ccu6a
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
36 missing USART1
37 missing LPUART1
38 missing SAI1
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb35ceu6a
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
36 missing USART1
37 missing LPUART1
38 missing SAI1
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55ccu6
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55ccu7
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55ceu6
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55ceu7
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55cgu6
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55cgu7
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55rcv6
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55rcv7
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55rev6
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55rev7
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55rgv6
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55rgv7
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55vcq6
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55vcq7
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55vcy6
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55vcy7
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55veq6
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55veq7
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55vey6
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55vey7
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55vgq6
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55vgq7
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55vgy6
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55vgy7
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
stm32wb55vyy6
0 missing WWDG
1 missing PVD_PVM
2 missing TAMP_STAMP_LSECSS
3 missing RTC_WKUP
4 missing FLASH
5 missing RCC
6 missing EXTI0
7 missing EXTI1
8 missing EXTI2
9 missing EXTI3
10 missing EXTI4
11 missing DMA1_Channel1
12 missing DMA1_Channel2
13 missing DMA1_Channel3
14 missing DMA1_Channel4
15 missing DMA1_Channel5
16 missing DMA1_Channel6
17 missing DMA1_Channel7
18 missing ADC1
19 missing USB_HP
20 missing USB_LP
21 missing C2SEV_PWR_C2H
22 missing COMP
23 missing EXTI9_5
24 missing TIM1_BRK
25 missing TIM1_UP_TIM16
26 missing TIM1_TRG_COM_TIM17
27 missing TIM1_CC
28 missing TIM2
29 missing PKA
30 missing I2C1_EV
31 missing I2C1_ER
32 missing I2C3_EV
33 missing I2C3_ER
34 missing SPI1
35 missing SPI2
36 missing USART1
37 missing LPUART1
38 missing SAI1
39 missing TSC
40 missing EXTI15_10
41 missing RTC_Alarm
42 missing CRS
43 missing PWR_SOTF_BLEACT_802ACT_RFPHASE
44 missing IPCC_C1_RX
45 missing IPCC_C1_TX
46 missing HSEM
47 missing LPTIM1
48 missing LPTIM2
49 missing LCD
50 missing QUADSPI
51 missing AES1
52 missing AES2
53 missing RNG
54 missing FPU
55 missing DMA2_Channel1
56 missing DMA2_Channel2
57 missing DMA2_Channel3
58 missing DMA2_Channel4
59 missing DMA2_Channel5
60 missing DMA2_Channel6
61 missing DMA2_Channel7
62 missing DMAMUX1_OVR
ext/cache/stmicro-html/RM0383-v3 ext/cache/stmicro-pdf/RM0383-v3.pdf
stm32f411ccu6
stm32f411ccu7
stm32f411ccy6
stm32f411ccy7
stm32f411ceu3
stm32f411ceu6
stm32f411ceu7
stm32f411cey3
stm32f411cey6
stm32f411cey7
stm32f411rct6
stm32f411rct7
stm32f411ret6
stm32f411ret7
stm32f411vch6
stm32f411vct6
stm32f411veh6
stm32f411vet6
ext/cache/stmicro-html/RM0365-v8 ext/cache/stmicro-pdf/RM0365-v8.pdf
stm32f302c6t6
stm32f302c8t6
stm32f302c8t7
stm32f302c8y6
stm32f302c8y7
stm32f302cbt6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f302cbt7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f302cct6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f302cct7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f302k6u6
stm32f302k8u6
stm32f302k8u7
stm32f302r6t6
stm32f302r8t6
stm32f302r8t7
stm32f302rbt6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f302rbt7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f302rct6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f302rct7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f302rdt6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f302rdt7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f302ret6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f302ret7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f302vbt6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f302vct6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f302vct7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f302vcy6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f302vcy7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f302vdh6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f302vdt6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f302veh6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f302vet6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f302zdt6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f302zet6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f302zet7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
ext/cache/stmicro-html/RM0360-v4 ext/cache/stmicro-pdf/RM0360-v4.pdf
stm32f030c6t6
stm32f030c8t6
stm32f030cct6
18 missing TIM7
stm32f030f4p6
stm32f030k6t6
stm32f030r8t6
stm32f030rct6
18 missing TIM7
stm32f070c6t6
stm32f070cbt6
18 missing TIM7
stm32f070f6p6
stm32f070rbt6
18 missing TIM7
ext/cache/stmicro-html/RM0455-v9 ext/cache/stmicro-pdf/RM0455-v9.pdf
stm32h7a3agi6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3aii6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3igk6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3igk6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3igt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3igt6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3iik6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3iik6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3iit6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3iit6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3lgh6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3lih6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3ngh6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3nih6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3qiy6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3rgt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3rit6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3vgh6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3vgh6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3vgt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3vgt6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3vih6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3vih6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3vit6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3vit6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3zgt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3zgt6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3zit6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7a3zit6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b0abi6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b0ibk6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b0ibt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b0rbt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b0vbt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b0zbt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b3aii6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b3iik6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b3iik6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b3iit6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b3iit6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b3lih6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b3nih6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b3qiy6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b3rit6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b3vih6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b3vih6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b3vit6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b3vit6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b3zit6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
stm32h7b3zit6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
135 ['BDMA2_CHANNEL6', 'BDMA_CHANNEL6'] {'BDMA2', 'CHANNEL6'} {'CHANNEL6', 'BDMA'}
136 ['BDMA2_CHANNEL7', 'BDMA_CHANNEL7'] {'BDMA2', 'CHANNEL7'} {'CHANNEL7', 'BDMA'}
143 missing WWDG_RST
ext/cache/stmicro-html/RM0471-v8 ext/cache/stmicro-pdf/RM0471-v8.pdf
stm32wb30ceu6a
TABLE NOT FOUND!!!
stm32wb50cgu6
TABLE NOT FOUND!!!
ext/cache/stmicro-html/RM0478-v4 ext/cache/stmicro-pdf/RM0478-v4.pdf
stm32wb10ccu6
TABLE NOT FOUND!!!
ext/cache/stmicro-html/RM0316-v8 ext/cache/stmicro-pdf/RM0316-v8.pdf
stm32f303c6t6
stm32f303c8t6
stm32f303c8y6
stm32f303cbt6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f303cbt7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f303cct6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f303cct7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f303k6t6
stm32f303k6u6
stm32f303k8t6
stm32f303k8u6
stm32f303r6t6
stm32f303r8t6
stm32f303r8t7
stm32f303rbt6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f303rbt7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f303rct6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f303rct7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f303rdt6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f303rdt7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f303ret6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f303ret7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f303vbt6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f303vbt7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f303vct6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f303vct7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f303vcy6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f303vcy7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
stm32f303vdh6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f303vdt6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f303veh6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f303veh7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f303vet6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f303vet7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f303vey6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f303vey7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f303zdt6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f303zdt7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f303zet6
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f303zet7
19 missing USB_HP_CAN_TX
20 missing USB_LP_CAN_RX0
42 missing USBWakeUp
76 ['USBWAKEUP_RMP', 'USB_WAKEUP_RMP'] {'USBWAKEUP', 'RMP'} {'WAKEUP', 'USB', 'RMP'}
84 missing SPI4
stm32f328c8t6
stm32f358cct6
19 missing CAN_TX
20 missing CAN_RX0
stm32f358rct6
19 missing CAN_TX
20 missing CAN_RX0
stm32f358vct6
19 missing CAN_TX
20 missing CAN_RX0
stm32f398vet6
19 missing CAN_TX
20 missing CAN_RX0
84 missing SPI4
ext/cache/stmicro-html/RM0367-v8 ext/cache/stmicro-pdf/RM0367-v8.pdf
stm32l053c6t6
stm32l053c6t7
stm32l053c6u6
stm32l053c6u7
stm32l053c8t3
stm32l053c8t6
stm32l053c8t7
stm32l053c8u3
stm32l053c8u6
stm32l053c8u7
stm32l053r6h6
stm32l053r6t6
stm32l053r8h3
stm32l053r8h6
stm32l053r8h7
stm32l053r8t3
stm32l053r8t6
stm32l053r8t7
stm32l063c8t6
stm32l063c8u6
stm32l063r8t6
stm32l063r8t7
stm32l073cbt6
stm32l073cbu6
stm32l073czt3
stm32l073czt6
stm32l073czt7
stm32l073czu3
stm32l073czu6
stm32l073czu7
stm32l073czy3
stm32l073czy6
stm32l073czy7
stm32l073rbh6
stm32l073rbt6
stm32l073rzh3
stm32l073rzh6
stm32l073rzh7
stm32l073rzi3
stm32l073rzi6
stm32l073rzi7
stm32l073rzt3
stm32l073rzt6
stm32l073rzt7
stm32l073v8i6
stm32l073v8t6
stm32l073v8t7
stm32l073vbi3
stm32l073vbi6
stm32l073vbi7
stm32l073vbt6
stm32l073vbt7
stm32l073vzi3
stm32l073vzi6
stm32l073vzi7
stm32l073vzt3
stm32l073vzt6
stm32l073vzt7
stm32l083cbt6
stm32l083czt6
stm32l083czu6
stm32l083rbh6
stm32l083rbt6
stm32l083rzh3
stm32l083rzh6
stm32l083rzh7
stm32l083rzt3
stm32l083rzt6
stm32l083rzt7
stm32l083v8i6
stm32l083v8t6
stm32l083vbi6
stm32l083vbt6
stm32l083vzi6
stm32l083vzt6
ext/cache/stmicro-html/RM0377-v10 ext/cache/stmicro-pdf/RM0377-v10.pdf
stm32l011d3p6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011d4p6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011d4p7
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011e3y6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011e4y6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011f3p3
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011f3p6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011f3p7
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011f3u3
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011f3u6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011f3u7
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011f4p3
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011f4p6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011f4p7
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011f4u3
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011f4u6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011f4u7
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011g3u6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011g4u6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011g4u7
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011k3t3
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011k3t6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011k3t7
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011k3u6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011k4t3
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011k4t6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011k4t7
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011k4u3
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011k4u6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l011k4u7
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l021d4p3
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l021d4p6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l021d4p7
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l021f4p6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l021f4u6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l021f4u7
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l021g4u6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l021g4u7
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l021k4t6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l021k4t7
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l021k4u6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l031c4t6
stm32l031c4u6
stm32l031c6t3
stm32l031c6t6
stm32l031c6t7
stm32l031c6u3
stm32l031c6u6
stm32l031c6u7
stm32l031e4y6
stm32l031e6y3
stm32l031e6y6
stm32l031e6y7
stm32l031f4p3
stm32l031f4p6
stm32l031f4p7
stm32l031f6p6
stm32l031f6p7
stm32l031g4u6
stm32l031g6u3
stm32l031g6u3s
stm32l031g6u6
stm32l031g6u6s
stm32l031g6u7
stm32l031g6u7s
stm32l031k4t3
stm32l031k4t6
stm32l031k4t7
stm32l031k4u6
stm32l031k6t3
stm32l031k6t6
stm32l031k6t7
stm32l031k6u3
stm32l031k6u6
stm32l031k6u7
stm32l041c4t6
stm32l041c4t7
stm32l041c6t6
stm32l041c6t7
stm32l041c6u6
stm32l041c6u7
stm32l041e6y3
stm32l041e6y6
stm32l041e6y7
stm32l041f6p6
stm32l041f6p7
stm32l041g6u6
stm32l041g6u6s
stm32l041g6u7
stm32l041g6u7s
stm32l041k6t3
stm32l041k6t6
stm32l041k6t7
stm32l041k6u3
stm32l041k6u6
stm32l041k6u7
stm32l051c6t6
stm32l051c6u6
stm32l051c8t3
stm32l051c8t6
stm32l051c8t7
stm32l051c8u3
stm32l051c8u6
stm32l051c8u7
stm32l051k6t6
stm32l051k6u6
stm32l051k8t3
stm32l051k8t6
stm32l051k8t7
stm32l051k8u3
stm32l051k8u6
stm32l051k8u7
stm32l051r6h6
stm32l051r6t6
stm32l051r8h6
stm32l051r8h7
stm32l051r8t6
stm32l051r8t7
stm32l051t6y6
stm32l051t8y3
stm32l051t8y6
stm32l051t8y7
stm32l071c8t6
stm32l071c8t7
stm32l071c8u6
stm32l071c8u7
stm32l071cbt3
stm32l071cbt6
stm32l071cbt7
stm32l071cbu3
stm32l071cbu6
stm32l071cbu7
stm32l071cby3
stm32l071cby6
stm32l071cby7
stm32l071czt3
stm32l071czt6
stm32l071czt7
stm32l071czu3
stm32l071czu6
stm32l071czu7
stm32l071czy3
stm32l071czy6
stm32l071czy7
stm32l071k8u3
stm32l071k8u6
stm32l071k8u7
stm32l071kbt3
stm32l071kbt6
stm32l071kbt7
stm32l071kbu3
stm32l071kbu6
stm32l071kbu7
stm32l071kzt3
stm32l071kzt6
stm32l071kzt7
stm32l071kzu3
stm32l071kzu6
stm32l071kzu7
stm32l071rbh6
stm32l071rbh7
stm32l071rbt6
stm32l071rbt7
stm32l071rzh6
stm32l071rzh7
stm32l071rzt6
stm32l071rzt7
stm32l071v8i6
stm32l071v8t6
stm32l071vbi6
stm32l071vbt6
stm32l071vbt7
stm32l071vzi6
stm32l071vzt6
stm32l071vzt7
stm32l081cbt6
stm32l081czt6
stm32l081czu6
stm32l081kzt6
stm32l081kzu6
ext/cache/stmicro-html/RM0351-v9 ext/cache/stmicro-pdf/RM0351-v9.pdf
stm32l471qei3
stm32l471qei6
stm32l471qei7
stm32l471qgi6
stm32l471ret3
stm32l471ret6
stm32l471ret7
stm32l471rgt6
stm32l471vet6
stm32l471vgt3
stm32l471vgt6
stm32l471vgt7
stm32l471zej3
stm32l471zej6
stm32l471zej7
stm32l471zet3
stm32l471zet6
stm32l471zet7
stm32l471zgj6
stm32l471zgt6
stm32l475rct3
stm32l475rct6
stm32l475rct7
stm32l475ret6
stm32l475rgt6
stm32l475rgt7
stm32l475vct6
stm32l475vet6
stm32l475vgt6
stm32l476jey6
stm32l476jgy3
stm32l476jgy3p
stm32l476jgy6
stm32l476jgy6p
stm32l476jgy7
stm32l476jgy7p
stm32l476mey6
stm32l476mgy3
stm32l476mgy6
stm32l476mgy7
stm32l476qei6
stm32l476qgi3
stm32l476qgi3p
stm32l476qgi6
stm32l476qgi6p
stm32l476qgi7
stm32l476qgi7p
stm32l476rct6
stm32l476ret6
stm32l476rgt3
stm32l476rgt6
stm32l476rgt7
stm32l476vct6
stm32l476vet6
stm32l476vgt6
stm32l476vgt7
stm32l476vgy6p
stm32l476zet6
stm32l476zgj3
stm32l476zgj6
stm32l476zgj7
stm32l476zgt3
stm32l476zgt3p
stm32l476zgt6
stm32l476zgt6p
stm32l476zgt7
stm32l476zgt7p
stm32l485jcy6
stm32l485jey6
stm32l486jgy6
stm32l486qgi6
stm32l486rgt6
stm32l486vgt3
stm32l486vgt6
stm32l486vgt7
stm32l486zgt3
stm32l486zgt6
stm32l486zgt7
stm32l496aei6
stm32l496agi3
stm32l496agi3p
stm32l496agi6
stm32l496agi6p
stm32l496agi7
stm32l496agi7p
stm32l496qei6
stm32l496qgi3
stm32l496qgi3p
stm32l496qgi3s
stm32l496qgi6
stm32l496qgi6p
stm32l496qgi6s
stm32l496qgi7
stm32l496qgi7p
stm32l496qgi7s
stm32l496ret6
stm32l496rgt3
stm32l496rgt3p
stm32l496rgt6
stm32l496rgt6p
stm32l496rgt7
stm32l496rgt7p
stm32l496vet3
stm32l496vet6
stm32l496vet7
stm32l496vgt3
stm32l496vgt3p
stm32l496vgt6
stm32l496vgt6p
stm32l496vgt7
stm32l496vgt7p
stm32l496vgy3
stm32l496vgy3p
stm32l496vgy6
stm32l496vgy6p
stm32l496vgy7
stm32l496vgy7p
stm32l496wgy6p
stm32l496zet6
stm32l496zgt3
stm32l496zgt3p
stm32l496zgt6
stm32l496zgt6p
stm32l496zgt7
stm32l496zgt7p
stm32l4a6agi6
stm32l4a6agi6p
stm32l4a6qgi6
stm32l4a6qgi6p
stm32l4a6rgt6
stm32l4a6rgt6p
stm32l4a6rgt7
stm32l4a6rgt7p
stm32l4a6vgt6
stm32l4a6vgt6p
stm32l4a6vgy6
stm32l4a6vgy6p
stm32l4a6zgt6
stm32l4a6zgt6p
ext/cache/stmicro-html/RM0313-v6 ext/cache/stmicro-pdf/RM0313-v6.pdf
stm32f373c8t6
stm32f373cbt6
stm32f373cbt7
stm32f373cct6
stm32f373cct7
stm32f373r8t6
stm32f373rbt6
stm32f373rbt7
stm32f373rct6
stm32f373v8h6
stm32f373v8t6
stm32f373vbh6
stm32f373vbh7
stm32f373vbt6
stm32f373vbt7
stm32f373vch6
stm32f373vch7
stm32f373vct6
stm32f373vct7
stm32f378cct6
stm32f378rct6
stm32f378rcy6
stm32f378vch6
stm32f378vct6
ext/cache/stmicro-html/RM0431-v3 ext/cache/stmicro-pdf/RM0431-v3.pdf
stm32f722ick6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f722ict6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f722iek6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f722iek7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f722iet6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f722iet7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f722rct6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f722ret6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f722ret7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f722vct6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f722vet6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f722vet7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f722zct6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f722zet6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f722zet7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f723ick6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f723ict6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f723iek6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f723iek7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f723iet6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f723iet7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f723vct6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f723vcy6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f723vet6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f723vey6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f723zci6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f723zct6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f723zei6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f723zei7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f723zet6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f723zet7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f730i8k6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f730i8k7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f730r8t6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f730r8t7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f730v8t6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f730v8t7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f730z8t6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f730z8t7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f732iek6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f732iek7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f732iet6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f732iet7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f732ret6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f732ret7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f732vet6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f732vet7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f732zet6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f732zet7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f733iek6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f733iek7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f733iet6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f733iet7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f733vet6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f733vey6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f733zei6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f733zei7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f733zet6
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f733zet7
61 missing ETH
62 missing ETH_WKUP
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
ext/cache/stmicro-html/RM0478-v6 ext/cache/stmicro-pdf/RM0478-v6.pdf
stm32wb10ccu6
TABLE NOT FOUND!!!
ext/cache/stmicro-html/RM0468-v3 ext/cache/stmicro-pdf/RM0468-v3.pdf
stm32h723veh6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h723vet6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h723vgh6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h723vgt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h723zei6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h723zet6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h723zgi6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h723zgt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725aei6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725agi3
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725agi6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725agi7
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725iek6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725iet6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725igk3
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725igk6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725igk7
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725igt3
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725igt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725igt7
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725rev6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725rgv3
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725rgv6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725rgv7
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725veh6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725vet6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725vgh3
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725vgh6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725vgh7
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725vgt3
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725vgt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725vgt7
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725vgy3
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725vgy6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725vgy7
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725zet6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725zgt3
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725zgt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h725zgt7
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h730abi6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h730ibk6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h730ibt6q
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h730vbh6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h730vbt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h730zbi6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h730zbt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h733vgh6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h733vgt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h733zgi6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h733zgt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h735agi6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h735igk3
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h735igk6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h735igk7
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h735igt3
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h735igt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h735igt7
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h735rgv6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h735vgh6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h735vgt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h735vgy6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
stm32h735zgt6
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
147 ['DTS', 'TEMP_IT'] {'DTS'} {'IT', 'TEMP'}
ext/cache/stmicro-html/RM0433-v7 ext/cache/stmicro-pdf/RM0433-v7.pdf
stm32h742agi6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742aii6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742bgt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742bit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742igk6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742igt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742iik6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742iit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742vgh6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742vgt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742vih6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742vit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742xgh6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742xih6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742zgt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742zit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743agi6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743aii6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743bgt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743bit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743igk6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743igt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743iik6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743iit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743vgh6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743vgt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743vih6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743vit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743xgh6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743xih6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743zgt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743zit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h750ibk6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h750ibt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h750vbt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h750xbh6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h750zbt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h753aii6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h753bit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h753iik6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h753iit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h753vih6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h753vit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h753xih6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h753zit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
ext/cache/stmicro-html/RM0366-v4 ext/cache/stmicro-pdf/RM0366-v4.pdf
stm32f301c6t6
36 missing SPI2
51 missing SPI3
stm32f301c6t7
36 missing SPI2
51 missing SPI3
stm32f301c8t6
36 missing SPI2
51 missing SPI3
stm32f301c8t7
36 missing SPI2
51 missing SPI3
stm32f301c8y6
36 missing SPI2
51 missing SPI3
stm32f301c8y7
36 missing SPI2
51 missing SPI3
stm32f301k6t6
36 missing SPI2
51 missing SPI3
stm32f301k6t7
36 missing SPI2
51 missing SPI3
stm32f301k6u6
36 missing SPI2
51 missing SPI3
stm32f301k6u7
36 missing SPI2
51 missing SPI3
stm32f301k8t6
36 missing SPI2
51 missing SPI3
stm32f301k8t7
36 missing SPI2
51 missing SPI3
stm32f301k8u6
36 missing SPI2
51 missing SPI3
stm32f301k8u7
36 missing SPI2
51 missing SPI3
stm32f301r6t6
36 missing SPI2
51 missing SPI3
stm32f301r8t6
36 missing SPI2
51 missing SPI3
stm32f318c8t6
36 missing SPI2
51 missing SPI3
stm32f318c8y6
36 missing SPI2
51 missing SPI3
stm32f318k8u6
36 missing SPI2
51 missing SPI3
stm32f318k8u7
36 missing SPI2
51 missing SPI3
ext/cache/stmicro-html/RM0454-v5 ext/cache/stmicro-pdf/RM0454-v5.pdf
stm32g030c6t6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g030c8t6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g030f6p6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g030j6m6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g030k6t6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g030k8t6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g050c6t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g050c8t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g050f6p6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g050k6t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g050k8t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g070cbt6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4', 'USART3_USART4_5_USART6'] {'4', 'USART3'} {'5', 'USART4', 'USART6', 'USART3'}
stm32g070kbt6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4', 'USART3_USART4_5_USART6'] {'4', 'USART3'} {'5', 'USART4', 'USART6', 'USART3'}
stm32g070rbt6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4', 'USART3_USART4_5_USART6'] {'4', 'USART3'} {'5', 'USART4', 'USART6', 'USART3'}
stm32g0b0cet6
8 missing USB
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6', 'USART3_USART4_5_USART6'] {'4', '6', '5', 'USART3'} {'5', 'USART4', 'USART6', 'USART3'}
stm32g0b0ket6
8 missing USB
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6', 'USART3_USART4_5_USART6'] {'4', '6', '5', 'USART3'} {'5', 'USART4', 'USART6', 'USART3'}
stm32g0b0ret6
8 missing USB
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6', 'USART3_USART4_5_USART6'] {'4', '6', '5', 'USART3'} {'5', 'USART4', 'USART6', 'USART3'}
stm32g0b0vet6
8 missing USB
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6', 'USART3_USART4_5_USART6'] {'4', '6', '5', 'USART3'} {'5', 'USART4', 'USART6', 'USART3'}
ext/cache/stmicro-html/RM0041-v6 ext/cache/stmicro-pdf/RM0041-v6.pdf
stm32f100c4t6
stm32f100c6t6
stm32f100c8t6
stm32f100cbt6
stm32f100r4h6
stm32f100r4t6
stm32f100r6h6
stm32f100r6t6
stm32f100r8h6
stm32f100r8t6
stm32f100rbh6
stm32f100rbt6
stm32f100rct6
stm32f100rdt6
stm32f100ret6
stm32f100v8t6
stm32f100vbt6
stm32f100vct6
stm32f100vdt6
stm32f100vet6
stm32f100zct6
stm32f100zdt6
stm32f100zet6
ext/cache/stmicro-html/RM0432-v9 ext/cache/stmicro-pdf/RM0432-v9.pdf
stm32l4p5aei6
91 missing LTDC
stm32l4p5agi6
91 missing LTDC
stm32l4p5agi6p
91 missing LTDC
stm32l4p5cet6
91 missing LTDC
stm32l4p5ceu6
91 missing LTDC
stm32l4p5cgt6
91 missing LTDC
stm32l4p5cgt6p
91 missing LTDC
stm32l4p5cgu6
91 missing LTDC
stm32l4p5cgu6p
91 missing LTDC
stm32l4p5qei6
91 missing LTDC
stm32l4p5qgi6
91 missing LTDC
stm32l4p5qgi6p
91 missing LTDC
stm32l4p5qgi6s
91 missing LTDC
stm32l4p5ret6
91 missing LTDC
stm32l4p5rgt6
91 missing LTDC
stm32l4p5rgt6p
91 missing LTDC
stm32l4p5vet6
91 missing LTDC
stm32l4p5vey6
91 missing LTDC
stm32l4p5vgt6
91 missing LTDC
stm32l4p5vgt6p
91 missing LTDC
stm32l4p5vgy6
91 missing LTDC
stm32l4p5vgy6p
91 missing LTDC
stm32l4p5zet6
91 missing LTDC
stm32l4p5zgt6
91 missing LTDC
stm32l4p5zgt6p
91 missing LTDC
stm32l4q5agi6
91 missing LTDC
stm32l4q5agi6p
91 missing LTDC
stm32l4q5cgt6
91 missing LTDC
stm32l4q5cgt6p
91 missing LTDC
stm32l4q5cgu6
91 missing LTDC
stm32l4q5cgu6p
91 missing LTDC
stm32l4q5qgi6
91 missing LTDC
stm32l4q5qgi6p
91 missing LTDC
stm32l4q5rgt3
91 missing LTDC
stm32l4q5rgt3p
91 missing LTDC
stm32l4q5rgt6
91 missing LTDC
stm32l4q5rgt6p
91 missing LTDC
stm32l4q5rgt7
91 missing LTDC
stm32l4q5rgt7p
91 missing LTDC
stm32l4q5vgt6
91 missing LTDC
stm32l4q5vgt6p
91 missing LTDC
stm32l4q5vgy6
91 missing LTDC
stm32l4q5vgy6p
91 missing LTDC
stm32l4q5zgt6
91 missing LTDC
stm32l4q5zgt6p
91 missing LTDC
stm32l4r5agi6
stm32l4r5aii6
stm32l4r5aii6p
stm32l4r5qgi6
stm32l4r5qgi6s
stm32l4r5qii6
stm32l4r5qii6p
stm32l4r5vgt6
stm32l4r5vit6
stm32l4r5zgt6
stm32l4r5zgy6
stm32l4r5zit6
stm32l4r5zit6p
stm32l4r5ziy6
stm32l4r7aii6
stm32l4r7vit6
stm32l4r7zit6
stm32l4r9agi6
stm32l4r9aii6
stm32l4r9vgt6
stm32l4r9vit6
stm32l4r9zgj6
stm32l4r9zgt6
stm32l4r9zgy6
stm32l4r9zij6
stm32l4r9zit6
stm32l4r9ziy6
stm32l4r9ziy6p
stm32l4s5aii3
stm32l4s5aii6
stm32l4s5aii7
stm32l4s5qii3
stm32l4s5qii6
stm32l4s5qii7
stm32l4s5vit3
stm32l4s5vit6
stm32l4s5vit7
stm32l4s5zit6
stm32l4s5ziy6
stm32l4s7aii6
stm32l4s7vit6
stm32l4s7zit6
stm32l4s9aii6
stm32l4s9vit6
stm32l4s9zij6
stm32l4s9zit6
stm32l4s9ziy6
ext/cache/stmicro-html/RM0041-v5 ext/cache/stmicro-pdf/RM0041-v5.pdf
stm32f100c4t6
stm32f100c6t6
stm32f100c8t6
stm32f100cbt6
stm32f100r4h6
stm32f100r4t6
stm32f100r6h6
stm32f100r6t6
stm32f100r8h6
stm32f100r8t6
stm32f100rbh6
stm32f100rbt6
stm32f100rct6
stm32f100rdt6
stm32f100ret6
stm32f100v8t6
stm32f100vbt6
stm32f100vct6
stm32f100vdt6
stm32f100vet6
stm32f100zct6
stm32f100zdt6
stm32f100zet6
ext/cache/stmicro-html/RM0456-v3 ext/cache/stmicro-pdf/RM0456-v3.pdf
stm32u575agi6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575agi6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575aii6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575aii6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575cgt6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575cgt6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575cgu6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575cgu6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575cit6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575cit6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575ciu6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575ciu6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575ogy6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575oiy6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575qgi6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575qgi6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575qii6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575qii6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575rgt6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575rgt6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575rit6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575rit6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575vgt6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575vgt6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575vit6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575vit6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575zgt6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575zgt6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575zit6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u575zit6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585aii6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585aii6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585cit3
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585cit3q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585cit6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585cit6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585cit7
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585cit7q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585ciu3
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585ciu3q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585ciu6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585ciu6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585ciu7
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585ciu7q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585oiy6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585qii3
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585qii3q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585qii6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585qii6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585qii7
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585qii7q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585rit6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585rit6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585vit3
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585vit3q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585vit6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585vit6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585vit7
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585vit7q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585zit6
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
stm32u585zit6q
125 ['LSECSSD', 'LSECSS_MSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSS', 'PLL', 'MSI', 'UNLOCK'}
ext/cache/stmicro-html/RM0481-v1 ext/cache/stmicro-pdf/RM0481-v1.pdf
stm32h562agi6
stm32h562aii6
stm32h562igk6
stm32h562igt6
stm32h562iik6
stm32h562iit6
stm32h562rgt6
stm32h562rgv6
stm32h562rit6
stm32h562riv6
stm32h562vgt6
stm32h562vit6
stm32h562zgt6
stm32h562zit6
stm32h563agi6
stm32h563aii6
stm32h563aii6q
stm32h563igk6
stm32h563igt6
stm32h563iik6
stm32h563iik6q
stm32h563iit6
stm32h563iit6q
stm32h563miy3q
stm32h563miy6q
stm32h563miy7q
stm32h563rgt6
stm32h563rgv6
stm32h563rit6
stm32h563riv6
stm32h563vgt6
stm32h563vit6
stm32h563vit6q
stm32h563zgt6
stm32h563zit6
stm32h563zit6q
stm32h573aii6
stm32h573aii6q
stm32h573iik6
stm32h573iik6q
stm32h573iit6
stm32h573iit6q
stm32h573miy3q
stm32h573miy6q
stm32h573miy7q
stm32h573rit6
stm32h573riv6
stm32h573vit6
stm32h573vit6q
stm32h573zit6
stm32h573zit6q
ext/cache/stmicro-html/RM0401-v3 ext/cache/stmicro-pdf/RM0401-v3.pdf
stm32f410c8t3
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410c8t6
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410c8t7
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410c8u6
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410c8u7
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410cbt3
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410cbt6
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410cbt7
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410cbu3
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410cbu6
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410cbu7
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410r8i3
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410r8i6
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410r8i7
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410r8t6
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410rbi3
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410rbi6
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410rbi7
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410rbt3
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410rbt6
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410rbt7
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410t8y6
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410tby3
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410tby6
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
stm32f410tby7
95 ['FMPI2C1_EV', 'I2C4_EV'] {'FMPI2C1', 'EV'} {'EV', 'I2C4'}
96 ['FMPI2C1_ER', 'I2C4_ER'] {'FMPI2C1', 'ER'} {'ER', 'I2C4'}
ext/cache/stmicro-html/RM0376-v7 ext/cache/stmicro-pdf/RM0376-v7.pdf
stm32l052c6t6
stm32l052c6u6
stm32l052c8t3
stm32l052c8t6
stm32l052c8t7
stm32l052c8u3
stm32l052c8u6
stm32l052c8u7
stm32l052k6t6
stm32l052k6t7
stm32l052k6u6
stm32l052k6u7
stm32l052k8t3
stm32l052k8t6
stm32l052k8t7
stm32l052k8u3
stm32l052k8u6
stm32l052k8u7
stm32l052r6h6
stm32l052r6t6
stm32l052r8h6
stm32l052r8h7
stm32l052r8t6
stm32l052r8t7
stm32l052t6y6
stm32l052t6y7
stm32l052t8f3
stm32l052t8f6
stm32l052t8f7
stm32l052t8y3
stm32l052t8y6
stm32l052t8y7
stm32l062c8u6
stm32l062k8t6
stm32l062k8u6
stm32l072cbt6
stm32l072cbu6
stm32l072cby6
stm32l072cze3
stm32l072cze6
stm32l072cze7
stm32l072czt3
stm32l072czt6
stm32l072czt7
stm32l072czu3
stm32l072czu6
stm32l072czu7
stm32l072czy3
stm32l072czy6
stm32l072czy7
stm32l072kbt6
stm32l072kbt7
stm32l072kbu3
stm32l072kbu6
stm32l072kbu7
stm32l072kzt6
stm32l072kzt7
stm32l072kzu6
stm32l072kzu7
stm32l072rbh3
stm32l072rbh6
stm32l072rbh7
stm32l072rbi3
stm32l072rbi6
stm32l072rbi7
stm32l072rbt3
stm32l072rbt6
stm32l072rbt7
stm32l072rzh3
stm32l072rzh6
stm32l072rzh7
stm32l072rzi3
stm32l072rzi6
stm32l072rzi7
stm32l072rzt3
stm32l072rzt6
stm32l072rzt7
stm32l072v8i6
stm32l072v8t6
stm32l072vbi6
stm32l072vbt6
stm32l072vzi6
stm32l072vzt6
stm32l082czu3
stm32l082czu6
stm32l082czu7
stm32l082czy3
stm32l082czy6
stm32l082czy7
stm32l082kbt6
stm32l082kbu6
stm32l082kzt6
stm32l082kzu6
ext/cache/stmicro-html/RM0364-v4 ext/cache/stmicro-pdf/RM0364-v4.pdf
stm32f334c4t6
stm32f334c6t6
stm32f334c6t7
stm32f334c8t6
stm32f334c8t7
stm32f334c8y6
stm32f334c8y7
stm32f334k4t6
stm32f334k4u6
stm32f334k4u7
stm32f334k6t6
stm32f334k6t7
stm32f334k6u6
stm32f334k6u7
stm32f334k8t6
stm32f334k8t7
stm32f334k8u6
stm32f334k8u7
stm32f334r6t6
stm32f334r8t6
stm32f334r8t7
ext/cache/stmicro-html/RM0456-v4 ext/cache/stmicro-pdf/RM0456-v4.pdf
stm32u535cbt6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535cbt6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535cbu6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535cbu6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535cct6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535cct6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535ccu6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535ccu6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535cet6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535cet6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535ceu6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535ceu6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535jey6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535ncy6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535ney6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535rbi6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535rbi6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535rbt6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535rbt6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535rci6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535rci6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535rct6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535rct6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535rei6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535rei6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535ret6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535ret6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535vci6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535vci6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535vct6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535vct6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535vei6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535vei6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535vet6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u535vet6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u545cet6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u545cet6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u545ceu6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u545ceu6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u545jey6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u545ney6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u545rei6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u545rei6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u545ret6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u545ret6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u545vei6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u545vei6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u545vet6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u545vet6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575agi6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575agi6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575aii6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575aii6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575cgt6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575cgt6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575cgu6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575cgu6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575cit6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575cit6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575ciu6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575ciu6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575ogy6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575oiy6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575qgi6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575qgi6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575qii6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575qii6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575rgt6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575rgt6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575rit6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575rit6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575vgt6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575vgt6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575vit6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575vit6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575zgt6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575zgt6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575zit6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u575zit6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585aii6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585aii6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585cit3
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585cit3q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585cit6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585cit6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585cit7
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585cit7q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585ciu3
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585ciu3q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585ciu6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585ciu6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585ciu7
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585ciu7q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585oiy6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585qii3
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585qii3q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585qii6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585qii6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585qii7
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585qii7q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585rit6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585rit6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585vit3
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585vit3q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585vit6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585vit6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585vit7
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585vit7q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585zit6
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
stm32u585zit6q
125 ['LSECSSD', 'LSECSSMSI_PLL_UNLOCK'] {'LSECSSD'} {'LSECSSMSI', 'PLL', 'UNLOCK'}
ext/cache/stmicro-html/RM0091-v9 ext/cache/stmicro-pdf/RM0091-v9.pdf
stm32f031c4t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f031c6t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f031c6t7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f031e6y6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f031f4p6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f031f4p7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f031f6p6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f031f6p7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f031g4u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f031g4u7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f031g6u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f031g6u7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f031k4u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f031k6t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f031k6t7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f031k6u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f031k6u7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f038c6t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f038c6t7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f038e6y6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f038f6p6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f038g6u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f038k6u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042c4t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042c4u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042c6t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042c6t7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042c6u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042c6u7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042f4p6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042f6p6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042f6p7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042g4u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042g6u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042g6u7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042k4t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042k4u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042k6t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042k6t7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042k6u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042k6u7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f042t6y6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f048c6u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f048g6u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f048t6y6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051c4t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051c4u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051c6t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051c6t7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051c6u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051c6u7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051c8t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051c8t7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051c8u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051c8u7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051k4t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051k4t7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051k4u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051k4u7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051k6t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051k6t7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051k6u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051k6u7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051k8t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051k8t7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051k8u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051k8u7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051r4t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051r6t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051r6t7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051r8h6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051r8h7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051r8t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051r8t7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f051t8y6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f058c8u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f058r8h6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f058r8h7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f058r8t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f058r8t7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f058t8y6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'DMA1', 'CHANNEL4', '5'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f071c8t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f071c8u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f071cbt6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f071cbt7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f071cbu6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f071cbu7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f071cby6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f071cby7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f071rbt6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f071rbt7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f071v8h6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f071v8h7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f071v8t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f071v8t7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f071vbh6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f071vbt6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072c8t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072c8t7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072c8u6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072c8u7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072cbt6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072cbt7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072cbu6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072cbu7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072cby6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072cby7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072r8t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072r8t7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072rbh6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072rbh7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072rbi6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072rbi7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072rbt6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072rbt7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072v8h6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072v8t6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072vbh6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f072vbt6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f078cbt6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f078cbu6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f078cby6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f078rbh6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f078rbh7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f078rbt6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f078rbt7
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f078vbh6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f078vbt6
10 ['DMA1_CHANNEL2_3', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'3', 'DMA1', 'CHANNEL2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CHANNEL4_5_6_7', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', '5', '6', 'CHANNEL4'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091cbt6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091cbt7
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091cbu6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091cbu7
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091cct6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091cct7
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091ccu6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091ccu7
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091rbt6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091rch6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091rch7
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091rct6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091rct7
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091rcy6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091rcy7
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091vbt6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091vbt7
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091vch6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091vch7
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091vct6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f091vct7
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f098cct6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f098cct7
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f098ccu6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f098ccu7
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f098rch6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f098rct6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f098rcy6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f098vch6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
stm32f098vct6
9 ['DMA1_CH1', 'DMA1_CHANNEL1'] {'CH1', 'DMA1'} {'CHANNEL1', 'DMA1'}
10 ['DMA1_CH2_3_DMA2_CH1_2', 'DMA2_CHANNEL1_2_DMA_CH2_3'] {'CH2', 'CH1', '3', '2', 'DMA1', 'DMA2'} {'CH2', 'CHANNEL1', '3', '2', 'DMA', 'DMA2'}
11 ['DMA1_CH4_7_DMA2_CH3_5', 'DMA2_CHANNEL3_4_5_DMA_CH4_5_6_7'] {'7', 'DMA1', 'CH4', '5', 'DMA2', 'CH3'} {'4', 'CHANNEL3', '7', 'DMA', '5', 'CH4', '6', 'DMA2'}
ext/cache/stmicro-html/RM0430-v8 ext/cache/stmicro-pdf/RM0430-v8.pdf
stm32f413cgu3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413cgu6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413cgu7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413chu3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413chu6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413chu7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413mgy3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413mgy6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413mgy7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413mhy3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413mhy6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413mhy7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413rgt3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413rgt6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413rgt7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413rht3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413rht6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413rht7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413vgh3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413vgh6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413vgh7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413vgt3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413vgt6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413vgt7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413vhh3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413vhh6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413vhh7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413vht3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413vht6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413vht7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413zgj3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413zgj6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413zgj7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413zgt3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413zgt6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413zgt7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413zhj3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413zhj6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413zhj7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413zht3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413zht6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f413zht7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423chu3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423chu6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423chu7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423mhy3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423mhy6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423mhy7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423rht3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423rht6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423rht7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423vhh3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423vhh6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423vhh7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423vht3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423vht6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423vht7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423zhj3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423zhj6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423zhj7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423zht3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423zht6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f423zht7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
ext/cache/stmicro-html/RM0368-v5 ext/cache/stmicro-pdf/RM0368-v5.pdf
stm32f401cbu3
stm32f401cbu6
stm32f401cbu7
stm32f401cby6
stm32f401ccf6
stm32f401ccf7
stm32f401ccu6
stm32f401ccu7
stm32f401ccy6
stm32f401ccy7
stm32f401cdu6
stm32f401cdy6
stm32f401ceu6
stm32f401cey6
stm32f401rbt6
stm32f401rct6
stm32f401rct7
stm32f401rdt6
stm32f401rdt7
stm32f401ret6
stm32f401ret7
stm32f401vbh3
stm32f401vbh6
stm32f401vbh7
stm32f401vbt3
stm32f401vbt6
stm32f401vbt7
stm32f401vch6
stm32f401vch7
stm32f401vct6
stm32f401vct7
stm32f401vdh6
stm32f401vdt6
stm32f401veh6
stm32f401veh7
stm32f401vet6
stm32f401vet7
ext/cache/stmicro-html/RM0090-v19 ext/cache/stmicro-pdf/RM0090-v19.pdf
stm32f405oey6
stm32f405ogy6
stm32f405rgt6
stm32f405rgt7
stm32f405vgt6
stm32f405vgt7
stm32f405zgt6
stm32f405zgt7
stm32f407ieh6
stm32f407ieh7
stm32f407iet6
stm32f407iet7
stm32f407igh6
stm32f407igh7
stm32f407igt6
stm32f407igt7
stm32f407vet6
stm32f407vgt6
stm32f407vgt7
stm32f407zet6
stm32f407zet7
stm32f407zgt6
stm32f407zgt7
stm32f415ogy6
stm32f415rgt6
stm32f415vgt6
stm32f415zgt6
stm32f417ieh6
stm32f417iet6
stm32f417igh6
stm32f417igh7
stm32f417igt6
stm32f417igt7
stm32f417vet6
stm32f417vgt6
stm32f417vgt7
stm32f417zet6
stm32f417zgt6
stm32f427agh6
stm32f427aih6
stm32f427igh6
stm32f427igt6
stm32f427iih6
stm32f427iih7
stm32f427iit6
stm32f427iit7
stm32f427vgt6
stm32f427vit6
stm32f427vit7
stm32f427zgt6
stm32f427zit6
stm32f427zit7
stm32f429agh6
88 missing LTDC
stm32f429aih6
88 missing LTDC
stm32f429bet6
88 missing LTDC
stm32f429bgt6
88 missing LTDC
stm32f429bit6
88 missing LTDC
stm32f429bit7
88 missing LTDC
stm32f429ieh6
88 missing LTDC
stm32f429iet6
88 missing LTDC
stm32f429igh6
88 missing LTDC
stm32f429igt6
88 missing LTDC
stm32f429iih6
88 missing LTDC
stm32f429iit6
88 missing LTDC
stm32f429neh6
88 missing LTDC
stm32f429ngh6
88 missing LTDC
stm32f429nih6
88 missing LTDC
stm32f429nih7
88 missing LTDC
stm32f429vet6
88 missing LTDC
stm32f429vgt6
88 missing LTDC
stm32f429vit6
88 missing LTDC
stm32f429zet6
88 missing LTDC
stm32f429zgt6
88 missing LTDC
stm32f429zgy6
88 missing LTDC
stm32f429zit6
88 missing LTDC
stm32f429zit7
88 missing LTDC
stm32f429ziy6
88 missing LTDC
stm32f429ziy7
88 missing LTDC
stm32f437aih6
stm32f437igh6
stm32f437igt6
stm32f437iih6
stm32f437iih7
stm32f437iit6
stm32f437iit7
stm32f437vgt6
stm32f437vgt7
stm32f437vit6
stm32f437vit7
stm32f437zgt6
stm32f437zit6
stm32f437zit7
stm32f439aih6
88 missing LTDC
stm32f439bgt6
88 missing LTDC
stm32f439bit6
88 missing LTDC
stm32f439bit7
88 missing LTDC
stm32f439igh6
88 missing LTDC
stm32f439igt6
88 missing LTDC
stm32f439iih6
88 missing LTDC
stm32f439iih7
88 missing LTDC
stm32f439iit6
88 missing LTDC
stm32f439iit7
88 missing LTDC
stm32f439ngh6
88 missing LTDC
stm32f439nih6
88 missing LTDC
stm32f439vgt6
88 missing LTDC
stm32f439vit6
88 missing LTDC
stm32f439zgt6
88 missing LTDC
stm32f439zgt7
88 missing LTDC
stm32f439zgy6
88 missing LTDC
stm32f439zgy7
88 missing LTDC
stm32f439zit6
88 missing LTDC
stm32f439ziy6
88 missing LTDC
ext/cache/stmicro-html/RM0399-v3 ext/cache/stmicro-pdf/RM0399-v3.pdf
stm32h745bgt6@m4
TABLE NOT FOUND!!!
stm32h745bgt6@m7
TABLE NOT FOUND!!!
stm32h745bit3@m4
TABLE NOT FOUND!!!
stm32h745bit3@m7
TABLE NOT FOUND!!!
stm32h745bit6@m4
TABLE NOT FOUND!!!
stm32h745bit6@m7
TABLE NOT FOUND!!!
stm32h745bit7@m4
TABLE NOT FOUND!!!
stm32h745bit7@m7
TABLE NOT FOUND!!!
stm32h745igk6@m4
TABLE NOT FOUND!!!
stm32h745igk6@m7
TABLE NOT FOUND!!!
stm32h745igt6@m4
TABLE NOT FOUND!!!
stm32h745igt6@m7
TABLE NOT FOUND!!!
stm32h745iik3@m4
TABLE NOT FOUND!!!
stm32h745iik3@m7
TABLE NOT FOUND!!!
stm32h745iik6@m4
TABLE NOT FOUND!!!
stm32h745iik6@m7
TABLE NOT FOUND!!!
stm32h745iik7@m4
TABLE NOT FOUND!!!
stm32h745iik7@m7
TABLE NOT FOUND!!!
stm32h745iit3@m4
TABLE NOT FOUND!!!
stm32h745iit3@m7
TABLE NOT FOUND!!!
stm32h745iit6@m4
TABLE NOT FOUND!!!
stm32h745iit6@m7
TABLE NOT FOUND!!!
stm32h745iit7@m4
TABLE NOT FOUND!!!
stm32h745iit7@m7
TABLE NOT FOUND!!!
stm32h745xgh6@m4
TABLE NOT FOUND!!!
stm32h745xgh6@m7
TABLE NOT FOUND!!!
stm32h745xih3@m4
TABLE NOT FOUND!!!
stm32h745xih3@m7
TABLE NOT FOUND!!!
stm32h745xih6@m4
TABLE NOT FOUND!!!
stm32h745xih6@m7
TABLE NOT FOUND!!!
stm32h745xih7@m4
TABLE NOT FOUND!!!
stm32h745xih7@m7
TABLE NOT FOUND!!!
stm32h745zgt6@m4
TABLE NOT FOUND!!!
stm32h745zgt6@m7
TABLE NOT FOUND!!!
stm32h745zit3@m4
TABLE NOT FOUND!!!
stm32h745zit3@m7
TABLE NOT FOUND!!!
stm32h745zit6@m4
TABLE NOT FOUND!!!
stm32h745zit6@m7
TABLE NOT FOUND!!!
stm32h745zit7@m4
TABLE NOT FOUND!!!
stm32h745zit7@m7
TABLE NOT FOUND!!!
stm32h747agi6@m4
TABLE NOT FOUND!!!
stm32h747agi6@m7
TABLE NOT FOUND!!!
stm32h747aii6@m4
TABLE NOT FOUND!!!
stm32h747aii6@m7
TABLE NOT FOUND!!!
stm32h747bgt6@m4
TABLE NOT FOUND!!!
stm32h747bgt6@m7
TABLE NOT FOUND!!!
stm32h747bit6@m4
TABLE NOT FOUND!!!
stm32h747bit6@m7
TABLE NOT FOUND!!!
stm32h747igt6@m4
TABLE NOT FOUND!!!
stm32h747igt6@m7
TABLE NOT FOUND!!!
stm32h747iit6@m4
TABLE NOT FOUND!!!
stm32h747iit6@m7
TABLE NOT FOUND!!!
stm32h747xgh6@m4
TABLE NOT FOUND!!!
stm32h747xgh6@m7
TABLE NOT FOUND!!!
stm32h747xih6@m4
TABLE NOT FOUND!!!
stm32h747xih6@m7
TABLE NOT FOUND!!!
stm32h747ziy6@m4
TABLE NOT FOUND!!!
stm32h747ziy6@m7
TABLE NOT FOUND!!!
stm32h755bit3@m4
TABLE NOT FOUND!!!
stm32h755bit3@m7
TABLE NOT FOUND!!!
stm32h755bit6@m4
TABLE NOT FOUND!!!
stm32h755bit6@m7
TABLE NOT FOUND!!!
stm32h755bit7@m4
TABLE NOT FOUND!!!
stm32h755bit7@m7
TABLE NOT FOUND!!!
stm32h755iik3@m4
TABLE NOT FOUND!!!
stm32h755iik3@m7
TABLE NOT FOUND!!!
stm32h755iik6@m4
TABLE NOT FOUND!!!
stm32h755iik6@m7
TABLE NOT FOUND!!!
stm32h755iik7@m4
TABLE NOT FOUND!!!
stm32h755iik7@m7
TABLE NOT FOUND!!!
stm32h755iit3@m4
TABLE NOT FOUND!!!
stm32h755iit3@m7
TABLE NOT FOUND!!!
stm32h755iit6@m4
TABLE NOT FOUND!!!
stm32h755iit6@m7
TABLE NOT FOUND!!!
stm32h755iit7@m4
TABLE NOT FOUND!!!
stm32h755iit7@m7
TABLE NOT FOUND!!!
stm32h755xih3@m4
TABLE NOT FOUND!!!
stm32h755xih3@m7
TABLE NOT FOUND!!!
stm32h755xih6@m4
TABLE NOT FOUND!!!
stm32h755xih6@m7
TABLE NOT FOUND!!!
stm32h755xih7@m4
TABLE NOT FOUND!!!
stm32h755xih7@m7
TABLE NOT FOUND!!!
stm32h755zit3@m4
TABLE NOT FOUND!!!
stm32h755zit3@m7
TABLE NOT FOUND!!!
stm32h755zit6@m4
TABLE NOT FOUND!!!
stm32h755zit6@m7
TABLE NOT FOUND!!!
stm32h755zit7@m4
TABLE NOT FOUND!!!
stm32h755zit7@m7
TABLE NOT FOUND!!!
stm32h757aii6@m4
TABLE NOT FOUND!!!
stm32h757aii6@m7
TABLE NOT FOUND!!!
stm32h757bit6@m4
TABLE NOT FOUND!!!
stm32h757bit6@m7
TABLE NOT FOUND!!!
stm32h757iit6@m4
TABLE NOT FOUND!!!
stm32h757iit6@m7
TABLE NOT FOUND!!!
stm32h757xih6@m4
TABLE NOT FOUND!!!
stm32h757xih6@m7
TABLE NOT FOUND!!!
stm32h757ziy6@m4
TABLE NOT FOUND!!!
stm32h757ziy6@m7
TABLE NOT FOUND!!!
ext/cache/stmicro-html/RM0444-v5 ext/cache/stmicro-pdf/RM0444-v5.pdf
stm32g031c4t6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031c4u6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031c6t6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031c6u6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031c8t6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031c8t7
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031c8u6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031c8u7
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031f4p3
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031f4p6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031f4p7
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031f6p6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031f6p7
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031f8p6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031g4u6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031g6u3
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031g6u6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031g6u7
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031g8u3
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031g8u6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031g8u7
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031j4m6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031j6m3
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031j6m6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031j6m7
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031k4t3
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031k4t6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031k4t7
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031k4u3
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031k4u6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031k4u7
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031k6t6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031k6u6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031k8t3
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031k8t6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031k8t7
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031k8u3
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031k8u6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031k8u7
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g031y8y6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g041c6t6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g041c6u6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g041c8t6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g041c8u6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g041f6p6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g041f8p6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g041g6u6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g041g8u6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g041j6m6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g041k6t6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g041k6u6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g041k8t6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g041k8u6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g041y8y6
11 ['DMA1_CH4_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', 'OVR', 'DMA1', 'CH4', '5'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051c6t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051c6u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051c8t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051c8u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051f6p6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051f8p6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051f8y6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051g6u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051g8u3
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051g8u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051g8u7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051k6t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051k6t7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051k6u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051k6u7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051k8t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051k8t7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051k8u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g051k8u7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g061c6t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g061c6u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g061c8t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g061c8u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g061f6p6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g061f8p6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g061f8y6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g061g6u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g061g8u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g061k6t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g061k6u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g061k8t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g061k8u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
stm32g071c6t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071c6u3
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071c6u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071c6u7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071c8t3
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071c8t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071c8t7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071c8u3
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071c8u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071c8u7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071cbt3
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071cbt6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071cbt7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071cbu3
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071cbu6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071cbu7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071eby6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071g6u3
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071g6u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071g6u7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071g8u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071g8u6n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071gbu3
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071gbu3n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071gbu6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071gbu6n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071gbu7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071gbu7n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071k6t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071k6u3
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071k6u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071k6u7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071k8t3
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071k8t3n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071k8t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071k8t6n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071k8t7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071k8t7n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071k8u3
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071k8u3n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071k8u6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071k8u6n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071k8u7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071k8u7n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071kbt3
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071kbt3n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071kbt6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071kbt6n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071kbt7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071kbt7n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071kbu3
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071kbu3n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071kbu6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071kbu6n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071kbu7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071kbu7n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071r6t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071r8t6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071rbi6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g071rbt6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g081cbt6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g081cbu6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g081eby6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g081gbu6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g081gbu6n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g081kbt6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g081kbt6n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g081kbu6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g081kbu6n
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g081rbi3
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g081rbi6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g081rbi7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g081rbt3
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g081rbt6
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g081rbt7
11 ['DMA1_CH4_7_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', 'LPUART1', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1cbt6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1cbt6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1cbu6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1cbu6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1cct6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1cct6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1ccu6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1ccu6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1cet6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1cet6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1ceu6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1ceu6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1kbt3
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1kbt3n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1kbt6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1kbt6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1kbt7
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1kbt7n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1kbu3
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1kbu3n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1kbu6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1kbu6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1kbu7
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1kbu7n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1kct6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1kct6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1kcu6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1kcu6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1ket6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1ket6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1keu6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1keu6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1mbt6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1mct6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1met6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1ney6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1rbi6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1rbt6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1rbt6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1rci6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1rci7n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1rct6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1rct6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1rct7
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1rct7n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1rei6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1ret6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1ret6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1vbi6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1vbt6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1vci6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1vct6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1vei6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0b1vet6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1cct6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1cct6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1ccu6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1ccu6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1cet6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1cet6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1ceu6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1ceu6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1kct6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1kct6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1kcu6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1kcu6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1ket6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1ket6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1keu6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1keu6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1mct6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1met6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1ney6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1rci6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1rct6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1rct6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1rei6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1ret6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1ret6n
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1vci6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1vct6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1vei6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
stm32g0c1vet6
11 ['DMA1_CH4_7_DMA2_CH1_5_DMAMUX1_OVR', 'DMA1_CHANNEL4_5_6_7_DMA2_CHANNEL1_2_3_4_5_DMAMUX'] {'CH1', 'DMAMUX1', '7', 'OVR', 'DMA1', 'CH4', '5', 'DMA2'} {'4', 'DMAMUX', 'CHANNEL1', '3', '7', '2', 'DMA1', '5', '6', 'CHANNEL4', 'DMA2'}
29 ['USART3_4_5_6_LPUART1', 'LPUART1_USART3_USART4_5_USART6'] {'4', '5', 'LPUART1', '6', 'USART3'} {'USART4', 'USART6', '5', 'LPUART1', 'USART3'}
ext/cache/stmicro-html/RM0453-v5 ext/cache/stmicro-pdf/RM0453-v5.pdf
stm32wl54ccu6@m0
TABLE NOT FOUND!!!
stm32wl54ccu6@m4
TABLE NOT FOUND!!!
stm32wl54ccu7@m0
TABLE NOT FOUND!!!
stm32wl54ccu7@m4
TABLE NOT FOUND!!!
stm32wl54jci6@m0
TABLE NOT FOUND!!!
stm32wl54jci6@m4
TABLE NOT FOUND!!!
stm32wl54jci7@m0
TABLE NOT FOUND!!!
stm32wl54jci7@m4
TABLE NOT FOUND!!!
stm32wl55ccu6@m0
TABLE NOT FOUND!!!
stm32wl55ccu6@m4
TABLE NOT FOUND!!!
stm32wl55ccu7@m0
TABLE NOT FOUND!!!
stm32wl55ccu7@m4
TABLE NOT FOUND!!!
stm32wl55jci6@m0
TABLE NOT FOUND!!!
stm32wl55jci6@m4
TABLE NOT FOUND!!!
stm32wl55jci7@m0
TABLE NOT FOUND!!!
stm32wl55jci7@m4
TABLE NOT FOUND!!!
ext/cache/stmicro-html/RM0385-v8 ext/cache/stmicro-pdf/RM0385-v8.pdf
stm32f745iek6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f745iek7
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f745iet6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f745iet7
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f745igk6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f745igk7
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f745igt6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f745igt7
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f745veh6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f745veh7
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f745vet6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f745vet7
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f745vgh6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f745vgt6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f745zet6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f745zgt6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f745zgt7
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746bet6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746bgt6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746bgt7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746iek6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746iet6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746igk6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746igk7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746igt6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746igt7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746neh6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746ngh6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746ngh7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746veh6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746vet6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746vgh6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746vgh7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746vgt6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746vgt7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746zet6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746zey6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746zgt6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746zgt7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746zgy6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f746zgy7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f750n8h6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f750n8h7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f750v8t6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f750v8t7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f750z8t6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f750z8t7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f756bgt6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f756igk6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f756igt6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f756ngh6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f756vgh6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f756vgt6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f756zgt6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f756zgy6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
ext/cache/stmicro-html/RM0451-v3 ext/cache/stmicro-pdf/RM0451-v3.pdf
stm32l010c6t6
stm32l010f4p6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l010k4t6
11 ['DMA1_CHANNEL4_5', 'DMA1_CHANNEL4_7'] {'DMA1', 'CHANNEL4', '5'} {'DMA1', '7', 'CHANNEL4'}
stm32l010k8t6
stm32l010r8t6
stm32l010rbt6
ext/cache/stmicro-html/RM0038-v17 ext/cache/stmicro-pdf/RM0038-v17.pdf
stm32l100c6u6
TABLE NOT FOUND!!!
stm32l100c6u6a
TABLE NOT FOUND!!!
stm32l100r8t6
TABLE NOT FOUND!!!
stm32l100r8t6a
TABLE NOT FOUND!!!
stm32l100rbt6
TABLE NOT FOUND!!!
stm32l100rbt6a
TABLE NOT FOUND!!!
stm32l100rct6
TABLE NOT FOUND!!!
stm32l151c6t6
TABLE NOT FOUND!!!
stm32l151c6t6a
TABLE NOT FOUND!!!
stm32l151c6u6
TABLE NOT FOUND!!!
stm32l151c6u6a
TABLE NOT FOUND!!!
stm32l151c8t6
TABLE NOT FOUND!!!
stm32l151c8t6a
TABLE NOT FOUND!!!
stm32l151c8u6
TABLE NOT FOUND!!!
stm32l151c8u6a
TABLE NOT FOUND!!!
stm32l151cbt3
TABLE NOT FOUND!!!
stm32l151cbt6
TABLE NOT FOUND!!!
stm32l151cbt6a
TABLE NOT FOUND!!!
stm32l151cbt7
TABLE NOT FOUND!!!
stm32l151cbu3
TABLE NOT FOUND!!!
stm32l151cbu6
TABLE NOT FOUND!!!
stm32l151cbu6a
TABLE NOT FOUND!!!
stm32l151cbu7
TABLE NOT FOUND!!!
stm32l151cct6
TABLE NOT FOUND!!!
stm32l151cct7
TABLE NOT FOUND!!!
stm32l151ccu6
TABLE NOT FOUND!!!
stm32l151ccu7
TABLE NOT FOUND!!!
stm32l151qch6
TABLE NOT FOUND!!!
stm32l151qdh6
TABLE NOT FOUND!!!
stm32l151qeh6
TABLE NOT FOUND!!!
stm32l151r6h6
TABLE NOT FOUND!!!
stm32l151r6h6a
TABLE NOT FOUND!!!
stm32l151r6t6
TABLE NOT FOUND!!!
stm32l151r6t6a
TABLE NOT FOUND!!!
stm32l151r8h6
TABLE NOT FOUND!!!
stm32l151r8h6a
TABLE NOT FOUND!!!
stm32l151r8t6
TABLE NOT FOUND!!!
stm32l151r8t6a
TABLE NOT FOUND!!!
stm32l151rbh3
TABLE NOT FOUND!!!
stm32l151rbh6
TABLE NOT FOUND!!!
stm32l151rbh6a
TABLE NOT FOUND!!!
stm32l151rbh7
TABLE NOT FOUND!!!
stm32l151rbt3
TABLE NOT FOUND!!!
stm32l151rbt6
TABLE NOT FOUND!!!
stm32l151rbt6a
TABLE NOT FOUND!!!
stm32l151rbt7
TABLE NOT FOUND!!!
stm32l151rct6
TABLE NOT FOUND!!!
stm32l151rct6a
TABLE NOT FOUND!!!
stm32l151rcy6
TABLE NOT FOUND!!!
stm32l151rdt6
TABLE NOT FOUND!!!
stm32l151rdt7
TABLE NOT FOUND!!!
stm32l151rdy6
TABLE NOT FOUND!!!
stm32l151rdy7
TABLE NOT FOUND!!!
stm32l151ret6
TABLE NOT FOUND!!!
stm32l151ucy3
TABLE NOT FOUND!!!
stm32l151ucy6
TABLE NOT FOUND!!!
stm32l151ucy7
TABLE NOT FOUND!!!
stm32l151v8h6
TABLE NOT FOUND!!!
stm32l151v8h6a
TABLE NOT FOUND!!!
stm32l151v8t6
TABLE NOT FOUND!!!
stm32l151v8t6a
TABLE NOT FOUND!!!
stm32l151vbh3
TABLE NOT FOUND!!!
stm32l151vbh6
TABLE NOT FOUND!!!
stm32l151vbh6a
TABLE NOT FOUND!!!
stm32l151vbh7
TABLE NOT FOUND!!!
stm32l151vbt3
TABLE NOT FOUND!!!
stm32l151vbt6
TABLE NOT FOUND!!!
stm32l151vbt6a
TABLE NOT FOUND!!!
stm32l151vbt7
TABLE NOT FOUND!!!
stm32l151vch3
TABLE NOT FOUND!!!
stm32l151vch6
TABLE NOT FOUND!!!
stm32l151vch7
TABLE NOT FOUND!!!
stm32l151vct3
TABLE NOT FOUND!!!
stm32l151vct6
TABLE NOT FOUND!!!
stm32l151vct6a
TABLE NOT FOUND!!!
stm32l151vct7
TABLE NOT FOUND!!!
stm32l151vdt6
TABLE NOT FOUND!!!
stm32l151vdt6x
TABLE NOT FOUND!!!
stm32l151vdy6x
TABLE NOT FOUND!!!
stm32l151vet3
TABLE NOT FOUND!!!
stm32l151vet6
TABLE NOT FOUND!!!
stm32l151vet7
TABLE NOT FOUND!!!
stm32l151vey3
TABLE NOT FOUND!!!
stm32l151vey6
TABLE NOT FOUND!!!
stm32l151vey7
TABLE NOT FOUND!!!
stm32l151zct6
TABLE NOT FOUND!!!
stm32l151zdt6
TABLE NOT FOUND!!!
stm32l151zet6
TABLE NOT FOUND!!!
stm32l152c6t6
TABLE NOT FOUND!!!
stm32l152c6t6a
TABLE NOT FOUND!!!
stm32l152c6u6
TABLE NOT FOUND!!!
stm32l152c6u6a
TABLE NOT FOUND!!!
stm32l152c8t6
TABLE NOT FOUND!!!
stm32l152c8t6a
TABLE NOT FOUND!!!
stm32l152c8u6
TABLE NOT FOUND!!!
stm32l152c8u6a
TABLE NOT FOUND!!!
stm32l152cbt6
TABLE NOT FOUND!!!
stm32l152cbt6a
TABLE NOT FOUND!!!
stm32l152cbu6
TABLE NOT FOUND!!!
stm32l152cbu6a
TABLE NOT FOUND!!!
stm32l152cct3
TABLE NOT FOUND!!!
stm32l152cct6
TABLE NOT FOUND!!!
stm32l152cct7
TABLE NOT FOUND!!!
stm32l152ccu3
TABLE NOT FOUND!!!
stm32l152ccu6
TABLE NOT FOUND!!!
stm32l152ccu7
TABLE NOT FOUND!!!
stm32l152qch6
TABLE NOT FOUND!!!
stm32l152qdh6
TABLE NOT FOUND!!!
stm32l152qeh6
TABLE NOT FOUND!!!
stm32l152r6h6
TABLE NOT FOUND!!!
stm32l152r6h6a
TABLE NOT FOUND!!!
stm32l152r6t6
TABLE NOT FOUND!!!
stm32l152r6t6a
TABLE NOT FOUND!!!
stm32l152r8h6
TABLE NOT FOUND!!!
stm32l152r8h6a
TABLE NOT FOUND!!!
stm32l152r8t6
TABLE NOT FOUND!!!
stm32l152r8t6a
TABLE NOT FOUND!!!
stm32l152rbh6
TABLE NOT FOUND!!!
stm32l152rbh6a
TABLE NOT FOUND!!!
stm32l152rbt6
TABLE NOT FOUND!!!
stm32l152rbt6a
TABLE NOT FOUND!!!
stm32l152rct3
TABLE NOT FOUND!!!
stm32l152rct6
TABLE NOT FOUND!!!
stm32l152rct6a
TABLE NOT FOUND!!!
stm32l152rct7
TABLE NOT FOUND!!!
stm32l152rdt6
TABLE NOT FOUND!!!
stm32l152rdy6
TABLE NOT FOUND!!!
stm32l152ret6
TABLE NOT FOUND!!!
stm32l152ucy6
TABLE NOT FOUND!!!
stm32l152v8h6
TABLE NOT FOUND!!!
stm32l152v8h6a
TABLE NOT FOUND!!!
stm32l152v8t6
TABLE NOT FOUND!!!
stm32l152v8t6a
TABLE NOT FOUND!!!
stm32l152vbh6
TABLE NOT FOUND!!!
stm32l152vbh6a
TABLE NOT FOUND!!!
stm32l152vbt6
TABLE NOT FOUND!!!
stm32l152vbt6a
TABLE NOT FOUND!!!
stm32l152vch3
TABLE NOT FOUND!!!
stm32l152vch6
TABLE NOT FOUND!!!
stm32l152vch7
TABLE NOT FOUND!!!
stm32l152vct3
TABLE NOT FOUND!!!
stm32l152vct6
TABLE NOT FOUND!!!
stm32l152vct6a
TABLE NOT FOUND!!!
stm32l152vct7
TABLE NOT FOUND!!!
stm32l152vdt6
TABLE NOT FOUND!!!
stm32l152vdt6x
TABLE NOT FOUND!!!
stm32l152vet3
TABLE NOT FOUND!!!
stm32l152vet6
TABLE NOT FOUND!!!
stm32l152vet7
TABLE NOT FOUND!!!
stm32l152vey3
TABLE NOT FOUND!!!
stm32l152vey6
TABLE NOT FOUND!!!
stm32l152vey7
TABLE NOT FOUND!!!
stm32l152zct6
TABLE NOT FOUND!!!
stm32l152zdt6
TABLE NOT FOUND!!!
stm32l152zet3
TABLE NOT FOUND!!!
stm32l152zet6
TABLE NOT FOUND!!!
stm32l152zet7
TABLE NOT FOUND!!!
stm32l162qch6
TABLE NOT FOUND!!!
stm32l162qdh3
TABLE NOT FOUND!!!
stm32l162qdh6
TABLE NOT FOUND!!!
stm32l162qdh7
TABLE NOT FOUND!!!
stm32l162rct6
TABLE NOT FOUND!!!
stm32l162rct6a
TABLE NOT FOUND!!!
stm32l162rdt6
TABLE NOT FOUND!!!
stm32l162rdy6
TABLE NOT FOUND!!!
stm32l162ret6
TABLE NOT FOUND!!!
stm32l162vch3
TABLE NOT FOUND!!!
stm32l162vch6
TABLE NOT FOUND!!!
stm32l162vch7
TABLE NOT FOUND!!!
stm32l162vct3
TABLE NOT FOUND!!!
stm32l162vct6
TABLE NOT FOUND!!!
stm32l162vct6a
TABLE NOT FOUND!!!
stm32l162vct7
TABLE NOT FOUND!!!
stm32l162vdt6
TABLE NOT FOUND!!!
stm32l162vdy6x
TABLE NOT FOUND!!!
stm32l162vet6
TABLE NOT FOUND!!!
stm32l162vey6
TABLE NOT FOUND!!!
stm32l162zct6
TABLE NOT FOUND!!!
stm32l162zdt6
TABLE NOT FOUND!!!
stm32l162zet6
TABLE NOT FOUND!!!
ext/cache/stmicro-html/RM0453-v3 ext/cache/stmicro-pdf/RM0453-v3.pdf
stm32wl54ccu6@m0
TABLE NOT FOUND!!!
stm32wl54ccu6@m4
TABLE NOT FOUND!!!
stm32wl54ccu7@m0
TABLE NOT FOUND!!!
stm32wl54ccu7@m4
TABLE NOT FOUND!!!
stm32wl54jci6@m0
TABLE NOT FOUND!!!
stm32wl54jci6@m4
TABLE NOT FOUND!!!
stm32wl54jci7@m0
TABLE NOT FOUND!!!
stm32wl54jci7@m4
TABLE NOT FOUND!!!
stm32wl55ccu6@m0
TABLE NOT FOUND!!!
stm32wl55ccu6@m4
TABLE NOT FOUND!!!
stm32wl55ccu7@m0
TABLE NOT FOUND!!!
stm32wl55ccu7@m4
TABLE NOT FOUND!!!
stm32wl55jci6@m0
TABLE NOT FOUND!!!
stm32wl55jci6@m4
TABLE NOT FOUND!!!
stm32wl55jci7@m0
TABLE NOT FOUND!!!
stm32wl55jci7@m4
TABLE NOT FOUND!!!
ext/cache/stmicro-html/RM0390-v6 ext/cache/stmicro-pdf/RM0390-v6.pdf
stm32f446mcy6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446mey6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446rct6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446rct7
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446ret6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446ret7
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446vct6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446vct7
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446vet6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446vet7
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446zch6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446zch7
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446zcj6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446zcj7
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446zct6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446zct7
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446zeh6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446zeh7
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446zej6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446zej7
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446zet6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
stm32f446zet7
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
94 ['SPDIF_RX', 'SPDIF-RX'] {'SPDIF', 'RX'} {'SPDIF-RX'}
96 ['FMPI2C1_ER', 'FMPI2C1ERROR'] {'FMPI2C1', 'ER'} {'FMPI2C1ERROR'}
ext/cache/stmicro-html/RM0386-v5 ext/cache/stmicro-pdf/RM0386-v5.pdf
stm32f469aeh6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469aeh7
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469aey6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469agh6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469agy6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469aih6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469aiy6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469bet6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469bgt6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469bit6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469bit7
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469ieh6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469iet6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469igh6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469igt6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469iih6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469iit6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469neh6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469ngh6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469nih6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469nih7
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469vet6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469vgt6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469vit6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469zet6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469zgt6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f469zit6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479agh6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479agy6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479aih6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479aiy6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479bgt6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479bit6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479igh6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479igt6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479igt7
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479iih6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479iih7
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479iit6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479iit7
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479ngh6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479nih6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479vgt6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479vit6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479zgt6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
stm32f479zit6
42 ['OTG_FS_WKP', 'OTG_FSWKP'] {'OTG', 'FS', 'WKP'} {'OTG', 'FSWKP'}
88 missing LTDC
ext/cache/stmicro-html/RM0008-v21 ext/cache/stmicro-pdf/RM0008-v21.pdf
stm32f101c4t6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101c6t6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101c8t6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101c8u6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101cbt6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101cbu6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101r4t6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101r6t6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101r8t6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101rbh6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101rbt6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101rct6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101rdt6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101ret6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101rft6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101rgt6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101t4u6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101t6u6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101t8u6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101tbu6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101v8t6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101vbt6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101vct6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101vdt6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101vet6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101vft6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101vgt6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101zct6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101zdt6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101zet6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101zft6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f101zgt6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f102c4t6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f102c6t6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f102c8t6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f102cbt6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f102r4t6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f102r6t6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f102r8t6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f102rbt6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103c4t6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103c6t6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103c6u6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103c8t6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103c8t7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103cbt6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103cbt7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103cbu6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103cbu7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103r4h6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103r4t6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103r6h6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103r6t6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103r8h6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103r8h7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103r8t6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103r8t7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103rbh6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103rbh7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103rbt6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103rbt7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103rct6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103rct7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103rcy6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103rcy7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103rdt6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103rdy6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103ret6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103ret7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103rey6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103rey7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103rft6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103rft7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103rgt6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103rgt7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103t4u6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103t6u6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103t8u6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103t8u7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103tbu6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103tbu7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103v8h6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103v8t6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vbh6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vbh7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vbi6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vbi7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vbt6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vbt7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vch6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vch7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vct6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vct7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vdh6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vdh7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vdt6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vdt7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103veh6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103veh7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vet6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vet7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vft6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vft7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vgt6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103vgt7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zch6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zch7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zct6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zct7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zdh6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zdh7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zdt6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zdt7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zeh6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zeh7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zet6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zet7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zfh6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zfh7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zft6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zft7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zgh6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zgh7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zgt6
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f103zgt7
19 ['USB_HP_CAN1_TX', 'USB_HP_CAN_TX'] {'HP', 'USB', 'TX', 'CAN1'} {'HP', 'USB', 'CAN', 'TX'}
20 ['USB_LP_CAN1_RX0', 'USB_LP_CAN_RX0'] {'RX0', 'USB', 'LP', 'CAN1'} {'RX0', 'USB', 'LP', 'CAN'}
21 ['CAN1_RX1', 'CAN_RX1'] {'RX1', 'CAN1'} {'RX1', 'CAN'}
22 ['CAN1_SCE', 'CAN_SCE'] {'SCE', 'CAN1'} {'CAN', 'SCE'}
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f105r8t6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f105r8t7
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f105rbt6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f105rbt7
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f105rct6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f105rct7
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f105v8h6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f105v8h7
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f105v8t6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f105v8t7
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f105vbh6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f105vbh7
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f105vbt6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f105vbt7
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f105vct6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f105vct7
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f107rbt6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f107rbt7
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f107rct6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f107rct7
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f107vbt6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f107vbt7
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f107vch6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f107vch7
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f107vct6
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
stm32f107vct7
41 ['RTC_ALARM', 'RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM'}
ext/cache/stmicro-html/RM0471-v6 ext/cache/stmicro-pdf/RM0471-v6.pdf
stm32wb30ceu6a
TABLE NOT FOUND!!!
stm32wb50cgu6
TABLE NOT FOUND!!!
ext/cache/stmicro-html/RM0394-v4 ext/cache/stmicro-pdf/RM0394-v4.pdf
stm32l412c8t6
stm32l412c8u6
stm32l412cbt3
stm32l412cbt3p
stm32l412cbt6
stm32l412cbt6p
stm32l412cbt7
stm32l412cbt7p
stm32l412cbu3
stm32l412cbu3p
stm32l412cbu6
stm32l412cbu6p
stm32l412cbu7
stm32l412cbu7p
stm32l412k8t6
stm32l412k8u6
stm32l412kbt3
stm32l412kbt6
stm32l412kbt7
stm32l412kbu3
stm32l412kbu6
stm32l412kbu7
stm32l412r8i6
stm32l412r8t6
stm32l412rbi6
stm32l412rbi6p
stm32l412rbt6
stm32l412rbt6p
stm32l412t8y6
stm32l412tby6
stm32l412tby6p
stm32l422cbt6
stm32l422cbu6
stm32l422kbt6
stm32l422kbu6
stm32l422rbi6
stm32l422rbt6
stm32l422tby6
stm32l431cbt6
stm32l431cbt7
stm32l431cbu6
stm32l431cbu7
stm32l431cby6
stm32l431cby7
stm32l431cct6
stm32l431ccu6
stm32l431ccy6
stm32l431kbu6
stm32l431kcu6
stm32l431rbi3
stm32l431rbi6
stm32l431rbi7
stm32l431rbt3
stm32l431rbt6
stm32l431rbt7
stm32l431rby3
stm32l431rby6
stm32l431rby7
stm32l431rci6
stm32l431rct6
stm32l431rcy6
stm32l431vci6
stm32l431vci7
stm32l431vct6
stm32l431vct7
stm32l432kbu6
stm32l432kcu6
stm32l433cbt6
stm32l433cbt7
stm32l433cbu6
stm32l433cbu7
stm32l433cby6
stm32l433cby7
stm32l433cct3
stm32l433cct6
stm32l433cct7
stm32l433ccu3
stm32l433ccu6
stm32l433ccu7
stm32l433ccy3
stm32l433ccy6
stm32l433ccy7
stm32l433rbi6
stm32l433rbt6
stm32l433rby6
stm32l433rci3
stm32l433rci6
stm32l433rci7
stm32l433rct3
stm32l433rct3p
stm32l433rct6
stm32l433rct6p
stm32l433rct7
stm32l433rct7p
stm32l433rcy3
stm32l433rcy6
stm32l433rcy7
stm32l433vci3
stm32l433vci6
stm32l433vci7
stm32l433vct3
stm32l433vct6
stm32l433vct7
stm32l442kcu6
stm32l443ccf6
stm32l443cct6
stm32l443ccu6
stm32l443ccy6
stm32l443rci3
stm32l443rci6
stm32l443rci7
stm32l443rct3
stm32l443rct6
stm32l443rct7
stm32l443rcy3
stm32l443rcy6
stm32l443rcy7
stm32l443vci6
stm32l443vct6
stm32l451ccu3
stm32l451ccu6
stm32l451ccu7
stm32l451cet6
stm32l451ceu6
stm32l451rci3
stm32l451rci6
stm32l451rci7
stm32l451rct3
stm32l451rct6
stm32l451rct7
stm32l451rcy3
stm32l451rcy6
stm32l451rcy7
stm32l451rei6
stm32l451ret6
stm32l451rey6
stm32l451vci6
stm32l451vct6
stm32l451vei6
stm32l451vet6
stm32l452ccu6
stm32l452cet3
stm32l452cet3p
stm32l452cet6
stm32l452cet6p
stm32l452cet7
stm32l452cet7p
stm32l452ceu3
stm32l452ceu6
stm32l452ceu7
stm32l452rci6
stm32l452rct6
stm32l452rcy6
stm32l452rei3
stm32l452rei6
stm32l452rei7
stm32l452ret3
stm32l452ret3p
stm32l452ret6
stm32l452ret6p
stm32l452ret7
stm32l452ret7p
stm32l452rey3
stm32l452rey3p
stm32l452rey6
stm32l452rey6p
stm32l452rey7
stm32l452rey7p
stm32l452vci6
stm32l452vct6
stm32l452vei3
stm32l452vei6
stm32l452vei7
stm32l452vet3
stm32l452vet6
stm32l452vet7
stm32l462cet3
stm32l462cet6
stm32l462cet7
stm32l462ceu3
stm32l462ceu6
stm32l462ceu7
stm32l462rei6
stm32l462ret6
stm32l462rey6
stm32l462vei6
stm32l462vet6
ext/cache/stmicro-html/RM0492-v2 ext/cache/stmicro-pdf/RM0492-v2.pdf
stm32h503cbt6
stm32h503cbu6
stm32h503eby6
stm32h503kbu6
stm32h503rbt6
ext/cache/stmicro-html/RM0433-v8 ext/cache/stmicro-pdf/RM0433-v8.pdf
stm32h742agi6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742aii6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742bgt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742bit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742igk6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742igt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742iik6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742iit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742vgh6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742vgt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742vih6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742vit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742xgh6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742xih6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742zgt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h742zit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743agi6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743aii6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743bgt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743bit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743igk6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743igt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743iik6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743iit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743vgh6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743vgt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743vih6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743vit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743xgh6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743xih6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743zgt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h743zit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h750ibk6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h750ibt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h750vbt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h750xbh6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h750zbt6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h753aii6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h753bit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h753iik6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h753iit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h753vih6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h753vit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h753xih6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
stm32h753zit6
27 ['TIM1_CC', 'TIM_CC'] {'TIM1', 'CC'} {'CC', 'TIM'}
125 ['HSEM1', 'HSEM0'] {'HSEM1'} {'HSEM0'}
ext/cache/stmicro-html/RM0410-v4 ext/cache/stmicro-pdf/RM0410-v4.pdf
stm32f765bgt6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765bit6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765igk6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765igt6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765iik6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765iik7
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765iit6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765iit7
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765ngh6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765ngh7
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765nih6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765nih7
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765vgh6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765vgh7
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765vgt6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765vgt7
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765vih6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765vit6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765zgt6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765zgt7
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765zit6
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f765zit7
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767bgt6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767bit6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767igk6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767igt6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767iik6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767iit6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767ngh6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767nih6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767nih7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767vgh6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767vgh7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767vgt6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767vgt7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767vih6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767vih7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767vit6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767vit7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767zgt6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f767zit6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f768aiy6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f769agy6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f769aiy6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f769bgt6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f769bit6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f769igt6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f769iit6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f769ngh6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f769nih6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f777bit6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f777iik6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f777iik7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f777iit6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f777iit7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f777nih6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f777nih7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f777vih6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f777vih7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f777vit6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f777vit7
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f777zit6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f778aiy6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f779aiy6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f779bit6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f779iit6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
stm32f779nih6
88 missing LTDC
93 ['LPTIM1', 'LPTIMER1'] {'LPTIM1'} {'LPTIMER1'}
ext/cache/stmicro-html/RM0461-v5 ext/cache/stmicro-pdf/RM0461-v5.pdf
stm32wle4c8u6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle4cbu6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle4ccu6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle4ccu7
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle4j8i6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle4jbi6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle4jci6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle4jci7
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle5c8u6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle5cbu6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle5ccu6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle5ccu7
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle5j8i6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle5jbi6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle5jci6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle5jci7
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
ext/cache/stmicro-html/RM0490-v3 ext/cache/stmicro-pdf/RM0490-v3.pdf
stm32c011d6y6
stm32c011f4p6
stm32c011f4u6
stm32c011f6p6
stm32c011f6u6
stm32c011j4m6
stm32c011j6m6
stm32c031c4t6
stm32c031c4u6
stm32c031c6t6
stm32c031c6u6
stm32c031f4p6
stm32c031f6p6
stm32c031g4u6
stm32c031g6u6
stm32c031k4t6
stm32c031k4u6
stm32c031k6t6
stm32c031k6u6
ext/cache/stmicro-html/RM0461-v7 ext/cache/stmicro-pdf/RM0461-v7.pdf
stm32wle4c8u6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle4cbu6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle4ccu6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle4ccu7
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle4j8i6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle4jbi6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle4jci6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle4jci7
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle5c8u6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle5cbu6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle5ccu6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle5ccu7
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle5j8i6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle5jbi6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle5jci6
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
stm32wle5jci7
44 missing SUBGHZSPI
50 ['SUBGHZ_RADIO', 'BUSY_RADIOIRQ'] {'SUBGHZ', 'RADIO'} {'BUSY', 'RADIOIRQ'}
ext/cache/stmicro-html/RM0402-v6 ext/cache/stmicro-pdf/RM0402-v6.pdf
stm32f412ceu6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412cgu6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412ret6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412ret7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412rey6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412rey6p
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412rey7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412rey7p
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412rgt6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412rgy6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412rgy6p
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412veh3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412veh6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412veh7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412vet3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412vet6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412vet7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412vgh6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412vgh7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412vgt6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412vgt7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412zej3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412zej6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412zej7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412zet3
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412zet6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412zet7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412zgj6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412zgj7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412zgt6
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
stm32f412zgt7
41 ['RTC_ALARM', 'EXTI17_RTCALARM'] {'RTC', 'ALARM'} {'RTCALARM', 'EXTI17'}
92 ['QUADSPI', 'QUAD-SPI'] {'QUADSPI'} {'QUAD-SPI'}
95 ['FMPI2C1_EV', 'I2CFMP1EVENT'] {'FMPI2C1', 'EV'} {'I2CFMP1EVENT'}
96 ['FMPI2C1_ER', 'I2CFMP1ERROR'] {'FMPI2C1', 'ER'} {'I2CFMP1ERROR'}
ext/cache/stmicro-html/RM0438-v7 ext/cache/stmicro-pdf/RM0438-v7.pdf
stm32l552cct6
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552ccu6
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552cet6
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552cet6p
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552ceu6
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552ceu6p
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552mey6p
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552mey6q
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552qci6q
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552qei6
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552qei6p
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552qei6q
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552rct3
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552rct6
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552rct7
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552ret6
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552ret6p
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552ret6q
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552vct6q
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552vet6
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552vet6q
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552zct6q
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552zet3
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552zet3q
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552zet6
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552zet6q
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552zet7
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l552zet7q
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l562cet6
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l562cet6p
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l562ceu6
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l562ceu6p
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l562mey6p
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l562mey6q
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l562qei6
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l562qei6p
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l562qei6q
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l562ret6
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l562ret6p
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l562ret6q
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l562vet6
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l562vet6q
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l562zet6
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
stm32l562zet6q
45 missing TIM2
46 missing TIM3
47 missing TIM4
48 missing TIM5
49 missing TIM6
50 ['TIM7', 'TIM2'] {'TIM7'} {'TIM2'}
ext/cache/stmicro-html/RM0473-v6 ext/cache/stmicro-pdf/RM0473-v6.pdf
stm32wb15ccu6
TABLE NOT FOUND!!!
stm32wb15ccu6e
TABLE NOT FOUND!!!
stm32wb15ccu7
TABLE NOT FOUND!!!
stm32wb15ccu7e
TABLE NOT FOUND!!!
stm32wb15ccy6
TABLE NOT FOUND!!!
stm32wb15ccy7
TABLE NOT FOUND!!!
