
"C:/lscc/radiant/3.2/tcltk/windows/bin/tclsh" "es4finalproj_impl_1_synthesize.tcl"

cpe -f es4finalproj_impl_1.cprj mypll.cprj -a iCE40UP -o es4finalproj_impl_1_cpe.ldc
WARNING - No user LDC/SDC file specified in the project.
Analyzing Verilog file C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v. VERI-1482
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(1): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v(40): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(2): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_add.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_add.v(50): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(3): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(4): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_counter.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_counter.v(39): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(5): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v(44): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(6): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(7): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_mac.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_mac.v(52): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(8): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(9): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(10): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_mult.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_mult.v(51): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(11): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(12): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(13): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_rom.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_rom.v(45): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(14): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_sub.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_sub.v(50): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(15): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(16): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file C:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - C:/lscc/radiant/3.2/ip/pmi/pmi_iCE40UP.v(17): analyzing included file C:/lscc/radiant/3.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/mypll/rtl/mypll.v. VERI-1482
Analyzing Verilog file C:/lscc/radiant/3.2/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v. VERI-1482
Top module name (Verilog): mypll
INFO - C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/mypll/rtl/mypll.v(11): compiling module mypll. VERI-1018
INFO - C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/mypll/rtl/mypll.v(105): compiling module mypll_ipgen_lscc_pll(DIVR=&quot;0&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
INFO - C:/lscc/radiant/3.2/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,DIVF=&quot;66&quot;,DIVQ=&quot;5&quot;,FILTER_RANGE=&quot;1&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;12.000000&quot;). VERI-1018
Last elaborated design is mypll()
Source compile complete.
INFO - Setting top as top module.
WARNING - No user LDC/SDC file specified in the project.
Analyzing Verilog file c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_add.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/3.2/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/lscc/radiant/3.2/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/3.2/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file mypll.v. VERI-1482
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/display.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/display.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/display.vhd(5): analyzing entity display. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/display.vhd(21): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/nes.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/nes.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/nes.vhd(7): analyzing entity nes. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/nes.vhd(20): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/pattern_gen.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/pattern_gen.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/pattern_gen.vhd(6): analyzing entity pattern_gen. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/pattern_gen.vhd(44): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/randompos.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/randompos.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/randompos.vhd(8): analyzing entity randompos. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/randompos.vhd(16): analyzing architecture synth. VHDL-1010
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/randompos.vhd(28): input pin size_res has no actual or default value. VHDL-9000
INFO - C:/lscc/radiant/3.2/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(1155): size_res is declared here. VHDL-1259
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/topmodule.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/topmodule.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/topmodule.vhd(5): analyzing entity top. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/topmodule.vhd(26): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/vga.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/vga.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/vga.vhd(5): analyzing entity vga. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/vga.vhd(19): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/snakepos.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/snakepos.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/snakepos.vhd(8): analyzing entity snakepos. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/snakepos.vhd(35): analyzing architecture synth. VHDL-1010
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/board.vhd. VHDL-1481
Analyzing VHDL file c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/board.vhd

INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/board.vhd(6): analyzing entity board. VHDL-1012
INFO - c:/users/gsess/onedrive/documents/es4_final_proj/es4_snake/source/impl_1/board.vhd(20): analyzing architecture synth. VHDL-1010
INFO - The default VHDL library search path is now "C:/Users/gsess/OneDrive/Documents/es4_final_proj/ES4_Snake/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): top
Source compile complete.
Starting IP constraint check for mypll.
Writing output files.
CPE Completed. es4finalproj_impl_1_cpe.ldc and CPEReport.txt produced.


synthesis -f es4finalproj_impl_1_lattice.synproj
