#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Feb 11 21:18:33 2016
# Process ID: 12484
# Current directory: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent400 C:\Users\junhao.zhang.freddie\Vivado_Projects\lab3\project_1\project_1.xpr
# Log file: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/vivado.log
# Journal file: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 21:24:35 2016...
open_project C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'project0_demo' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj project0_demo_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project0_demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot project0_demo_behav xil_defaultlib.project0_demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <top> not found while processing module instance <uut> [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v:8]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
remove_files C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v w ]
add_files C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
set_property top abc [current_fileset]
set_property top abc [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:22]
ERROR: [VRFC 10-1040] module abc ignored due to previous errors [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:3]
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:22]
ERROR: [VRFC 10-1040] module abc ignored due to previous errors [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:3]
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:26]
ERROR: [VRFC 10-1040] module abc ignored due to previous errors [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:3]
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:26]
ERROR: [VRFC 10-1040] module abc ignored due to previous errors [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:3]
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
ERROR: [VRFC 10-1280] procedural assignment to a non-register led is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:25]
ERROR: [VRFC 10-1040] module abc ignored due to previous errors [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:3]
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:19]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sw is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:22]
ERROR: [VRFC 10-1040] module abc ignored due to previous errors [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:3]
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2458] undeclared symbol sw, assumed default net type wire [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:13]
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:14]
ERROR: [VRFC 10-41] module instantiations in compilation scope are not allowed [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:12]
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:12]
ERROR: [VRFC 10-1342] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:17]
ERROR: [VRFC 10-1412] syntax error near initial [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:20]
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log' file for more information.
reset_run synth_1
launch_runs synth_1
[Thu Feb 11 21:41:10 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v w ]
add_files -fileset sim_1 C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v
set_property top abc_tb [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register led is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v:22]
ERROR: [VRFC 10-1040] module abc_tb ignored due to previous errors [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v:3]
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register led is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v:22]
ERROR: [VRFC 10-1040] module abc_tb ignored due to previous errors [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v:3]
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 21:53:25 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 848.105 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 861.457 ; gain = 13.352
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register led is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v:22]
ERROR: [VRFC 10-1040] module abc_tb ignored due to previous errors [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v:3]
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register led is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v:22]
ERROR: [VRFC 10-1280] procedural assignment to a non-register led is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v:22]
ERROR: [VRFC 10-1040] module abc_tb ignored due to previous errors [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v:3]
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log' file for more information.
reset_run synth_1
launch_runs synth_1
[Thu Feb 11 21:55:10 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 21:56:13 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 891.453 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 891.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net led is not permitted [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net led is not permitted [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 21:59:26 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 891.453 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 891.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 22:01:19 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 891.453 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 891.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 22:04:21 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 891.453 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 891.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 22:06:14 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 891.453 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
sw:  31
$finish called at time : 660 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 891.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 22:07:49 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 891.453 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 891.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 22:11:21 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 891.453 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 891.453 ; gain = 0.000
add_bp {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v} 21
add_bp {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v} 22
add_bp {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v} 18
add_bp {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v} 20
remove_bps -file {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v} -line 22
add_bp {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v} 22
run 10 us
Stopped at time : 1020 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run 10 us
Stopped at time : 1020 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1020 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1020 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1040 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1040 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run 1000 us
Stopped at time : 1040 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run 1000 us
Stopped at time : 1040 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run 1000 us
Stopped at time : 1060 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run 1000 us
Stopped at time : 1060 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run 1000 us
Stopped at time : 1060 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run 1000 us
Stopped at time : 1060 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run 1000 us
Stopped at time : 1080 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run 1000 us
Stopped at time : 1080 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run 1000 us
Stopped at time : 1080 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run 1000 us
Stopped at time : 1080 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run 1000 ps
run all
Stopped at time : 1100 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1100 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1100 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1100 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1120 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1120 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1120 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1120 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1140 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1140 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1140 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1140 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1160 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1160 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1160 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1160 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1180 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1180 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1180 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1180 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1200 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1200 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1200 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1200 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1220 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1220 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1220 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1220 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1240 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1240 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1240 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1240 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1260 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1260 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1260 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1260 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1280 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1280 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1280 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1280 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1300 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1300 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1300 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1300 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1320 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1320 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1320 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1320 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1340 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1340 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1340 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1340 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1360 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1360 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1360 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1360 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1380 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1380 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1380 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1380 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1400 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1400 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1400 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1400 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1420 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run all
Stopped at time : 1420 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run all
Stopped at time : 1420 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1420 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1440 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1440 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1440 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1440 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1460 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1460 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1460 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1460 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1480 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1480 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1480 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1480 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1500 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1500 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1500 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1500 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1520 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1520 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1520 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1520 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1540 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1540 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1540 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1540 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1560 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1560 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1560 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1560 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1580 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1580 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1580 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1580 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1600 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1600 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1600 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1600 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1620 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1620 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1620 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1620 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1620 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" Line 9
step
Stopped at time : 1640 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1640 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1640 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1640 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1660 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1660 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1660 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1660 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1660 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" Line 9
step
Stopped at time : 1680 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1680 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1680 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1680 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1700 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1700 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1700 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1700 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1700 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" Line 9
step
Stopped at time : 1720 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1720 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1720 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1720 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1740 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1740 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1740 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1740 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1740 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" Line 9
step
Stopped at time : 1760 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1760 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1760 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1760 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1780 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
step
Stopped at time : 1780 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1780 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
step
Stopped at time : 1780 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run all
Stopped at time : 1800 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1800 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1800 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1800 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1820 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1820 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1820 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 20
run all
Stopped at time : 1820 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
run all
Stopped at time : 1840 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
remove_bps -file {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v} -line 18
remove_bps -file {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v} -line 20
remove_bps -file {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v} -line 21
remove_bps -file {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v} -line 22
run all
sw: 255
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
add_bp {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v} 9
remove_bps -file {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v} -line 9
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'majority_of_five_text_fixture' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj majority_of_five_text_fixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sources_1/imports/Basys3_p1/project0_demo_Basys3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project0_demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sim_1/new/file majority_of_five_test_fixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majority_of_five_text_fixture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot majority_of_five_text_fixture_behav xil_defaultlib.majority_of_five_text_fixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.project0_demo
Compiling module xil_defaultlib.majority_of_five_text_fixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot majority_of_five_text_fixture_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav/xsim.dir/majority_of_five_text_fixture_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 22:19:27 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 913.301 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "majority_of_five_text_fixture_behav -key {Behavioral:sim_1:Functional:majority_of_five_text_fixture} -tclbatch {majority_of_five_text_fixture.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source majority_of_five_text_fixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 660 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_1/project_1.srcs/sim_1/new/file majority_of_five_test_fixture.v" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'majority_of_five_text_fixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 913.301 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 22:20:47 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 913.301 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 913.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 22:21:21 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 913.301 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 913.301 ; gain = 0.000
add_bp {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v} 9
reset_run synth_1
launch_runs synth_1
[Thu Feb 11 22:22:33 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.runs/synth_1/runme.log
run all
Stopped at time : 1020 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" Line 9
remove_bps -file {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v} -line 9
add_bp {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v} 18
add_bp {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v} 20
add_bp {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v} 21
remove_bps -file {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v} -line 20
run all
Stopped at time : 1040 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 21
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 22:24:05 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 946.055 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
sw:  31
$finish called at time : 660 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 946.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 22:25:32 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 946.055 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
sw:  31
$finish called at time : 660 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 946.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 22:28:08 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 946.055 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
sw:  31
$finish called at time : 660 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 946.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
ERROR: [VRFC 10-156] */ outside comment [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:12]
ERROR: [VRFC 10-1040] module abc ignored due to previous errors [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:3]
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
ERROR: [VRFC 10-156] */ outside comment [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:12]
ERROR: [VRFC 10-1040] module abc ignored due to previous errors [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:3]
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
ERROR: [VRFC 10-156] */ outside comment [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:12]
ERROR: [VRFC 10-1040] module abc ignored due to previous errors [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v:3]
INFO: [USF-XSim-99] Step results log file:'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xvlog.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 22:30:44 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 946.055 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 660 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 30
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 946.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 22:31:16 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 946.055 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 946.055 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 22:31:44 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 946.055 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 946.055 ; gain = 0.000
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run all
$finish called at time : 5140 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 30
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'abc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj abc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sources_1/new/abc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module abc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 68352bbeee084230865a8035305e1148 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot abc_tb_behav xil_defaultlib.abc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.abc
Compiling module xil_defaultlib.abc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot abc_tb_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav/xsim.dir/abc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 11 22:33:10 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 946.055 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "abc_tb_behav -key {Behavioral:sim_1:Functional:abc_tb} -tclbatch {abc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source abc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'abc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 946.055 ; gain = 0.000
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
run 500000 s
ERROR: [#UNDEF] Time value -9223372036854775808 is too large
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 5140 ns : File "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab3/project_2/project_2.srcs/sim_1/new/abc_tb.v" Line 30
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 11 22:34:10 2016...
