-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--cntr[24] is cntr[24] at FF_X45_Y3_N43
--register power-up is low

cntr[24] = DFFEAS(A1L2, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--VC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5] at FF_X24_Y7_N13
--register power-up is low

VC1_W_alu_result[5] = DFFEAS(VC1L314, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4] at FF_X24_Y7_N31
--register power-up is low

VC1_W_alu_result[4] = DFFEAS(VC1L313, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15] at FF_X22_Y7_N28
--register power-up is low

VC1_W_alu_result[15] = DFFEAS(VC1L324, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14] at FF_X22_Y7_N19
--register power-up is low

VC1_W_alu_result[14] = DFFEAS(VC1L323, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13] at FF_X23_Y7_N16
--register power-up is low

VC1_W_alu_result[13] = DFFEAS(VC1L322, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12] at FF_X23_Y7_N19
--register power-up is low

VC1_W_alu_result[12] = DFFEAS(VC1L321, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11] at FF_X23_Y7_N25
--register power-up is low

VC1_W_alu_result[11] = DFFEAS(VC1L320, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10] at FF_X22_Y7_N26
--register power-up is low

VC1_W_alu_result[10] = DFFEAS(VC1L319, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9] at FF_X24_Y7_N28
--register power-up is low

VC1_W_alu_result[9] = DFFEAS(VC1L318, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8] at FF_X22_Y7_N17
--register power-up is low

VC1_W_alu_result[8] = DFFEAS(VC1L317, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7] at FF_X23_Y7_N58
--register power-up is low

VC1_W_alu_result[7] = DFFEAS(VC1L316, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6] at FF_X23_Y7_N37
--register power-up is low

VC1_W_alu_result[6] = DFFEAS(VC1L315, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2] at FF_X24_Y7_N55
--register power-up is low

VC1_W_alu_result[2] = DFFEAS(VC1L311, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3] at FF_X24_Y7_N59
--register power-up is low

VC1_W_alu_result[3] = DFFEAS(VC1L312, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--A1L2 is Add0~1 at LABCELL_X45_Y3_N42
A1L2_adder_eqn = ( cntr[24] ) + ( GND ) + ( A1L7 );
A1L2 = SUM(A1L2_adder_eqn);


--FB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0] at FF_X1_Y5_N29
--register power-up is low

FB1_td_shift[0] = AMPP_FUNCTION(A1L105, FB1L75, !N1_clr_reg, !Q1_state[4], FB1L63);


--RD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1] at FF_X3_Y4_N2
--register power-up is low

RD1_sr[1] = DFFEAS(RD1L58, A1L105,  ,  , RD1L14,  ,  , RD1L13,  );


--AD2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y8_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[0] = AD2_q_b[0]_PORT_B_data_out[0];

--AD2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[31] = AD2_q_b[0]_PORT_B_data_out[31];

--AD2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[30] = AD2_q_b[0]_PORT_B_data_out[30];

--AD2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[29] = AD2_q_b[0]_PORT_B_data_out[29];

--AD2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[28] = AD2_q_b[0]_PORT_B_data_out[28];

--AD2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[27] = AD2_q_b[0]_PORT_B_data_out[27];

--AD2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[26] = AD2_q_b[0]_PORT_B_data_out[26];

--AD2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[25] = AD2_q_b[0]_PORT_B_data_out[25];

--AD2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[24] = AD2_q_b[0]_PORT_B_data_out[24];

--AD2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[23] = AD2_q_b[0]_PORT_B_data_out[23];

--AD2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[22] = AD2_q_b[0]_PORT_B_data_out[22];

--AD2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[21] = AD2_q_b[0]_PORT_B_data_out[21];

--AD2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[20] = AD2_q_b[0]_PORT_B_data_out[20];

--AD2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[19] = AD2_q_b[0]_PORT_B_data_out[19];

--AD2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[18] = AD2_q_b[0]_PORT_B_data_out[18];

--AD2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[17] = AD2_q_b[0]_PORT_B_data_out[17];

--AD2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[16] = AD2_q_b[0]_PORT_B_data_out[16];

--AD2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[15] = AD2_q_b[0]_PORT_B_data_out[15];

--AD2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[14] = AD2_q_b[0]_PORT_B_data_out[14];

--AD2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[13] = AD2_q_b[0]_PORT_B_data_out[13];

--AD2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[12] = AD2_q_b[0]_PORT_B_data_out[12];

--AD2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[11] = AD2_q_b[0]_PORT_B_data_out[11];

--AD2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[10] = AD2_q_b[0]_PORT_B_data_out[10];

--AD2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[9] = AD2_q_b[0]_PORT_B_data_out[9];

--AD2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[8] = AD2_q_b[0]_PORT_B_data_out[8];

--AD2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[7] = AD2_q_b[0]_PORT_B_data_out[7];

--AD2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[6] = AD2_q_b[0]_PORT_B_data_out[6];

--AD2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[5] = AD2_q_b[0]_PORT_B_data_out[5];

--AD2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[4] = AD2_q_b[0]_PORT_B_data_out[4];

--AD2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[3] = AD2_q_b[0]_PORT_B_data_out[3];

--AD2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[2] = AD2_q_b[0]_PORT_B_data_out[2];

--AD2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y8_N0
AD2_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD2_q_b[0]_PORT_A_data_in_reg = DFFE(AD2_q_b[0]_PORT_A_data_in, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD2_q_b[0]_PORT_A_address_reg = DFFE(AD2_q_b[0]_PORT_A_address, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_address = BUS(VC1_D_iw[22], VC1_D_iw[23], VC1_D_iw[24], VC1_D_iw[25], VC1_D_iw[26]);
AD2_q_b[0]_PORT_B_address_reg = DFFE(AD2_q_b[0]_PORT_B_address, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD2_q_b[0]_PORT_A_write_enable_reg = DFFE(AD2_q_b[0]_PORT_A_write_enable, AD2_q_b[0]_clock_0, , , );
AD2_q_b[0]_PORT_B_read_enable = VCC;
AD2_q_b[0]_PORT_B_read_enable_reg = DFFE(AD2_q_b[0]_PORT_B_read_enable, AD2_q_b[0]_clock_1, , , );
AD2_q_b[0]_clock_0 = GLOBAL(A1L123);
AD2_q_b[0]_clock_1 = GLOBAL(A1L123);
AD2_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD2_q_b[0]_PORT_B_data_out = MEMORY(AD2_q_b[0]_PORT_A_data_in_reg, , AD2_q_b[0]_PORT_A_address_reg, AD2_q_b[0]_PORT_B_address_reg, AD2_q_b[0]_PORT_A_write_enable_reg, , , AD2_q_b[0]_PORT_B_read_enable_reg, , , AD2_q_b[0]_clock_0, AD2_q_b[0]_clock_1, AD2_q_b[0]_clock_enable_0, , , , , );
AD2_q_b[1] = AD2_q_b[0]_PORT_B_data_out[1];


--VC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st at FF_X18_Y5_N1
--register power-up is low

VC1_R_ctrl_st = DFFEAS(VC1L250, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , !VC1_D_iw[2],  );


--VC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9] at FF_X21_Y7_N37
--register power-up is low

VC1_F_pc[9] = DFFEAS(VC1L707, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_W_valid, VC1L10,  , !VC1L717, VC1L718);


--VC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10] at FF_X21_Y7_N46
--register power-up is low

VC1_F_pc[10] = DFFEAS(VC1L709, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_W_valid, VC1L14,  , !VC1L717, VC1L718);


--VC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11] at FF_X21_Y7_N13
--register power-up is low

VC1_F_pc[11] = DFFEAS(VC1L711, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_W_valid, VC1L18,  , !VC1L717, VC1L718);


--VC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5] at FF_X25_Y7_N16
--register power-up is low

VC1_E_shift_rot_result[5] = DFFEAS(VC1L449, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[5],  ,  , VC1_E_new_inst);


--VC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5] at FF_X24_Y8_N49
--register power-up is low

VC1_E_src2[5] = DFFEAS(VC1L528, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[5],  , VC1L527, !VC1_R_src2_use_imm);


--VC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1 at MLABCELL_X28_Y7_N18
VC1L58_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[5]) ) + ( VC1L485Q ) + ( VC1L63 );
VC1L58 = SUM(VC1L58_adder_eqn);

--VC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2 at MLABCELL_X28_Y7_N18
VC1L59_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[5]) ) + ( VC1L485Q ) + ( VC1L63 );
VC1L59 = CARRY(VC1L59_adder_eqn);


--VC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4] at FF_X25_Y7_N56
--register power-up is low

VC1_E_shift_rot_result[4] = DFFEAS(VC1L448, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[4],  ,  , VC1_E_new_inst);


--VC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5 at MLABCELL_X28_Y7_N15
VC1L62_adder_eqn = ( VC1_E_src1[4] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[4]) ) + ( VC1L111 );
VC1L62 = SUM(VC1L62_adder_eqn);

--VC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6 at MLABCELL_X28_Y7_N15
VC1L63_adder_eqn = ( VC1_E_src1[4] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[4]) ) + ( VC1L111 );
VC1L63 = CARRY(VC1L63_adder_eqn);


--VC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15] at FF_X29_Y7_N28
--register power-up is low

VC1_E_shift_rot_result[15] = DFFEAS(VC1L459, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[15],  ,  , VC1_E_new_inst);


--VC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15] at FF_X27_Y7_N52
--register power-up is low

VC1_E_src2[15] = DFFEAS(VC1L549, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[15],  , VC1L527, !VC1_R_src2_use_imm);


--VC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9 at MLABCELL_X28_Y7_N48
VC1L66_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[15]) ) + ( VC1_E_src1[15] ) + ( VC1L71 );
VC1L66 = SUM(VC1L66_adder_eqn);

--VC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10 at MLABCELL_X28_Y7_N48
VC1L67_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[15]) ) + ( VC1_E_src1[15] ) + ( VC1L71 );
VC1L67 = CARRY(VC1L67_adder_eqn);


--VC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14] at FF_X29_Y7_N43
--register power-up is low

VC1_E_shift_rot_result[14] = DFFEAS(VC1L458, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[14],  ,  , VC1_E_new_inst);


--VC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14] at FF_X27_Y7_N34
--register power-up is low

VC1_E_src2[14] = DFFEAS(VC1L547, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[14],  , VC1L527, !VC1_R_src2_use_imm);


--VC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13 at MLABCELL_X28_Y7_N45
VC1L70_adder_eqn = ( VC1_E_src1[14] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[14]) ) + ( VC1L75 );
VC1L70 = SUM(VC1L70_adder_eqn);

--VC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14 at MLABCELL_X28_Y7_N45
VC1L71_adder_eqn = ( VC1_E_src1[14] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[14]) ) + ( VC1L75 );
VC1L71 = CARRY(VC1L71_adder_eqn);


--VC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13] at FF_X29_Y7_N26
--register power-up is low

VC1_E_shift_rot_result[13] = DFFEAS(VC1L457, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[13],  ,  , VC1_E_new_inst);


--VC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13] at FF_X27_Y7_N37
--register power-up is low

VC1_E_src2[13] = DFFEAS(VC1L545, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[13],  , VC1L527, !VC1_R_src2_use_imm);


--VC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17 at MLABCELL_X28_Y7_N42
VC1L74_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[13]) ) + ( VC1_E_src1[13] ) + ( VC1L79 );
VC1L74 = SUM(VC1L74_adder_eqn);

--VC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18 at MLABCELL_X28_Y7_N42
VC1L75_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[13]) ) + ( VC1_E_src1[13] ) + ( VC1L79 );
VC1L75 = CARRY(VC1L75_adder_eqn);


--VC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12] at FF_X29_Y7_N47
--register power-up is low

VC1_E_shift_rot_result[12] = DFFEAS(VC1L456, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[12],  ,  , VC1_E_new_inst);


--VC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12] at FF_X27_Y7_N19
--register power-up is low

VC1_E_src2[12] = DFFEAS(VC1L543, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[12],  , VC1L527, !VC1_R_src2_use_imm);


--VC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21 at MLABCELL_X28_Y7_N39
VC1L78_adder_eqn = ( VC1_E_src1[12] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[12]) ) + ( VC1L83 );
VC1L78 = SUM(VC1L78_adder_eqn);

--VC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22 at MLABCELL_X28_Y7_N39
VC1L79_adder_eqn = ( VC1_E_src1[12] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[12]) ) + ( VC1L83 );
VC1L79 = CARRY(VC1L79_adder_eqn);


--VC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11] at FF_X29_Y7_N16
--register power-up is low

VC1_E_shift_rot_result[11] = DFFEAS(VC1L455, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[11],  ,  , VC1_E_new_inst);


--VC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11] at FF_X27_Y7_N13
--register power-up is low

VC1_E_src2[11] = DFFEAS(VC1L541, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[11],  , VC1L527, !VC1_R_src2_use_imm);


--VC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25 at MLABCELL_X28_Y7_N36
VC1L82_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[11]) ) + ( VC1_E_src1[11] ) + ( VC1L87 );
VC1L82 = SUM(VC1L82_adder_eqn);

--VC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26 at MLABCELL_X28_Y7_N36
VC1L83_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[11]) ) + ( VC1_E_src1[11] ) + ( VC1L87 );
VC1L83 = CARRY(VC1L83_adder_eqn);


--VC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10] at FF_X25_Y7_N1
--register power-up is low

VC1_E_shift_rot_result[10] = DFFEAS(VC1L454, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[10],  ,  , VC1_E_new_inst);


--VC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10] at FF_X27_Y7_N43
--register power-up is low

VC1_E_src2[10] = DFFEAS(VC1L538, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[10],  , VC1L527, !VC1_R_src2_use_imm);


--VC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29 at MLABCELL_X28_Y7_N33
VC1L86_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[10]) ) + ( VC1_E_src1[10] ) + ( VC1L91 );
VC1L86 = SUM(VC1L86_adder_eqn);

--VC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30 at MLABCELL_X28_Y7_N33
VC1L87_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[10]) ) + ( VC1_E_src1[10] ) + ( VC1L91 );
VC1L87 = CARRY(VC1L87_adder_eqn);


--VC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9] at FF_X25_Y7_N5
--register power-up is low

VC1_E_shift_rot_result[9] = DFFEAS(VC1L453, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[9],  ,  , VC1_E_new_inst);


--VC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9] at FF_X27_Y7_N46
--register power-up is low

VC1_E_src2[9] = DFFEAS(VC1L536, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[9],  , VC1L527, !VC1_R_src2_use_imm);


--VC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33 at MLABCELL_X28_Y7_N30
VC1L90_adder_eqn = ( VC1_E_src1[9] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[9]) ) + ( VC1L95 );
VC1L90 = SUM(VC1L90_adder_eqn);

--VC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34 at MLABCELL_X28_Y7_N30
VC1L91_adder_eqn = ( VC1_E_src1[9] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[9]) ) + ( VC1L95 );
VC1L91 = CARRY(VC1L91_adder_eqn);


--VC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8] at FF_X25_Y7_N31
--register power-up is low

VC1_E_shift_rot_result[8] = DFFEAS(VC1L452, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[8],  ,  , VC1_E_new_inst);


--VC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8] at FF_X27_Y7_N25
--register power-up is low

VC1_E_src2[8] = DFFEAS(VC1L534, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[8],  , VC1L527, !VC1_R_src2_use_imm);


--VC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37 at MLABCELL_X28_Y7_N27
VC1L94_adder_eqn = ( VC1L489Q ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[8]) ) + ( VC1L99 );
VC1L94 = SUM(VC1L94_adder_eqn);

--VC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38 at MLABCELL_X28_Y7_N27
VC1L95_adder_eqn = ( VC1L489Q ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[8]) ) + ( VC1L99 );
VC1L95 = CARRY(VC1L95_adder_eqn);


--VC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7] at FF_X25_Y7_N35
--register power-up is low

VC1_E_shift_rot_result[7] = DFFEAS(VC1L451, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[7],  ,  , VC1_E_new_inst);


--VC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7] at FF_X27_Y7_N7
--register power-up is low

VC1_E_src2[7] = DFFEAS(VC1L532, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[7],  , VC1L527, !VC1_R_src2_use_imm);


--VC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41 at MLABCELL_X28_Y7_N24
VC1L98_adder_eqn = ( VC1_E_src1[7] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[7]) ) + ( VC1L103 );
VC1L98 = SUM(VC1L98_adder_eqn);

--VC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42 at MLABCELL_X28_Y7_N24
VC1L99_adder_eqn = ( VC1_E_src1[7] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[7]) ) + ( VC1L103 );
VC1L99 = CARRY(VC1L99_adder_eqn);


--VC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6] at FF_X25_Y7_N37
--register power-up is low

VC1_E_shift_rot_result[6] = DFFEAS(VC1L450, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[6],  ,  , VC1_E_new_inst);


--VC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6] at FF_X27_Y7_N28
--register power-up is low

VC1_E_src2[6] = DFFEAS(VC1L530, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[6],  , VC1L527, !VC1_R_src2_use_imm);


--VC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45 at MLABCELL_X28_Y7_N21
VC1L102_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[6]) ) + ( VC1_E_src1[6] ) + ( VC1L59 );
VC1L102 = SUM(VC1L102_adder_eqn);

--VC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46 at MLABCELL_X28_Y7_N21
VC1L103_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[6]) ) + ( VC1_E_src1[6] ) + ( VC1L59 );
VC1L103 = CARRY(VC1L103_adder_eqn);


--VC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2] at FF_X25_Y7_N44
--register power-up is low

VC1_E_shift_rot_result[2] = DFFEAS(VC1L446, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[2],  ,  , VC1_E_new_inst);


--VC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49 at MLABCELL_X28_Y7_N9
VC1L106_adder_eqn = ( VC1_E_src1[2] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[2]) ) + ( VC1L115 );
VC1L106 = SUM(VC1L106_adder_eqn);

--VC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50 at MLABCELL_X28_Y7_N9
VC1L107_adder_eqn = ( VC1_E_src1[2] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[2]) ) + ( VC1L115 );
VC1L107 = CARRY(VC1L107_adder_eqn);


--VC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3] at FF_X25_Y7_N58
--register power-up is low

VC1_E_shift_rot_result[3] = DFFEAS(VC1L447, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[3],  ,  , VC1_E_new_inst);


--VC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53 at MLABCELL_X28_Y7_N12
VC1L110_adder_eqn = ( !VC1_E_alu_sub $ (!VC1L524Q) ) + ( VC1_E_src1[3] ) + ( VC1L107 );
VC1L110 = SUM(VC1L110_adder_eqn);

--VC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54 at MLABCELL_X28_Y7_N12
VC1L111_adder_eqn = ( !VC1_E_alu_sub $ (!VC1L524Q) ) + ( VC1_E_src1[3] ) + ( VC1L107 );
VC1L111 = CARRY(VC1L111_adder_eqn);


--A1L6 is Add0~5 at LABCELL_X45_Y3_N39
A1L6_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L6 = SUM(A1L6_adder_eqn);

--A1L7 is Add0~6 at LABCELL_X45_Y3_N39
A1L7_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L7 = CARRY(A1L7_adder_eqn);


--FB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1] at FF_X2_Y5_N28
--register power-up is low

FB1_count[1] = AMPP_FUNCTION(A1L105, FB1_count[0], !N1_clr_reg, !Q1_state[4], GND, FB1L63);


--FB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9] at FF_X2_Y5_N32
--register power-up is low

FB1_td_shift[9] = AMPP_FUNCTION(A1L105, FB1L76, !N1_clr_reg, !Q1_state[4], FB1L63);


--RD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2] at FF_X3_Y4_N5
--register power-up is low

RD1_sr[2] = DFFEAS(RD1L59, A1L105,  ,  , RD1L14,  ,  , RD1L13,  );


--DD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] at FF_X6_Y4_N40
--register power-up is low

DD1_break_readreg[0] = DFFEAS(DD1L3, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--ND1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] at FF_X10_Y4_N28
--register power-up is low

ND1_MonDReg[0] = DFFEAS(ND1L53, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[0],  , ND1L57, QD1_take_action_ocimem_b);


--VC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0] at FF_X17_Y8_N37
--register power-up is low

VC1_av_ld_byte0_data[0] = DFFEAS(KC1_src_data[0], GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L917, VC1_av_ld_byte1_data[0],  ,  , VC1L1021);


--VC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0] at FF_X27_Y6_N25
--register power-up is low

VC1_W_alu_result[0] = DFFEAS(VC1L309, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22] at FF_X18_Y7_N13
--register power-up is low

VC1_D_iw[22] = DFFEAS(VC1L668, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23] at FF_X19_Y9_N28
--register power-up is low

VC1_D_iw[23] = DFFEAS(VC1L670, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24] at FF_X19_Y9_N22
--register power-up is low

VC1_D_iw[24] = DFFEAS(VC1L672, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25] at FF_X19_Y9_N25
--register power-up is low

VC1_D_iw[25] = DFFEAS(VC1L674, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26] at FF_X19_Y9_N13
--register power-up is low

VC1_D_iw[26] = DFFEAS(VC1L676, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0] at FF_X19_Y9_N55
--register power-up is low

VC1_D_iw[0] = DFFEAS(VC1L624, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2] at FF_X18_Y7_N56
--register power-up is low

VC1_D_iw[2] = DFFEAS(VC1L628, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1 at LABCELL_X19_Y7_N39
VC1L2_adder_eqn = ( !VC1_F_pc[13] ) + ( GND ) + ( VC1L7 );
VC1L2 = SUM(VC1L2_adder_eqn);


--VC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5 at LABCELL_X19_Y7_N36
VC1L6_adder_eqn = ( !VC1_F_pc[12] ) + ( GND ) + ( VC1L19 );
VC1L6 = SUM(VC1L6_adder_eqn);

--VC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6 at LABCELL_X19_Y7_N36
VC1L7_adder_eqn = ( !VC1_F_pc[12] ) + ( GND ) + ( VC1L19 );
VC1L7 = CARRY(VC1L7_adder_eqn);


--VC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9 at LABCELL_X19_Y7_N27
VC1L10_adder_eqn = ( VC1_F_pc[9] ) + ( GND ) + ( VC1L31 );
VC1L10 = SUM(VC1L10_adder_eqn);

--VC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10 at LABCELL_X19_Y7_N27
VC1L11_adder_eqn = ( VC1_F_pc[9] ) + ( GND ) + ( VC1L31 );
VC1L11 = CARRY(VC1L11_adder_eqn);


--VC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13 at LABCELL_X19_Y7_N30
VC1L14_adder_eqn = ( VC1_F_pc[10] ) + ( GND ) + ( VC1L11 );
VC1L14 = SUM(VC1L14_adder_eqn);

--VC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14 at LABCELL_X19_Y7_N30
VC1L15_adder_eqn = ( VC1_F_pc[10] ) + ( GND ) + ( VC1L11 );
VC1L15 = CARRY(VC1L15_adder_eqn);


--VC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17 at LABCELL_X19_Y7_N33
VC1L18_adder_eqn = ( VC1_F_pc[11] ) + ( GND ) + ( VC1L15 );
VC1L18 = SUM(VC1L18_adder_eqn);

--VC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18 at LABCELL_X19_Y7_N33
VC1L19_adder_eqn = ( VC1_F_pc[11] ) + ( GND ) + ( VC1L15 );
VC1L19 = CARRY(VC1L19_adder_eqn);


--VC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12] at FF_X18_Y7_N1
--register power-up is low

VC1_D_iw[12] = DFFEAS(VC1L648, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14] at FF_X18_Y7_N43
--register power-up is low

VC1_D_iw[14] = DFFEAS(VC1L652, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9] at FF_X19_Y9_N52
--register power-up is low

VC1_D_iw[9] = DFFEAS(VC1L642, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21 at LABCELL_X19_Y7_N9
VC1L22_adder_eqn = ( VC1_F_pc[3] ) + ( GND ) + ( VC1L27 );
VC1L22 = SUM(VC1L22_adder_eqn);

--VC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22 at LABCELL_X19_Y7_N9
VC1L23_adder_eqn = ( VC1_F_pc[3] ) + ( GND ) + ( VC1L27 );
VC1L23 = CARRY(VC1L23_adder_eqn);


--VC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10] at FF_X18_Y7_N16
--register power-up is low

VC1_D_iw[10] = DFFEAS(VC1L644, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8] at FF_X18_Y7_N46
--register power-up is low

VC1_D_iw[8] = DFFEAS(VC1L640, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25 at LABCELL_X19_Y7_N6
VC1L26_adder_eqn = ( VC1_F_pc[2] ) + ( GND ) + ( VC1L55 );
VC1L26 = SUM(VC1L26_adder_eqn);

--VC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26 at LABCELL_X19_Y7_N6
VC1L27_adder_eqn = ( VC1_F_pc[2] ) + ( GND ) + ( VC1L55 );
VC1L27 = CARRY(VC1L27_adder_eqn);


--VC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16] at FF_X29_Y7_N14
--register power-up is low

VC1_E_shift_rot_result[16] = DFFEAS(VC1L460, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[16],  ,  , VC1_E_new_inst);


--VC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17] at FF_X19_Y9_N46
--register power-up is low

VC1_D_iw[17] = DFFEAS(VC1L658, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29 at LABCELL_X19_Y7_N24
VC1L30_adder_eqn = ( VC1_F_pc[8] ) + ( GND ) + ( VC1L35 );
VC1L30 = SUM(VC1L30_adder_eqn);

--VC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30 at LABCELL_X19_Y7_N24
VC1L31_adder_eqn = ( VC1_F_pc[8] ) + ( GND ) + ( VC1L35 );
VC1L31 = CARRY(VC1L31_adder_eqn);


--VC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33 at LABCELL_X19_Y7_N21
VC1L34_adder_eqn = ( VC1_F_pc[7] ) + ( GND ) + ( VC1L39 );
VC1L34 = SUM(VC1L34_adder_eqn);

--VC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34 at LABCELL_X19_Y7_N21
VC1L35_adder_eqn = ( VC1_F_pc[7] ) + ( GND ) + ( VC1L39 );
VC1L35 = CARRY(VC1L35_adder_eqn);


--VC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37 at LABCELL_X19_Y7_N18
VC1L38_adder_eqn = ( VC1_F_pc[6] ) + ( GND ) + ( VC1L43 );
VC1L38 = SUM(VC1L38_adder_eqn);

--VC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38 at LABCELL_X19_Y7_N18
VC1L39_adder_eqn = ( VC1_F_pc[6] ) + ( GND ) + ( VC1L43 );
VC1L39 = CARRY(VC1L39_adder_eqn);


--VC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41 at LABCELL_X19_Y7_N15
VC1L42_adder_eqn = ( VC1_F_pc[5] ) + ( GND ) + ( VC1L47 );
VC1L42 = SUM(VC1L42_adder_eqn);

--VC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42 at LABCELL_X19_Y7_N15
VC1L43_adder_eqn = ( VC1_F_pc[5] ) + ( GND ) + ( VC1L47 );
VC1L43 = CARRY(VC1L43_adder_eqn);


--VC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45 at LABCELL_X19_Y7_N12
VC1L46_adder_eqn = ( VC1_F_pc[4] ) + ( GND ) + ( VC1L23 );
VC1L46 = SUM(VC1L46_adder_eqn);

--VC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46 at LABCELL_X19_Y7_N12
VC1L47_adder_eqn = ( VC1_F_pc[4] ) + ( GND ) + ( VC1L23 );
VC1L47 = CARRY(VC1L47_adder_eqn);


--VC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1] at FF_X29_Y6_N13
--register power-up is low

VC1_E_shift_rot_result[1] = DFFEAS(VC1L445, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1L480Q,  ,  , VC1_E_new_inst);


--VC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49 at LABCELL_X19_Y7_N0
VC1L50_adder_eqn = ( VC1_F_pc[0] ) + ( VCC ) + ( !VCC );
VC1L50 = SUM(VC1L50_adder_eqn);

--VC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50 at LABCELL_X19_Y7_N0
VC1L51_adder_eqn = ( VC1_F_pc[0] ) + ( VCC ) + ( !VCC );
VC1L51 = CARRY(VC1L51_adder_eqn);


--VC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6] at FF_X19_Y9_N37
--register power-up is low

VC1_D_iw[6] = DFFEAS(VC1L636, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57 at MLABCELL_X28_Y7_N6
VC1L114_adder_eqn = ( VC1L480Q ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[1]) ) + ( VC1L123 );
VC1L114 = SUM(VC1L114_adder_eqn);

--VC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58 at MLABCELL_X28_Y7_N6
VC1L115_adder_eqn = ( VC1L480Q ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[1]) ) + ( VC1L123 );
VC1L115 = CARRY(VC1L115_adder_eqn);


--VC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53 at LABCELL_X19_Y7_N3
VC1L54_adder_eqn = ( VC1_F_pc[1] ) + ( GND ) + ( VC1L51 );
VC1L54 = SUM(VC1L54_adder_eqn);

--VC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54 at LABCELL_X19_Y7_N3
VC1L55_adder_eqn = ( VC1_F_pc[1] ) + ( GND ) + ( VC1L51 );
VC1L55 = CARRY(VC1L55_adder_eqn);


--VC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7] at FF_X19_Y9_N31
--register power-up is low

VC1_D_iw[7] = DFFEAS(VC1L638, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1] at FF_X17_Y7_N25
--register power-up is low

VC1_av_ld_byte0_data[1] = DFFEAS(KC1L11, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L917, VC1_av_ld_byte1_data[1],  ,  , VC1L1021);


--VC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1] at FF_X27_Y6_N34
--register power-up is low

VC1_W_alu_result[1] = DFFEAS(VC1L310, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2] at FF_X17_Y6_N16
--register power-up is low

VC1_av_ld_byte0_data[2] = DFFEAS(KC1L14, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L917, VC1_av_ld_byte1_data[2],  ,  , VC1L1021);


--VC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3] at FF_X17_Y6_N31
--register power-up is low

VC1_av_ld_byte0_data[3] = DFFEAS(KC1L17, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L917, VC1_av_ld_byte1_data[3],  ,  , VC1L1021);


--VC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4] at FF_X17_Y6_N26
--register power-up is low

VC1_av_ld_byte0_data[4] = DFFEAS(KC1L20, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L917, VC1_av_ld_byte1_data[4],  ,  , VC1L1021);


--VC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5] at FF_X17_Y8_N31
--register power-up is low

VC1_av_ld_byte0_data[5] = DFFEAS(KC1L23, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L917, VC1_av_ld_byte1_data[5],  ,  , VC1L1021);


--VC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6] at FF_X17_Y8_N1
--register power-up is low

VC1_av_ld_byte0_data[6] = DFFEAS(KC1L26, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L917, VC1_av_ld_byte1_data[6],  ,  , VC1L1021);


--VC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7] at FF_X17_Y8_N10
--register power-up is low

VC1_av_ld_byte0_data[7] = DFFEAS(KC1L29, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L917, VC1_av_ld_byte1_data[7],  ,  , VC1L1021);


--cntr[23] is cntr[23] at FF_X45_Y3_N41
--register power-up is low

cntr[23] = DFFEAS(A1L6, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L10 is Add0~9 at LABCELL_X45_Y3_N36
A1L10_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L10 = SUM(A1L10_adder_eqn);

--A1L11 is Add0~10 at LABCELL_X45_Y3_N36
A1L11_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L11 = CARRY(A1L11_adder_eqn);


--FB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0] at FF_X1_Y5_N22
--register power-up is low

FB1_count[0] = AMPP_FUNCTION(A1L105, FB1L16, !N1_clr_reg, !Q1_state[4], FB1L63);


--FB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10] at FF_X1_Y5_N17
--register power-up is low

FB1_td_shift[10] = AMPP_FUNCTION(A1L105, A1L106, !N1_clr_reg, !Q1_state[4], GND, FB1L63);


--FB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8] at FF_X1_Y5_N7
--register power-up is low

FB1_count[8] = AMPP_FUNCTION(A1L105, FB1_count[7], !N1_clr_reg, !Q1_state[4], GND, FB1L63);


--RD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3] at FF_X3_Y4_N44
--register power-up is low

RD1_sr[3] = DFFEAS(RD1L60, A1L105,  ,  , RD1L14,  ,  , RD1L13,  );


--DD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] at FF_X4_Y4_N29
--register power-up is low

DD1_break_readreg[1] = DFFEAS(DD1L5, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--ND1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] at FF_X8_Y4_N52
--register power-up is low

ND1_MonDReg[1] = DFFEAS(ND1L55, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[1],  , ND1L57, QD1_take_action_ocimem_b);


--ZD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0] at M10K_X14_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[0]_PORT_A_data_in = BUS(ND1L150, ND1L151, ND1L152, ND1L153, ND1L154, ND1L155, ND1L156, ND1L157, , , ND1L166, ND1L167, ND1L168, ND1L169, ND1L170, ND1L171, ND1L172, ND1L173, , );
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = ND1L182;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = BUS(ND1L145, ND1L147);
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[0]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[0] = ZD1_q_a[0]_PORT_A_data_out[0];

--ZD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23] at M10K_X14_Y4_N0
ZD1_q_a[0]_PORT_A_data_in = BUS(ND1L150, ND1L151, ND1L152, ND1L153, ND1L154, ND1L155, ND1L156, ND1L157, , , ND1L166, ND1L167, ND1L168, ND1L169, ND1L170, ND1L171, ND1L172, ND1L173, , );
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = ND1L182;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = BUS(ND1L145, ND1L147);
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[0]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[23] = ZD1_q_a[0]_PORT_A_data_out[17];

--ZD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22] at M10K_X14_Y4_N0
ZD1_q_a[0]_PORT_A_data_in = BUS(ND1L150, ND1L151, ND1L152, ND1L153, ND1L154, ND1L155, ND1L156, ND1L157, , , ND1L166, ND1L167, ND1L168, ND1L169, ND1L170, ND1L171, ND1L172, ND1L173, , );
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = ND1L182;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = BUS(ND1L145, ND1L147);
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[0]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[22] = ZD1_q_a[0]_PORT_A_data_out[16];

--ZD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21] at M10K_X14_Y4_N0
ZD1_q_a[0]_PORT_A_data_in = BUS(ND1L150, ND1L151, ND1L152, ND1L153, ND1L154, ND1L155, ND1L156, ND1L157, , , ND1L166, ND1L167, ND1L168, ND1L169, ND1L170, ND1L171, ND1L172, ND1L173, , );
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = ND1L182;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = BUS(ND1L145, ND1L147);
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[0]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[21] = ZD1_q_a[0]_PORT_A_data_out[15];

--ZD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20] at M10K_X14_Y4_N0
ZD1_q_a[0]_PORT_A_data_in = BUS(ND1L150, ND1L151, ND1L152, ND1L153, ND1L154, ND1L155, ND1L156, ND1L157, , , ND1L166, ND1L167, ND1L168, ND1L169, ND1L170, ND1L171, ND1L172, ND1L173, , );
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = ND1L182;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = BUS(ND1L145, ND1L147);
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[0]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[20] = ZD1_q_a[0]_PORT_A_data_out[14];

--ZD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19] at M10K_X14_Y4_N0
ZD1_q_a[0]_PORT_A_data_in = BUS(ND1L150, ND1L151, ND1L152, ND1L153, ND1L154, ND1L155, ND1L156, ND1L157, , , ND1L166, ND1L167, ND1L168, ND1L169, ND1L170, ND1L171, ND1L172, ND1L173, , );
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = ND1L182;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = BUS(ND1L145, ND1L147);
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[0]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[19] = ZD1_q_a[0]_PORT_A_data_out[13];

--ZD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18] at M10K_X14_Y4_N0
ZD1_q_a[0]_PORT_A_data_in = BUS(ND1L150, ND1L151, ND1L152, ND1L153, ND1L154, ND1L155, ND1L156, ND1L157, , , ND1L166, ND1L167, ND1L168, ND1L169, ND1L170, ND1L171, ND1L172, ND1L173, , );
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = ND1L182;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = BUS(ND1L145, ND1L147);
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[0]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[18] = ZD1_q_a[0]_PORT_A_data_out[12];

--ZD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17] at M10K_X14_Y4_N0
ZD1_q_a[0]_PORT_A_data_in = BUS(ND1L150, ND1L151, ND1L152, ND1L153, ND1L154, ND1L155, ND1L156, ND1L157, , , ND1L166, ND1L167, ND1L168, ND1L169, ND1L170, ND1L171, ND1L172, ND1L173, , );
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = ND1L182;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = BUS(ND1L145, ND1L147);
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[0]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[17] = ZD1_q_a[0]_PORT_A_data_out[11];

--ZD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16] at M10K_X14_Y4_N0
ZD1_q_a[0]_PORT_A_data_in = BUS(ND1L150, ND1L151, ND1L152, ND1L153, ND1L154, ND1L155, ND1L156, ND1L157, , , ND1L166, ND1L167, ND1L168, ND1L169, ND1L170, ND1L171, ND1L172, ND1L173, , );
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = ND1L182;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = BUS(ND1L145, ND1L147);
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[0]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[16] = ZD1_q_a[0]_PORT_A_data_out[10];

--ZD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7] at M10K_X14_Y4_N0
ZD1_q_a[0]_PORT_A_data_in = BUS(ND1L150, ND1L151, ND1L152, ND1L153, ND1L154, ND1L155, ND1L156, ND1L157, , , ND1L166, ND1L167, ND1L168, ND1L169, ND1L170, ND1L171, ND1L172, ND1L173, , );
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = ND1L182;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = BUS(ND1L145, ND1L147);
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[0]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[7] = ZD1_q_a[0]_PORT_A_data_out[7];

--ZD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6] at M10K_X14_Y4_N0
ZD1_q_a[0]_PORT_A_data_in = BUS(ND1L150, ND1L151, ND1L152, ND1L153, ND1L154, ND1L155, ND1L156, ND1L157, , , ND1L166, ND1L167, ND1L168, ND1L169, ND1L170, ND1L171, ND1L172, ND1L173, , );
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = ND1L182;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = BUS(ND1L145, ND1L147);
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[0]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[6] = ZD1_q_a[0]_PORT_A_data_out[6];

--ZD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5] at M10K_X14_Y4_N0
ZD1_q_a[0]_PORT_A_data_in = BUS(ND1L150, ND1L151, ND1L152, ND1L153, ND1L154, ND1L155, ND1L156, ND1L157, , , ND1L166, ND1L167, ND1L168, ND1L169, ND1L170, ND1L171, ND1L172, ND1L173, , );
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = ND1L182;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = BUS(ND1L145, ND1L147);
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[0]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[5] = ZD1_q_a[0]_PORT_A_data_out[5];

--ZD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4] at M10K_X14_Y4_N0
ZD1_q_a[0]_PORT_A_data_in = BUS(ND1L150, ND1L151, ND1L152, ND1L153, ND1L154, ND1L155, ND1L156, ND1L157, , , ND1L166, ND1L167, ND1L168, ND1L169, ND1L170, ND1L171, ND1L172, ND1L173, , );
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = ND1L182;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = BUS(ND1L145, ND1L147);
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[0]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[4] = ZD1_q_a[0]_PORT_A_data_out[4];

--ZD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3] at M10K_X14_Y4_N0
ZD1_q_a[0]_PORT_A_data_in = BUS(ND1L150, ND1L151, ND1L152, ND1L153, ND1L154, ND1L155, ND1L156, ND1L157, , , ND1L166, ND1L167, ND1L168, ND1L169, ND1L170, ND1L171, ND1L172, ND1L173, , );
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = ND1L182;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = BUS(ND1L145, ND1L147);
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[0]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[3] = ZD1_q_a[0]_PORT_A_data_out[3];

--ZD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2] at M10K_X14_Y4_N0
ZD1_q_a[0]_PORT_A_data_in = BUS(ND1L150, ND1L151, ND1L152, ND1L153, ND1L154, ND1L155, ND1L156, ND1L157, , , ND1L166, ND1L167, ND1L168, ND1L169, ND1L170, ND1L171, ND1L172, ND1L173, , );
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = ND1L182;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = BUS(ND1L145, ND1L147);
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[0]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[2] = ZD1_q_a[0]_PORT_A_data_out[2];

--ZD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1] at M10K_X14_Y4_N0
ZD1_q_a[0]_PORT_A_data_in = BUS(ND1L150, ND1L151, ND1L152, ND1L153, ND1L154, ND1L155, ND1L156, ND1L157, , , ND1L166, ND1L167, ND1L168, ND1L169, ND1L170, ND1L171, ND1L172, ND1L173, , );
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = ND1L182;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = BUS(ND1L145, ND1L147);
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[0]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[1] = ZD1_q_a[0]_PORT_A_data_out[1];


--VC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4] at FF_X25_Y5_N49
--register power-up is low

VC1_E_shift_rot_cnt[4] = DFFEAS(VC1L193, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src2[4],  ,  , VC1_E_new_inst);


--VC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3] at FF_X25_Y5_N53
--register power-up is low

VC1_E_shift_rot_cnt[3] = DFFEAS(VC1L194, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src2[3],  ,  , VC1_E_new_inst);


--VC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2] at FF_X25_Y5_N8
--register power-up is low

VC1_E_shift_rot_cnt[2] = DFFEAS(VC1L195, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src2[2],  ,  , VC1_E_new_inst);


--VC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1] at FF_X25_Y5_N26
--register power-up is low

VC1_E_shift_rot_cnt[1] = DFFEAS(VC1L196, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src2[1],  ,  , VC1_E_new_inst);


--VC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0] at FF_X24_Y4_N49
--register power-up is low

VC1_E_shift_rot_cnt[0] = DFFEAS(VC1L391, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1L390,  ,  , !VC1_E_new_inst);


--AE1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[0] at M10K_X14_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
AE1_q_a[0]_PORT_A_data_in = BUS(XB3L26, XB3L32);
AE1_q_a[0]_PORT_A_data_in_reg = DFFE(AE1_q_a[0]_PORT_A_data_in, AE1_q_a[0]_clock_0, , , AE1_q_a[0]_clock_enable_0);
AE1_q_a[0]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[0]_PORT_A_address_reg = DFFE(AE1_q_a[0]_PORT_A_address, AE1_q_a[0]_clock_0, , , AE1_q_a[0]_clock_enable_0);
AE1_q_a[0]_PORT_A_write_enable = !Z1L3;
AE1_q_a[0]_PORT_A_write_enable_reg = DFFE(AE1_q_a[0]_PORT_A_write_enable, AE1_q_a[0]_clock_0, , , AE1_q_a[0]_clock_enable_0);
AE1_q_a[0]_PORT_A_read_enable = Z1L3;
AE1_q_a[0]_PORT_A_read_enable_reg = DFFE(AE1_q_a[0]_PORT_A_read_enable, AE1_q_a[0]_clock_0, , , AE1_q_a[0]_clock_enable_0);
AE1_q_a[0]_PORT_A_byte_mask = XB3_src_data[32];
AE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[0]_PORT_A_byte_mask, AE1_q_a[0]_clock_0, , , AE1_q_a[0]_clock_enable_0);
AE1_q_a[0]_clock_0 = GLOBAL(A1L123);
AE1_q_a[0]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[0]_PORT_A_data_out = MEMORY(AE1_q_a[0]_PORT_A_data_in_reg, , AE1_q_a[0]_PORT_A_address_reg, , AE1_q_a[0]_PORT_A_write_enable_reg, AE1_q_a[0]_PORT_A_read_enable_reg, , , AE1_q_a[0]_PORT_A_byte_mask_reg, , AE1_q_a[0]_clock_0, , AE1_q_a[0]_clock_enable_0, , , , , );
AE1_q_a[0] = AE1_q_a[0]_PORT_A_data_out[0];

--AE1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[1] at M10K_X14_Y10_N0
AE1_q_a[0]_PORT_A_data_in = BUS(XB3L26, XB3L32);
AE1_q_a[0]_PORT_A_data_in_reg = DFFE(AE1_q_a[0]_PORT_A_data_in, AE1_q_a[0]_clock_0, , , AE1_q_a[0]_clock_enable_0);
AE1_q_a[0]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[0]_PORT_A_address_reg = DFFE(AE1_q_a[0]_PORT_A_address, AE1_q_a[0]_clock_0, , , AE1_q_a[0]_clock_enable_0);
AE1_q_a[0]_PORT_A_write_enable = !Z1L3;
AE1_q_a[0]_PORT_A_write_enable_reg = DFFE(AE1_q_a[0]_PORT_A_write_enable, AE1_q_a[0]_clock_0, , , AE1_q_a[0]_clock_enable_0);
AE1_q_a[0]_PORT_A_read_enable = Z1L3;
AE1_q_a[0]_PORT_A_read_enable_reg = DFFE(AE1_q_a[0]_PORT_A_read_enable, AE1_q_a[0]_clock_0, , , AE1_q_a[0]_clock_enable_0);
AE1_q_a[0]_PORT_A_byte_mask = XB3_src_data[32];
AE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[0]_PORT_A_byte_mask, AE1_q_a[0]_clock_0, , , AE1_q_a[0]_clock_enable_0);
AE1_q_a[0]_clock_0 = GLOBAL(A1L123);
AE1_q_a[0]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[0]_PORT_A_data_out = MEMORY(AE1_q_a[0]_PORT_A_data_in_reg, , AE1_q_a[0]_PORT_A_address_reg, , AE1_q_a[0]_PORT_A_write_enable_reg, AE1_q_a[0]_PORT_A_read_enable_reg, , , AE1_q_a[0]_PORT_A_byte_mask_reg, , AE1_q_a[0]_clock_0, , AE1_q_a[0]_clock_enable_0, , , , , );
AE1_q_a[1] = AE1_q_a[0]_PORT_A_data_out[1];


--AC1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] at FF_X11_Y6_N17
--register power-up is low

AC1_av_readdata_pre[0] = DFFEAS(AC1L3, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , QB2_q_b[0],  ,  , U1_read_0);


--VC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61 at MLABCELL_X28_Y6_N39
VC1L118_adder_eqn = ( VC1_E_alu_sub ) + ( GND ) + ( VC1L127 );
VC1L118 = SUM(VC1L118_adder_eqn);


--VC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16] at FF_X27_Y8_N1
--register power-up is low

VC1_E_src2[16] = DFFEAS(VC1L778, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L794,  );


--VC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16] at FF_X30_Y7_N13
--register power-up is low

VC1_E_src1[16] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[16],  , VC1L510, VCC);


--VC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1] at FF_X30_Y7_N56
--register power-up is low

VC1_E_src1[1] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[1],  , VC1L510, VCC);


--VC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0] at FF_X22_Y6_N41
--register power-up is low

VC1_E_src1[0] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[0],  , VC1L510, VCC);


--VC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17] at FF_X27_Y8_N10
--register power-up is low

VC1_E_src2[17] = DFFEAS(VC1L779, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L794,  );


--VC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17] at FF_X30_Y7_N25
--register power-up is low

VC1_E_src1[17] = DFFEAS(VC1L499, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L510,  );


--VC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21] at FF_X27_Y8_N37
--register power-up is low

VC1_E_src2[21] = DFFEAS(VC1L783, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L794,  );


--VC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21] at FF_X28_Y6_N56
--register power-up is low

VC1_E_src1[21] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[21],  , VC1L510, VCC);


--VC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20] at FF_X27_Y8_N40
--register power-up is low

VC1_E_src2[20] = DFFEAS(VC1L782, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L794,  );


--VC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20] at FF_X30_Y7_N43
--register power-up is low

VC1_E_src1[20] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[20],  , VC1L510, VCC);


--VC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19] at FF_X27_Y8_N19
--register power-up is low

VC1_E_src2[19] = DFFEAS(VC1L781, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L794,  );


--VC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19] at FF_X30_Y7_N5
--register power-up is low

VC1_E_src1[19] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[19],  , VC1L510, VCC);


--VC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18] at FF_X27_Y8_N22
--register power-up is low

VC1_E_src2[18] = DFFEAS(VC1L780, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L794,  );


--VC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18] at FF_X30_Y7_N1
--register power-up is low

VC1_E_src1[18] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[18],  , VC1L510, VCC);


--VC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25] at FF_X27_Y8_N13
--register power-up is low

VC1_E_src2[25] = DFFEAS(VC1L787, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L794,  );


--VC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25] at FF_X28_Y6_N50
--register power-up is low

VC1_E_src1[25] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[25],  , VC1L510, VCC);


--VC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24] at FF_X27_Y8_N17
--register power-up is low

VC1_E_src2[24] = DFFEAS(VC1L786, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L794,  );


--VC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24] at FF_X28_Y6_N47
--register power-up is low

VC1_E_src1[24] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[24],  , VC1L510, VCC);


--VC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23] at FF_X27_Y8_N43
--register power-up is low

VC1_E_src2[23] = DFFEAS(VC1L785, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L794,  );


--VC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23] at FF_X28_Y6_N53
--register power-up is low

VC1_E_src1[23] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[23],  , VC1L510, VCC);


--VC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22] at FF_X27_Y8_N46
--register power-up is low

VC1_E_src2[22] = DFFEAS(VC1L784, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L794,  );


--VC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22] at FF_X28_Y6_N59
--register power-up is low

VC1_E_src1[22] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[22],  , VC1L510, VCC);


--VC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27] at FF_X27_Y8_N25
--register power-up is low

VC1_E_src2[27] = DFFEAS(VC1L789, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L794,  );


--VC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27] at FF_X30_Y7_N32
--register power-up is low

VC1_E_src1[27] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[27],  , VC1L510, VCC);


--VC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26] at FF_X27_Y8_N28
--register power-up is low

VC1_E_src2[26] = DFFEAS(VC1L788, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L794,  );


--VC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26] at FF_X28_Y6_N44
--register power-up is low

VC1_E_src1[26] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[26],  , VC1L510, VCC);


--VC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31] at FF_X30_Y7_N38
--register power-up is low

VC1_E_src1[31] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[31],  , VC1L510, VCC);


--VC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30] at FF_X27_Y8_N31
--register power-up is low

VC1_E_src2[30] = DFFEAS(VC1L792, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L794,  );


--VC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30] at FF_X30_Y7_N29
--register power-up is low

VC1_E_src1[30] = DFFEAS(VC1L517, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L510,  );


--VC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29] at FF_X27_Y8_N34
--register power-up is low

VC1_E_src2[29] = DFFEAS(VC1L791, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L794,  );


--VC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29] at FF_X30_Y7_N35
--register power-up is low

VC1_E_src1[29] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[29],  , VC1L510, VCC);


--VC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28] at FF_X27_Y8_N49
--register power-up is low

VC1_E_src2[28] = DFFEAS(VC1L790, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L794,  );


--VC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28] at FF_X30_Y7_N47
--register power-up is low

VC1_E_src1[28] = DFFEAS(VC1L513, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L510,  );


--VC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0] at FF_X29_Y6_N59
--register power-up is low

VC1_E_shift_rot_result[0] = DFFEAS(VC1L444, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1L478Q,  ,  , VC1_E_new_inst);


--VC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65 at MLABCELL_X28_Y7_N3
VC1L122_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[0]) ) + ( VC1L478Q ) + ( VC1L131 );
VC1L122 = SUM(VC1L122_adder_eqn);

--VC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66 at MLABCELL_X28_Y7_N3
VC1L123_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[0]) ) + ( VC1L478Q ) + ( VC1L131 );
VC1L123 = CARRY(VC1L123_adder_eqn);


--AE1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[22] at M10K_X26_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
AE1_q_a[22]_PORT_A_data_in = BUS(XB3L27, XB3L28);
AE1_q_a[22]_PORT_A_data_in_reg = DFFE(AE1_q_a[22]_PORT_A_data_in, AE1_q_a[22]_clock_0, , , AE1_q_a[22]_clock_enable_0);
AE1_q_a[22]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[22]_PORT_A_address_reg = DFFE(AE1_q_a[22]_PORT_A_address, AE1_q_a[22]_clock_0, , , AE1_q_a[22]_clock_enable_0);
AE1_q_a[22]_PORT_A_write_enable = !Z1L3;
AE1_q_a[22]_PORT_A_write_enable_reg = DFFE(AE1_q_a[22]_PORT_A_write_enable, AE1_q_a[22]_clock_0, , , AE1_q_a[22]_clock_enable_0);
AE1_q_a[22]_PORT_A_read_enable = Z1L3;
AE1_q_a[22]_PORT_A_read_enable_reg = DFFE(AE1_q_a[22]_PORT_A_read_enable, AE1_q_a[22]_clock_0, , , AE1_q_a[22]_clock_enable_0);
AE1_q_a[22]_PORT_A_byte_mask = XB3_src_data[34];
AE1_q_a[22]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[22]_PORT_A_byte_mask, AE1_q_a[22]_clock_0, , , AE1_q_a[22]_clock_enable_0);
AE1_q_a[22]_clock_0 = GLOBAL(A1L123);
AE1_q_a[22]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[22]_PORT_A_data_out = MEMORY(AE1_q_a[22]_PORT_A_data_in_reg, , AE1_q_a[22]_PORT_A_address_reg, , AE1_q_a[22]_PORT_A_write_enable_reg, AE1_q_a[22]_PORT_A_read_enable_reg, , , AE1_q_a[22]_PORT_A_byte_mask_reg, , AE1_q_a[22]_clock_0, , AE1_q_a[22]_clock_enable_0, , , , , );
AE1_q_a[22] = AE1_q_a[22]_PORT_A_data_out[0];

--AE1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[23] at M10K_X26_Y10_N0
AE1_q_a[22]_PORT_A_data_in = BUS(XB3L27, XB3L28);
AE1_q_a[22]_PORT_A_data_in_reg = DFFE(AE1_q_a[22]_PORT_A_data_in, AE1_q_a[22]_clock_0, , , AE1_q_a[22]_clock_enable_0);
AE1_q_a[22]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[22]_PORT_A_address_reg = DFFE(AE1_q_a[22]_PORT_A_address, AE1_q_a[22]_clock_0, , , AE1_q_a[22]_clock_enable_0);
AE1_q_a[22]_PORT_A_write_enable = !Z1L3;
AE1_q_a[22]_PORT_A_write_enable_reg = DFFE(AE1_q_a[22]_PORT_A_write_enable, AE1_q_a[22]_clock_0, , , AE1_q_a[22]_clock_enable_0);
AE1_q_a[22]_PORT_A_read_enable = Z1L3;
AE1_q_a[22]_PORT_A_read_enable_reg = DFFE(AE1_q_a[22]_PORT_A_read_enable, AE1_q_a[22]_clock_0, , , AE1_q_a[22]_clock_enable_0);
AE1_q_a[22]_PORT_A_byte_mask = XB3_src_data[34];
AE1_q_a[22]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[22]_PORT_A_byte_mask, AE1_q_a[22]_clock_0, , , AE1_q_a[22]_clock_enable_0);
AE1_q_a[22]_clock_0 = GLOBAL(A1L123);
AE1_q_a[22]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[22]_PORT_A_data_out = MEMORY(AE1_q_a[22]_PORT_A_data_in_reg, , AE1_q_a[22]_PORT_A_address_reg, , AE1_q_a[22]_PORT_A_write_enable_reg, AE1_q_a[22]_PORT_A_read_enable_reg, , , AE1_q_a[22]_PORT_A_byte_mask_reg, , AE1_q_a[22]_clock_0, , AE1_q_a[22]_clock_enable_0, , , , , );
AE1_q_a[23] = AE1_q_a[22]_PORT_A_data_out[1];


--AE1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[24] at M10K_X26_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
AE1_q_a[24]_PORT_A_data_in = BUS(XB3L29, XB3L30);
AE1_q_a[24]_PORT_A_data_in_reg = DFFE(AE1_q_a[24]_PORT_A_data_in, AE1_q_a[24]_clock_0, , , AE1_q_a[24]_clock_enable_0);
AE1_q_a[24]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[24]_PORT_A_address_reg = DFFE(AE1_q_a[24]_PORT_A_address, AE1_q_a[24]_clock_0, , , AE1_q_a[24]_clock_enable_0);
AE1_q_a[24]_PORT_A_write_enable = !Z1L3;
AE1_q_a[24]_PORT_A_write_enable_reg = DFFE(AE1_q_a[24]_PORT_A_write_enable, AE1_q_a[24]_clock_0, , , AE1_q_a[24]_clock_enable_0);
AE1_q_a[24]_PORT_A_read_enable = Z1L3;
AE1_q_a[24]_PORT_A_read_enable_reg = DFFE(AE1_q_a[24]_PORT_A_read_enable, AE1_q_a[24]_clock_0, , , AE1_q_a[24]_clock_enable_0);
AE1_q_a[24]_PORT_A_byte_mask = XB3_src_data[35];
AE1_q_a[24]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[24]_PORT_A_byte_mask, AE1_q_a[24]_clock_0, , , AE1_q_a[24]_clock_enable_0);
AE1_q_a[24]_clock_0 = GLOBAL(A1L123);
AE1_q_a[24]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[24]_PORT_A_data_out = MEMORY(AE1_q_a[24]_PORT_A_data_in_reg, , AE1_q_a[24]_PORT_A_address_reg, , AE1_q_a[24]_PORT_A_write_enable_reg, AE1_q_a[24]_PORT_A_read_enable_reg, , , AE1_q_a[24]_PORT_A_byte_mask_reg, , AE1_q_a[24]_clock_0, , AE1_q_a[24]_clock_enable_0, , , , , );
AE1_q_a[24] = AE1_q_a[24]_PORT_A_data_out[0];

--AE1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[25] at M10K_X26_Y9_N0
AE1_q_a[24]_PORT_A_data_in = BUS(XB3L29, XB3L30);
AE1_q_a[24]_PORT_A_data_in_reg = DFFE(AE1_q_a[24]_PORT_A_data_in, AE1_q_a[24]_clock_0, , , AE1_q_a[24]_clock_enable_0);
AE1_q_a[24]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[24]_PORT_A_address_reg = DFFE(AE1_q_a[24]_PORT_A_address, AE1_q_a[24]_clock_0, , , AE1_q_a[24]_clock_enable_0);
AE1_q_a[24]_PORT_A_write_enable = !Z1L3;
AE1_q_a[24]_PORT_A_write_enable_reg = DFFE(AE1_q_a[24]_PORT_A_write_enable, AE1_q_a[24]_clock_0, , , AE1_q_a[24]_clock_enable_0);
AE1_q_a[24]_PORT_A_read_enable = Z1L3;
AE1_q_a[24]_PORT_A_read_enable_reg = DFFE(AE1_q_a[24]_PORT_A_read_enable, AE1_q_a[24]_clock_0, , , AE1_q_a[24]_clock_enable_0);
AE1_q_a[24]_PORT_A_byte_mask = XB3_src_data[35];
AE1_q_a[24]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[24]_PORT_A_byte_mask, AE1_q_a[24]_clock_0, , , AE1_q_a[24]_clock_enable_0);
AE1_q_a[24]_clock_0 = GLOBAL(A1L123);
AE1_q_a[24]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[24]_PORT_A_data_out = MEMORY(AE1_q_a[24]_PORT_A_data_in_reg, , AE1_q_a[24]_PORT_A_address_reg, , AE1_q_a[24]_PORT_A_write_enable_reg, AE1_q_a[24]_PORT_A_read_enable_reg, , , AE1_q_a[24]_PORT_A_byte_mask_reg, , AE1_q_a[24]_clock_0, , AE1_q_a[24]_clock_enable_0, , , , , );
AE1_q_a[25] = AE1_q_a[24]_PORT_A_data_out[1];


--AE1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[26] at M10K_X14_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
AE1_q_a[26]_PORT_A_data_in = BUS(XB3L31, XB3L53);
AE1_q_a[26]_PORT_A_data_in_reg = DFFE(AE1_q_a[26]_PORT_A_data_in, AE1_q_a[26]_clock_0, , , AE1_q_a[26]_clock_enable_0);
AE1_q_a[26]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[26]_PORT_A_address_reg = DFFE(AE1_q_a[26]_PORT_A_address, AE1_q_a[26]_clock_0, , , AE1_q_a[26]_clock_enable_0);
AE1_q_a[26]_PORT_A_write_enable = !Z1L3;
AE1_q_a[26]_PORT_A_write_enable_reg = DFFE(AE1_q_a[26]_PORT_A_write_enable, AE1_q_a[26]_clock_0, , , AE1_q_a[26]_clock_enable_0);
AE1_q_a[26]_PORT_A_read_enable = Z1L3;
AE1_q_a[26]_PORT_A_read_enable_reg = DFFE(AE1_q_a[26]_PORT_A_read_enable, AE1_q_a[26]_clock_0, , , AE1_q_a[26]_clock_enable_0);
AE1_q_a[26]_PORT_A_byte_mask = XB3_src_data[35];
AE1_q_a[26]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[26]_PORT_A_byte_mask, AE1_q_a[26]_clock_0, , , AE1_q_a[26]_clock_enable_0);
AE1_q_a[26]_clock_0 = GLOBAL(A1L123);
AE1_q_a[26]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[26]_PORT_A_data_out = MEMORY(AE1_q_a[26]_PORT_A_data_in_reg, , AE1_q_a[26]_PORT_A_address_reg, , AE1_q_a[26]_PORT_A_write_enable_reg, AE1_q_a[26]_PORT_A_read_enable_reg, , , AE1_q_a[26]_PORT_A_byte_mask_reg, , AE1_q_a[26]_clock_0, , AE1_q_a[26]_clock_enable_0, , , , , );
AE1_q_a[26] = AE1_q_a[26]_PORT_A_data_out[0];

--AE1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[27] at M10K_X14_Y13_N0
AE1_q_a[26]_PORT_A_data_in = BUS(XB3L31, XB3L53);
AE1_q_a[26]_PORT_A_data_in_reg = DFFE(AE1_q_a[26]_PORT_A_data_in, AE1_q_a[26]_clock_0, , , AE1_q_a[26]_clock_enable_0);
AE1_q_a[26]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[26]_PORT_A_address_reg = DFFE(AE1_q_a[26]_PORT_A_address, AE1_q_a[26]_clock_0, , , AE1_q_a[26]_clock_enable_0);
AE1_q_a[26]_PORT_A_write_enable = !Z1L3;
AE1_q_a[26]_PORT_A_write_enable_reg = DFFE(AE1_q_a[26]_PORT_A_write_enable, AE1_q_a[26]_clock_0, , , AE1_q_a[26]_clock_enable_0);
AE1_q_a[26]_PORT_A_read_enable = Z1L3;
AE1_q_a[26]_PORT_A_read_enable_reg = DFFE(AE1_q_a[26]_PORT_A_read_enable, AE1_q_a[26]_clock_0, , , AE1_q_a[26]_clock_enable_0);
AE1_q_a[26]_PORT_A_byte_mask = XB3_src_data[35];
AE1_q_a[26]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[26]_PORT_A_byte_mask, AE1_q_a[26]_clock_0, , , AE1_q_a[26]_clock_enable_0);
AE1_q_a[26]_clock_0 = GLOBAL(A1L123);
AE1_q_a[26]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[26]_PORT_A_data_out = MEMORY(AE1_q_a[26]_PORT_A_data_in_reg, , AE1_q_a[26]_PORT_A_address_reg, , AE1_q_a[26]_PORT_A_write_enable_reg, AE1_q_a[26]_PORT_A_read_enable_reg, , , AE1_q_a[26]_PORT_A_byte_mask_reg, , AE1_q_a[26]_clock_0, , AE1_q_a[26]_clock_enable_0, , , , , );
AE1_q_a[27] = AE1_q_a[26]_PORT_A_data_out[1];


--AE1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[3] at M10K_X5_Y14_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
AE1_q_a[3]_PORT_A_data_in = BUS(XB3L34, XB3L33);
AE1_q_a[3]_PORT_A_data_in_reg = DFFE(AE1_q_a[3]_PORT_A_data_in, AE1_q_a[3]_clock_0, , , AE1_q_a[3]_clock_enable_0);
AE1_q_a[3]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[3]_PORT_A_address_reg = DFFE(AE1_q_a[3]_PORT_A_address, AE1_q_a[3]_clock_0, , , AE1_q_a[3]_clock_enable_0);
AE1_q_a[3]_PORT_A_write_enable = !Z1L3;
AE1_q_a[3]_PORT_A_write_enable_reg = DFFE(AE1_q_a[3]_PORT_A_write_enable, AE1_q_a[3]_clock_0, , , AE1_q_a[3]_clock_enable_0);
AE1_q_a[3]_PORT_A_read_enable = Z1L3;
AE1_q_a[3]_PORT_A_read_enable_reg = DFFE(AE1_q_a[3]_PORT_A_read_enable, AE1_q_a[3]_clock_0, , , AE1_q_a[3]_clock_enable_0);
AE1_q_a[3]_PORT_A_byte_mask = XB3_src_data[32];
AE1_q_a[3]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[3]_PORT_A_byte_mask, AE1_q_a[3]_clock_0, , , AE1_q_a[3]_clock_enable_0);
AE1_q_a[3]_clock_0 = GLOBAL(A1L123);
AE1_q_a[3]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[3]_PORT_A_data_out = MEMORY(AE1_q_a[3]_PORT_A_data_in_reg, , AE1_q_a[3]_PORT_A_address_reg, , AE1_q_a[3]_PORT_A_write_enable_reg, AE1_q_a[3]_PORT_A_read_enable_reg, , , AE1_q_a[3]_PORT_A_byte_mask_reg, , AE1_q_a[3]_clock_0, , AE1_q_a[3]_clock_enable_0, , , , , );
AE1_q_a[3] = AE1_q_a[3]_PORT_A_data_out[0];

--AE1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[4] at M10K_X5_Y14_N0
AE1_q_a[3]_PORT_A_data_in = BUS(XB3L34, XB3L33);
AE1_q_a[3]_PORT_A_data_in_reg = DFFE(AE1_q_a[3]_PORT_A_data_in, AE1_q_a[3]_clock_0, , , AE1_q_a[3]_clock_enable_0);
AE1_q_a[3]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[3]_PORT_A_address_reg = DFFE(AE1_q_a[3]_PORT_A_address, AE1_q_a[3]_clock_0, , , AE1_q_a[3]_clock_enable_0);
AE1_q_a[3]_PORT_A_write_enable = !Z1L3;
AE1_q_a[3]_PORT_A_write_enable_reg = DFFE(AE1_q_a[3]_PORT_A_write_enable, AE1_q_a[3]_clock_0, , , AE1_q_a[3]_clock_enable_0);
AE1_q_a[3]_PORT_A_read_enable = Z1L3;
AE1_q_a[3]_PORT_A_read_enable_reg = DFFE(AE1_q_a[3]_PORT_A_read_enable, AE1_q_a[3]_clock_0, , , AE1_q_a[3]_clock_enable_0);
AE1_q_a[3]_PORT_A_byte_mask = XB3_src_data[32];
AE1_q_a[3]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[3]_PORT_A_byte_mask, AE1_q_a[3]_clock_0, , , AE1_q_a[3]_clock_enable_0);
AE1_q_a[3]_clock_0 = GLOBAL(A1L123);
AE1_q_a[3]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[3]_PORT_A_data_out = MEMORY(AE1_q_a[3]_PORT_A_data_in_reg, , AE1_q_a[3]_PORT_A_address_reg, , AE1_q_a[3]_PORT_A_write_enable_reg, AE1_q_a[3]_PORT_A_read_enable_reg, , , AE1_q_a[3]_PORT_A_byte_mask_reg, , AE1_q_a[3]_clock_0, , AE1_q_a[3]_clock_enable_0, , , , , );
AE1_q_a[4] = AE1_q_a[3]_PORT_A_data_out[1];


--AE1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[2] at M10K_X14_Y14_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
AE1_q_a[2]_PORT_A_data_in = BUS(XB3L35, XB3L42);
AE1_q_a[2]_PORT_A_data_in_reg = DFFE(AE1_q_a[2]_PORT_A_data_in, AE1_q_a[2]_clock_0, , , AE1_q_a[2]_clock_enable_0);
AE1_q_a[2]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[2]_PORT_A_address_reg = DFFE(AE1_q_a[2]_PORT_A_address, AE1_q_a[2]_clock_0, , , AE1_q_a[2]_clock_enable_0);
AE1_q_a[2]_PORT_A_write_enable = !Z1L3;
AE1_q_a[2]_PORT_A_write_enable_reg = DFFE(AE1_q_a[2]_PORT_A_write_enable, AE1_q_a[2]_clock_0, , , AE1_q_a[2]_clock_enable_0);
AE1_q_a[2]_PORT_A_read_enable = Z1L3;
AE1_q_a[2]_PORT_A_read_enable_reg = DFFE(AE1_q_a[2]_PORT_A_read_enable, AE1_q_a[2]_clock_0, , , AE1_q_a[2]_clock_enable_0);
AE1_q_a[2]_PORT_A_byte_mask = XB3_src_data[32];
AE1_q_a[2]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[2]_PORT_A_byte_mask, AE1_q_a[2]_clock_0, , , AE1_q_a[2]_clock_enable_0);
AE1_q_a[2]_clock_0 = GLOBAL(A1L123);
AE1_q_a[2]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[2]_PORT_A_data_out = MEMORY(AE1_q_a[2]_PORT_A_data_in_reg, , AE1_q_a[2]_PORT_A_address_reg, , AE1_q_a[2]_PORT_A_write_enable_reg, AE1_q_a[2]_PORT_A_read_enable_reg, , , AE1_q_a[2]_PORT_A_byte_mask_reg, , AE1_q_a[2]_clock_0, , AE1_q_a[2]_clock_enable_0, , , , , );
AE1_q_a[2] = AE1_q_a[2]_PORT_A_data_out[0];

--AE1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[5] at M10K_X14_Y14_N0
AE1_q_a[2]_PORT_A_data_in = BUS(XB3L35, XB3L42);
AE1_q_a[2]_PORT_A_data_in_reg = DFFE(AE1_q_a[2]_PORT_A_data_in, AE1_q_a[2]_clock_0, , , AE1_q_a[2]_clock_enable_0);
AE1_q_a[2]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[2]_PORT_A_address_reg = DFFE(AE1_q_a[2]_PORT_A_address, AE1_q_a[2]_clock_0, , , AE1_q_a[2]_clock_enable_0);
AE1_q_a[2]_PORT_A_write_enable = !Z1L3;
AE1_q_a[2]_PORT_A_write_enable_reg = DFFE(AE1_q_a[2]_PORT_A_write_enable, AE1_q_a[2]_clock_0, , , AE1_q_a[2]_clock_enable_0);
AE1_q_a[2]_PORT_A_read_enable = Z1L3;
AE1_q_a[2]_PORT_A_read_enable_reg = DFFE(AE1_q_a[2]_PORT_A_read_enable, AE1_q_a[2]_clock_0, , , AE1_q_a[2]_clock_enable_0);
AE1_q_a[2]_PORT_A_byte_mask = XB3_src_data[32];
AE1_q_a[2]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[2]_PORT_A_byte_mask, AE1_q_a[2]_clock_0, , , AE1_q_a[2]_clock_enable_0);
AE1_q_a[2]_clock_0 = GLOBAL(A1L123);
AE1_q_a[2]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[2]_PORT_A_data_out = MEMORY(AE1_q_a[2]_PORT_A_data_in_reg, , AE1_q_a[2]_PORT_A_address_reg, , AE1_q_a[2]_PORT_A_write_enable_reg, AE1_q_a[2]_PORT_A_read_enable_reg, , , AE1_q_a[2]_PORT_A_byte_mask_reg, , AE1_q_a[2]_clock_0, , AE1_q_a[2]_clock_enable_0, , , , , );
AE1_q_a[5] = AE1_q_a[2]_PORT_A_data_out[1];


--VC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8] at FF_X19_Y7_N46
--register power-up is low

VC1_F_pc[8] = DFFEAS(VC1L705, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_W_valid, VC1L30,  , !VC1L717, VC1L718);


--ND1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1 at LABCELL_X7_Y4_N54
ND1L2_adder_eqn = ( ND1_MonAReg[10] ) + ( VCC ) + ( ND1L8 );
ND1L2 = SUM(ND1L2_adder_eqn);


--AE1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[11] at M10K_X5_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
AE1_q_a[11]_PORT_A_data_in = BUS(XB3L36, XB3L37);
AE1_q_a[11]_PORT_A_data_in_reg = DFFE(AE1_q_a[11]_PORT_A_data_in, AE1_q_a[11]_clock_0, , , AE1_q_a[11]_clock_enable_0);
AE1_q_a[11]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[11]_PORT_A_address_reg = DFFE(AE1_q_a[11]_PORT_A_address, AE1_q_a[11]_clock_0, , , AE1_q_a[11]_clock_enable_0);
AE1_q_a[11]_PORT_A_write_enable = !Z1L3;
AE1_q_a[11]_PORT_A_write_enable_reg = DFFE(AE1_q_a[11]_PORT_A_write_enable, AE1_q_a[11]_clock_0, , , AE1_q_a[11]_clock_enable_0);
AE1_q_a[11]_PORT_A_read_enable = Z1L3;
AE1_q_a[11]_PORT_A_read_enable_reg = DFFE(AE1_q_a[11]_PORT_A_read_enable, AE1_q_a[11]_clock_0, , , AE1_q_a[11]_clock_enable_0);
AE1_q_a[11]_PORT_A_byte_mask = XB3_src_data[33];
AE1_q_a[11]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[11]_PORT_A_byte_mask, AE1_q_a[11]_clock_0, , , AE1_q_a[11]_clock_enable_0);
AE1_q_a[11]_clock_0 = GLOBAL(A1L123);
AE1_q_a[11]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[11]_PORT_A_data_out = MEMORY(AE1_q_a[11]_PORT_A_data_in_reg, , AE1_q_a[11]_PORT_A_address_reg, , AE1_q_a[11]_PORT_A_write_enable_reg, AE1_q_a[11]_PORT_A_read_enable_reg, , , AE1_q_a[11]_PORT_A_byte_mask_reg, , AE1_q_a[11]_clock_0, , AE1_q_a[11]_clock_enable_0, , , , , );
AE1_q_a[11] = AE1_q_a[11]_PORT_A_data_out[0];

--AE1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[12] at M10K_X5_Y11_N0
AE1_q_a[11]_PORT_A_data_in = BUS(XB3L36, XB3L37);
AE1_q_a[11]_PORT_A_data_in_reg = DFFE(AE1_q_a[11]_PORT_A_data_in, AE1_q_a[11]_clock_0, , , AE1_q_a[11]_clock_enable_0);
AE1_q_a[11]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[11]_PORT_A_address_reg = DFFE(AE1_q_a[11]_PORT_A_address, AE1_q_a[11]_clock_0, , , AE1_q_a[11]_clock_enable_0);
AE1_q_a[11]_PORT_A_write_enable = !Z1L3;
AE1_q_a[11]_PORT_A_write_enable_reg = DFFE(AE1_q_a[11]_PORT_A_write_enable, AE1_q_a[11]_clock_0, , , AE1_q_a[11]_clock_enable_0);
AE1_q_a[11]_PORT_A_read_enable = Z1L3;
AE1_q_a[11]_PORT_A_read_enable_reg = DFFE(AE1_q_a[11]_PORT_A_read_enable, AE1_q_a[11]_clock_0, , , AE1_q_a[11]_clock_enable_0);
AE1_q_a[11]_PORT_A_byte_mask = XB3_src_data[33];
AE1_q_a[11]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[11]_PORT_A_byte_mask, AE1_q_a[11]_clock_0, , , AE1_q_a[11]_clock_enable_0);
AE1_q_a[11]_clock_0 = GLOBAL(A1L123);
AE1_q_a[11]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[11]_PORT_A_data_out = MEMORY(AE1_q_a[11]_PORT_A_data_in_reg, , AE1_q_a[11]_PORT_A_address_reg, , AE1_q_a[11]_PORT_A_write_enable_reg, AE1_q_a[11]_PORT_A_read_enable_reg, , , AE1_q_a[11]_PORT_A_byte_mask_reg, , AE1_q_a[11]_clock_0, , AE1_q_a[11]_clock_enable_0, , , , , );
AE1_q_a[12] = AE1_q_a[11]_PORT_A_data_out[1];


--AE1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[13] at M10K_X14_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
AE1_q_a[13]_PORT_A_data_in = BUS(XB3L38, XB3L39);
AE1_q_a[13]_PORT_A_data_in_reg = DFFE(AE1_q_a[13]_PORT_A_data_in, AE1_q_a[13]_clock_0, , , AE1_q_a[13]_clock_enable_0);
AE1_q_a[13]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[13]_PORT_A_address_reg = DFFE(AE1_q_a[13]_PORT_A_address, AE1_q_a[13]_clock_0, , , AE1_q_a[13]_clock_enable_0);
AE1_q_a[13]_PORT_A_write_enable = !Z1L3;
AE1_q_a[13]_PORT_A_write_enable_reg = DFFE(AE1_q_a[13]_PORT_A_write_enable, AE1_q_a[13]_clock_0, , , AE1_q_a[13]_clock_enable_0);
AE1_q_a[13]_PORT_A_read_enable = Z1L3;
AE1_q_a[13]_PORT_A_read_enable_reg = DFFE(AE1_q_a[13]_PORT_A_read_enable, AE1_q_a[13]_clock_0, , , AE1_q_a[13]_clock_enable_0);
AE1_q_a[13]_PORT_A_byte_mask = XB3_src_data[33];
AE1_q_a[13]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[13]_PORT_A_byte_mask, AE1_q_a[13]_clock_0, , , AE1_q_a[13]_clock_enable_0);
AE1_q_a[13]_clock_0 = GLOBAL(A1L123);
AE1_q_a[13]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[13]_PORT_A_data_out = MEMORY(AE1_q_a[13]_PORT_A_data_in_reg, , AE1_q_a[13]_PORT_A_address_reg, , AE1_q_a[13]_PORT_A_write_enable_reg, AE1_q_a[13]_PORT_A_read_enable_reg, , , AE1_q_a[13]_PORT_A_byte_mask_reg, , AE1_q_a[13]_clock_0, , AE1_q_a[13]_clock_enable_0, , , , , );
AE1_q_a[13] = AE1_q_a[13]_PORT_A_data_out[0];

--AE1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[14] at M10K_X14_Y12_N0
AE1_q_a[13]_PORT_A_data_in = BUS(XB3L38, XB3L39);
AE1_q_a[13]_PORT_A_data_in_reg = DFFE(AE1_q_a[13]_PORT_A_data_in, AE1_q_a[13]_clock_0, , , AE1_q_a[13]_clock_enable_0);
AE1_q_a[13]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[13]_PORT_A_address_reg = DFFE(AE1_q_a[13]_PORT_A_address, AE1_q_a[13]_clock_0, , , AE1_q_a[13]_clock_enable_0);
AE1_q_a[13]_PORT_A_write_enable = !Z1L3;
AE1_q_a[13]_PORT_A_write_enable_reg = DFFE(AE1_q_a[13]_PORT_A_write_enable, AE1_q_a[13]_clock_0, , , AE1_q_a[13]_clock_enable_0);
AE1_q_a[13]_PORT_A_read_enable = Z1L3;
AE1_q_a[13]_PORT_A_read_enable_reg = DFFE(AE1_q_a[13]_PORT_A_read_enable, AE1_q_a[13]_clock_0, , , AE1_q_a[13]_clock_enable_0);
AE1_q_a[13]_PORT_A_byte_mask = XB3_src_data[33];
AE1_q_a[13]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[13]_PORT_A_byte_mask, AE1_q_a[13]_clock_0, , , AE1_q_a[13]_clock_enable_0);
AE1_q_a[13]_clock_0 = GLOBAL(A1L123);
AE1_q_a[13]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[13]_PORT_A_data_out = MEMORY(AE1_q_a[13]_PORT_A_data_in_reg, , AE1_q_a[13]_PORT_A_address_reg, , AE1_q_a[13]_PORT_A_write_enable_reg, AE1_q_a[13]_PORT_A_read_enable_reg, , , AE1_q_a[13]_PORT_A_byte_mask_reg, , AE1_q_a[13]_clock_0, , AE1_q_a[13]_clock_enable_0, , , , , );
AE1_q_a[14] = AE1_q_a[13]_PORT_A_data_out[1];


--AE1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[16] at M10K_X26_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
AE1_q_a[16]_PORT_A_data_in = BUS(XB3L41, XB3L46);
AE1_q_a[16]_PORT_A_data_in_reg = DFFE(AE1_q_a[16]_PORT_A_data_in, AE1_q_a[16]_clock_0, , , AE1_q_a[16]_clock_enable_0);
AE1_q_a[16]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[16]_PORT_A_address_reg = DFFE(AE1_q_a[16]_PORT_A_address, AE1_q_a[16]_clock_0, , , AE1_q_a[16]_clock_enable_0);
AE1_q_a[16]_PORT_A_write_enable = !Z1L3;
AE1_q_a[16]_PORT_A_write_enable_reg = DFFE(AE1_q_a[16]_PORT_A_write_enable, AE1_q_a[16]_clock_0, , , AE1_q_a[16]_clock_enable_0);
AE1_q_a[16]_PORT_A_read_enable = Z1L3;
AE1_q_a[16]_PORT_A_read_enable_reg = DFFE(AE1_q_a[16]_PORT_A_read_enable, AE1_q_a[16]_clock_0, , , AE1_q_a[16]_clock_enable_0);
AE1_q_a[16]_PORT_A_byte_mask = XB3_src_data[34];
AE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[16]_PORT_A_byte_mask, AE1_q_a[16]_clock_0, , , AE1_q_a[16]_clock_enable_0);
AE1_q_a[16]_clock_0 = GLOBAL(A1L123);
AE1_q_a[16]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[16]_PORT_A_data_out = MEMORY(AE1_q_a[16]_PORT_A_data_in_reg, , AE1_q_a[16]_PORT_A_address_reg, , AE1_q_a[16]_PORT_A_write_enable_reg, AE1_q_a[16]_PORT_A_read_enable_reg, , , AE1_q_a[16]_PORT_A_byte_mask_reg, , AE1_q_a[16]_clock_0, , AE1_q_a[16]_clock_enable_0, , , , , );
AE1_q_a[16] = AE1_q_a[16]_PORT_A_data_out[0];

--AE1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[19] at M10K_X26_Y11_N0
AE1_q_a[16]_PORT_A_data_in = BUS(XB3L41, XB3L46);
AE1_q_a[16]_PORT_A_data_in_reg = DFFE(AE1_q_a[16]_PORT_A_data_in, AE1_q_a[16]_clock_0, , , AE1_q_a[16]_clock_enable_0);
AE1_q_a[16]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[16]_PORT_A_address_reg = DFFE(AE1_q_a[16]_PORT_A_address, AE1_q_a[16]_clock_0, , , AE1_q_a[16]_clock_enable_0);
AE1_q_a[16]_PORT_A_write_enable = !Z1L3;
AE1_q_a[16]_PORT_A_write_enable_reg = DFFE(AE1_q_a[16]_PORT_A_write_enable, AE1_q_a[16]_clock_0, , , AE1_q_a[16]_clock_enable_0);
AE1_q_a[16]_PORT_A_read_enable = Z1L3;
AE1_q_a[16]_PORT_A_read_enable_reg = DFFE(AE1_q_a[16]_PORT_A_read_enable, AE1_q_a[16]_clock_0, , , AE1_q_a[16]_clock_enable_0);
AE1_q_a[16]_PORT_A_byte_mask = XB3_src_data[34];
AE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[16]_PORT_A_byte_mask, AE1_q_a[16]_clock_0, , , AE1_q_a[16]_clock_enable_0);
AE1_q_a[16]_clock_0 = GLOBAL(A1L123);
AE1_q_a[16]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[16]_PORT_A_data_out = MEMORY(AE1_q_a[16]_PORT_A_data_in_reg, , AE1_q_a[16]_PORT_A_address_reg, , AE1_q_a[16]_PORT_A_write_enable_reg, AE1_q_a[16]_PORT_A_read_enable_reg, , , AE1_q_a[16]_PORT_A_byte_mask_reg, , AE1_q_a[16]_clock_0, , AE1_q_a[16]_clock_enable_0, , , , , );
AE1_q_a[19] = AE1_q_a[16]_PORT_A_data_out[1];


--AE1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[9] at M10K_X14_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
AE1_q_a[9]_PORT_A_data_in = BUS(XB3L43, XB3L40);
AE1_q_a[9]_PORT_A_data_in_reg = DFFE(AE1_q_a[9]_PORT_A_data_in, AE1_q_a[9]_clock_0, , , AE1_q_a[9]_clock_enable_0);
AE1_q_a[9]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[9]_PORT_A_address_reg = DFFE(AE1_q_a[9]_PORT_A_address, AE1_q_a[9]_clock_0, , , AE1_q_a[9]_clock_enable_0);
AE1_q_a[9]_PORT_A_write_enable = !Z1L3;
AE1_q_a[9]_PORT_A_write_enable_reg = DFFE(AE1_q_a[9]_PORT_A_write_enable, AE1_q_a[9]_clock_0, , , AE1_q_a[9]_clock_enable_0);
AE1_q_a[9]_PORT_A_read_enable = Z1L3;
AE1_q_a[9]_PORT_A_read_enable_reg = DFFE(AE1_q_a[9]_PORT_A_read_enable, AE1_q_a[9]_clock_0, , , AE1_q_a[9]_clock_enable_0);
AE1_q_a[9]_PORT_A_byte_mask = XB3_src_data[33];
AE1_q_a[9]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[9]_PORT_A_byte_mask, AE1_q_a[9]_clock_0, , , AE1_q_a[9]_clock_enable_0);
AE1_q_a[9]_clock_0 = GLOBAL(A1L123);
AE1_q_a[9]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[9]_PORT_A_data_out = MEMORY(AE1_q_a[9]_PORT_A_data_in_reg, , AE1_q_a[9]_PORT_A_address_reg, , AE1_q_a[9]_PORT_A_write_enable_reg, AE1_q_a[9]_PORT_A_read_enable_reg, , , AE1_q_a[9]_PORT_A_byte_mask_reg, , AE1_q_a[9]_clock_0, , AE1_q_a[9]_clock_enable_0, , , , , );
AE1_q_a[9] = AE1_q_a[9]_PORT_A_data_out[0];

--AE1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[15] at M10K_X14_Y9_N0
AE1_q_a[9]_PORT_A_data_in = BUS(XB3L43, XB3L40);
AE1_q_a[9]_PORT_A_data_in_reg = DFFE(AE1_q_a[9]_PORT_A_data_in, AE1_q_a[9]_clock_0, , , AE1_q_a[9]_clock_enable_0);
AE1_q_a[9]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[9]_PORT_A_address_reg = DFFE(AE1_q_a[9]_PORT_A_address, AE1_q_a[9]_clock_0, , , AE1_q_a[9]_clock_enable_0);
AE1_q_a[9]_PORT_A_write_enable = !Z1L3;
AE1_q_a[9]_PORT_A_write_enable_reg = DFFE(AE1_q_a[9]_PORT_A_write_enable, AE1_q_a[9]_clock_0, , , AE1_q_a[9]_clock_enable_0);
AE1_q_a[9]_PORT_A_read_enable = Z1L3;
AE1_q_a[9]_PORT_A_read_enable_reg = DFFE(AE1_q_a[9]_PORT_A_read_enable, AE1_q_a[9]_clock_0, , , AE1_q_a[9]_clock_enable_0);
AE1_q_a[9]_PORT_A_byte_mask = XB3_src_data[33];
AE1_q_a[9]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[9]_PORT_A_byte_mask, AE1_q_a[9]_clock_0, , , AE1_q_a[9]_clock_enable_0);
AE1_q_a[9]_clock_0 = GLOBAL(A1L123);
AE1_q_a[9]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[9]_PORT_A_data_out = MEMORY(AE1_q_a[9]_PORT_A_data_in_reg, , AE1_q_a[9]_PORT_A_address_reg, , AE1_q_a[9]_PORT_A_write_enable_reg, AE1_q_a[9]_PORT_A_read_enable_reg, , , AE1_q_a[9]_PORT_A_byte_mask_reg, , AE1_q_a[9]_clock_0, , AE1_q_a[9]_clock_enable_0, , , , , );
AE1_q_a[15] = AE1_q_a[9]_PORT_A_data_out[1];


--VC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27] at FF_X19_Y9_N49
--register power-up is low

VC1_D_iw[27] = DFFEAS(VC1L678, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28] at FF_X19_Y9_N4
--register power-up is low

VC1_D_iw[28] = DFFEAS(VC1L680, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29] at FF_X18_Y7_N58
--register power-up is low

VC1_D_iw[29] = DFFEAS(VC1L682, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30] at FF_X19_Y9_N19
--register power-up is low

VC1_D_iw[30] = DFFEAS(VC1L684, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--VC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31] at FF_X19_Y9_N10
--register power-up is low

VC1_D_iw[31] = DFFEAS(VC1L686, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  , VC1L1092,  );


--AE1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[8] at M10K_X5_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
AE1_q_a[8]_PORT_A_data_in = BUS(XB3L45, XB3L44);
AE1_q_a[8]_PORT_A_data_in_reg = DFFE(AE1_q_a[8]_PORT_A_data_in, AE1_q_a[8]_clock_0, , , AE1_q_a[8]_clock_enable_0);
AE1_q_a[8]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[8]_PORT_A_address_reg = DFFE(AE1_q_a[8]_PORT_A_address, AE1_q_a[8]_clock_0, , , AE1_q_a[8]_clock_enable_0);
AE1_q_a[8]_PORT_A_write_enable = !Z1L3;
AE1_q_a[8]_PORT_A_write_enable_reg = DFFE(AE1_q_a[8]_PORT_A_write_enable, AE1_q_a[8]_clock_0, , , AE1_q_a[8]_clock_enable_0);
AE1_q_a[8]_PORT_A_read_enable = Z1L3;
AE1_q_a[8]_PORT_A_read_enable_reg = DFFE(AE1_q_a[8]_PORT_A_read_enable, AE1_q_a[8]_clock_0, , , AE1_q_a[8]_clock_enable_0);
AE1_q_a[8]_PORT_A_byte_mask = XB3_src_data[33];
AE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[8]_PORT_A_byte_mask, AE1_q_a[8]_clock_0, , , AE1_q_a[8]_clock_enable_0);
AE1_q_a[8]_clock_0 = GLOBAL(A1L123);
AE1_q_a[8]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[8]_PORT_A_data_out = MEMORY(AE1_q_a[8]_PORT_A_data_in_reg, , AE1_q_a[8]_PORT_A_address_reg, , AE1_q_a[8]_PORT_A_write_enable_reg, AE1_q_a[8]_PORT_A_read_enable_reg, , , AE1_q_a[8]_PORT_A_byte_mask_reg, , AE1_q_a[8]_clock_0, , AE1_q_a[8]_clock_enable_0, , , , , );
AE1_q_a[8] = AE1_q_a[8]_PORT_A_data_out[0];

--AE1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[10] at M10K_X5_Y13_N0
AE1_q_a[8]_PORT_A_data_in = BUS(XB3L45, XB3L44);
AE1_q_a[8]_PORT_A_data_in_reg = DFFE(AE1_q_a[8]_PORT_A_data_in, AE1_q_a[8]_clock_0, , , AE1_q_a[8]_clock_enable_0);
AE1_q_a[8]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[8]_PORT_A_address_reg = DFFE(AE1_q_a[8]_PORT_A_address, AE1_q_a[8]_clock_0, , , AE1_q_a[8]_clock_enable_0);
AE1_q_a[8]_PORT_A_write_enable = !Z1L3;
AE1_q_a[8]_PORT_A_write_enable_reg = DFFE(AE1_q_a[8]_PORT_A_write_enable, AE1_q_a[8]_clock_0, , , AE1_q_a[8]_clock_enable_0);
AE1_q_a[8]_PORT_A_read_enable = Z1L3;
AE1_q_a[8]_PORT_A_read_enable_reg = DFFE(AE1_q_a[8]_PORT_A_read_enable, AE1_q_a[8]_clock_0, , , AE1_q_a[8]_clock_enable_0);
AE1_q_a[8]_PORT_A_byte_mask = XB3_src_data[33];
AE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[8]_PORT_A_byte_mask, AE1_q_a[8]_clock_0, , , AE1_q_a[8]_clock_enable_0);
AE1_q_a[8]_clock_0 = GLOBAL(A1L123);
AE1_q_a[8]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[8]_PORT_A_data_out = MEMORY(AE1_q_a[8]_PORT_A_data_in_reg, , AE1_q_a[8]_PORT_A_address_reg, , AE1_q_a[8]_PORT_A_write_enable_reg, AE1_q_a[8]_PORT_A_read_enable_reg, , , AE1_q_a[8]_PORT_A_byte_mask_reg, , AE1_q_a[8]_clock_0, , AE1_q_a[8]_clock_enable_0, , , , , );
AE1_q_a[10] = AE1_q_a[8]_PORT_A_data_out[1];


--VC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2] at FF_X19_Y7_N49
--register power-up is low

VC1_F_pc[2] = DFFEAS(VC1L693, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_W_valid, VC1L26,  , !VC1L717, VC1L718);


--VC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17] at FF_X29_Y6_N29
--register power-up is low

VC1_E_shift_rot_result[17] = DFFEAS(VC1L461, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[17],  ,  , VC1_E_new_inst);


--AE1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[20] at M10K_X26_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
AE1_q_a[20]_PORT_A_data_in = BUS(XB3L48, XB3L47);
AE1_q_a[20]_PORT_A_data_in_reg = DFFE(AE1_q_a[20]_PORT_A_data_in, AE1_q_a[20]_clock_0, , , AE1_q_a[20]_clock_enable_0);
AE1_q_a[20]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[20]_PORT_A_address_reg = DFFE(AE1_q_a[20]_PORT_A_address, AE1_q_a[20]_clock_0, , , AE1_q_a[20]_clock_enable_0);
AE1_q_a[20]_PORT_A_write_enable = !Z1L3;
AE1_q_a[20]_PORT_A_write_enable_reg = DFFE(AE1_q_a[20]_PORT_A_write_enable, AE1_q_a[20]_clock_0, , , AE1_q_a[20]_clock_enable_0);
AE1_q_a[20]_PORT_A_read_enable = Z1L3;
AE1_q_a[20]_PORT_A_read_enable_reg = DFFE(AE1_q_a[20]_PORT_A_read_enable, AE1_q_a[20]_clock_0, , , AE1_q_a[20]_clock_enable_0);
AE1_q_a[20]_PORT_A_byte_mask = XB3_src_data[34];
AE1_q_a[20]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[20]_PORT_A_byte_mask, AE1_q_a[20]_clock_0, , , AE1_q_a[20]_clock_enable_0);
AE1_q_a[20]_clock_0 = GLOBAL(A1L123);
AE1_q_a[20]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[20]_PORT_A_data_out = MEMORY(AE1_q_a[20]_PORT_A_data_in_reg, , AE1_q_a[20]_PORT_A_address_reg, , AE1_q_a[20]_PORT_A_write_enable_reg, AE1_q_a[20]_PORT_A_read_enable_reg, , , AE1_q_a[20]_PORT_A_byte_mask_reg, , AE1_q_a[20]_clock_0, , AE1_q_a[20]_clock_enable_0, , , , , );
AE1_q_a[20] = AE1_q_a[20]_PORT_A_data_out[0];

--AE1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[21] at M10K_X26_Y12_N0
AE1_q_a[20]_PORT_A_data_in = BUS(XB3L48, XB3L47);
AE1_q_a[20]_PORT_A_data_in_reg = DFFE(AE1_q_a[20]_PORT_A_data_in, AE1_q_a[20]_clock_0, , , AE1_q_a[20]_clock_enable_0);
AE1_q_a[20]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[20]_PORT_A_address_reg = DFFE(AE1_q_a[20]_PORT_A_address, AE1_q_a[20]_clock_0, , , AE1_q_a[20]_clock_enable_0);
AE1_q_a[20]_PORT_A_write_enable = !Z1L3;
AE1_q_a[20]_PORT_A_write_enable_reg = DFFE(AE1_q_a[20]_PORT_A_write_enable, AE1_q_a[20]_clock_0, , , AE1_q_a[20]_clock_enable_0);
AE1_q_a[20]_PORT_A_read_enable = Z1L3;
AE1_q_a[20]_PORT_A_read_enable_reg = DFFE(AE1_q_a[20]_PORT_A_read_enable, AE1_q_a[20]_clock_0, , , AE1_q_a[20]_clock_enable_0);
AE1_q_a[20]_PORT_A_byte_mask = XB3_src_data[34];
AE1_q_a[20]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[20]_PORT_A_byte_mask, AE1_q_a[20]_clock_0, , , AE1_q_a[20]_clock_enable_0);
AE1_q_a[20]_clock_0 = GLOBAL(A1L123);
AE1_q_a[20]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[20]_PORT_A_data_out = MEMORY(AE1_q_a[20]_PORT_A_data_in_reg, , AE1_q_a[20]_PORT_A_address_reg, , AE1_q_a[20]_PORT_A_write_enable_reg, AE1_q_a[20]_PORT_A_read_enable_reg, , , AE1_q_a[20]_PORT_A_byte_mask_reg, , AE1_q_a[20]_clock_0, , AE1_q_a[20]_clock_enable_0, , , , , );
AE1_q_a[21] = AE1_q_a[20]_PORT_A_data_out[1];


--AE1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[17] at M10K_X5_Y10_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
AE1_q_a[17]_PORT_A_data_in = BUS(XB3L50, XB3L49);
AE1_q_a[17]_PORT_A_data_in_reg = DFFE(AE1_q_a[17]_PORT_A_data_in, AE1_q_a[17]_clock_0, , , AE1_q_a[17]_clock_enable_0);
AE1_q_a[17]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[17]_PORT_A_address_reg = DFFE(AE1_q_a[17]_PORT_A_address, AE1_q_a[17]_clock_0, , , AE1_q_a[17]_clock_enable_0);
AE1_q_a[17]_PORT_A_write_enable = !Z1L3;
AE1_q_a[17]_PORT_A_write_enable_reg = DFFE(AE1_q_a[17]_PORT_A_write_enable, AE1_q_a[17]_clock_0, , , AE1_q_a[17]_clock_enable_0);
AE1_q_a[17]_PORT_A_read_enable = Z1L3;
AE1_q_a[17]_PORT_A_read_enable_reg = DFFE(AE1_q_a[17]_PORT_A_read_enable, AE1_q_a[17]_clock_0, , , AE1_q_a[17]_clock_enable_0);
AE1_q_a[17]_PORT_A_byte_mask = XB3_src_data[34];
AE1_q_a[17]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[17]_PORT_A_byte_mask, AE1_q_a[17]_clock_0, , , AE1_q_a[17]_clock_enable_0);
AE1_q_a[17]_clock_0 = GLOBAL(A1L123);
AE1_q_a[17]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[17]_PORT_A_data_out = MEMORY(AE1_q_a[17]_PORT_A_data_in_reg, , AE1_q_a[17]_PORT_A_address_reg, , AE1_q_a[17]_PORT_A_write_enable_reg, AE1_q_a[17]_PORT_A_read_enable_reg, , , AE1_q_a[17]_PORT_A_byte_mask_reg, , AE1_q_a[17]_clock_0, , AE1_q_a[17]_clock_enable_0, , , , , );
AE1_q_a[17] = AE1_q_a[17]_PORT_A_data_out[0];

--AE1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[18] at M10K_X5_Y10_N0
AE1_q_a[17]_PORT_A_data_in = BUS(XB3L50, XB3L49);
AE1_q_a[17]_PORT_A_data_in_reg = DFFE(AE1_q_a[17]_PORT_A_data_in, AE1_q_a[17]_clock_0, , , AE1_q_a[17]_clock_enable_0);
AE1_q_a[17]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[17]_PORT_A_address_reg = DFFE(AE1_q_a[17]_PORT_A_address, AE1_q_a[17]_clock_0, , , AE1_q_a[17]_clock_enable_0);
AE1_q_a[17]_PORT_A_write_enable = !Z1L3;
AE1_q_a[17]_PORT_A_write_enable_reg = DFFE(AE1_q_a[17]_PORT_A_write_enable, AE1_q_a[17]_clock_0, , , AE1_q_a[17]_clock_enable_0);
AE1_q_a[17]_PORT_A_read_enable = Z1L3;
AE1_q_a[17]_PORT_A_read_enable_reg = DFFE(AE1_q_a[17]_PORT_A_read_enable, AE1_q_a[17]_clock_0, , , AE1_q_a[17]_clock_enable_0);
AE1_q_a[17]_PORT_A_byte_mask = XB3_src_data[34];
AE1_q_a[17]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[17]_PORT_A_byte_mask, AE1_q_a[17]_clock_0, , , AE1_q_a[17]_clock_enable_0);
AE1_q_a[17]_clock_0 = GLOBAL(A1L123);
AE1_q_a[17]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[17]_PORT_A_data_out = MEMORY(AE1_q_a[17]_PORT_A_data_in_reg, , AE1_q_a[17]_PORT_A_address_reg, , AE1_q_a[17]_PORT_A_write_enable_reg, AE1_q_a[17]_PORT_A_read_enable_reg, , , AE1_q_a[17]_PORT_A_byte_mask_reg, , AE1_q_a[17]_clock_0, , AE1_q_a[17]_clock_enable_0, , , , , );
AE1_q_a[18] = AE1_q_a[17]_PORT_A_data_out[1];


--VC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7] at FF_X19_Y7_N44
--register power-up is low

VC1_F_pc[7] = DFFEAS(VC1L703, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_W_valid, VC1L34,  , !VC1L717, VC1L718);


--VC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6] at FF_X19_Y7_N58
--register power-up is low

VC1_F_pc[6] = DFFEAS(VC1L701, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_W_valid, VC1L38,  , !VC1L717, VC1L718);


--VC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5] at FF_X19_Y7_N53
--register power-up is low

VC1_F_pc[5] = DFFEAS(VC1L699, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_W_valid, VC1L42,  , !VC1L717, VC1L718);


--VC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4] at FF_X19_Y7_N55
--register power-up is low

VC1_F_pc[4] = DFFEAS(VC1L696, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_W_valid, VC1L46,  , !VC1L717, VC1L718);


--VC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0] at FF_X21_Y7_N10
--register power-up is low

VC1_F_pc[0] = DFFEAS(VC1L689, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_W_valid, VC1L50,  , !VC1L717, VC1L718);


--AE1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[6] at M10K_X5_Y12_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
AE1_q_a[6]_PORT_A_data_in = BUS(XB3L51, XB3L52);
AE1_q_a[6]_PORT_A_data_in_reg = DFFE(AE1_q_a[6]_PORT_A_data_in, AE1_q_a[6]_clock_0, , , AE1_q_a[6]_clock_enable_0);
AE1_q_a[6]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[6]_PORT_A_address_reg = DFFE(AE1_q_a[6]_PORT_A_address, AE1_q_a[6]_clock_0, , , AE1_q_a[6]_clock_enable_0);
AE1_q_a[6]_PORT_A_write_enable = !Z1L3;
AE1_q_a[6]_PORT_A_write_enable_reg = DFFE(AE1_q_a[6]_PORT_A_write_enable, AE1_q_a[6]_clock_0, , , AE1_q_a[6]_clock_enable_0);
AE1_q_a[6]_PORT_A_read_enable = Z1L3;
AE1_q_a[6]_PORT_A_read_enable_reg = DFFE(AE1_q_a[6]_PORT_A_read_enable, AE1_q_a[6]_clock_0, , , AE1_q_a[6]_clock_enable_0);
AE1_q_a[6]_PORT_A_byte_mask = XB3_src_data[32];
AE1_q_a[6]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[6]_PORT_A_byte_mask, AE1_q_a[6]_clock_0, , , AE1_q_a[6]_clock_enable_0);
AE1_q_a[6]_clock_0 = GLOBAL(A1L123);
AE1_q_a[6]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[6]_PORT_A_data_out = MEMORY(AE1_q_a[6]_PORT_A_data_in_reg, , AE1_q_a[6]_PORT_A_address_reg, , AE1_q_a[6]_PORT_A_write_enable_reg, AE1_q_a[6]_PORT_A_read_enable_reg, , , AE1_q_a[6]_PORT_A_byte_mask_reg, , AE1_q_a[6]_clock_0, , AE1_q_a[6]_clock_enable_0, , , , , );
AE1_q_a[6] = AE1_q_a[6]_PORT_A_data_out[0];

--AE1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[7] at M10K_X5_Y12_N0
AE1_q_a[6]_PORT_A_data_in = BUS(XB3L51, XB3L52);
AE1_q_a[6]_PORT_A_data_in_reg = DFFE(AE1_q_a[6]_PORT_A_data_in, AE1_q_a[6]_clock_0, , , AE1_q_a[6]_clock_enable_0);
AE1_q_a[6]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[6]_PORT_A_address_reg = DFFE(AE1_q_a[6]_PORT_A_address, AE1_q_a[6]_clock_0, , , AE1_q_a[6]_clock_enable_0);
AE1_q_a[6]_PORT_A_write_enable = !Z1L3;
AE1_q_a[6]_PORT_A_write_enable_reg = DFFE(AE1_q_a[6]_PORT_A_write_enable, AE1_q_a[6]_clock_0, , , AE1_q_a[6]_clock_enable_0);
AE1_q_a[6]_PORT_A_read_enable = Z1L3;
AE1_q_a[6]_PORT_A_read_enable_reg = DFFE(AE1_q_a[6]_PORT_A_read_enable, AE1_q_a[6]_clock_0, , , AE1_q_a[6]_clock_enable_0);
AE1_q_a[6]_PORT_A_byte_mask = XB3_src_data[32];
AE1_q_a[6]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[6]_PORT_A_byte_mask, AE1_q_a[6]_clock_0, , , AE1_q_a[6]_clock_enable_0);
AE1_q_a[6]_clock_0 = GLOBAL(A1L123);
AE1_q_a[6]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[6]_PORT_A_data_out = MEMORY(AE1_q_a[6]_PORT_A_data_in_reg, , AE1_q_a[6]_PORT_A_address_reg, , AE1_q_a[6]_PORT_A_write_enable_reg, AE1_q_a[6]_PORT_A_read_enable_reg, , , AE1_q_a[6]_PORT_A_byte_mask_reg, , AE1_q_a[6]_clock_0, , AE1_q_a[6]_clock_enable_0, , , , , );
AE1_q_a[7] = AE1_q_a[6]_PORT_A_data_out[1];


--VC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1] at FF_X21_Y7_N25
--register power-up is low

VC1_F_pc[1] = DFFEAS(VC1L691, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_W_valid, VC1L54,  , !VC1L717, VC1L718);


--AC1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] at FF_X11_Y6_N44
--register power-up is low

AC1_av_readdata_pre[1] = DFFEAS(AC1L5, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , QB2_q_b[1],  ,  , U1_read_0);


--AC1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] at FF_X15_Y6_N38
--register power-up is low

AC1_av_readdata_pre[2] = DFFEAS(AC1L7, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , QB2_q_b[2],  ,  , U1_read_0);


--AC1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] at FF_X15_Y6_N10
--register power-up is low

AC1_av_readdata_pre[3] = DFFEAS(AC1L9, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , QB2_q_b[3],  ,  , U1_read_0);


--AC1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] at FF_X15_Y6_N26
--register power-up is low

AC1_av_readdata_pre[4] = DFFEAS(AC1L11, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , QB2_q_b[4],  ,  , U1_read_0);


--AC1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] at FF_X15_Y6_N47
--register power-up is low

AC1_av_readdata_pre[5] = DFFEAS(AC1L13, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , QB2_q_b[5],  ,  , U1_read_0);


--AC1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] at FF_X15_Y6_N50
--register power-up is low

AC1_av_readdata_pre[6] = DFFEAS(AC1L15, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , QB2_q_b[6],  ,  , U1_read_0);


--AC1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] at FF_X11_Y6_N50
--register power-up is low

AC1_av_readdata_pre[7] = DFFEAS(AC1L17, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , QB2_q_b[7],  ,  , U1_read_0);


--cntr[22] is cntr[22] at FF_X45_Y3_N38
--register power-up is low

cntr[22] = DFFEAS(A1L10, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L14 is Add0~13 at LABCELL_X45_Y3_N33
A1L14_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L14 = SUM(A1L14_adder_eqn);

--A1L15 is Add0~14 at LABCELL_X45_Y3_N33
A1L15_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L15 = CARRY(A1L15_adder_eqn);


--FB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7] at FF_X1_Y5_N1
--register power-up is low

FB1_count[7] = AMPP_FUNCTION(A1L105, FB1_count[6], !N1_clr_reg, !Q1_state[4], GND, FB1L63);


--RD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4] at FF_X3_Y4_N47
--register power-up is low

RD1_sr[4] = DFFEAS(RD1L61, A1L105,  ,  , RD1L14,  ,  , RD1L13,  );


--DD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] at FF_X4_Y4_N10
--register power-up is low

DD1_break_readreg[2] = DFFEAS( , GLOBAL(A1L123),  ,  , DD1L34, QD1_jdo[2],  , DD1L35, VCC);


--ND1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] at FF_X10_Y4_N22
--register power-up is low

ND1_MonDReg[2] = DFFEAS(ND1L58, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[2],  , ND1L57, QD1_take_action_ocimem_b);


--ND1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] at FF_X7_Y4_N32
--register power-up is low

ND1_MonAReg[2] = DFFEAS(ND1L11, GLOBAL(A1L123),  ,  , QD1L71, QD1_jdo[26],  ,  , QD1_take_action_ocimem_a);


--ND1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] at FF_X7_Y4_N35
--register power-up is low

ND1_MonAReg[3] = DFFEAS(ND1L15, GLOBAL(A1L123),  ,  , QD1L71, QD1_jdo[27],  ,  , QD1_take_action_ocimem_a);


--ND1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] at FF_X7_Y4_N37
--register power-up is low

ND1_MonAReg[4] = DFFEAS(ND1L19, GLOBAL(A1L123),  ,  , QD1L71, QD1_jdo[28],  ,  , QD1_take_action_ocimem_a);


--ND1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] at FF_X7_Y4_N40
--register power-up is low

ND1_MonAReg[5] = DFFEAS(ND1L23, GLOBAL(A1L123),  ,  , QD1L71, QD1_jdo[29],  ,  , QD1_take_action_ocimem_a);


--ND1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] at FF_X7_Y4_N43
--register power-up is low

ND1_MonAReg[6] = DFFEAS(ND1L27, GLOBAL(A1L123),  ,  , QD1L71, QD1_jdo[30],  ,  , QD1_take_action_ocimem_a);


--ND1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] at FF_X7_Y4_N46
--register power-up is low

ND1_MonAReg[7] = DFFEAS(ND1L31, GLOBAL(A1L123),  ,  , QD1L71, QD1_jdo[31],  ,  , QD1_take_action_ocimem_a);


--ND1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] at FF_X7_Y4_N49
--register power-up is low

ND1_MonAReg[8] = DFFEAS(ND1L35, GLOBAL(A1L123),  ,  , QD1L71, QD1_jdo[32],  ,  , QD1_take_action_ocimem_a);


--ND1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] at FF_X7_Y4_N52
--register power-up is low

ND1_MonAReg[9] = DFFEAS(ND1L7, GLOBAL(A1L123),  ,  , QD1L71, QD1_jdo[33],  ,  , QD1_take_action_ocimem_a);


--YC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0] at FF_X16_Y4_N13
--register power-up is low

YC1_readdata[0] = DFFEAS(CD1L8, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[0],  ,  , !YC1_address[8]);


--QB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0] at M10K_X5_Y6_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
QB2_q_b[0]_PORT_A_data_in = BUS(FB1_wdata[0], FB1_wdata[1], FB1_wdata[2], FB1_wdata[3], FB1_wdata[4], FB1_wdata[5], FB1_wdata[6], FB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(RB4_counter_reg_bit[0], RB4_counter_reg_bit[1], RB4_counter_reg_bit[2], RB4_counter_reg_bit[3], RB4_counter_reg_bit[4], RB4_counter_reg_bit[5]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(RB3_counter_reg_bit[0], RB3_counter_reg_bit[1], RB3_counter_reg_bit[2], RB3_counter_reg_bit[3], RB3_counter_reg_bit[4], RB3_counter_reg_bit[5]);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_clock_0 = GLOBAL(A1L123);
QB2_q_b[0]_clock_1 = GLOBAL(A1L123);
QB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
QB2_q_b[0]_clock_enable_1 = U1L73;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, QB2_q_b[0]_clock_enable_1, , , , );
QB2_q_b[0] = QB2_q_b[0]_PORT_B_data_out[0];

--QB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7] at M10K_X5_Y6_N0
QB2_q_b[0]_PORT_A_data_in = BUS(FB1_wdata[0], FB1_wdata[1], FB1_wdata[2], FB1_wdata[3], FB1_wdata[4], FB1_wdata[5], FB1_wdata[6], FB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(RB4_counter_reg_bit[0], RB4_counter_reg_bit[1], RB4_counter_reg_bit[2], RB4_counter_reg_bit[3], RB4_counter_reg_bit[4], RB4_counter_reg_bit[5]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(RB3_counter_reg_bit[0], RB3_counter_reg_bit[1], RB3_counter_reg_bit[2], RB3_counter_reg_bit[3], RB3_counter_reg_bit[4], RB3_counter_reg_bit[5]);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_clock_0 = GLOBAL(A1L123);
QB2_q_b[0]_clock_1 = GLOBAL(A1L123);
QB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
QB2_q_b[0]_clock_enable_1 = U1L73;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, QB2_q_b[0]_clock_enable_1, , , , );
QB2_q_b[7] = QB2_q_b[0]_PORT_B_data_out[7];

--QB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6] at M10K_X5_Y6_N0
QB2_q_b[0]_PORT_A_data_in = BUS(FB1_wdata[0], FB1_wdata[1], FB1_wdata[2], FB1_wdata[3], FB1_wdata[4], FB1_wdata[5], FB1_wdata[6], FB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(RB4_counter_reg_bit[0], RB4_counter_reg_bit[1], RB4_counter_reg_bit[2], RB4_counter_reg_bit[3], RB4_counter_reg_bit[4], RB4_counter_reg_bit[5]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(RB3_counter_reg_bit[0], RB3_counter_reg_bit[1], RB3_counter_reg_bit[2], RB3_counter_reg_bit[3], RB3_counter_reg_bit[4], RB3_counter_reg_bit[5]);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_clock_0 = GLOBAL(A1L123);
QB2_q_b[0]_clock_1 = GLOBAL(A1L123);
QB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
QB2_q_b[0]_clock_enable_1 = U1L73;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, QB2_q_b[0]_clock_enable_1, , , , );
QB2_q_b[6] = QB2_q_b[0]_PORT_B_data_out[6];

--QB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5] at M10K_X5_Y6_N0
QB2_q_b[0]_PORT_A_data_in = BUS(FB1_wdata[0], FB1_wdata[1], FB1_wdata[2], FB1_wdata[3], FB1_wdata[4], FB1_wdata[5], FB1_wdata[6], FB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(RB4_counter_reg_bit[0], RB4_counter_reg_bit[1], RB4_counter_reg_bit[2], RB4_counter_reg_bit[3], RB4_counter_reg_bit[4], RB4_counter_reg_bit[5]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(RB3_counter_reg_bit[0], RB3_counter_reg_bit[1], RB3_counter_reg_bit[2], RB3_counter_reg_bit[3], RB3_counter_reg_bit[4], RB3_counter_reg_bit[5]);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_clock_0 = GLOBAL(A1L123);
QB2_q_b[0]_clock_1 = GLOBAL(A1L123);
QB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
QB2_q_b[0]_clock_enable_1 = U1L73;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, QB2_q_b[0]_clock_enable_1, , , , );
QB2_q_b[5] = QB2_q_b[0]_PORT_B_data_out[5];

--QB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4] at M10K_X5_Y6_N0
QB2_q_b[0]_PORT_A_data_in = BUS(FB1_wdata[0], FB1_wdata[1], FB1_wdata[2], FB1_wdata[3], FB1_wdata[4], FB1_wdata[5], FB1_wdata[6], FB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(RB4_counter_reg_bit[0], RB4_counter_reg_bit[1], RB4_counter_reg_bit[2], RB4_counter_reg_bit[3], RB4_counter_reg_bit[4], RB4_counter_reg_bit[5]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(RB3_counter_reg_bit[0], RB3_counter_reg_bit[1], RB3_counter_reg_bit[2], RB3_counter_reg_bit[3], RB3_counter_reg_bit[4], RB3_counter_reg_bit[5]);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_clock_0 = GLOBAL(A1L123);
QB2_q_b[0]_clock_1 = GLOBAL(A1L123);
QB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
QB2_q_b[0]_clock_enable_1 = U1L73;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, QB2_q_b[0]_clock_enable_1, , , , );
QB2_q_b[4] = QB2_q_b[0]_PORT_B_data_out[4];

--QB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3] at M10K_X5_Y6_N0
QB2_q_b[0]_PORT_A_data_in = BUS(FB1_wdata[0], FB1_wdata[1], FB1_wdata[2], FB1_wdata[3], FB1_wdata[4], FB1_wdata[5], FB1_wdata[6], FB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(RB4_counter_reg_bit[0], RB4_counter_reg_bit[1], RB4_counter_reg_bit[2], RB4_counter_reg_bit[3], RB4_counter_reg_bit[4], RB4_counter_reg_bit[5]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(RB3_counter_reg_bit[0], RB3_counter_reg_bit[1], RB3_counter_reg_bit[2], RB3_counter_reg_bit[3], RB3_counter_reg_bit[4], RB3_counter_reg_bit[5]);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_clock_0 = GLOBAL(A1L123);
QB2_q_b[0]_clock_1 = GLOBAL(A1L123);
QB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
QB2_q_b[0]_clock_enable_1 = U1L73;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, QB2_q_b[0]_clock_enable_1, , , , );
QB2_q_b[3] = QB2_q_b[0]_PORT_B_data_out[3];

--QB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2] at M10K_X5_Y6_N0
QB2_q_b[0]_PORT_A_data_in = BUS(FB1_wdata[0], FB1_wdata[1], FB1_wdata[2], FB1_wdata[3], FB1_wdata[4], FB1_wdata[5], FB1_wdata[6], FB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(RB4_counter_reg_bit[0], RB4_counter_reg_bit[1], RB4_counter_reg_bit[2], RB4_counter_reg_bit[3], RB4_counter_reg_bit[4], RB4_counter_reg_bit[5]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(RB3_counter_reg_bit[0], RB3_counter_reg_bit[1], RB3_counter_reg_bit[2], RB3_counter_reg_bit[3], RB3_counter_reg_bit[4], RB3_counter_reg_bit[5]);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_clock_0 = GLOBAL(A1L123);
QB2_q_b[0]_clock_1 = GLOBAL(A1L123);
QB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
QB2_q_b[0]_clock_enable_1 = U1L73;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, QB2_q_b[0]_clock_enable_1, , , , );
QB2_q_b[2] = QB2_q_b[0]_PORT_B_data_out[2];

--QB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1] at M10K_X5_Y6_N0
QB2_q_b[0]_PORT_A_data_in = BUS(FB1_wdata[0], FB1_wdata[1], FB1_wdata[2], FB1_wdata[3], FB1_wdata[4], FB1_wdata[5], FB1_wdata[6], FB1_wdata[7], , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );
QB2_q_b[0]_PORT_A_data_in_reg = DFFE(QB2_q_b[0]_PORT_A_data_in, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_A_address = BUS(RB4_counter_reg_bit[0], RB4_counter_reg_bit[1], RB4_counter_reg_bit[2], RB4_counter_reg_bit[3], RB4_counter_reg_bit[4], RB4_counter_reg_bit[5]);
QB2_q_b[0]_PORT_A_address_reg = DFFE(QB2_q_b[0]_PORT_A_address, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_address = BUS(RB3_counter_reg_bit[0], RB3_counter_reg_bit[1], RB3_counter_reg_bit[2], RB3_counter_reg_bit[3], RB3_counter_reg_bit[4], RB3_counter_reg_bit[5]);
QB2_q_b[0]_PORT_B_address_reg = DFFE(QB2_q_b[0]_PORT_B_address, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
QB2_q_b[0]_PORT_A_write_enable_reg = DFFE(QB2_q_b[0]_PORT_A_write_enable, QB2_q_b[0]_clock_0, , , );
QB2_q_b[0]_PORT_B_read_enable = VCC;
QB2_q_b[0]_PORT_B_read_enable_reg = DFFE(QB2_q_b[0]_PORT_B_read_enable, QB2_q_b[0]_clock_1, , , QB2_q_b[0]_clock_enable_1);
QB2_q_b[0]_clock_0 = GLOBAL(A1L123);
QB2_q_b[0]_clock_1 = GLOBAL(A1L123);
QB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
QB2_q_b[0]_clock_enable_1 = U1L73;
QB2_q_b[0]_PORT_B_data_out = MEMORY(QB2_q_b[0]_PORT_A_data_in_reg, , QB2_q_b[0]_PORT_A_address_reg, QB2_q_b[0]_PORT_B_address_reg, QB2_q_b[0]_PORT_A_write_enable_reg, , , QB2_q_b[0]_PORT_B_read_enable_reg, , , QB2_q_b[0]_clock_0, QB2_q_b[0]_clock_1, QB2_q_b[0]_clock_enable_0, QB2_q_b[0]_clock_enable_1, , , , );
QB2_q_b[1] = QB2_q_b[0]_PORT_B_data_out[1];


--AC2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[0] at M10K_X26_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[0]_PORT_A_data_in = BUS(XB1L23, XB1L24);
AC2_av_readdata_pre[0]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_data_in, AC2_av_readdata_pre[0]_clock_0, , , );
AC2_av_readdata_pre[0]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[0]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_address, AC2_av_readdata_pre[0]_clock_0, , , );
AC2_av_readdata_pre[0]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[0]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_write_enable, AC2_av_readdata_pre[0]_clock_0, , , );
AC2_av_readdata_pre[0]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[0]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_read_enable, AC2_av_readdata_pre[0]_clock_0, , , );
AC2_av_readdata_pre[0]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[0]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[0]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[0]_PORT_A_data_in_reg, , AC2_av_readdata_pre[0]_PORT_A_address_reg, , AC2_av_readdata_pre[0]_PORT_A_write_enable_reg, AC2_av_readdata_pre[0]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[0]_clock_0, , , , , , AC2_av_readdata_pre[0]_clear_0, );
AC2_av_readdata_pre[0]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_data_out, AC2_av_readdata_pre[0]_clock_0, AC2_av_readdata_pre[0]_clear_0, , );
AC2_av_readdata_pre[0] = AC2_av_readdata_pre[0]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[22] at M10K_X26_Y4_N0
AC2_av_readdata_pre[0]_PORT_A_data_in = BUS(XB1L23, XB1L24);
AC2_av_readdata_pre[0]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_data_in, AC2_av_readdata_pre[0]_clock_0, , , );
AC2_av_readdata_pre[0]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[0]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_address, AC2_av_readdata_pre[0]_clock_0, , , );
AC2_av_readdata_pre[0]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[0]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_write_enable, AC2_av_readdata_pre[0]_clock_0, , , );
AC2_av_readdata_pre[0]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[0]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_read_enable, AC2_av_readdata_pre[0]_clock_0, , , );
AC2_av_readdata_pre[0]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[0]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[0]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[0]_PORT_A_data_in_reg, , AC2_av_readdata_pre[0]_PORT_A_address_reg, , AC2_av_readdata_pre[0]_PORT_A_write_enable_reg, AC2_av_readdata_pre[0]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[0]_clock_0, , , , , , AC2_av_readdata_pre[0]_clear_0, );
AC2_av_readdata_pre[0]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[0]_PORT_A_data_out, AC2_av_readdata_pre[0]_clock_0, AC2_av_readdata_pre[0]_clear_0, , );
AC2_av_readdata_pre[22] = AC2_av_readdata_pre[0]_PORT_A_data_out_reg[1];


--VC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69 at MLABCELL_X28_Y6_N36
VC1L126_adder_eqn = ( !VC1_E_invert_arith_src_msb $ (!VC1_E_src1[31]) ) + ( !VC1_E_alu_sub $ (!VC1_E_invert_arith_src_msb $ (VC1_E_src2[31])) ) + ( VC1L135 );
VC1L126 = SUM(VC1L126_adder_eqn);

--VC1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70 at MLABCELL_X28_Y6_N36
VC1L127_adder_eqn = ( !VC1_E_invert_arith_src_msb $ (!VC1_E_src1[31]) ) + ( !VC1_E_alu_sub $ (!VC1_E_invert_arith_src_msb $ (VC1_E_src2[31])) ) + ( VC1L135 );
VC1L127 = CARRY(VC1L127_adder_eqn);


--AD1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0] at M10K_X26_Y7_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 40, Port B Depth: 32, Port B Width: 40
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[0] = AD1_q_b[0]_PORT_B_data_out[0];

--AD1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[31] = AD1_q_b[0]_PORT_B_data_out[31];

--AD1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[30] = AD1_q_b[0]_PORT_B_data_out[30];

--AD1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[29] = AD1_q_b[0]_PORT_B_data_out[29];

--AD1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[28] = AD1_q_b[0]_PORT_B_data_out[28];

--AD1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[27] = AD1_q_b[0]_PORT_B_data_out[27];

--AD1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[26] = AD1_q_b[0]_PORT_B_data_out[26];

--AD1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[25] = AD1_q_b[0]_PORT_B_data_out[25];

--AD1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[24] = AD1_q_b[0]_PORT_B_data_out[24];

--AD1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[23] = AD1_q_b[0]_PORT_B_data_out[23];

--AD1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[22] = AD1_q_b[0]_PORT_B_data_out[22];

--AD1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[21] = AD1_q_b[0]_PORT_B_data_out[21];

--AD1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[20] = AD1_q_b[0]_PORT_B_data_out[20];

--AD1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[19] = AD1_q_b[0]_PORT_B_data_out[19];

--AD1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[18] = AD1_q_b[0]_PORT_B_data_out[18];

--AD1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[17] = AD1_q_b[0]_PORT_B_data_out[17];

--AD1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[16] = AD1_q_b[0]_PORT_B_data_out[16];

--AD1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[15] = AD1_q_b[0]_PORT_B_data_out[15];

--AD1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[14] = AD1_q_b[0]_PORT_B_data_out[14];

--AD1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[13] = AD1_q_b[0]_PORT_B_data_out[13];

--AD1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[12] = AD1_q_b[0]_PORT_B_data_out[12];

--AD1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[11] = AD1_q_b[0]_PORT_B_data_out[11];

--AD1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[10] = AD1_q_b[0]_PORT_B_data_out[10];

--AD1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[9] = AD1_q_b[0]_PORT_B_data_out[9];

--AD1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[8] = AD1_q_b[0]_PORT_B_data_out[8];

--AD1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[7] = AD1_q_b[0]_PORT_B_data_out[7];

--AD1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[6] = AD1_q_b[0]_PORT_B_data_out[6];

--AD1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[5] = AD1_q_b[0]_PORT_B_data_out[5];

--AD1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[4] = AD1_q_b[0]_PORT_B_data_out[4];

--AD1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[3] = AD1_q_b[0]_PORT_B_data_out[3];

--AD1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[2] = AD1_q_b[0]_PORT_B_data_out[2];

--AD1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1] at M10K_X26_Y7_N0
AD1_q_b[0]_PORT_A_data_in = BUS(VC1L860, VC1L864, VC1L865, VC1L866, VC1L867, VC1L868, VC1L869, VC1L870, VC1L871, VC1L872, VC1L873, VC1L874, VC1L875, VC1L876, VC1L877, VC1L878, VC1L879, VC1L880, VC1L881, VC1L882, VC1L883, VC1L884, VC1L885, VC1L886, VC1L887, VC1L888, VC1L889, VC1L890, VC1L891, VC1L892, VC1L893, VC1L894, , , , , , , , );
AD1_q_b[0]_PORT_A_data_in_reg = DFFE(AD1_q_b[0]_PORT_A_data_in, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_A_address = BUS(VC1_R_dst_regnum[0], VC1_R_dst_regnum[1], VC1_R_dst_regnum[2], VC1_R_dst_regnum[3], VC1_R_dst_regnum[4]);
AD1_q_b[0]_PORT_A_address_reg = DFFE(AD1_q_b[0]_PORT_A_address, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_address = BUS(VC1_D_iw[27], VC1_D_iw[28], VC1_D_iw[29], VC1_D_iw[30], VC1_D_iw[31]);
AD1_q_b[0]_PORT_B_address_reg = DFFE(AD1_q_b[0]_PORT_B_address, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_PORT_A_write_enable = VC1_W_rf_wren;
AD1_q_b[0]_PORT_A_write_enable_reg = DFFE(AD1_q_b[0]_PORT_A_write_enable, AD1_q_b[0]_clock_0, , , );
AD1_q_b[0]_PORT_B_read_enable = VCC;
AD1_q_b[0]_PORT_B_read_enable_reg = DFFE(AD1_q_b[0]_PORT_B_read_enable, AD1_q_b[0]_clock_1, , , );
AD1_q_b[0]_clock_0 = GLOBAL(A1L123);
AD1_q_b[0]_clock_1 = GLOBAL(A1L123);
AD1_q_b[0]_clock_enable_0 = VC1_W_rf_wren;
AD1_q_b[0]_PORT_B_data_out = MEMORY(AD1_q_b[0]_PORT_A_data_in_reg, , AD1_q_b[0]_PORT_A_address_reg, AD1_q_b[0]_PORT_B_address_reg, AD1_q_b[0]_PORT_A_write_enable_reg, , , AD1_q_b[0]_PORT_B_read_enable_reg, , , AD1_q_b[0]_clock_0, AD1_q_b[0]_clock_1, AD1_q_b[0]_clock_enable_0, , , , , );
AD1_q_b[1] = AD1_q_b[0]_PORT_B_data_out[1];


--VC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31] at FF_X29_Y6_N10
--register power-up is low

VC1_E_shift_rot_result[31] = DFFEAS(VC1L475, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[31],  ,  , VC1_E_new_inst);


--VC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74 at MLABCELL_X28_Y7_N0
VC1L131_adder_eqn = ( VC1_E_alu_sub ) + ( VCC ) + ( !VCC );
VC1L131 = CARRY(VC1L131_adder_eqn);


--VC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22] at FF_X25_Y8_N28
--register power-up is low

VC1_d_writedata[22] = DFFEAS(VC1L1075, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[22],  ,  , VC1L566);


--YC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22] at FF_X12_Y4_N16
--register power-up is low

YC1_readdata[22] = DFFEAS(YC1L60, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[22],  ,  , !YC1_address[8]);


--VC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23] at FF_X25_Y8_N19
--register power-up is low

VC1_d_writedata[23] = DFFEAS(VC1L1077, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[23],  ,  , VC1L566);


--AC2_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[23] at M10K_X14_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[23]_PORT_A_data_in = BUS(XB1L25, XB1L26);
AC2_av_readdata_pre[23]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[23]_PORT_A_data_in, AC2_av_readdata_pre[23]_clock_0, , , );
AC2_av_readdata_pre[23]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[23]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[23]_PORT_A_address, AC2_av_readdata_pre[23]_clock_0, , , );
AC2_av_readdata_pre[23]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[23]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[23]_PORT_A_write_enable, AC2_av_readdata_pre[23]_clock_0, , , );
AC2_av_readdata_pre[23]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[23]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[23]_PORT_A_read_enable, AC2_av_readdata_pre[23]_clock_0, , , );
AC2_av_readdata_pre[23]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[23]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[23]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[23]_PORT_A_data_in_reg, , AC2_av_readdata_pre[23]_PORT_A_address_reg, , AC2_av_readdata_pre[23]_PORT_A_write_enable_reg, AC2_av_readdata_pre[23]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[23]_clock_0, , , , , , AC2_av_readdata_pre[23]_clear_0, );
AC2_av_readdata_pre[23]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[23]_PORT_A_data_out, AC2_av_readdata_pre[23]_clock_0, AC2_av_readdata_pre[23]_clear_0, , );
AC2_av_readdata_pre[23] = AC2_av_readdata_pre[23]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[24] at M10K_X14_Y7_N0
AC2_av_readdata_pre[23]_PORT_A_data_in = BUS(XB1L25, XB1L26);
AC2_av_readdata_pre[23]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[23]_PORT_A_data_in, AC2_av_readdata_pre[23]_clock_0, , , );
AC2_av_readdata_pre[23]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[23]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[23]_PORT_A_address, AC2_av_readdata_pre[23]_clock_0, , , );
AC2_av_readdata_pre[23]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[23]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[23]_PORT_A_write_enable, AC2_av_readdata_pre[23]_clock_0, , , );
AC2_av_readdata_pre[23]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[23]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[23]_PORT_A_read_enable, AC2_av_readdata_pre[23]_clock_0, , , );
AC2_av_readdata_pre[23]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[23]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[23]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[23]_PORT_A_data_in_reg, , AC2_av_readdata_pre[23]_PORT_A_address_reg, , AC2_av_readdata_pre[23]_PORT_A_write_enable_reg, AC2_av_readdata_pre[23]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[23]_clock_0, , , , , , AC2_av_readdata_pre[23]_clear_0, );
AC2_av_readdata_pre[23]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[23]_PORT_A_data_out, AC2_av_readdata_pre[23]_clock_0, AC2_av_readdata_pre[23]_clear_0, , );
AC2_av_readdata_pre[24] = AC2_av_readdata_pre[23]_PORT_A_data_out_reg[1];


--YC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23] at FF_X12_Y4_N22
--register power-up is low

YC1_readdata[23] = DFFEAS(YC1L62, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[23],  ,  , !YC1_address[8]);


--YC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24] at FF_X15_Y4_N28
--register power-up is low

YC1_readdata[24] = DFFEAS(YC1L64, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[24],  ,  , !YC1_address[8]);


--AC2_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[25] at M10K_X26_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[25]_PORT_A_data_in = BUS(XB1L27, XB1L28);
AC2_av_readdata_pre[25]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_data_in, AC2_av_readdata_pre[25]_clock_0, , , );
AC2_av_readdata_pre[25]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[25]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_address, AC2_av_readdata_pre[25]_clock_0, , , );
AC2_av_readdata_pre[25]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[25]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_write_enable, AC2_av_readdata_pre[25]_clock_0, , , );
AC2_av_readdata_pre[25]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[25]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_read_enable, AC2_av_readdata_pre[25]_clock_0, , , );
AC2_av_readdata_pre[25]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[25]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[25]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[25]_PORT_A_data_in_reg, , AC2_av_readdata_pre[25]_PORT_A_address_reg, , AC2_av_readdata_pre[25]_PORT_A_write_enable_reg, AC2_av_readdata_pre[25]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[25]_clock_0, , , , , , AC2_av_readdata_pre[25]_clear_0, );
AC2_av_readdata_pre[25]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_data_out, AC2_av_readdata_pre[25]_clock_0, AC2_av_readdata_pre[25]_clear_0, , );
AC2_av_readdata_pre[25] = AC2_av_readdata_pre[25]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[26] at M10K_X26_Y6_N0
AC2_av_readdata_pre[25]_PORT_A_data_in = BUS(XB1L27, XB1L28);
AC2_av_readdata_pre[25]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_data_in, AC2_av_readdata_pre[25]_clock_0, , , );
AC2_av_readdata_pre[25]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[25]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_address, AC2_av_readdata_pre[25]_clock_0, , , );
AC2_av_readdata_pre[25]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[25]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_write_enable, AC2_av_readdata_pre[25]_clock_0, , , );
AC2_av_readdata_pre[25]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[25]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_read_enable, AC2_av_readdata_pre[25]_clock_0, , , );
AC2_av_readdata_pre[25]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[25]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[25]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[25]_PORT_A_data_in_reg, , AC2_av_readdata_pre[25]_PORT_A_address_reg, , AC2_av_readdata_pre[25]_PORT_A_write_enable_reg, AC2_av_readdata_pre[25]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[25]_clock_0, , , , , , AC2_av_readdata_pre[25]_clear_0, );
AC2_av_readdata_pre[25]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[25]_PORT_A_data_out, AC2_av_readdata_pre[25]_clock_0, AC2_av_readdata_pre[25]_clear_0, , );
AC2_av_readdata_pre[26] = AC2_av_readdata_pre[25]_PORT_A_data_out_reg[1];


--YC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25] at FF_X15_Y4_N22
--register power-up is low

YC1_readdata[25] = DFFEAS(YC1L66, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[25],  ,  , !YC1_address[8]);


--YC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26] at FF_X15_Y4_N16
--register power-up is low

YC1_readdata[26] = DFFEAS(YC1L68, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[26],  ,  , !YC1_address[8]);


--AC2_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[1] at M10K_X5_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[1]_PORT_A_data_in = BUS(XB1L29, XB1L30);
AC2_av_readdata_pre[1]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[1]_PORT_A_data_in, AC2_av_readdata_pre[1]_clock_0, , , );
AC2_av_readdata_pre[1]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[1]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[1]_PORT_A_address, AC2_av_readdata_pre[1]_clock_0, , , );
AC2_av_readdata_pre[1]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[1]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[1]_PORT_A_write_enable, AC2_av_readdata_pre[1]_clock_0, , , );
AC2_av_readdata_pre[1]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[1]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[1]_PORT_A_read_enable, AC2_av_readdata_pre[1]_clock_0, , , );
AC2_av_readdata_pre[1]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[1]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[1]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[1]_PORT_A_data_in_reg, , AC2_av_readdata_pre[1]_PORT_A_address_reg, , AC2_av_readdata_pre[1]_PORT_A_write_enable_reg, AC2_av_readdata_pre[1]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[1]_clock_0, , , , , , AC2_av_readdata_pre[1]_clear_0, );
AC2_av_readdata_pre[1]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[1]_PORT_A_data_out, AC2_av_readdata_pre[1]_clock_0, AC2_av_readdata_pre[1]_clear_0, , );
AC2_av_readdata_pre[1] = AC2_av_readdata_pre[1]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[4] at M10K_X5_Y2_N0
AC2_av_readdata_pre[1]_PORT_A_data_in = BUS(XB1L29, XB1L30);
AC2_av_readdata_pre[1]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[1]_PORT_A_data_in, AC2_av_readdata_pre[1]_clock_0, , , );
AC2_av_readdata_pre[1]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[1]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[1]_PORT_A_address, AC2_av_readdata_pre[1]_clock_0, , , );
AC2_av_readdata_pre[1]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[1]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[1]_PORT_A_write_enable, AC2_av_readdata_pre[1]_clock_0, , , );
AC2_av_readdata_pre[1]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[1]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[1]_PORT_A_read_enable, AC2_av_readdata_pre[1]_clock_0, , , );
AC2_av_readdata_pre[1]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[1]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[1]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[1]_PORT_A_data_in_reg, , AC2_av_readdata_pre[1]_PORT_A_address_reg, , AC2_av_readdata_pre[1]_PORT_A_write_enable_reg, AC2_av_readdata_pre[1]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[1]_clock_0, , , , , , AC2_av_readdata_pre[1]_clear_0, );
AC2_av_readdata_pre[1]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[1]_PORT_A_data_out, AC2_av_readdata_pre[1]_clock_0, AC2_av_readdata_pre[1]_clear_0, , );
AC2_av_readdata_pre[4] = AC2_av_readdata_pre[1]_PORT_A_data_out_reg[1];


--YC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1] at FF_X16_Y4_N55
--register power-up is low

YC1_readdata[1] = DFFEAS(YC1L79, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[1],  ,  , !YC1_address[8]);


--YC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4] at FF_X15_Y4_N10
--register power-up is low

YC1_readdata[4] = DFFEAS(YC1L24, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[4],  ,  , !YC1_address[8]);


--YC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3] at FF_X16_Y4_N1
--register power-up is low

YC1_readdata[3] = DFFEAS(YC1L80, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[3],  ,  , !YC1_address[8]);


--AC2_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[2] at M10K_X5_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[2]_PORT_A_data_in = BUS(XB1L32, XB1L31);
AC2_av_readdata_pre[2]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_data_in, AC2_av_readdata_pre[2]_clock_0, , , );
AC2_av_readdata_pre[2]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[2]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_address, AC2_av_readdata_pre[2]_clock_0, , , );
AC2_av_readdata_pre[2]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[2]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_write_enable, AC2_av_readdata_pre[2]_clock_0, , , );
AC2_av_readdata_pre[2]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[2]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_read_enable, AC2_av_readdata_pre[2]_clock_0, , , );
AC2_av_readdata_pre[2]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[2]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[2]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[2]_PORT_A_data_in_reg, , AC2_av_readdata_pre[2]_PORT_A_address_reg, , AC2_av_readdata_pre[2]_PORT_A_write_enable_reg, AC2_av_readdata_pre[2]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[2]_clock_0, , , , , , AC2_av_readdata_pre[2]_clear_0, );
AC2_av_readdata_pre[2]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_data_out, AC2_av_readdata_pre[2]_clock_0, AC2_av_readdata_pre[2]_clear_0, , );
AC2_av_readdata_pre[2] = AC2_av_readdata_pre[2]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[3] at M10K_X5_Y4_N0
AC2_av_readdata_pre[2]_PORT_A_data_in = BUS(XB1L32, XB1L31);
AC2_av_readdata_pre[2]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_data_in, AC2_av_readdata_pre[2]_clock_0, , , );
AC2_av_readdata_pre[2]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[2]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_address, AC2_av_readdata_pre[2]_clock_0, , , );
AC2_av_readdata_pre[2]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[2]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_write_enable, AC2_av_readdata_pre[2]_clock_0, , , );
AC2_av_readdata_pre[2]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[2]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_read_enable, AC2_av_readdata_pre[2]_clock_0, , , );
AC2_av_readdata_pre[2]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[2]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[2]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[2]_PORT_A_data_in_reg, , AC2_av_readdata_pre[2]_PORT_A_address_reg, , AC2_av_readdata_pre[2]_PORT_A_write_enable_reg, AC2_av_readdata_pre[2]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[2]_clock_0, , , , , , AC2_av_readdata_pre[2]_clear_0, );
AC2_av_readdata_pre[2]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[2]_PORT_A_data_out, AC2_av_readdata_pre[2]_clock_0, AC2_av_readdata_pre[2]_clear_0, , );
AC2_av_readdata_pre[3] = AC2_av_readdata_pre[2]_PORT_A_data_out_reg[1];


--YC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2] at FF_X16_Y4_N58
--register power-up is low

YC1_readdata[2] = DFFEAS(YC1L81, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[2],  ,  , !YC1_address[8]);


--RD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17] at FF_X1_Y4_N53
--register power-up is low

RD1_sr[17] = DFFEAS(RD1L66, A1L105,  ,  , RD1L30,  ,  , RD1L31,  );


--ND1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] at FF_X7_Y4_N26
--register power-up is low

ND1_MonAReg[10] = DFFEAS(ND1L3, GLOBAL(A1L123),  ,  , QD1L71, QD1_jdo[17],  ,  , QD1_take_action_ocimem_a);


--ND1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5 at LABCELL_X7_Y4_N51
ND1L7_adder_eqn = ( ND1_MonAReg[9] ) + ( GND ) + ( ND1L36 );
ND1L7 = SUM(ND1L7_adder_eqn);

--ND1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6 at LABCELL_X7_Y4_N51
ND1L8_adder_eqn = ( ND1_MonAReg[9] ) + ( GND ) + ( ND1L36 );
ND1L8 = CARRY(ND1L8_adder_eqn);


--VC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11] at FF_X19_Y8_N13
--register power-up is low

VC1_d_writedata[11] = DFFEAS(VC1L1053, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[11],  ,  , VC1L234);


--AC2_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[11] at M10K_X5_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[11]_PORT_A_data_in = BUS(XB1L33, XB1L34);
AC2_av_readdata_pre[11]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[11]_PORT_A_data_in, AC2_av_readdata_pre[11]_clock_0, , , );
AC2_av_readdata_pre[11]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[11]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[11]_PORT_A_address, AC2_av_readdata_pre[11]_clock_0, , , );
AC2_av_readdata_pre[11]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[11]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[11]_PORT_A_write_enable, AC2_av_readdata_pre[11]_clock_0, , , );
AC2_av_readdata_pre[11]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[11]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[11]_PORT_A_read_enable, AC2_av_readdata_pre[11]_clock_0, , , );
AC2_av_readdata_pre[11]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[11]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[11]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[11]_PORT_A_data_in_reg, , AC2_av_readdata_pre[11]_PORT_A_address_reg, , AC2_av_readdata_pre[11]_PORT_A_write_enable_reg, AC2_av_readdata_pre[11]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[11]_clock_0, , , , , , AC2_av_readdata_pre[11]_clear_0, );
AC2_av_readdata_pre[11]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[11]_PORT_A_data_out, AC2_av_readdata_pre[11]_clock_0, AC2_av_readdata_pre[11]_clear_0, , );
AC2_av_readdata_pre[11] = AC2_av_readdata_pre[11]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[12] at M10K_X5_Y3_N0
AC2_av_readdata_pre[11]_PORT_A_data_in = BUS(XB1L33, XB1L34);
AC2_av_readdata_pre[11]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[11]_PORT_A_data_in, AC2_av_readdata_pre[11]_clock_0, , , );
AC2_av_readdata_pre[11]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[11]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[11]_PORT_A_address, AC2_av_readdata_pre[11]_clock_0, , , );
AC2_av_readdata_pre[11]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[11]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[11]_PORT_A_write_enable, AC2_av_readdata_pre[11]_clock_0, , , );
AC2_av_readdata_pre[11]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[11]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[11]_PORT_A_read_enable, AC2_av_readdata_pre[11]_clock_0, , , );
AC2_av_readdata_pre[11]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[11]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[11]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[11]_PORT_A_data_in_reg, , AC2_av_readdata_pre[11]_PORT_A_address_reg, , AC2_av_readdata_pre[11]_PORT_A_write_enable_reg, AC2_av_readdata_pre[11]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[11]_clock_0, , , , , , AC2_av_readdata_pre[11]_clear_0, );
AC2_av_readdata_pre[11]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[11]_PORT_A_data_out, AC2_av_readdata_pre[11]_clock_0, AC2_av_readdata_pre[11]_clear_0, , );
AC2_av_readdata_pre[12] = AC2_av_readdata_pre[11]_PORT_A_data_out_reg[1];


--YC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11] at FF_X15_Y4_N40
--register power-up is low

YC1_readdata[11] = DFFEAS(YC1L38, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[11],  ,  , !YC1_address[8]);


--VC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12] at FF_X9_Y8_N2
--register power-up is low

VC1_d_writedata[12] = DFFEAS(VC1L1055, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[12],  ,  , VC1L234);


--YC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12] at FF_X15_Y4_N13
--register power-up is low

YC1_readdata[12] = DFFEAS(YC1L40, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[12],  ,  , !YC1_address[8]);


--VC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13] at FF_X19_Y8_N7
--register power-up is low

VC1_d_writedata[13] = DFFEAS(VC1L1057, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[13],  ,  , VC1L234);


--AC2_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[13] at M10K_X14_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[13]_PORT_A_data_in = BUS(XB1L35, XB1L36);
AC2_av_readdata_pre[13]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[13]_PORT_A_data_in, AC2_av_readdata_pre[13]_clock_0, , , );
AC2_av_readdata_pre[13]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[13]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[13]_PORT_A_address, AC2_av_readdata_pre[13]_clock_0, , , );
AC2_av_readdata_pre[13]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[13]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[13]_PORT_A_write_enable, AC2_av_readdata_pre[13]_clock_0, , , );
AC2_av_readdata_pre[13]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[13]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[13]_PORT_A_read_enable, AC2_av_readdata_pre[13]_clock_0, , , );
AC2_av_readdata_pre[13]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[13]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[13]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[13]_PORT_A_data_in_reg, , AC2_av_readdata_pre[13]_PORT_A_address_reg, , AC2_av_readdata_pre[13]_PORT_A_write_enable_reg, AC2_av_readdata_pre[13]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[13]_clock_0, , , , , , AC2_av_readdata_pre[13]_clear_0, );
AC2_av_readdata_pre[13]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[13]_PORT_A_data_out, AC2_av_readdata_pre[13]_clock_0, AC2_av_readdata_pre[13]_clear_0, , );
AC2_av_readdata_pre[13] = AC2_av_readdata_pre[13]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[14] at M10K_X14_Y5_N0
AC2_av_readdata_pre[13]_PORT_A_data_in = BUS(XB1L35, XB1L36);
AC2_av_readdata_pre[13]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[13]_PORT_A_data_in, AC2_av_readdata_pre[13]_clock_0, , , );
AC2_av_readdata_pre[13]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[13]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[13]_PORT_A_address, AC2_av_readdata_pre[13]_clock_0, , , );
AC2_av_readdata_pre[13]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[13]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[13]_PORT_A_write_enable, AC2_av_readdata_pre[13]_clock_0, , , );
AC2_av_readdata_pre[13]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[13]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[13]_PORT_A_read_enable, AC2_av_readdata_pre[13]_clock_0, , , );
AC2_av_readdata_pre[13]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[13]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[13]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[13]_PORT_A_data_in_reg, , AC2_av_readdata_pre[13]_PORT_A_address_reg, , AC2_av_readdata_pre[13]_PORT_A_write_enable_reg, AC2_av_readdata_pre[13]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[13]_clock_0, , , , , , AC2_av_readdata_pre[13]_clear_0, );
AC2_av_readdata_pre[13]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[13]_PORT_A_data_out, AC2_av_readdata_pre[13]_clock_0, AC2_av_readdata_pre[13]_clear_0, , );
AC2_av_readdata_pre[14] = AC2_av_readdata_pre[13]_PORT_A_data_out_reg[1];


--YC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13] at FF_X15_Y4_N59
--register power-up is low

YC1_readdata[13] = DFFEAS(YC1L42, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[13],  ,  , !YC1_address[8]);


--VC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14] at FF_X15_Y8_N50
--register power-up is low

VC1_d_writedata[14] = DFFEAS(VC1L1059, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[14],  ,  , VC1L234);


--YC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14] at FF_X15_Y4_N52
--register power-up is low

YC1_readdata[14] = DFFEAS(YC1L44, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[14],  ,  , !YC1_address[8]);


--VC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15] at FF_X11_Y8_N26
--register power-up is low

VC1_d_writedata[15] = DFFEAS(VC1L1061, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[15],  ,  , VC1L234);


--AC2_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[15] at M10K_X14_Y6_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[15]_PORT_A_data_in = BUS(XB1L37, XB1L38);
AC2_av_readdata_pre[15]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[15]_PORT_A_data_in, AC2_av_readdata_pre[15]_clock_0, , , );
AC2_av_readdata_pre[15]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[15]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[15]_PORT_A_address, AC2_av_readdata_pre[15]_clock_0, , , );
AC2_av_readdata_pre[15]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[15]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[15]_PORT_A_write_enable, AC2_av_readdata_pre[15]_clock_0, , , );
AC2_av_readdata_pre[15]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[15]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[15]_PORT_A_read_enable, AC2_av_readdata_pre[15]_clock_0, , , );
AC2_av_readdata_pre[15]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[15]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[15]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[15]_PORT_A_data_in_reg, , AC2_av_readdata_pre[15]_PORT_A_address_reg, , AC2_av_readdata_pre[15]_PORT_A_write_enable_reg, AC2_av_readdata_pre[15]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[15]_clock_0, , , , , , AC2_av_readdata_pre[15]_clear_0, );
AC2_av_readdata_pre[15]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[15]_PORT_A_data_out, AC2_av_readdata_pre[15]_clock_0, AC2_av_readdata_pre[15]_clear_0, , );
AC2_av_readdata_pre[15] = AC2_av_readdata_pre[15]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[16] at M10K_X14_Y6_N0
AC2_av_readdata_pre[15]_PORT_A_data_in = BUS(XB1L37, XB1L38);
AC2_av_readdata_pre[15]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[15]_PORT_A_data_in, AC2_av_readdata_pre[15]_clock_0, , , );
AC2_av_readdata_pre[15]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[15]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[15]_PORT_A_address, AC2_av_readdata_pre[15]_clock_0, , , );
AC2_av_readdata_pre[15]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[15]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[15]_PORT_A_write_enable, AC2_av_readdata_pre[15]_clock_0, , , );
AC2_av_readdata_pre[15]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[15]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[15]_PORT_A_read_enable, AC2_av_readdata_pre[15]_clock_0, , , );
AC2_av_readdata_pre[15]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[15]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[15]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[15]_PORT_A_data_in_reg, , AC2_av_readdata_pre[15]_PORT_A_address_reg, , AC2_av_readdata_pre[15]_PORT_A_write_enable_reg, AC2_av_readdata_pre[15]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[15]_clock_0, , , , , , AC2_av_readdata_pre[15]_clear_0, );
AC2_av_readdata_pre[15]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[15]_PORT_A_data_out, AC2_av_readdata_pre[15]_clock_0, AC2_av_readdata_pre[15]_clear_0, , );
AC2_av_readdata_pre[16] = AC2_av_readdata_pre[15]_PORT_A_data_out_reg[1];


--YC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15] at FF_X15_Y4_N19
--register power-up is low

YC1_readdata[15] = DFFEAS(YC1L46, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[15],  ,  , !YC1_address[8]);


--VC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16] at FF_X25_Y8_N23
--register power-up is low

VC1_d_writedata[16] = DFFEAS(VC1L1063, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[16],  ,  , VC1L566);


--YC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16] at FF_X15_Y4_N43
--register power-up is low

YC1_readdata[16] = DFFEAS(YC1L48, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[16],  ,  , !YC1_address[8]);


--AC2_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[5] at M10K_X5_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[5]_PORT_A_data_in = BUS(XB1L39, XB1L40);
AC2_av_readdata_pre[5]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[5]_PORT_A_data_in, AC2_av_readdata_pre[5]_clock_0, , , );
AC2_av_readdata_pre[5]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[5]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[5]_PORT_A_address, AC2_av_readdata_pre[5]_clock_0, , , );
AC2_av_readdata_pre[5]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[5]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[5]_PORT_A_write_enable, AC2_av_readdata_pre[5]_clock_0, , , );
AC2_av_readdata_pre[5]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[5]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[5]_PORT_A_read_enable, AC2_av_readdata_pre[5]_clock_0, , , );
AC2_av_readdata_pre[5]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[5]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[5]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[5]_PORT_A_data_in_reg, , AC2_av_readdata_pre[5]_PORT_A_address_reg, , AC2_av_readdata_pre[5]_PORT_A_write_enable_reg, AC2_av_readdata_pre[5]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[5]_clock_0, , , , , , AC2_av_readdata_pre[5]_clear_0, );
AC2_av_readdata_pre[5]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[5]_PORT_A_data_out, AC2_av_readdata_pre[5]_clock_0, AC2_av_readdata_pre[5]_clear_0, , );
AC2_av_readdata_pre[5] = AC2_av_readdata_pre[5]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[9] at M10K_X5_Y8_N0
AC2_av_readdata_pre[5]_PORT_A_data_in = BUS(XB1L39, XB1L40);
AC2_av_readdata_pre[5]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[5]_PORT_A_data_in, AC2_av_readdata_pre[5]_clock_0, , , );
AC2_av_readdata_pre[5]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[5]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[5]_PORT_A_address, AC2_av_readdata_pre[5]_clock_0, , , );
AC2_av_readdata_pre[5]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[5]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[5]_PORT_A_write_enable, AC2_av_readdata_pre[5]_clock_0, , , );
AC2_av_readdata_pre[5]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[5]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[5]_PORT_A_read_enable, AC2_av_readdata_pre[5]_clock_0, , , );
AC2_av_readdata_pre[5]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[5]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[5]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[5]_PORT_A_data_in_reg, , AC2_av_readdata_pre[5]_PORT_A_address_reg, , AC2_av_readdata_pre[5]_PORT_A_write_enable_reg, AC2_av_readdata_pre[5]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[5]_clock_0, , , , , , AC2_av_readdata_pre[5]_clear_0, );
AC2_av_readdata_pre[5]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[5]_PORT_A_data_out, AC2_av_readdata_pre[5]_clock_0, AC2_av_readdata_pre[5]_clear_0, , );
AC2_av_readdata_pre[9] = AC2_av_readdata_pre[5]_PORT_A_data_out_reg[1];


--YC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5] at FF_X16_Y4_N16
--register power-up is low

YC1_readdata[5] = DFFEAS(YC1L26, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[5],  ,  , !YC1_address[8]);


--VC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9] at FF_X19_Y8_N38
--register power-up is low

VC1_d_writedata[9] = DFFEAS(VC1L1049, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[9],  ,  , VC1L234);


--YC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9] at FF_X15_Y4_N49
--register power-up is low

YC1_readdata[9] = DFFEAS(YC1L34, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[9],  ,  , !YC1_address[8]);


--AE1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[28] at M10K_X14_Y11_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
AE1_q_a[28]_PORT_A_data_in = BUS(XB3L54, XB3L55);
AE1_q_a[28]_PORT_A_data_in_reg = DFFE(AE1_q_a[28]_PORT_A_data_in, AE1_q_a[28]_clock_0, , , AE1_q_a[28]_clock_enable_0);
AE1_q_a[28]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[28]_PORT_A_address_reg = DFFE(AE1_q_a[28]_PORT_A_address, AE1_q_a[28]_clock_0, , , AE1_q_a[28]_clock_enable_0);
AE1_q_a[28]_PORT_A_write_enable = !Z1L3;
AE1_q_a[28]_PORT_A_write_enable_reg = DFFE(AE1_q_a[28]_PORT_A_write_enable, AE1_q_a[28]_clock_0, , , AE1_q_a[28]_clock_enable_0);
AE1_q_a[28]_PORT_A_read_enable = Z1L3;
AE1_q_a[28]_PORT_A_read_enable_reg = DFFE(AE1_q_a[28]_PORT_A_read_enable, AE1_q_a[28]_clock_0, , , AE1_q_a[28]_clock_enable_0);
AE1_q_a[28]_PORT_A_byte_mask = XB3_src_data[35];
AE1_q_a[28]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[28]_PORT_A_byte_mask, AE1_q_a[28]_clock_0, , , AE1_q_a[28]_clock_enable_0);
AE1_q_a[28]_clock_0 = GLOBAL(A1L123);
AE1_q_a[28]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[28]_PORT_A_data_out = MEMORY(AE1_q_a[28]_PORT_A_data_in_reg, , AE1_q_a[28]_PORT_A_address_reg, , AE1_q_a[28]_PORT_A_write_enable_reg, AE1_q_a[28]_PORT_A_read_enable_reg, , , AE1_q_a[28]_PORT_A_byte_mask_reg, , AE1_q_a[28]_clock_0, , AE1_q_a[28]_clock_enable_0, , , , , );
AE1_q_a[28] = AE1_q_a[28]_PORT_A_data_out[0];

--AE1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[29] at M10K_X14_Y11_N0
AE1_q_a[28]_PORT_A_data_in = BUS(XB3L54, XB3L55);
AE1_q_a[28]_PORT_A_data_in_reg = DFFE(AE1_q_a[28]_PORT_A_data_in, AE1_q_a[28]_clock_0, , , AE1_q_a[28]_clock_enable_0);
AE1_q_a[28]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[28]_PORT_A_address_reg = DFFE(AE1_q_a[28]_PORT_A_address, AE1_q_a[28]_clock_0, , , AE1_q_a[28]_clock_enable_0);
AE1_q_a[28]_PORT_A_write_enable = !Z1L3;
AE1_q_a[28]_PORT_A_write_enable_reg = DFFE(AE1_q_a[28]_PORT_A_write_enable, AE1_q_a[28]_clock_0, , , AE1_q_a[28]_clock_enable_0);
AE1_q_a[28]_PORT_A_read_enable = Z1L3;
AE1_q_a[28]_PORT_A_read_enable_reg = DFFE(AE1_q_a[28]_PORT_A_read_enable, AE1_q_a[28]_clock_0, , , AE1_q_a[28]_clock_enable_0);
AE1_q_a[28]_PORT_A_byte_mask = XB3_src_data[35];
AE1_q_a[28]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[28]_PORT_A_byte_mask, AE1_q_a[28]_clock_0, , , AE1_q_a[28]_clock_enable_0);
AE1_q_a[28]_clock_0 = GLOBAL(A1L123);
AE1_q_a[28]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[28]_PORT_A_data_out = MEMORY(AE1_q_a[28]_PORT_A_data_in_reg, , AE1_q_a[28]_PORT_A_address_reg, , AE1_q_a[28]_PORT_A_write_enable_reg, AE1_q_a[28]_PORT_A_read_enable_reg, , , AE1_q_a[28]_PORT_A_byte_mask_reg, , AE1_q_a[28]_clock_0, , AE1_q_a[28]_clock_enable_0, , , , , );
AE1_q_a[29] = AE1_q_a[28]_PORT_A_data_out[1];


--AE1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[30] at M10K_X26_Y13_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
AE1_q_a[30]_PORT_A_data_in = BUS(XB3L56, XB3L57);
AE1_q_a[30]_PORT_A_data_in_reg = DFFE(AE1_q_a[30]_PORT_A_data_in, AE1_q_a[30]_clock_0, , , AE1_q_a[30]_clock_enable_0);
AE1_q_a[30]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[30]_PORT_A_address_reg = DFFE(AE1_q_a[30]_PORT_A_address, AE1_q_a[30]_clock_0, , , AE1_q_a[30]_clock_enable_0);
AE1_q_a[30]_PORT_A_write_enable = !Z1L3;
AE1_q_a[30]_PORT_A_write_enable_reg = DFFE(AE1_q_a[30]_PORT_A_write_enable, AE1_q_a[30]_clock_0, , , AE1_q_a[30]_clock_enable_0);
AE1_q_a[30]_PORT_A_read_enable = Z1L3;
AE1_q_a[30]_PORT_A_read_enable_reg = DFFE(AE1_q_a[30]_PORT_A_read_enable, AE1_q_a[30]_clock_0, , , AE1_q_a[30]_clock_enable_0);
AE1_q_a[30]_PORT_A_byte_mask = XB3_src_data[35];
AE1_q_a[30]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[30]_PORT_A_byte_mask, AE1_q_a[30]_clock_0, , , AE1_q_a[30]_clock_enable_0);
AE1_q_a[30]_clock_0 = GLOBAL(A1L123);
AE1_q_a[30]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[30]_PORT_A_data_out = MEMORY(AE1_q_a[30]_PORT_A_data_in_reg, , AE1_q_a[30]_PORT_A_address_reg, , AE1_q_a[30]_PORT_A_write_enable_reg, AE1_q_a[30]_PORT_A_read_enable_reg, , , AE1_q_a[30]_PORT_A_byte_mask_reg, , AE1_q_a[30]_clock_0, , AE1_q_a[30]_clock_enable_0, , , , , );
AE1_q_a[30] = AE1_q_a[30]_PORT_A_data_out[0];

--AE1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[31] at M10K_X26_Y13_N0
AE1_q_a[30]_PORT_A_data_in = BUS(XB3L56, XB3L57);
AE1_q_a[30]_PORT_A_data_in_reg = DFFE(AE1_q_a[30]_PORT_A_data_in, AE1_q_a[30]_clock_0, , , AE1_q_a[30]_clock_enable_0);
AE1_q_a[30]_PORT_A_address = BUS(XB3_src_data[38], XB3_src_data[39], XB3_src_data[40], XB3_src_data[41], XB3_src_data[42], XB3_src_data[43], XB3_src_data[44], XB3_src_data[45], XB3_src_data[46], XB3_src_data[47], XB3_src_data[48], XB3_src_data[49]);
AE1_q_a[30]_PORT_A_address_reg = DFFE(AE1_q_a[30]_PORT_A_address, AE1_q_a[30]_clock_0, , , AE1_q_a[30]_clock_enable_0);
AE1_q_a[30]_PORT_A_write_enable = !Z1L3;
AE1_q_a[30]_PORT_A_write_enable_reg = DFFE(AE1_q_a[30]_PORT_A_write_enable, AE1_q_a[30]_clock_0, , , AE1_q_a[30]_clock_enable_0);
AE1_q_a[30]_PORT_A_read_enable = Z1L3;
AE1_q_a[30]_PORT_A_read_enable_reg = DFFE(AE1_q_a[30]_PORT_A_read_enable, AE1_q_a[30]_clock_0, , , AE1_q_a[30]_clock_enable_0);
AE1_q_a[30]_PORT_A_byte_mask = XB3_src_data[35];
AE1_q_a[30]_PORT_A_byte_mask_reg = DFFE(AE1_q_a[30]_PORT_A_byte_mask, AE1_q_a[30]_clock_0, , , AE1_q_a[30]_clock_enable_0);
AE1_q_a[30]_clock_0 = GLOBAL(A1L123);
AE1_q_a[30]_clock_enable_0 = !BE1_r_early_rst;
AE1_q_a[30]_PORT_A_data_out = MEMORY(AE1_q_a[30]_PORT_A_data_in_reg, , AE1_q_a[30]_PORT_A_address_reg, , AE1_q_a[30]_PORT_A_write_enable_reg, AE1_q_a[30]_PORT_A_read_enable_reg, , , AE1_q_a[30]_PORT_A_byte_mask_reg, , AE1_q_a[30]_clock_0, , AE1_q_a[30]_clock_enable_0, , , , , );
AE1_q_a[31] = AE1_q_a[30]_PORT_A_data_out[1];


--VC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10] at FF_X19_Y8_N31
--register power-up is low

VC1_d_writedata[10] = DFFEAS(VC1L1051, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[10],  ,  , VC1L234);


--YC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10] at FF_X12_Y4_N4
--register power-up is low

YC1_readdata[10] = DFFEAS(YC1L36, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[10],  ,  , !YC1_address[8]);


--VC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8] at FF_X15_Y8_N19
--register power-up is low

VC1_d_writedata[8] = DFFEAS(VC1L1047, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[8],  ,  , VC1L234);


--AC2_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[8] at M10K_X14_Y2_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[8]_PORT_A_data_in = BUS(XB1L42, XB1L41);
AC2_av_readdata_pre[8]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_data_in, AC2_av_readdata_pre[8]_clock_0, , , );
AC2_av_readdata_pre[8]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[8]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_address, AC2_av_readdata_pre[8]_clock_0, , , );
AC2_av_readdata_pre[8]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[8]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_write_enable, AC2_av_readdata_pre[8]_clock_0, , , );
AC2_av_readdata_pre[8]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[8]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_read_enable, AC2_av_readdata_pre[8]_clock_0, , , );
AC2_av_readdata_pre[8]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[8]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[8]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[8]_PORT_A_data_in_reg, , AC2_av_readdata_pre[8]_PORT_A_address_reg, , AC2_av_readdata_pre[8]_PORT_A_write_enable_reg, AC2_av_readdata_pre[8]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[8]_clock_0, , , , , , AC2_av_readdata_pre[8]_clear_0, );
AC2_av_readdata_pre[8]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_data_out, AC2_av_readdata_pre[8]_clock_0, AC2_av_readdata_pre[8]_clear_0, , );
AC2_av_readdata_pre[8] = AC2_av_readdata_pre[8]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[10] at M10K_X14_Y2_N0
AC2_av_readdata_pre[8]_PORT_A_data_in = BUS(XB1L42, XB1L41);
AC2_av_readdata_pre[8]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_data_in, AC2_av_readdata_pre[8]_clock_0, , , );
AC2_av_readdata_pre[8]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[8]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_address, AC2_av_readdata_pre[8]_clock_0, , , );
AC2_av_readdata_pre[8]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[8]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_write_enable, AC2_av_readdata_pre[8]_clock_0, , , );
AC2_av_readdata_pre[8]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[8]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_read_enable, AC2_av_readdata_pre[8]_clock_0, , , );
AC2_av_readdata_pre[8]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[8]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[8]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[8]_PORT_A_data_in_reg, , AC2_av_readdata_pre[8]_PORT_A_address_reg, , AC2_av_readdata_pre[8]_PORT_A_write_enable_reg, AC2_av_readdata_pre[8]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[8]_clock_0, , , , , , AC2_av_readdata_pre[8]_clear_0, );
AC2_av_readdata_pre[8]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[8]_PORT_A_data_out, AC2_av_readdata_pre[8]_clock_0, AC2_av_readdata_pre[8]_clear_0, , );
AC2_av_readdata_pre[10] = AC2_av_readdata_pre[8]_PORT_A_data_out_reg[1];


--YC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8] at FF_X15_Y4_N1
--register power-up is low

YC1_readdata[8] = DFFEAS(YC1L32, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[8],  ,  , !YC1_address[8]);


--VC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18] at FF_X29_Y6_N26
--register power-up is low

VC1_E_shift_rot_result[18] = DFFEAS(VC1L462, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[18],  ,  , VC1_E_new_inst);


--VC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19] at FF_X25_Y8_N37
--register power-up is low

VC1_d_writedata[19] = DFFEAS(VC1L1069, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[19],  ,  , VC1L566);


--AC2_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[19] at M10K_X26_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[19]_PORT_A_data_in = BUS(XB1L43, XB1L44);
AC2_av_readdata_pre[19]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[19]_PORT_A_data_in, AC2_av_readdata_pre[19]_clock_0, , , );
AC2_av_readdata_pre[19]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[19]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[19]_PORT_A_address, AC2_av_readdata_pre[19]_clock_0, , , );
AC2_av_readdata_pre[19]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[19]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[19]_PORT_A_write_enable, AC2_av_readdata_pre[19]_clock_0, , , );
AC2_av_readdata_pre[19]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[19]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[19]_PORT_A_read_enable, AC2_av_readdata_pre[19]_clock_0, , , );
AC2_av_readdata_pre[19]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[19]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[19]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[19]_PORT_A_data_in_reg, , AC2_av_readdata_pre[19]_PORT_A_address_reg, , AC2_av_readdata_pre[19]_PORT_A_write_enable_reg, AC2_av_readdata_pre[19]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[19]_clock_0, , , , , , AC2_av_readdata_pre[19]_clear_0, );
AC2_av_readdata_pre[19]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[19]_PORT_A_data_out, AC2_av_readdata_pre[19]_clock_0, AC2_av_readdata_pre[19]_clear_0, , );
AC2_av_readdata_pre[19] = AC2_av_readdata_pre[19]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[21] at M10K_X26_Y3_N0
AC2_av_readdata_pre[19]_PORT_A_data_in = BUS(XB1L43, XB1L44);
AC2_av_readdata_pre[19]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[19]_PORT_A_data_in, AC2_av_readdata_pre[19]_clock_0, , , );
AC2_av_readdata_pre[19]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[19]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[19]_PORT_A_address, AC2_av_readdata_pre[19]_clock_0, , , );
AC2_av_readdata_pre[19]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[19]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[19]_PORT_A_write_enable, AC2_av_readdata_pre[19]_clock_0, , , );
AC2_av_readdata_pre[19]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[19]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[19]_PORT_A_read_enable, AC2_av_readdata_pre[19]_clock_0, , , );
AC2_av_readdata_pre[19]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[19]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[19]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[19]_PORT_A_data_in_reg, , AC2_av_readdata_pre[19]_PORT_A_address_reg, , AC2_av_readdata_pre[19]_PORT_A_write_enable_reg, AC2_av_readdata_pre[19]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[19]_clock_0, , , , , , AC2_av_readdata_pre[19]_clear_0, );
AC2_av_readdata_pre[19]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[19]_PORT_A_data_out, AC2_av_readdata_pre[19]_clock_0, AC2_av_readdata_pre[19]_clear_0, , );
AC2_av_readdata_pre[21] = AC2_av_readdata_pre[19]_PORT_A_data_out_reg[1];


--YC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19] at FF_X15_Y4_N26
--register power-up is low

YC1_readdata[19] = DFFEAS(YC1L54, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[19],  ,  , !YC1_address[8]);


--VC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21] at FF_X25_Y8_N56
--register power-up is low

VC1_d_writedata[21] = DFFEAS(VC1L1073, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[21],  ,  , VC1L566);


--YC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21] at FF_X15_Y4_N34
--register power-up is low

YC1_readdata[21] = DFFEAS(YC1L58, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[21],  ,  , !YC1_address[8]);


--VC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20] at FF_X25_Y8_N58
--register power-up is low

VC1_d_writedata[20] = DFFEAS(VC1L1071, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[20],  ,  , VC1L566);


--YC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20] at FF_X12_Y4_N55
--register power-up is low

YC1_readdata[20] = DFFEAS(YC1L56, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[20],  ,  , !YC1_address[8]);


--VC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18] at FF_X25_Y8_N49
--register power-up is low

VC1_d_writedata[18] = DFFEAS(VC1L1067, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[18],  ,  , VC1L566);


--AC2_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[18] at M10K_X14_Y3_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[18]_PORT_A_data_in = BUS(XB1L46, XB1L45);
AC2_av_readdata_pre[18]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_data_in, AC2_av_readdata_pre[18]_clock_0, , , );
AC2_av_readdata_pre[18]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[18]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_address, AC2_av_readdata_pre[18]_clock_0, , , );
AC2_av_readdata_pre[18]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[18]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_write_enable, AC2_av_readdata_pre[18]_clock_0, , , );
AC2_av_readdata_pre[18]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[18]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_read_enable, AC2_av_readdata_pre[18]_clock_0, , , );
AC2_av_readdata_pre[18]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[18]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[18]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[18]_PORT_A_data_in_reg, , AC2_av_readdata_pre[18]_PORT_A_address_reg, , AC2_av_readdata_pre[18]_PORT_A_write_enable_reg, AC2_av_readdata_pre[18]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[18]_clock_0, , , , , , AC2_av_readdata_pre[18]_clear_0, );
AC2_av_readdata_pre[18]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_data_out, AC2_av_readdata_pre[18]_clock_0, AC2_av_readdata_pre[18]_clear_0, , );
AC2_av_readdata_pre[18] = AC2_av_readdata_pre[18]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[20] at M10K_X14_Y3_N0
AC2_av_readdata_pre[18]_PORT_A_data_in = BUS(XB1L46, XB1L45);
AC2_av_readdata_pre[18]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_data_in, AC2_av_readdata_pre[18]_clock_0, , , );
AC2_av_readdata_pre[18]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[18]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_address, AC2_av_readdata_pre[18]_clock_0, , , );
AC2_av_readdata_pre[18]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[18]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_write_enable, AC2_av_readdata_pre[18]_clock_0, , , );
AC2_av_readdata_pre[18]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[18]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_read_enable, AC2_av_readdata_pre[18]_clock_0, , , );
AC2_av_readdata_pre[18]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[18]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[18]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[18]_PORT_A_data_in_reg, , AC2_av_readdata_pre[18]_PORT_A_address_reg, , AC2_av_readdata_pre[18]_PORT_A_write_enable_reg, AC2_av_readdata_pre[18]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[18]_clock_0, , , , , , AC2_av_readdata_pre[18]_clear_0, );
AC2_av_readdata_pre[18]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[18]_PORT_A_data_out, AC2_av_readdata_pre[18]_clock_0, AC2_av_readdata_pre[18]_clear_0, , );
AC2_av_readdata_pre[20] = AC2_av_readdata_pre[18]_PORT_A_data_out_reg[1];


--YC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18] at FF_X15_Y4_N37
--register power-up is low

YC1_readdata[18] = DFFEAS(YC1L52, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[18],  ,  , !YC1_address[8]);


--VC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17] at FF_X25_Y8_N52
--register power-up is low

VC1_d_writedata[17] = DFFEAS(VC1L1065, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[17],  ,  , VC1L566);


--YC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17] at FF_X15_Y4_N7
--register power-up is low

YC1_readdata[17] = DFFEAS(YC1L50, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[17],  ,  , !YC1_address[8]);


--AC2_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[6] at M10K_X26_Y5_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[6]_PORT_A_data_in = BUS(XB1L48, XB1L47);
AC2_av_readdata_pre[6]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_data_in, AC2_av_readdata_pre[6]_clock_0, , , );
AC2_av_readdata_pre[6]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[6]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_address, AC2_av_readdata_pre[6]_clock_0, , , );
AC2_av_readdata_pre[6]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[6]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_write_enable, AC2_av_readdata_pre[6]_clock_0, , , );
AC2_av_readdata_pre[6]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[6]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_read_enable, AC2_av_readdata_pre[6]_clock_0, , , );
AC2_av_readdata_pre[6]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[6]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[6]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[6]_PORT_A_data_in_reg, , AC2_av_readdata_pre[6]_PORT_A_address_reg, , AC2_av_readdata_pre[6]_PORT_A_write_enable_reg, AC2_av_readdata_pre[6]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[6]_clock_0, , , , , , AC2_av_readdata_pre[6]_clear_0, );
AC2_av_readdata_pre[6]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_data_out, AC2_av_readdata_pre[6]_clock_0, AC2_av_readdata_pre[6]_clear_0, , );
AC2_av_readdata_pre[6] = AC2_av_readdata_pre[6]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[17] at M10K_X26_Y5_N0
AC2_av_readdata_pre[6]_PORT_A_data_in = BUS(XB1L48, XB1L47);
AC2_av_readdata_pre[6]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_data_in, AC2_av_readdata_pre[6]_clock_0, , , );
AC2_av_readdata_pre[6]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[6]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_address, AC2_av_readdata_pre[6]_clock_0, , , );
AC2_av_readdata_pre[6]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[6]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_write_enable, AC2_av_readdata_pre[6]_clock_0, , , );
AC2_av_readdata_pre[6]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[6]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_read_enable, AC2_av_readdata_pre[6]_clock_0, , , );
AC2_av_readdata_pre[6]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[6]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[6]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[6]_PORT_A_data_in_reg, , AC2_av_readdata_pre[6]_PORT_A_address_reg, , AC2_av_readdata_pre[6]_PORT_A_write_enable_reg, AC2_av_readdata_pre[6]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[6]_clock_0, , , , , , AC2_av_readdata_pre[6]_clear_0, );
AC2_av_readdata_pre[6]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[6]_PORT_A_data_out, AC2_av_readdata_pre[6]_clock_0, AC2_av_readdata_pre[6]_clear_0, , );
AC2_av_readdata_pre[17] = AC2_av_readdata_pre[6]_PORT_A_data_out_reg[1];


--YC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6] at FF_X12_Y4_N52
--register power-up is low

YC1_readdata[6] = DFFEAS(YC1L28, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[6],  ,  , !YC1_address[8]);


--AC2_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[7] at M10K_X14_Y8_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[7]_PORT_A_data_in = BUS(XB1L49, XB1L50);
AC2_av_readdata_pre[7]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[7]_PORT_A_data_in, AC2_av_readdata_pre[7]_clock_0, , , );
AC2_av_readdata_pre[7]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[7]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[7]_PORT_A_address, AC2_av_readdata_pre[7]_clock_0, , , );
AC2_av_readdata_pre[7]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[7]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[7]_PORT_A_write_enable, AC2_av_readdata_pre[7]_clock_0, , , );
AC2_av_readdata_pre[7]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[7]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[7]_PORT_A_read_enable, AC2_av_readdata_pre[7]_clock_0, , , );
AC2_av_readdata_pre[7]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[7]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[7]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[7]_PORT_A_data_in_reg, , AC2_av_readdata_pre[7]_PORT_A_address_reg, , AC2_av_readdata_pre[7]_PORT_A_write_enable_reg, AC2_av_readdata_pre[7]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[7]_clock_0, , , , , , AC2_av_readdata_pre[7]_clear_0, );
AC2_av_readdata_pre[7]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[7]_PORT_A_data_out, AC2_av_readdata_pre[7]_clock_0, AC2_av_readdata_pre[7]_clear_0, , );
AC2_av_readdata_pre[7] = AC2_av_readdata_pre[7]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[27] at M10K_X14_Y8_N0
AC2_av_readdata_pre[7]_PORT_A_data_in = BUS(XB1L49, XB1L50);
AC2_av_readdata_pre[7]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[7]_PORT_A_data_in, AC2_av_readdata_pre[7]_clock_0, , , );
AC2_av_readdata_pre[7]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[7]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[7]_PORT_A_address, AC2_av_readdata_pre[7]_clock_0, , , );
AC2_av_readdata_pre[7]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[7]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[7]_PORT_A_write_enable, AC2_av_readdata_pre[7]_clock_0, , , );
AC2_av_readdata_pre[7]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[7]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[7]_PORT_A_read_enable, AC2_av_readdata_pre[7]_clock_0, , , );
AC2_av_readdata_pre[7]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[7]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[7]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[7]_PORT_A_data_in_reg, , AC2_av_readdata_pre[7]_PORT_A_address_reg, , AC2_av_readdata_pre[7]_PORT_A_write_enable_reg, AC2_av_readdata_pre[7]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[7]_clock_0, , , , , , AC2_av_readdata_pre[7]_clear_0, );
AC2_av_readdata_pre[7]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[7]_PORT_A_data_out, AC2_av_readdata_pre[7]_clock_0, AC2_av_readdata_pre[7]_clear_0, , );
AC2_av_readdata_pre[27] = AC2_av_readdata_pre[7]_PORT_A_data_out_reg[1];


--YC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7] at FF_X12_Y4_N34
--register power-up is low

YC1_readdata[7] = DFFEAS(YC1L30, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[7],  ,  , !YC1_address[8]);


--cntr[21] is cntr[21] at FF_X45_Y3_N35
--register power-up is low

cntr[21] = DFFEAS(A1L14, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L18 is Add0~17 at LABCELL_X45_Y3_N30
A1L18_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L18 = SUM(A1L18_adder_eqn);

--A1L19 is Add0~18 at LABCELL_X45_Y3_N30
A1L19_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L19 = CARRY(A1L19_adder_eqn);


--FB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0] at M10K_X5_Y5_N0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 40, Port B Depth: 64, Port B Width: 40
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
FB1_rdata[0] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, FB1L24, U1L84, U1_fifo_wr, BE1_r_sync_rst, VC1_d_writedata[0], RB2_counter_reg_bit[0], RB2_counter_reg_bit[1], RB2_counter_reg_bit[2], RB2_counter_reg_bit[3], RB2_counter_reg_bit[4], RB2_counter_reg_bit[5], RB1_counter_reg_bit[0], RB1_counter_reg_bit[1], RB1_counter_reg_bit[2], RB1_counter_reg_bit[3], RB1_counter_reg_bit[4], RB1_counter_reg_bit[5], GND, GND, GND, GND, VC1_d_writedata[1], VC1_d_writedata[2], VC1_d_writedata[3], VC1_d_writedata[4], VC1_d_writedata[5], VC1_d_writedata[6], VC1L1044Q);

--FB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7] at M10K_X5_Y5_N0
FB1_rdata[7] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, FB1L24, U1L84, U1_fifo_wr, BE1_r_sync_rst, VC1_d_writedata[0], RB2_counter_reg_bit[0], RB2_counter_reg_bit[1], RB2_counter_reg_bit[2], RB2_counter_reg_bit[3], RB2_counter_reg_bit[4], RB2_counter_reg_bit[5], RB1_counter_reg_bit[0], RB1_counter_reg_bit[1], RB1_counter_reg_bit[2], RB1_counter_reg_bit[3], RB1_counter_reg_bit[4], RB1_counter_reg_bit[5], GND, GND, GND, GND, VC1_d_writedata[1], VC1_d_writedata[2], VC1_d_writedata[3], VC1_d_writedata[4], VC1_d_writedata[5], VC1_d_writedata[6], VC1L1044Q);

--FB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6] at M10K_X5_Y5_N0
FB1_rdata[6] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, FB1L24, U1L84, U1_fifo_wr, BE1_r_sync_rst, VC1_d_writedata[0], RB2_counter_reg_bit[0], RB2_counter_reg_bit[1], RB2_counter_reg_bit[2], RB2_counter_reg_bit[3], RB2_counter_reg_bit[4], RB2_counter_reg_bit[5], RB1_counter_reg_bit[0], RB1_counter_reg_bit[1], RB1_counter_reg_bit[2], RB1_counter_reg_bit[3], RB1_counter_reg_bit[4], RB1_counter_reg_bit[5], GND, GND, GND, GND, VC1_d_writedata[1], VC1_d_writedata[2], VC1_d_writedata[3], VC1_d_writedata[4], VC1_d_writedata[5], VC1_d_writedata[6], VC1L1044Q);

--FB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5] at M10K_X5_Y5_N0
FB1_rdata[5] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, FB1L24, U1L84, U1_fifo_wr, BE1_r_sync_rst, VC1_d_writedata[0], RB2_counter_reg_bit[0], RB2_counter_reg_bit[1], RB2_counter_reg_bit[2], RB2_counter_reg_bit[3], RB2_counter_reg_bit[4], RB2_counter_reg_bit[5], RB1_counter_reg_bit[0], RB1_counter_reg_bit[1], RB1_counter_reg_bit[2], RB1_counter_reg_bit[3], RB1_counter_reg_bit[4], RB1_counter_reg_bit[5], GND, GND, GND, GND, VC1_d_writedata[1], VC1_d_writedata[2], VC1_d_writedata[3], VC1_d_writedata[4], VC1_d_writedata[5], VC1_d_writedata[6], VC1L1044Q);

--FB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4] at M10K_X5_Y5_N0
FB1_rdata[4] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, FB1L24, U1L84, U1_fifo_wr, BE1_r_sync_rst, VC1_d_writedata[0], RB2_counter_reg_bit[0], RB2_counter_reg_bit[1], RB2_counter_reg_bit[2], RB2_counter_reg_bit[3], RB2_counter_reg_bit[4], RB2_counter_reg_bit[5], RB1_counter_reg_bit[0], RB1_counter_reg_bit[1], RB1_counter_reg_bit[2], RB1_counter_reg_bit[3], RB1_counter_reg_bit[4], RB1_counter_reg_bit[5], GND, GND, GND, GND, VC1_d_writedata[1], VC1_d_writedata[2], VC1_d_writedata[3], VC1_d_writedata[4], VC1_d_writedata[5], VC1_d_writedata[6], VC1L1044Q);

--FB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3] at M10K_X5_Y5_N0
FB1_rdata[3] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, FB1L24, U1L84, U1_fifo_wr, BE1_r_sync_rst, VC1_d_writedata[0], RB2_counter_reg_bit[0], RB2_counter_reg_bit[1], RB2_counter_reg_bit[2], RB2_counter_reg_bit[3], RB2_counter_reg_bit[4], RB2_counter_reg_bit[5], RB1_counter_reg_bit[0], RB1_counter_reg_bit[1], RB1_counter_reg_bit[2], RB1_counter_reg_bit[3], RB1_counter_reg_bit[4], RB1_counter_reg_bit[5], GND, GND, GND, GND, VC1_d_writedata[1], VC1_d_writedata[2], VC1_d_writedata[3], VC1_d_writedata[4], VC1_d_writedata[5], VC1_d_writedata[6], VC1L1044Q);

--FB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2] at M10K_X5_Y5_N0
FB1_rdata[2] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, FB1L24, U1L84, U1_fifo_wr, BE1_r_sync_rst, VC1_d_writedata[0], RB2_counter_reg_bit[0], RB2_counter_reg_bit[1], RB2_counter_reg_bit[2], RB2_counter_reg_bit[3], RB2_counter_reg_bit[4], RB2_counter_reg_bit[5], RB1_counter_reg_bit[0], RB1_counter_reg_bit[1], RB1_counter_reg_bit[2], RB1_counter_reg_bit[3], RB1_counter_reg_bit[4], RB1_counter_reg_bit[5], GND, GND, GND, GND, VC1_d_writedata[1], VC1_d_writedata[2], VC1_d_writedata[3], VC1_d_writedata[4], VC1_d_writedata[5], VC1_d_writedata[6], VC1L1044Q);

--FB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1] at M10K_X5_Y5_N0
FB1_rdata[1] = AMPP_FUNCTION(U1_fifo_wr, GND, A1L123, A1L123, FB1L24, U1L84, U1_fifo_wr, BE1_r_sync_rst, VC1_d_writedata[0], RB2_counter_reg_bit[0], RB2_counter_reg_bit[1], RB2_counter_reg_bit[2], RB2_counter_reg_bit[3], RB2_counter_reg_bit[4], RB2_counter_reg_bit[5], RB1_counter_reg_bit[0], RB1_counter_reg_bit[1], RB1_counter_reg_bit[2], RB1_counter_reg_bit[3], RB1_counter_reg_bit[4], RB1_counter_reg_bit[5], GND, GND, GND, GND, VC1_d_writedata[1], VC1_d_writedata[2], VC1_d_writedata[3], VC1_d_writedata[4], VC1_d_writedata[5], VC1_d_writedata[6], VC1L1044Q);


--FB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6] at FF_X1_Y5_N19
--register power-up is low

FB1_count[6] = AMPP_FUNCTION(A1L105, FB1_count[5], !N1_clr_reg, !Q1_state[4], GND, FB1L63);


--RD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25] at FF_X1_Y4_N47
--register power-up is low

RD1_sr[25] = DFFEAS(RD1L67, A1L105,  ,  , RD1L30,  ,  , RD1L31,  );


--RD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5] at FF_X3_Y4_N26
--register power-up is low

RD1_sr[5] = DFFEAS(RD1L68, A1L105,  ,  , RD1L14,  ,  , RD1L13,  );


--DD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] at FF_X4_Y4_N16
--register power-up is low

DD1_break_readreg[3] = DFFEAS( , GLOBAL(A1L123),  ,  , DD1L34, QD1_jdo[3],  , DD1L35, VCC);


--ND1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] at FF_X10_Y4_N52
--register power-up is low

ND1_MonDReg[3] = DFFEAS(ND1L60, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[3],  , ND1L57, QD1_take_action_ocimem_b);


--ND1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9 at LABCELL_X7_Y4_N30
ND1L11_adder_eqn = ( ND1_MonAReg[2] ) + ( VCC ) + ( !VCC );
ND1L11 = SUM(ND1L11_adder_eqn);

--ND1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10 at LABCELL_X7_Y4_N30
ND1L12_adder_eqn = ( ND1_MonAReg[2] ) + ( VCC ) + ( !VCC );
ND1L12 = CARRY(ND1L12_adder_eqn);


--ND1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13 at LABCELL_X7_Y4_N33
ND1L15_adder_eqn = ( ND1_MonAReg[3] ) + ( GND ) + ( ND1L12 );
ND1L15 = SUM(ND1L15_adder_eqn);

--ND1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14 at LABCELL_X7_Y4_N33
ND1L16_adder_eqn = ( ND1_MonAReg[3] ) + ( GND ) + ( ND1L12 );
ND1L16 = CARRY(ND1L16_adder_eqn);


--ND1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17 at LABCELL_X7_Y4_N36
ND1L19_adder_eqn = ( ND1_MonAReg[4] ) + ( GND ) + ( ND1L16 );
ND1L19 = SUM(ND1L19_adder_eqn);

--ND1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18 at LABCELL_X7_Y4_N36
ND1L20_adder_eqn = ( ND1_MonAReg[4] ) + ( GND ) + ( ND1L16 );
ND1L20 = CARRY(ND1L20_adder_eqn);


--ND1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21 at LABCELL_X7_Y4_N39
ND1L23_adder_eqn = ( ND1_MonAReg[5] ) + ( GND ) + ( ND1L20 );
ND1L23 = SUM(ND1L23_adder_eqn);

--ND1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22 at LABCELL_X7_Y4_N39
ND1L24_adder_eqn = ( ND1_MonAReg[5] ) + ( GND ) + ( ND1L20 );
ND1L24 = CARRY(ND1L24_adder_eqn);


--ND1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25 at LABCELL_X7_Y4_N42
ND1L27_adder_eqn = ( ND1_MonAReg[6] ) + ( GND ) + ( ND1L24 );
ND1L27 = SUM(ND1L27_adder_eqn);

--ND1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26 at LABCELL_X7_Y4_N42
ND1L28_adder_eqn = ( ND1_MonAReg[6] ) + ( GND ) + ( ND1L24 );
ND1L28 = CARRY(ND1L28_adder_eqn);


--ND1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29 at LABCELL_X7_Y4_N45
ND1L31_adder_eqn = ( ND1_MonAReg[7] ) + ( GND ) + ( ND1L28 );
ND1L31 = SUM(ND1L31_adder_eqn);

--ND1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30 at LABCELL_X7_Y4_N45
ND1L32_adder_eqn = ( ND1_MonAReg[7] ) + ( GND ) + ( ND1L28 );
ND1L32 = CARRY(ND1L32_adder_eqn);


--ND1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33 at LABCELL_X7_Y4_N48
ND1L35_adder_eqn = ( ND1_MonAReg[8] ) + ( GND ) + ( ND1L32 );
ND1L35 = SUM(ND1L35_adder_eqn);

--ND1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34 at LABCELL_X7_Y4_N48
ND1L36_adder_eqn = ( ND1_MonAReg[8] ) + ( GND ) + ( ND1L32 );
ND1L36 = CARRY(ND1L36_adder_eqn);


--AC1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] at FF_X12_Y5_N1
--register power-up is low

AC1_av_readdata_pre[16] = DFFEAS(U1L30, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , SB2_counter_reg_bit[0],  ,  , U1_read_0);


--VC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0] at FF_X17_Y9_N13
--register power-up is low

VC1_av_ld_byte3_data[0] = DFFEAS(KC1L30, GLOBAL(A1L123), !BE1_r_sync_rst,  , !VC1L1021, VC1L904,  ,  , VC1_av_ld_aligning_data);


--VC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77 at MLABCELL_X28_Y6_N33
VC1L134_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[30]) ) + ( VC1L516Q ) + ( VC1L139 );
VC1L134 = SUM(VC1L134_adder_eqn);

--VC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78 at MLABCELL_X28_Y6_N33
VC1L135_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[30]) ) + ( VC1L516Q ) + ( VC1L139 );
VC1L135 = CARRY(VC1L135_adder_eqn);


--VC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16] at FF_X27_Y6_N4
--register power-up is low

VC1_W_alu_result[16] = DFFEAS(VC1L325, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17] at FF_X27_Y6_N19
--register power-up is low

VC1_W_alu_result[17] = DFFEAS(VC1L326, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21] at FF_X27_Y6_N22
--register power-up is low

VC1_W_alu_result[21] = DFFEAS(VC1L330, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20] at FF_X24_Y6_N25
--register power-up is low

VC1_W_alu_result[20] = DFFEAS(VC1L329, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19] at FF_X24_Y6_N7
--register power-up is low

VC1_W_alu_result[19] = DFFEAS(VC1L328, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18] at FF_X24_Y6_N38
--register power-up is low

VC1_W_alu_result[18] = DFFEAS(VC1L327, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1] at FF_X18_Y9_N49
--register power-up is low

VC1_av_ld_byte3_data[1] = DFFEAS(KC1L31, GLOBAL(A1L123), !BE1_r_sync_rst,  , !VC1L1021, VC1L904,  ,  , VC1_av_ld_aligning_data);


--VC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25] at FF_X27_Y6_N49
--register power-up is low

VC1_W_alu_result[25] = DFFEAS(VC1L334, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24] at FF_X27_Y6_N46
--register power-up is low

VC1_W_alu_result[24] = DFFEAS(VC1L333, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23] at FF_X27_Y6_N37
--register power-up is low

VC1_W_alu_result[23] = DFFEAS(VC1L332, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22] at FF_X27_Y6_N40
--register power-up is low

VC1_W_alu_result[22] = DFFEAS(VC1L331, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3] at FF_X17_Y9_N55
--register power-up is low

VC1_av_ld_byte3_data[3] = DFFEAS(KC1L32, GLOBAL(A1L123), !BE1_r_sync_rst,  , !VC1L1021, VC1L904,  ,  , VC1_av_ld_aligning_data);


--VC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27] at FF_X27_Y6_N1
--register power-up is low

VC1_W_alu_result[27] = DFFEAS(VC1L336, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2] at FF_X17_Y9_N2
--register power-up is low

VC1_av_ld_byte3_data[2] = DFFEAS(KC1L33, GLOBAL(A1L123), !BE1_r_sync_rst,  , !VC1L1021, VC1L904,  ,  , VC1_av_ld_aligning_data);


--VC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26] at FF_X27_Y6_N7
--register power-up is low

VC1_W_alu_result[26] = DFFEAS(VC1L335, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7] at FF_X18_Y9_N7
--register power-up is low

VC1_av_ld_byte3_data[7] = DFFEAS(KC1L34, GLOBAL(A1L123), !BE1_r_sync_rst,  , !VC1L1021, VC1L904,  ,  , VC1_av_ld_aligning_data);


--VC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31] at FF_X24_Y7_N4
--register power-up is low

VC1_W_alu_result[31] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1L340,  , VC1L341, VCC);


--VC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6] at FF_X18_Y9_N37
--register power-up is low

VC1_av_ld_byte3_data[6] = DFFEAS(KC1L36, GLOBAL(A1L123), !BE1_r_sync_rst,  , !VC1L1021, VC1L904,  ,  , VC1_av_ld_aligning_data);


--VC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30] at FF_X24_Y7_N23
--register power-up is low

VC1_W_alu_result[30] = DFFEAS(VC1L339, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5] at FF_X17_Y9_N7
--register power-up is low

VC1_av_ld_byte3_data[5] = DFFEAS(KC1L38, GLOBAL(A1L123), !BE1_r_sync_rst,  , !VC1L1021, VC1L904,  ,  , VC1_av_ld_aligning_data);


--VC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29] at FF_X24_Y7_N20
--register power-up is low

VC1_W_alu_result[29] = DFFEAS(VC1L338, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4] at FF_X18_Y9_N31
--register power-up is low

VC1_av_ld_byte3_data[4] = DFFEAS(KC1L39, GLOBAL(A1L123), !BE1_r_sync_rst,  , !VC1L1021, VC1L904,  ,  , VC1_av_ld_aligning_data);


--VC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28] at FF_X25_Y6_N4
--register power-up is low

VC1_W_alu_result[28] = DFFEAS(VC1L337, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--U1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1 at LABCELL_X13_Y5_N39
U1L2_adder_eqn = ( !SB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L2 = SUM(U1L2_adder_eqn);

--U1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2 at LABCELL_X13_Y5_N39
U1L3_adder_eqn = ( !SB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L3 = CARRY(U1L3_adder_eqn);


--U1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5 at LABCELL_X13_Y5_N42
U1L6_adder_eqn = ( !SB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L6 = SUM(U1L6_adder_eqn);

--U1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6 at LABCELL_X13_Y5_N42
U1L7_adder_eqn = ( !SB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L7 = CARRY(U1L7_adder_eqn);


--U1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9 at LABCELL_X13_Y5_N45
U1L10_adder_eqn = ( !PB2_b_full ) + ( VCC ) + ( U1L7 );
U1L10 = SUM(U1L10_adder_eqn);

--U1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10 at LABCELL_X13_Y5_N45
U1L11_adder_eqn = ( !PB2_b_full ) + ( VCC ) + ( U1L7 );
U1L11 = CARRY(U1L11_adder_eqn);


--U1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13 at LABCELL_X13_Y5_N48
U1L14_adder_eqn = ( VCC ) + ( GND ) + ( U1L11 );
U1L14 = SUM(U1L14_adder_eqn);


--U1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17 at LABCELL_X13_Y5_N36
U1L18_adder_eqn = ( !SB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L18 = SUM(U1L18_adder_eqn);

--U1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18 at LABCELL_X13_Y5_N36
U1L19_adder_eqn = ( !SB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L19 = CARRY(U1L19_adder_eqn);


--U1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21 at LABCELL_X13_Y5_N30
U1L22_adder_eqn = ( !SB2_counter_reg_bit[0] ) + ( !SB2_counter_reg_bit[1] ) + ( !VCC );
U1L22 = SUM(U1L22_adder_eqn);

--U1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22 at LABCELL_X13_Y5_N30
U1L23_adder_eqn = ( !SB2_counter_reg_bit[0] ) + ( !SB2_counter_reg_bit[1] ) + ( !VCC );
U1L23 = CARRY(U1L23_adder_eqn);


--U1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25 at LABCELL_X13_Y5_N33
U1L26_adder_eqn = ( !SB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L26 = SUM(U1L26_adder_eqn);

--U1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26 at LABCELL_X13_Y5_N33
U1L27_adder_eqn = ( !SB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L27 = CARRY(U1L27_adder_eqn);


--VC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30] at FF_X29_Y6_N53
--register power-up is low

VC1_E_shift_rot_result[30] = DFFEAS(VC1L474, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1L516Q,  ,  , VC1_E_new_inst);


--RD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21] at FF_X1_Y4_N29
--register power-up is low

RD1_sr[21] = DFFEAS(RD1L69, A1L105,  ,  , RD1L30,  ,  , RD1L31,  );


--RD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20] at FF_X1_Y4_N26
--register power-up is low

RD1_sr[20] = DFFEAS(RD1L70, A1L105,  ,  , RD1L30,  ,  , RD1L31,  );


--RD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18] at FF_X1_Y4_N32
--register power-up is low

RD1_sr[18] = DFFEAS(RD1L71, A1L105,  ,  , RD1L30,  ,  , RD1L31,  );


--DD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] at FF_X6_Y4_N37
--register power-up is low

DD1_break_readreg[16] = DFFEAS(DD1L26, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--ND1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] at FF_X10_Y4_N31
--register power-up is low

ND1_MonDReg[16] = DFFEAS(ND1L80, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[16],  , ND1L57, QD1_take_action_ocimem_b);


--YC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27] at FF_X12_Y4_N25
--register power-up is low

YC1_readdata[27] = DFFEAS(YC1L70, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[27],  ,  , !YC1_address[8]);


--AC2_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[28] at M10K_X5_Y7_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[28]_PORT_A_data_in = BUS(XB1L51, XB1L52);
AC2_av_readdata_pre[28]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_data_in, AC2_av_readdata_pre[28]_clock_0, , , );
AC2_av_readdata_pre[28]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[28]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_address, AC2_av_readdata_pre[28]_clock_0, , , );
AC2_av_readdata_pre[28]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[28]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_write_enable, AC2_av_readdata_pre[28]_clock_0, , , );
AC2_av_readdata_pre[28]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[28]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_read_enable, AC2_av_readdata_pre[28]_clock_0, , , );
AC2_av_readdata_pre[28]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[28]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[28]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[28]_PORT_A_data_in_reg, , AC2_av_readdata_pre[28]_PORT_A_address_reg, , AC2_av_readdata_pre[28]_PORT_A_write_enable_reg, AC2_av_readdata_pre[28]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[28]_clock_0, , , , , , AC2_av_readdata_pre[28]_clear_0, );
AC2_av_readdata_pre[28]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_data_out, AC2_av_readdata_pre[28]_clock_0, AC2_av_readdata_pre[28]_clear_0, , );
AC2_av_readdata_pre[28] = AC2_av_readdata_pre[28]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[29] at M10K_X5_Y7_N0
AC2_av_readdata_pre[28]_PORT_A_data_in = BUS(XB1L51, XB1L52);
AC2_av_readdata_pre[28]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_data_in, AC2_av_readdata_pre[28]_clock_0, , , );
AC2_av_readdata_pre[28]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[28]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_address, AC2_av_readdata_pre[28]_clock_0, , , );
AC2_av_readdata_pre[28]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[28]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_write_enable, AC2_av_readdata_pre[28]_clock_0, , , );
AC2_av_readdata_pre[28]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[28]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_read_enable, AC2_av_readdata_pre[28]_clock_0, , , );
AC2_av_readdata_pre[28]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[28]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[28]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[28]_PORT_A_data_in_reg, , AC2_av_readdata_pre[28]_PORT_A_address_reg, , AC2_av_readdata_pre[28]_PORT_A_write_enable_reg, AC2_av_readdata_pre[28]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[28]_clock_0, , , , , , AC2_av_readdata_pre[28]_clear_0, );
AC2_av_readdata_pre[28]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[28]_PORT_A_data_out, AC2_av_readdata_pre[28]_clock_0, AC2_av_readdata_pre[28]_clear_0, , );
AC2_av_readdata_pre[29] = AC2_av_readdata_pre[28]_PORT_A_data_out_reg[1];


--YC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28] at FF_X15_Y4_N4
--register power-up is low

YC1_readdata[28] = DFFEAS(YC1L72, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[28],  ,  , !YC1_address[8]);


--YC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29] at FF_X12_Y4_N43
--register power-up is low

YC1_readdata[29] = DFFEAS(YC1L74, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[29],  ,  , !YC1_address[8]);


--AC2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[30] at M10K_X5_Y9_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 2
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Registered
AC2_av_readdata_pre[30]_PORT_A_data_in = BUS(XB1L53, XB1L54);
AC2_av_readdata_pre[30]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_data_in, AC2_av_readdata_pre[30]_clock_0, , , );
AC2_av_readdata_pre[30]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[30]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_address, AC2_av_readdata_pre[30]_clock_0, , , );
AC2_av_readdata_pre[30]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[30]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_write_enable, AC2_av_readdata_pre[30]_clock_0, , , );
AC2_av_readdata_pre[30]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[30]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_read_enable, AC2_av_readdata_pre[30]_clock_0, , , );
AC2_av_readdata_pre[30]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[30]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[30]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[30]_PORT_A_data_in_reg, , AC2_av_readdata_pre[30]_PORT_A_address_reg, , AC2_av_readdata_pre[30]_PORT_A_write_enable_reg, AC2_av_readdata_pre[30]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[30]_clock_0, , , , , , AC2_av_readdata_pre[30]_clear_0, );
AC2_av_readdata_pre[30]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_data_out, AC2_av_readdata_pre[30]_clock_0, AC2_av_readdata_pre[30]_clear_0, , );
AC2_av_readdata_pre[30] = AC2_av_readdata_pre[30]_PORT_A_data_out_reg[0];

--AC2_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[31] at M10K_X5_Y9_N0
AC2_av_readdata_pre[30]_PORT_A_data_in = BUS(XB1L53, XB1L54);
AC2_av_readdata_pre[30]_PORT_A_data_in_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_data_in, AC2_av_readdata_pre[30]_clock_0, , , );
AC2_av_readdata_pre[30]_PORT_A_address = BUS(XB1_src_data[38], XB1_src_data[39], XB1_src_data[40], XB1_src_data[41], XB1_src_data[42], XB1_src_data[43], XB1_src_data[44], XB1_src_data[45], XB1_src_data[46], XB1_src_data[47], XB1_src_data[48], XB1_src_data[49]);
AC2_av_readdata_pre[30]_PORT_A_address_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_address, AC2_av_readdata_pre[30]_clock_0, , , );
AC2_av_readdata_pre[30]_PORT_A_write_enable = S1L3;
AC2_av_readdata_pre[30]_PORT_A_write_enable_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_write_enable, AC2_av_readdata_pre[30]_clock_0, , , );
AC2_av_readdata_pre[30]_PORT_A_read_enable = VCC;
AC2_av_readdata_pre[30]_PORT_A_read_enable_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_read_enable, AC2_av_readdata_pre[30]_clock_0, , , );
AC2_av_readdata_pre[30]_clock_0 = GLOBAL(A1L123);
AC2_av_readdata_pre[30]_clear_0 = BE1_r_sync_rst;
AC2_av_readdata_pre[30]_PORT_A_data_out = MEMORY(AC2_av_readdata_pre[30]_PORT_A_data_in_reg, , AC2_av_readdata_pre[30]_PORT_A_address_reg, , AC2_av_readdata_pre[30]_PORT_A_write_enable_reg, AC2_av_readdata_pre[30]_PORT_A_read_enable_reg, , , , , AC2_av_readdata_pre[30]_clock_0, , , , , , AC2_av_readdata_pre[30]_clear_0, );
AC2_av_readdata_pre[30]_PORT_A_data_out_reg = DFFE(AC2_av_readdata_pre[30]_PORT_A_data_out, AC2_av_readdata_pre[30]_clock_0, AC2_av_readdata_pre[30]_clear_0, , );
AC2_av_readdata_pre[31] = AC2_av_readdata_pre[30]_PORT_A_data_out_reg[1];


--YC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30] at FF_X15_Y4_N31
--register power-up is low

YC1_readdata[30] = DFFEAS(YC1L76, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[30],  ,  , !YC1_address[8]);


--YC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31] at FF_X13_Y4_N28
--register power-up is low

YC1_readdata[31] = DFFEAS(YC1L78, GLOBAL(A1L123),  ,  ,  , ZD1_q_a[31],  ,  , !YC1_address[8]);


--ZD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8] at M10K_X14_Y4_N0
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 20
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[8]_PORT_A_data_in = BUS(ND1L158, ND1L159, ND1L160, ND1L161, ND1L162, ND1L163, ND1L164, ND1L165, , , ND1L174, ND1L175, ND1L176, ND1L177, ND1L178, ND1L179, ND1L180, ND1L181, , );
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = ND1L182;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = BUS(ND1L146, ND1L148);
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[8]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[8] = ZD1_q_a[8]_PORT_A_data_out[0];

--ZD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31] at M10K_X14_Y4_N0
ZD1_q_a[8]_PORT_A_data_in = BUS(ND1L158, ND1L159, ND1L160, ND1L161, ND1L162, ND1L163, ND1L164, ND1L165, , , ND1L174, ND1L175, ND1L176, ND1L177, ND1L178, ND1L179, ND1L180, ND1L181, , );
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = ND1L182;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = BUS(ND1L146, ND1L148);
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[8]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[31] = ZD1_q_a[8]_PORT_A_data_out[17];

--ZD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30] at M10K_X14_Y4_N0
ZD1_q_a[8]_PORT_A_data_in = BUS(ND1L158, ND1L159, ND1L160, ND1L161, ND1L162, ND1L163, ND1L164, ND1L165, , , ND1L174, ND1L175, ND1L176, ND1L177, ND1L178, ND1L179, ND1L180, ND1L181, , );
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = ND1L182;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = BUS(ND1L146, ND1L148);
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[8]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[30] = ZD1_q_a[8]_PORT_A_data_out[16];

--ZD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29] at M10K_X14_Y4_N0
ZD1_q_a[8]_PORT_A_data_in = BUS(ND1L158, ND1L159, ND1L160, ND1L161, ND1L162, ND1L163, ND1L164, ND1L165, , , ND1L174, ND1L175, ND1L176, ND1L177, ND1L178, ND1L179, ND1L180, ND1L181, , );
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = ND1L182;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = BUS(ND1L146, ND1L148);
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[8]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[29] = ZD1_q_a[8]_PORT_A_data_out[15];

--ZD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28] at M10K_X14_Y4_N0
ZD1_q_a[8]_PORT_A_data_in = BUS(ND1L158, ND1L159, ND1L160, ND1L161, ND1L162, ND1L163, ND1L164, ND1L165, , , ND1L174, ND1L175, ND1L176, ND1L177, ND1L178, ND1L179, ND1L180, ND1L181, , );
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = ND1L182;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = BUS(ND1L146, ND1L148);
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[8]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[28] = ZD1_q_a[8]_PORT_A_data_out[14];

--ZD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27] at M10K_X14_Y4_N0
ZD1_q_a[8]_PORT_A_data_in = BUS(ND1L158, ND1L159, ND1L160, ND1L161, ND1L162, ND1L163, ND1L164, ND1L165, , , ND1L174, ND1L175, ND1L176, ND1L177, ND1L178, ND1L179, ND1L180, ND1L181, , );
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = ND1L182;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = BUS(ND1L146, ND1L148);
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[8]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[27] = ZD1_q_a[8]_PORT_A_data_out[13];

--ZD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26] at M10K_X14_Y4_N0
ZD1_q_a[8]_PORT_A_data_in = BUS(ND1L158, ND1L159, ND1L160, ND1L161, ND1L162, ND1L163, ND1L164, ND1L165, , , ND1L174, ND1L175, ND1L176, ND1L177, ND1L178, ND1L179, ND1L180, ND1L181, , );
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = ND1L182;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = BUS(ND1L146, ND1L148);
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[8]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[26] = ZD1_q_a[8]_PORT_A_data_out[12];

--ZD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25] at M10K_X14_Y4_N0
ZD1_q_a[8]_PORT_A_data_in = BUS(ND1L158, ND1L159, ND1L160, ND1L161, ND1L162, ND1L163, ND1L164, ND1L165, , , ND1L174, ND1L175, ND1L176, ND1L177, ND1L178, ND1L179, ND1L180, ND1L181, , );
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = ND1L182;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = BUS(ND1L146, ND1L148);
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[8]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[25] = ZD1_q_a[8]_PORT_A_data_out[11];

--ZD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24] at M10K_X14_Y4_N0
ZD1_q_a[8]_PORT_A_data_in = BUS(ND1L158, ND1L159, ND1L160, ND1L161, ND1L162, ND1L163, ND1L164, ND1L165, , , ND1L174, ND1L175, ND1L176, ND1L177, ND1L178, ND1L179, ND1L180, ND1L181, , );
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = ND1L182;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = BUS(ND1L146, ND1L148);
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[8]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[24] = ZD1_q_a[8]_PORT_A_data_out[10];

--ZD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15] at M10K_X14_Y4_N0
ZD1_q_a[8]_PORT_A_data_in = BUS(ND1L158, ND1L159, ND1L160, ND1L161, ND1L162, ND1L163, ND1L164, ND1L165, , , ND1L174, ND1L175, ND1L176, ND1L177, ND1L178, ND1L179, ND1L180, ND1L181, , );
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = ND1L182;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = BUS(ND1L146, ND1L148);
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[8]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[15] = ZD1_q_a[8]_PORT_A_data_out[7];

--ZD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14] at M10K_X14_Y4_N0
ZD1_q_a[8]_PORT_A_data_in = BUS(ND1L158, ND1L159, ND1L160, ND1L161, ND1L162, ND1L163, ND1L164, ND1L165, , , ND1L174, ND1L175, ND1L176, ND1L177, ND1L178, ND1L179, ND1L180, ND1L181, , );
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = ND1L182;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = BUS(ND1L146, ND1L148);
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[8]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[14] = ZD1_q_a[8]_PORT_A_data_out[6];

--ZD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13] at M10K_X14_Y4_N0
ZD1_q_a[8]_PORT_A_data_in = BUS(ND1L158, ND1L159, ND1L160, ND1L161, ND1L162, ND1L163, ND1L164, ND1L165, , , ND1L174, ND1L175, ND1L176, ND1L177, ND1L178, ND1L179, ND1L180, ND1L181, , );
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = ND1L182;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = BUS(ND1L146, ND1L148);
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[8]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[13] = ZD1_q_a[8]_PORT_A_data_out[5];

--ZD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12] at M10K_X14_Y4_N0
ZD1_q_a[8]_PORT_A_data_in = BUS(ND1L158, ND1L159, ND1L160, ND1L161, ND1L162, ND1L163, ND1L164, ND1L165, , , ND1L174, ND1L175, ND1L176, ND1L177, ND1L178, ND1L179, ND1L180, ND1L181, , );
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = ND1L182;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = BUS(ND1L146, ND1L148);
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[8]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[12] = ZD1_q_a[8]_PORT_A_data_out[4];

--ZD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11] at M10K_X14_Y4_N0
ZD1_q_a[8]_PORT_A_data_in = BUS(ND1L158, ND1L159, ND1L160, ND1L161, ND1L162, ND1L163, ND1L164, ND1L165, , , ND1L174, ND1L175, ND1L176, ND1L177, ND1L178, ND1L179, ND1L180, ND1L181, , );
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = ND1L182;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = BUS(ND1L146, ND1L148);
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[8]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[11] = ZD1_q_a[8]_PORT_A_data_out[3];

--ZD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10] at M10K_X14_Y4_N0
ZD1_q_a[8]_PORT_A_data_in = BUS(ND1L158, ND1L159, ND1L160, ND1L161, ND1L162, ND1L163, ND1L164, ND1L165, , , ND1L174, ND1L175, ND1L176, ND1L177, ND1L178, ND1L179, ND1L180, ND1L181, , );
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = ND1L182;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = BUS(ND1L146, ND1L148);
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[8]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[10] = ZD1_q_a[8]_PORT_A_data_out[2];

--ZD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9] at M10K_X14_Y4_N0
ZD1_q_a[8]_PORT_A_data_in = BUS(ND1L158, ND1L159, ND1L160, ND1L161, ND1L162, ND1L163, ND1L164, ND1L165, , , ND1L174, ND1L175, ND1L176, ND1L177, ND1L178, ND1L179, ND1L180, ND1L181, , );
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(ND1L137, ND1L138, ND1L139, ND1L140, ND1L141, ND1L142, ND1L143, ND1L144);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = ND1L182;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = !ND1L182;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = BUS(ND1L146, ND1L148);
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = GLOBAL(A1L123);
ZD1_q_a[8]_clock_enable_0 = ND1_ociram_reset_req;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[9] = ZD1_q_a[8]_PORT_A_data_out[1];


--VC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19] at FF_X29_Y6_N22
--register power-up is low

VC1_E_shift_rot_result[19] = DFFEAS(VC1L463, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[19],  ,  , VC1_E_new_inst);


--AC1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] at FF_X12_Y5_N19
--register power-up is low

AC1_av_readdata_pre[22] = DFFEAS(U1L34, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , PB2_b_full,  ,  , U1_read_0);


--AC1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] at FF_X12_Y5_N16
--register power-up is low

AC1_av_readdata_pre[21] = DFFEAS(U1L38, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , SB2_counter_reg_bit[5],  ,  , U1_read_0);


--AC1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] at FF_X12_Y5_N13
--register power-up is low

AC1_av_readdata_pre[20] = DFFEAS(U1L42, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , SB2_counter_reg_bit[4],  ,  , U1_read_0);


--AC1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] at FF_X12_Y5_N10
--register power-up is low

AC1_av_readdata_pre[19] = DFFEAS(U1L46, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , SB2_counter_reg_bit[3],  ,  , U1_read_0);


--AC1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] at FF_X12_Y5_N7
--register power-up is low

AC1_av_readdata_pre[18] = DFFEAS(U1L50, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , SB2_counter_reg_bit[2],  ,  , U1_read_0);


--AC1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] at FF_X12_Y5_N5
--register power-up is low

AC1_av_readdata_pre[17] = DFFEAS(U1L54, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , SB2_counter_reg_bit[1],  ,  , U1_read_0);


--cntr[20] is cntr[20] at FF_X45_Y3_N32
--register power-up is low

cntr[20] = DFFEAS(A1L18, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L22 is Add0~21 at LABCELL_X45_Y3_N27
A1L22_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L22 = SUM(A1L22_adder_eqn);

--A1L23 is Add0~22 at LABCELL_X45_Y3_N27
A1L23_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L23 = CARRY(A1L23_adder_eqn);


--RB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X6_Y5_N30
RB2_counter_comb_bita0_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2_counter_comb_bita0 = SUM(RB2_counter_comb_bita0_adder_eqn);

--RB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X6_Y5_N30
RB2L3_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2L3 = CARRY(RB2L3_adder_eqn);


--RB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X6_Y5_N33
RB2_counter_comb_bita1_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( GND ) + ( RB2L3 );
RB2_counter_comb_bita1 = SUM(RB2_counter_comb_bita1_adder_eqn);

--RB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X6_Y5_N33
RB2L7_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( GND ) + ( RB2L3 );
RB2L7 = CARRY(RB2L7_adder_eqn);


--RB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X6_Y5_N36
RB2_counter_comb_bita2_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( GND ) + ( RB2L7 );
RB2_counter_comb_bita2 = SUM(RB2_counter_comb_bita2_adder_eqn);

--RB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X6_Y5_N36
RB2L11_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( GND ) + ( RB2L7 );
RB2L11 = CARRY(RB2L11_adder_eqn);


--RB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X6_Y5_N39
RB2_counter_comb_bita3_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( GND ) + ( RB2L11 );
RB2_counter_comb_bita3 = SUM(RB2_counter_comb_bita3_adder_eqn);

--RB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X6_Y5_N39
RB2L15_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( GND ) + ( RB2L11 );
RB2L15 = CARRY(RB2L15_adder_eqn);


--RB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X6_Y5_N42
RB2_counter_comb_bita4_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( GND ) + ( RB2L15 );
RB2_counter_comb_bita4 = SUM(RB2_counter_comb_bita4_adder_eqn);

--RB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X6_Y5_N42
RB2L19_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( GND ) + ( RB2L15 );
RB2L19 = CARRY(RB2L19_adder_eqn);


--RB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X6_Y5_N45
RB2_counter_comb_bita5_adder_eqn = ( RB2_counter_reg_bit[5] ) + ( GND ) + ( RB2L19 );
RB2_counter_comb_bita5 = SUM(RB2_counter_comb_bita5_adder_eqn);


--RB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X6_Y5_N0
RB1_counter_comb_bita0_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1_counter_comb_bita0 = SUM(RB1_counter_comb_bita0_adder_eqn);

--RB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X6_Y5_N0
RB1L3_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1L3 = CARRY(RB1L3_adder_eqn);


--RB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X6_Y5_N3
RB1_counter_comb_bita1_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( GND ) + ( RB1L3 );
RB1_counter_comb_bita1 = SUM(RB1_counter_comb_bita1_adder_eqn);

--RB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X6_Y5_N3
RB1L7_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( GND ) + ( RB1L3 );
RB1L7 = CARRY(RB1L7_adder_eqn);


--RB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X6_Y5_N6
RB1_counter_comb_bita2_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( GND ) + ( RB1L7 );
RB1_counter_comb_bita2 = SUM(RB1_counter_comb_bita2_adder_eqn);

--RB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X6_Y5_N6
RB1L11_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( GND ) + ( RB1L7 );
RB1L11 = CARRY(RB1L11_adder_eqn);


--RB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X6_Y5_N9
RB1_counter_comb_bita3_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( GND ) + ( RB1L11 );
RB1_counter_comb_bita3 = SUM(RB1_counter_comb_bita3_adder_eqn);

--RB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X6_Y5_N9
RB1L15_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( GND ) + ( RB1L11 );
RB1L15 = CARRY(RB1L15_adder_eqn);


--RB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X6_Y5_N12
RB1_counter_comb_bita4_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( GND ) + ( RB1L15 );
RB1_counter_comb_bita4 = SUM(RB1_counter_comb_bita4_adder_eqn);

--RB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X6_Y5_N12
RB1L19_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( GND ) + ( RB1L15 );
RB1L19 = CARRY(RB1L19_adder_eqn);


--RB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X6_Y5_N15
RB1_counter_comb_bita5_adder_eqn = ( RB1_counter_reg_bit[5] ) + ( GND ) + ( RB1L19 );
RB1_counter_comb_bita5 = SUM(RB1_counter_comb_bita5_adder_eqn);


--SB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X13_Y5_N3
SB2_counter_comb_bita1_adder_eqn = ( SB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( SB2L3 );
SB2_counter_comb_bita1 = SUM(SB2_counter_comb_bita1_adder_eqn);

--SB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X13_Y5_N3
SB2L7_adder_eqn = ( SB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( SB2L3 );
SB2L7 = CARRY(SB2L7_adder_eqn);


--SB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X13_Y5_N0
SB2_counter_comb_bita0_adder_eqn = ( SB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB2_counter_comb_bita0 = SUM(SB2_counter_comb_bita0_adder_eqn);

--SB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X13_Y5_N0
SB2L3_adder_eqn = ( SB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB2L3 = CARRY(SB2L3_adder_eqn);


--SB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X13_Y5_N15
SB2_counter_comb_bita5_adder_eqn = ( SB2_counter_reg_bit[5] ) + ( !U1_wr_rfifo ) + ( SB2L19 );
SB2_counter_comb_bita5 = SUM(SB2_counter_comb_bita5_adder_eqn);


--SB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X13_Y5_N12
SB2_counter_comb_bita4_adder_eqn = ( SB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( SB2L15 );
SB2_counter_comb_bita4 = SUM(SB2_counter_comb_bita4_adder_eqn);

--SB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X13_Y5_N12
SB2L19_adder_eqn = ( SB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( SB2L15 );
SB2L19 = CARRY(SB2L19_adder_eqn);


--SB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X13_Y5_N9
SB2_counter_comb_bita3_adder_eqn = ( SB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( SB2L11 );
SB2_counter_comb_bita3 = SUM(SB2_counter_comb_bita3_adder_eqn);

--SB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X13_Y5_N9
SB2L15_adder_eqn = ( SB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( SB2L11 );
SB2L15 = CARRY(SB2L15_adder_eqn);


--SB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X13_Y5_N6
SB2_counter_comb_bita2_adder_eqn = ( SB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( SB2L7 );
SB2_counter_comb_bita2 = SUM(SB2_counter_comb_bita2_adder_eqn);

--SB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X13_Y5_N6
SB2L11_adder_eqn = ( SB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( SB2L7 );
SB2L11 = CARRY(SB2L11_adder_eqn);


--FB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5] at FF_X1_Y5_N46
--register power-up is low

FB1_count[5] = AMPP_FUNCTION(A1L105, FB1_count[4], !N1_clr_reg, !Q1_state[4], GND, FB1L63);


--RD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26] at FF_X1_Y4_N38
--register power-up is low

RD1_sr[26] = DFFEAS(RD1L72, A1L105,  ,  , RD1L30,  ,  , RD1L31,  );


--DD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] at FF_X4_Y4_N26
--register power-up is low

DD1_break_readreg[24] = DFFEAS(DD1L43, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--ND1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] at FF_X10_Y4_N49
--register power-up is low

ND1_MonDReg[24] = DFFEAS(ND1L97, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[24],  , ND1L57, QD1_take_action_ocimem_b);


--RD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6] at FF_X3_Y4_N29
--register power-up is low

RD1_sr[6] = DFFEAS(RD1L73, A1L105,  ,  , RD1L14,  ,  , RD1L13,  );


--DD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] at FF_X4_Y4_N34
--register power-up is low

DD1_break_readreg[4] = DFFEAS( , GLOBAL(A1L123),  ,  , DD1L34, QD1_jdo[4],  , DD1L35, VCC);


--RD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] at FF_X1_Y4_N41
--register power-up is low

RD1_sr[27] = DFFEAS(RD1L74, A1L105,  ,  , RD1L30,  ,  , RD1L31,  );


--RD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] at FF_X1_Y4_N56
--register power-up is low

RD1_sr[28] = DFFEAS(RD1L75, A1L105,  ,  , RD1L30,  ,  , RD1L31,  );


--RD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29] at FF_X1_Y4_N59
--register power-up is low

RD1_sr[29] = DFFEAS(RD1L76, A1L105,  ,  , RD1L30,  ,  , RD1L31,  );


--RD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30] at FF_X2_Y4_N50
--register power-up is low

RD1_sr[30] = DFFEAS(RD1L77, A1L105,  ,  , RD1L30,  ,  , RD1L31,  );


--RD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] at FF_X2_Y4_N11
--register power-up is low

RD1_sr[32] = DFFEAS( , A1L105,  ,  , RD1L30, RD1L81,  , RD1L31, VCC);


--RB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0 at MLABCELL_X6_Y6_N30
RB4_counter_comb_bita0_adder_eqn = ( RB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB4_counter_comb_bita0 = SUM(RB4_counter_comb_bita0_adder_eqn);

--RB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT at MLABCELL_X6_Y6_N30
RB4L3_adder_eqn = ( RB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB4L3 = CARRY(RB4L3_adder_eqn);


--RB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1 at MLABCELL_X6_Y6_N33
RB4_counter_comb_bita1_adder_eqn = ( RB4_counter_reg_bit[1] ) + ( GND ) + ( RB4L3 );
RB4_counter_comb_bita1 = SUM(RB4_counter_comb_bita1_adder_eqn);

--RB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT at MLABCELL_X6_Y6_N33
RB4L7_adder_eqn = ( RB4_counter_reg_bit[1] ) + ( GND ) + ( RB4L3 );
RB4L7 = CARRY(RB4L7_adder_eqn);


--RB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2 at MLABCELL_X6_Y6_N36
RB4_counter_comb_bita2_adder_eqn = ( RB4_counter_reg_bit[2] ) + ( GND ) + ( RB4L7 );
RB4_counter_comb_bita2 = SUM(RB4_counter_comb_bita2_adder_eqn);

--RB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT at MLABCELL_X6_Y6_N36
RB4L11_adder_eqn = ( RB4_counter_reg_bit[2] ) + ( GND ) + ( RB4L7 );
RB4L11 = CARRY(RB4L11_adder_eqn);


--RB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3 at MLABCELL_X6_Y6_N39
RB4_counter_comb_bita3_adder_eqn = ( RB4_counter_reg_bit[3] ) + ( GND ) + ( RB4L11 );
RB4_counter_comb_bita3 = SUM(RB4_counter_comb_bita3_adder_eqn);

--RB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT at MLABCELL_X6_Y6_N39
RB4L15_adder_eqn = ( RB4_counter_reg_bit[3] ) + ( GND ) + ( RB4L11 );
RB4L15 = CARRY(RB4L15_adder_eqn);


--RB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4 at MLABCELL_X6_Y6_N42
RB4_counter_comb_bita4_adder_eqn = ( RB4_counter_reg_bit[4] ) + ( GND ) + ( RB4L15 );
RB4_counter_comb_bita4 = SUM(RB4_counter_comb_bita4_adder_eqn);

--RB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT at MLABCELL_X6_Y6_N42
RB4L19_adder_eqn = ( RB4_counter_reg_bit[4] ) + ( GND ) + ( RB4L15 );
RB4L19 = CARRY(RB4L19_adder_eqn);


--RB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5 at MLABCELL_X6_Y6_N45
RB4_counter_comb_bita5_adder_eqn = ( RB4_counter_reg_bit[5] ) + ( GND ) + ( RB4L19 );
RB4_counter_comb_bita5 = SUM(RB4_counter_comb_bita5_adder_eqn);


--RB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0 at MLABCELL_X6_Y6_N0
RB3_counter_comb_bita0_adder_eqn = ( RB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB3_counter_comb_bita0 = SUM(RB3_counter_comb_bita0_adder_eqn);

--RB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT at MLABCELL_X6_Y6_N0
RB3L3_adder_eqn = ( RB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB3L3 = CARRY(RB3L3_adder_eqn);


--RB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1 at MLABCELL_X6_Y6_N3
RB3_counter_comb_bita1_adder_eqn = ( RB3_counter_reg_bit[1] ) + ( GND ) + ( RB3L3 );
RB3_counter_comb_bita1 = SUM(RB3_counter_comb_bita1_adder_eqn);

--RB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT at MLABCELL_X6_Y6_N3
RB3L7_adder_eqn = ( RB3_counter_reg_bit[1] ) + ( GND ) + ( RB3L3 );
RB3L7 = CARRY(RB3L7_adder_eqn);


--RB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2 at MLABCELL_X6_Y6_N6
RB3_counter_comb_bita2_adder_eqn = ( RB3_counter_reg_bit[2] ) + ( GND ) + ( RB3L7 );
RB3_counter_comb_bita2 = SUM(RB3_counter_comb_bita2_adder_eqn);

--RB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT at MLABCELL_X6_Y6_N6
RB3L11_adder_eqn = ( RB3_counter_reg_bit[2] ) + ( GND ) + ( RB3L7 );
RB3L11 = CARRY(RB3L11_adder_eqn);


--RB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3 at MLABCELL_X6_Y6_N9
RB3_counter_comb_bita3_adder_eqn = ( RB3_counter_reg_bit[3] ) + ( GND ) + ( RB3L11 );
RB3_counter_comb_bita3 = SUM(RB3_counter_comb_bita3_adder_eqn);

--RB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT at MLABCELL_X6_Y6_N9
RB3L15_adder_eqn = ( RB3_counter_reg_bit[3] ) + ( GND ) + ( RB3L11 );
RB3L15 = CARRY(RB3L15_adder_eqn);


--RB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4 at MLABCELL_X6_Y6_N12
RB3_counter_comb_bita4_adder_eqn = ( RB3_counter_reg_bit[4] ) + ( GND ) + ( RB3L15 );
RB3_counter_comb_bita4 = SUM(RB3_counter_comb_bita4_adder_eqn);

--RB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT at MLABCELL_X6_Y6_N12
RB3L19_adder_eqn = ( RB3_counter_reg_bit[4] ) + ( GND ) + ( RB3L15 );
RB3L19 = CARRY(RB3L19_adder_eqn);


--RB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5 at MLABCELL_X6_Y6_N15
RB3_counter_comb_bita5_adder_eqn = ( RB3_counter_reg_bit[5] ) + ( GND ) + ( RB3L19 );
RB3_counter_comb_bita5 = SUM(RB3_counter_comb_bita5_adder_eqn);


--U1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1 at LABCELL_X12_Y5_N0
U1L30_adder_eqn = ( !SB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L30 = SUM(U1L30_adder_eqn);

--U1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2 at LABCELL_X12_Y5_N0
U1L31_adder_eqn = ( !SB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L31 = CARRY(U1L31_adder_eqn);


--VC1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81 at MLABCELL_X28_Y6_N30
VC1L138_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[29]) ) + ( VC1_E_src1[29] ) + ( VC1L191 );
VC1L138 = SUM(VC1L138_adder_eqn);

--VC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82 at MLABCELL_X28_Y6_N30
VC1L139_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[29]) ) + ( VC1_E_src1[29] ) + ( VC1L191 );
VC1L139 = CARRY(VC1L139_adder_eqn);


--VC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85 at MLABCELL_X28_Y7_N51
VC1L142_adder_eqn = ( VC1_E_src1[16] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[16]) ) + ( VC1L67 );
VC1L142 = SUM(VC1L142_adder_eqn);

--VC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86 at MLABCELL_X28_Y7_N51
VC1L143_adder_eqn = ( VC1_E_src1[16] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[16]) ) + ( VC1L67 );
VC1L143 = CARRY(VC1L143_adder_eqn);


--VC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89 at MLABCELL_X28_Y7_N54
VC1L146_adder_eqn = ( VC1_E_src1[17] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[17]) ) + ( VC1L143 );
VC1L146 = SUM(VC1L146_adder_eqn);

--VC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90 at MLABCELL_X28_Y7_N54
VC1L147_adder_eqn = ( VC1_E_src1[17] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[17]) ) + ( VC1L143 );
VC1L147 = CARRY(VC1L147_adder_eqn);


--VC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21] at FF_X29_Y6_N4
--register power-up is low

VC1_E_shift_rot_result[21] = DFFEAS(VC1L465, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[21],  ,  , VC1_E_new_inst);


--VC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93 at MLABCELL_X28_Y6_N6
VC1L150_adder_eqn = ( VC1_E_src1[21] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[21]) ) + ( VC1L155 );
VC1L150 = SUM(VC1L150_adder_eqn);

--VC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94 at MLABCELL_X28_Y6_N6
VC1L151_adder_eqn = ( VC1_E_src1[21] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[21]) ) + ( VC1L155 );
VC1L151 = CARRY(VC1L151_adder_eqn);


--VC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20] at FF_X29_Y6_N20
--register power-up is low

VC1_E_shift_rot_result[20] = DFFEAS(VC1L464, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[20],  ,  , VC1_E_new_inst);


--VC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97 at MLABCELL_X28_Y6_N3
VC1L154_adder_eqn = ( VC1_E_src1[20] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[20]) ) + ( VC1L159 );
VC1L154 = SUM(VC1L154_adder_eqn);

--VC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98 at MLABCELL_X28_Y6_N3
VC1L155_adder_eqn = ( VC1_E_src1[20] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[20]) ) + ( VC1L159 );
VC1L155 = CARRY(VC1L155_adder_eqn);


--VC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101 at MLABCELL_X28_Y6_N0
VC1L158_adder_eqn = ( VC1_E_src1[19] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[19]) ) + ( VC1L163 );
VC1L158 = SUM(VC1L158_adder_eqn);

--VC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102 at MLABCELL_X28_Y6_N0
VC1L159_adder_eqn = ( VC1_E_src1[19] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[19]) ) + ( VC1L163 );
VC1L159 = CARRY(VC1L159_adder_eqn);


--VC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105 at MLABCELL_X28_Y7_N57
VC1L162_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[18]) ) + ( VC1_E_src1[18] ) + ( VC1L147 );
VC1L162 = SUM(VC1L162_adder_eqn);

--VC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106 at MLABCELL_X28_Y7_N57
VC1L163_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[18]) ) + ( VC1_E_src1[18] ) + ( VC1L147 );
VC1L163 = CARRY(VC1L163_adder_eqn);


--VC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25] at FF_X29_Y6_N49
--register power-up is low

VC1_E_shift_rot_result[25] = DFFEAS(VC1L469, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[25],  ,  , VC1_E_new_inst);


--VC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109 at MLABCELL_X28_Y6_N18
VC1L166_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[25]) ) + ( VC1_E_src1[25] ) + ( VC1L171 );
VC1L166 = SUM(VC1L166_adder_eqn);

--VC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110 at MLABCELL_X28_Y6_N18
VC1L167_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[25]) ) + ( VC1_E_src1[25] ) + ( VC1L171 );
VC1L167 = CARRY(VC1L167_adder_eqn);


--VC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24] at FF_X29_Y6_N7
--register power-up is low

VC1_E_shift_rot_result[24] = DFFEAS(VC1L468, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[24],  ,  , VC1_E_new_inst);


--VC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113 at MLABCELL_X28_Y6_N15
VC1L170_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[24]) ) + ( VC1_E_src1[24] ) + ( VC1L175 );
VC1L170 = SUM(VC1L170_adder_eqn);

--VC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114 at MLABCELL_X28_Y6_N15
VC1L171_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[24]) ) + ( VC1_E_src1[24] ) + ( VC1L175 );
VC1L171 = CARRY(VC1L171_adder_eqn);


--VC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23] at FF_X29_Y6_N43
--register power-up is low

VC1_E_shift_rot_result[23] = DFFEAS(VC1L467, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[23],  ,  , VC1_E_new_inst);


--VC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117 at MLABCELL_X28_Y6_N12
VC1L174_adder_eqn = ( VC1_E_src1[23] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[23]) ) + ( VC1L179 );
VC1L174 = SUM(VC1L174_adder_eqn);

--VC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118 at MLABCELL_X28_Y6_N12
VC1L175_adder_eqn = ( VC1_E_src1[23] ) + ( !VC1_E_alu_sub $ (!VC1_E_src2[23]) ) + ( VC1L179 );
VC1L175 = CARRY(VC1L175_adder_eqn);


--VC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22] at FF_X29_Y6_N47
--register power-up is low

VC1_E_shift_rot_result[22] = DFFEAS(VC1L466, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[22],  ,  , VC1_E_new_inst);


--VC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121 at MLABCELL_X28_Y6_N9
VC1L178_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[22]) ) + ( VC1_E_src1[22] ) + ( VC1L151 );
VC1L178 = SUM(VC1L178_adder_eqn);

--VC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122 at MLABCELL_X28_Y6_N9
VC1L179_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[22]) ) + ( VC1_E_src1[22] ) + ( VC1L151 );
VC1L179 = CARRY(VC1L179_adder_eqn);


--VC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27] at FF_X29_Y6_N38
--register power-up is low

VC1_E_shift_rot_result[27] = DFFEAS(VC1L471, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[27],  ,  , VC1_E_new_inst);


--VC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125 at MLABCELL_X28_Y6_N24
VC1L182_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[27]) ) + ( VC1_E_src1[27] ) + ( VC1L187 );
VC1L182 = SUM(VC1L182_adder_eqn);

--VC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126 at MLABCELL_X28_Y6_N24
VC1L183_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[27]) ) + ( VC1_E_src1[27] ) + ( VC1L187 );
VC1L183 = CARRY(VC1L183_adder_eqn);


--VC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26] at FF_X29_Y6_N35
--register power-up is low

VC1_E_shift_rot_result[26] = DFFEAS(VC1L470, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[26],  ,  , VC1_E_new_inst);


--VC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129 at MLABCELL_X28_Y6_N21
VC1L186_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[26]) ) + ( VC1_E_src1[26] ) + ( VC1L167 );
VC1L186 = SUM(VC1L186_adder_eqn);

--VC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130 at MLABCELL_X28_Y6_N21
VC1L187_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[26]) ) + ( VC1_E_src1[26] ) + ( VC1L167 );
VC1L187 = CARRY(VC1L187_adder_eqn);


--VC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29] at FF_X29_Y6_N41
--register power-up is low

VC1_E_shift_rot_result[29] = DFFEAS(VC1L473, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[29],  ,  , VC1_E_new_inst);


--VC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28] at FF_X29_Y6_N31
--register power-up is low

VC1_E_shift_rot_result[28] = DFFEAS(VC1L472, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1L512Q,  ,  , VC1_E_new_inst);


--VC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133 at MLABCELL_X28_Y6_N27
VC1L190_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[28]) ) + ( VC1L512Q ) + ( VC1L183 );
VC1L190 = SUM(VC1L190_adder_eqn);

--VC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134 at MLABCELL_X28_Y6_N27
VC1L191_adder_eqn = ( !VC1_E_alu_sub $ (!VC1_E_src2[28]) ) + ( VC1L512Q ) + ( VC1L183 );
VC1L191 = CARRY(VC1L191_adder_eqn);


--SB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3 at LABCELL_X11_Y5_N9
SB1_counter_comb_bita3_adder_eqn = ( SB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( SB1L11 );
SB1_counter_comb_bita3 = SUM(SB1_counter_comb_bita3_adder_eqn);

--SB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT at LABCELL_X11_Y5_N9
SB1L15_adder_eqn = ( SB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( SB1L11 );
SB1L15 = CARRY(SB1L15_adder_eqn);


--SB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0 at LABCELL_X11_Y5_N0
SB1_counter_comb_bita0_adder_eqn = ( SB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB1_counter_comb_bita0 = SUM(SB1_counter_comb_bita0_adder_eqn);

--SB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT at LABCELL_X11_Y5_N0
SB1L3_adder_eqn = ( SB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
SB1L3 = CARRY(SB1L3_adder_eqn);


--SB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2 at LABCELL_X11_Y5_N6
SB1_counter_comb_bita2_adder_eqn = ( SB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( SB1L7 );
SB1_counter_comb_bita2 = SUM(SB1_counter_comb_bita2_adder_eqn);

--SB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT at LABCELL_X11_Y5_N6
SB1L11_adder_eqn = ( SB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( SB1L7 );
SB1L11 = CARRY(SB1L11_adder_eqn);


--SB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1 at LABCELL_X11_Y5_N3
SB1_counter_comb_bita1_adder_eqn = ( SB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( SB1L3 );
SB1_counter_comb_bita1 = SUM(SB1_counter_comb_bita1_adder_eqn);

--SB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT at LABCELL_X11_Y5_N3
SB1L7_adder_eqn = ( SB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( SB1L3 );
SB1L7 = CARRY(SB1L7_adder_eqn);


--SB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5 at LABCELL_X11_Y5_N15
SB1_counter_comb_bita5_adder_eqn = ( SB1_counter_reg_bit[5] ) + ( !U1_fifo_wr ) + ( SB1L19 );
SB1_counter_comb_bita5 = SUM(SB1_counter_comb_bita5_adder_eqn);


--SB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4 at LABCELL_X11_Y5_N12
SB1_counter_comb_bita4_adder_eqn = ( SB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( SB1L15 );
SB1_counter_comb_bita4 = SUM(SB1_counter_comb_bita4_adder_eqn);

--SB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT at LABCELL_X11_Y5_N12
SB1L19_adder_eqn = ( SB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( SB1L15 );
SB1L19 = CARRY(SB1L19_adder_eqn);


--ND1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] at FF_X10_Y4_N4
--register power-up is low

ND1_MonDReg[22] = DFFEAS(ND1L93, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[22],  , ND1L57, QD1_take_action_ocimem_b);


--RD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22] at FF_X1_Y4_N14
--register power-up is low

RD1_sr[22] = DFFEAS(RD1L83, A1L105,  ,  , RD1L30,  ,  , RD1L31,  );


--DD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] at FF_X4_Y4_N14
--register power-up is low

DD1_break_readreg[20] = DFFEAS( , GLOBAL(A1L123),  ,  , DD1L34, QD1_jdo[20],  , DD1L35, VCC);


--ND1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] at FF_X10_Y4_N34
--register power-up is low

ND1_MonDReg[20] = DFFEAS(ND1L89, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[20],  , ND1L57, QD1_take_action_ocimem_b);


--DD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] at FF_X4_Y4_N35
--register power-up is low

DD1_break_readreg[19] = DFFEAS(DD1L32, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--ND1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] at FF_X10_Y4_N20
--register power-up is low

ND1_MonDReg[19] = DFFEAS(ND1L87, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[19],  , ND1L57, QD1_take_action_ocimem_b);


--RD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19] at FF_X1_Y4_N35
--register power-up is low

RD1_sr[19] = DFFEAS(RD1L84, A1L105,  ,  , RD1L30,  ,  , RD1L31,  );


--ND1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] at FF_X10_Y4_N1
--register power-up is low

ND1_MonDReg[23] = DFFEAS(ND1L95, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[23],  , ND1L57, QD1_take_action_ocimem_b);


--ND1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] at FF_X8_Y4_N43
--register power-up is low

ND1_MonDReg[25] = DFFEAS(ND1L99, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[25],  , ND1L57, QD1_take_action_ocimem_b);


--ND1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] at FF_X10_Y4_N7
--register power-up is low

ND1_MonDReg[26] = DFFEAS(ND1L101, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[26],  , ND1L57, QD1_take_action_ocimem_b);


--DD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] at FF_X4_Y4_N5
--register power-up is low

DD1_break_readreg[17] = DFFEAS(DD1L28, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--ND1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] at FF_X8_Y4_N25
--register power-up is low

ND1_MonDReg[17] = DFFEAS(ND1L83, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[17],  , ND1L57, QD1_take_action_ocimem_b);


--ND1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] at FF_X10_Y4_N13
--register power-up is low

ND1_MonDReg[11] = DFFEAS(ND1L73, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[11],  , ND1L57, QD1_take_action_ocimem_b);


--ND1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] at FF_X10_Y4_N16
--register power-up is low

ND1_MonDReg[13] = DFFEAS(ND1L76, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[13],  , ND1L57, QD1_take_action_ocimem_b);


--ND1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] at FF_X8_Y4_N31
--register power-up is low

ND1_MonDReg[9] = DFFEAS(ND1L69, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[9],  , ND1L57, QD1_take_action_ocimem_b);


--ND1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] at FF_X8_Y4_N34
--register power-up is low

ND1_MonDReg[10] = DFFEAS(ND1L71, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[10],  , ND1L57, QD1_take_action_ocimem_b);


--ND1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] at FF_X10_Y4_N10
--register power-up is low

ND1_MonDReg[21] = DFFEAS(ND1L91, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[21],  , ND1L57, QD1_take_action_ocimem_b);


--U1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5 at LABCELL_X12_Y5_N18
U1L34_adder_eqn = ( !PB1_b_full ) + ( VCC ) + ( U1L39 );
U1L34 = SUM(U1L34_adder_eqn);


--U1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9 at LABCELL_X12_Y5_N15
U1L38_adder_eqn = ( !SB1_counter_reg_bit[5] ) + ( GND ) + ( U1L43 );
U1L38 = SUM(U1L38_adder_eqn);

--U1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10 at LABCELL_X12_Y5_N15
U1L39_adder_eqn = ( !SB1_counter_reg_bit[5] ) + ( GND ) + ( U1L43 );
U1L39 = CARRY(U1L39_adder_eqn);


--U1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13 at LABCELL_X12_Y5_N12
U1L42_adder_eqn = ( !SB1_counter_reg_bit[4] ) + ( GND ) + ( U1L47 );
U1L42 = SUM(U1L42_adder_eqn);

--U1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14 at LABCELL_X12_Y5_N12
U1L43_adder_eqn = ( !SB1_counter_reg_bit[4] ) + ( GND ) + ( U1L47 );
U1L43 = CARRY(U1L43_adder_eqn);


--U1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17 at LABCELL_X12_Y5_N9
U1L46_adder_eqn = ( !SB1_counter_reg_bit[3] ) + ( GND ) + ( U1L51 );
U1L46 = SUM(U1L46_adder_eqn);

--U1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18 at LABCELL_X12_Y5_N9
U1L47_adder_eqn = ( !SB1_counter_reg_bit[3] ) + ( GND ) + ( U1L51 );
U1L47 = CARRY(U1L47_adder_eqn);


--U1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21 at LABCELL_X12_Y5_N6
U1L50_adder_eqn = ( !SB1_counter_reg_bit[2] ) + ( GND ) + ( U1L55 );
U1L50 = SUM(U1L50_adder_eqn);

--U1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22 at LABCELL_X12_Y5_N6
U1L51_adder_eqn = ( !SB1_counter_reg_bit[2] ) + ( GND ) + ( U1L55 );
U1L51 = CARRY(U1L51_adder_eqn);


--U1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25 at LABCELL_X12_Y5_N3
U1L54_adder_eqn = ( !SB1_counter_reg_bit[1] ) + ( GND ) + ( U1L31 );
U1L54 = SUM(U1L54_adder_eqn);

--U1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26 at LABCELL_X12_Y5_N3
U1L55_adder_eqn = ( !SB1_counter_reg_bit[1] ) + ( GND ) + ( U1L31 );
U1L55 = CARRY(U1L55_adder_eqn);


--ND1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] at FF_X8_Y4_N29
--register power-up is low

ND1_MonDReg[6] = DFFEAS(ND1L64, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[6],  , ND1L57, QD1_take_action_ocimem_b);


--ND1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] at FF_X8_Y4_N1
--register power-up is low

ND1_MonDReg[7] = DFFEAS(ND1L66, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[7],  , ND1L57, QD1_take_action_ocimem_b);


--FB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8] at FF_X1_Y5_N50
--register power-up is low

FB1_td_shift[8] = AMPP_FUNCTION(A1L105, FB1L85, !N1_clr_reg, !Q1_state[4], GND, FB1L63);


--cntr[19] is cntr[19] at FF_X45_Y3_N29
--register power-up is low

cntr[19] = DFFEAS(A1L22, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L26 is Add0~25 at LABCELL_X45_Y3_N24
A1L26_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L26 = SUM(A1L26_adder_eqn);

--A1L27 is Add0~26 at LABCELL_X45_Y3_N24
A1L27_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L27 = CARRY(A1L27_adder_eqn);


--FB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4] at FF_X1_Y5_N31
--register power-up is low

FB1_count[4] = AMPP_FUNCTION(A1L105, FB1_count[3], !N1_clr_reg, !Q1_state[4], GND, FB1L63);


--DD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] at FF_X4_Y4_N59
--register power-up is low

DD1_break_readreg[25] = DFFEAS(DD1L45, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--DD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] at FF_X4_Y4_N56
--register power-up is low

DD1_break_readreg[5] = DFFEAS( , GLOBAL(A1L123),  ,  , DD1L34, QD1_jdo[5],  , DD1L35, VCC);


--DD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] at FF_X4_Y4_N1
--register power-up is low

DD1_break_readreg[26] = DFFEAS(DD1L47, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--DD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] at FF_X9_Y4_N52
--register power-up is low

DD1_break_readreg[27] = DFFEAS(DD1L49, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--ND1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] at FF_X10_Y4_N55
--register power-up is low

ND1_MonDReg[27] = DFFEAS(ND1L103, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[27],  , ND1L57, QD1_take_action_ocimem_b);


--DD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] at FF_X4_Y4_N8
--register power-up is low

DD1_break_readreg[28] = DFFEAS( , GLOBAL(A1L123),  ,  , DD1L34, QD1_jdo[28],  , DD1L35, VCC);


--ND1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] at FF_X10_Y4_N58
--register power-up is low

ND1_MonDReg[28] = DFFEAS(ND1L105, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[28],  , ND1L57, QD1_take_action_ocimem_b);


--DD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] at FF_X10_Y6_N37
--register power-up is low

DD1_break_readreg[29] = DFFEAS(DD1L52, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--ND1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] at FF_X10_Y4_N38
--register power-up is low

ND1_MonDReg[30] = DFFEAS(ND1L108, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[30],  , ND1L57, QD1_take_action_ocimem_b);


--DD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] at FF_X9_Y4_N50
--register power-up is low

DD1_break_readreg[30] = DFFEAS(DD1L54, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--DD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] at FF_X4_Y4_N31
--register power-up is low

DD1_break_readreg[31] = DFFEAS( , GLOBAL(A1L123),  ,  , DD1L34, QD1_jdo[31],  , DD1L35, VCC);


--ND1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] at FF_X8_Y4_N4
--register power-up is low

ND1_MonDReg[31] = DFFEAS(ND1L110, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[31],  , ND1L57, QD1_take_action_ocimem_b);


--RD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23] at FF_X1_Y4_N17
--register power-up is low

RD1_sr[23] = DFFEAS(RD1L87, A1L105,  ,  , RD1L30,  ,  , RD1L31,  );


--DD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] at FF_X4_Y4_N32
--register power-up is low

DD1_break_readreg[21] = DFFEAS(DD1L37, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--DD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] at FF_X4_Y4_N13
--register power-up is low

DD1_break_readreg[18] = DFFEAS(DD1L30, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--RD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16] at FF_X1_Y4_N50
--register power-up is low

RD1_sr[16] = DFFEAS(RD1L88, A1L105,  ,  , RD1L30,  ,  , RD1L31,  );


--cntr[18] is cntr[18] at FF_X45_Y3_N25
--register power-up is low

cntr[18] = DFFEAS(A1L26, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L30 is Add0~29 at LABCELL_X45_Y3_N21
A1L30_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L30 = SUM(A1L30_adder_eqn);

--A1L31 is Add0~30 at LABCELL_X45_Y3_N21
A1L31_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L31 = CARRY(A1L31_adder_eqn);


--FB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3] at FF_X1_Y5_N10
--register power-up is low

FB1_count[3] = AMPP_FUNCTION(A1L105, FB1_count[2], !N1_clr_reg, !Q1_state[4], GND, FB1L63);


--RD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24] at FF_X1_Y4_N44
--register power-up is low

RD1_sr[24] = DFFEAS(RD1L89, A1L105,  ,  , RD1L30,  ,  , RD1L31,  );


--RD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8] at FF_X3_Y4_N8
--register power-up is low

RD1_sr[8] = DFFEAS(RD1L90, A1L105,  ,  , RD1L14,  ,  , RD1L13,  );


--DD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] at FF_X4_Y4_N50
--register power-up is low

DD1_break_readreg[6] = DFFEAS(DD1L11, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--DD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] at FF_X8_Y5_N40
--register power-up is low

DD1_break_readreg[22] = DFFEAS(DD1L39, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--DD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] at FF_X4_Y4_N55
--register power-up is low

DD1_break_readreg[15] = DFFEAS(DD1L24, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--RD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] at FF_X3_Y4_N14
--register power-up is low

RD1_sr[14] = DFFEAS(RD1L91, A1L105,  ,  , RD1L14,  ,  , RD1L13,  );


--RD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12] at FF_X3_Y4_N32
--register power-up is low

RD1_sr[12] = DFFEAS(RD1L94, A1L105,  ,  , RD1L14,  ,  , RD1L13,  );


--RD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13] at FF_X3_Y4_N35
--register power-up is low

RD1_sr[13] = DFFEAS(RD1L95, A1L105,  ,  , RD1L14,  ,  , RD1L13,  );


--RD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11] at FF_X3_Y4_N41
--register power-up is low

RD1_sr[11] = DFFEAS(RD1L96, A1L105,  ,  , RD1L14,  ,  , RD1L13,  );


--RD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9] at FF_X3_Y4_N11
--register power-up is low

RD1_sr[9] = DFFEAS(RD1L97, A1L105,  ,  , RD1L14,  ,  , RD1L13,  );


--RD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10] at FF_X3_Y4_N38
--register power-up is low

RD1_sr[10] = DFFEAS(RD1L98, A1L105,  ,  , RD1L14,  ,  , RD1L13,  );


--cntr[17] is cntr[17] at FF_X45_Y3_N23
--register power-up is low

cntr[17] = DFFEAS(A1L30, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L34 is Add0~33 at LABCELL_X45_Y3_N18
A1L34_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L34 = SUM(A1L34_adder_eqn);

--A1L35 is Add0~34 at LABCELL_X45_Y3_N18
A1L35_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L35 = CARRY(A1L35_adder_eqn);


--FB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2] at FF_X1_Y5_N40
--register power-up is low

FB1_count[2] = AMPP_FUNCTION(A1L105, FB1_count[1], !N1_clr_reg, !Q1_state[4], GND, FB1L63);


--DD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] at FF_X4_Y4_N53
--register power-up is low

DD1_break_readreg[23] = DFFEAS(DD1L41, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--DD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] at FF_X4_Y4_N58
--register power-up is low

DD1_break_readreg[7] = DFFEAS( , GLOBAL(A1L123),  ,  , DD1L34, QD1_jdo[7],  , DD1L35, VCC);


--DD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] at FF_X4_Y4_N46
--register power-up is low

DD1_break_readreg[13] = DFFEAS( , GLOBAL(A1L123),  ,  , DD1L34, QD1_jdo[13],  , DD1L35, VCC);


--DD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] at FF_X4_Y4_N49
--register power-up is low

DD1_break_readreg[14] = DFFEAS( , GLOBAL(A1L123),  ,  , DD1L34, QD1_jdo[14],  , DD1L35, VCC);


--DD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] at FF_X4_Y4_N17
--register power-up is low

DD1_break_readreg[11] = DFFEAS(DD1L19, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--DD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] at FF_X4_Y4_N52
--register power-up is low

DD1_break_readreg[12] = DFFEAS( , GLOBAL(A1L123),  ,  , DD1L34, QD1_jdo[12],  , DD1L35, VCC);


--DD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] at FF_X4_Y4_N40
--register power-up is low

DD1_break_readreg[10] = DFFEAS( , GLOBAL(A1L123),  ,  , DD1L34, QD1_jdo[10],  , DD1L35, VCC);


--DD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] at FF_X4_Y4_N43
--register power-up is low

DD1_break_readreg[8] = DFFEAS(DD1L14, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--DD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] at FF_X4_Y4_N37
--register power-up is low

DD1_break_readreg[9] = DFFEAS(DD1L16, GLOBAL(A1L123),  ,  , DD1L34,  ,  , DD1L35,  );


--cntr[16] is cntr[16] at FF_X45_Y3_N20
--register power-up is low

cntr[16] = DFFEAS(A1L34, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L38 is Add0~37 at LABCELL_X45_Y3_N15
A1L38_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L38 = SUM(A1L38_adder_eqn);

--A1L39 is Add0~38 at LABCELL_X45_Y3_N15
A1L39_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L39 = CARRY(A1L39_adder_eqn);


--cntr[15] is cntr[15] at FF_X45_Y3_N17
--register power-up is low

cntr[15] = DFFEAS(A1L38, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L42 is Add0~41 at LABCELL_X45_Y3_N12
A1L42_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L42 = SUM(A1L42_adder_eqn);

--A1L43 is Add0~42 at LABCELL_X45_Y3_N12
A1L43_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L43 = CARRY(A1L43_adder_eqn);


--cntr[14] is cntr[14] at FF_X45_Y3_N14
--register power-up is low

cntr[14] = DFFEAS(A1L42, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L46 is Add0~45 at LABCELL_X45_Y3_N9
A1L46_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L46 = SUM(A1L46_adder_eqn);

--A1L47 is Add0~46 at LABCELL_X45_Y3_N9
A1L47_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L47 = CARRY(A1L47_adder_eqn);


--cntr[13] is cntr[13] at FF_X45_Y3_N11
--register power-up is low

cntr[13] = DFFEAS(A1L46, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L50 is Add0~49 at LABCELL_X45_Y3_N6
A1L50_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L50 = SUM(A1L50_adder_eqn);

--A1L51 is Add0~50 at LABCELL_X45_Y3_N6
A1L51_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L51 = CARRY(A1L51_adder_eqn);


--cntr[12] is cntr[12] at FF_X45_Y3_N8
--register power-up is low

cntr[12] = DFFEAS(A1L50, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L54 is Add0~53 at LABCELL_X45_Y3_N3
A1L54_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L54 = SUM(A1L54_adder_eqn);

--A1L55 is Add0~54 at LABCELL_X45_Y3_N3
A1L55_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L55 = CARRY(A1L55_adder_eqn);


--cntr[11] is cntr[11] at FF_X45_Y3_N5
--register power-up is low

cntr[11] = DFFEAS(A1L54, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L58 is Add0~57 at LABCELL_X45_Y3_N0
A1L58_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L58 = SUM(A1L58_adder_eqn);

--A1L59 is Add0~58 at LABCELL_X45_Y3_N0
A1L59_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L59 = CARRY(A1L59_adder_eqn);


--cntr[10] is cntr[10] at FF_X45_Y3_N2
--register power-up is low

cntr[10] = DFFEAS(A1L58, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L62 is Add0~61 at LABCELL_X45_Y4_N57
A1L62_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L62 = SUM(A1L62_adder_eqn);

--A1L63 is Add0~62 at LABCELL_X45_Y4_N57
A1L63_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L63 = CARRY(A1L63_adder_eqn);


--cntr[9] is cntr[9] at FF_X45_Y4_N59
--register power-up is low

cntr[9] = DFFEAS(A1L62, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L66 is Add0~65 at LABCELL_X45_Y4_N54
A1L66_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L66 = SUM(A1L66_adder_eqn);

--A1L67 is Add0~66 at LABCELL_X45_Y4_N54
A1L67_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L67 = CARRY(A1L67_adder_eqn);


--cntr[8] is cntr[8] at FF_X45_Y4_N56
--register power-up is low

cntr[8] = DFFEAS(A1L66, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L70 is Add0~69 at LABCELL_X45_Y4_N51
A1L70_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L70 = SUM(A1L70_adder_eqn);

--A1L71 is Add0~70 at LABCELL_X45_Y4_N51
A1L71_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L71 = CARRY(A1L71_adder_eqn);


--cntr[7] is cntr[7] at FF_X45_Y4_N53
--register power-up is low

cntr[7] = DFFEAS(A1L70, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L74 is Add0~73 at LABCELL_X45_Y4_N48
A1L74_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L74 = SUM(A1L74_adder_eqn);

--A1L75 is Add0~74 at LABCELL_X45_Y4_N48
A1L75_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L75 = CARRY(A1L75_adder_eqn);


--cntr[6] is cntr[6] at FF_X45_Y4_N50
--register power-up is low

cntr[6] = DFFEAS(A1L74, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L78 is Add0~77 at LABCELL_X45_Y4_N45
A1L78_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L78 = SUM(A1L78_adder_eqn);

--A1L79 is Add0~78 at LABCELL_X45_Y4_N45
A1L79_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L79 = CARRY(A1L79_adder_eqn);


--cntr[5] is cntr[5] at FF_X45_Y4_N47
--register power-up is low

cntr[5] = DFFEAS(A1L78, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L82 is Add0~81 at LABCELL_X45_Y4_N42
A1L82_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L82 = SUM(A1L82_adder_eqn);

--A1L83 is Add0~82 at LABCELL_X45_Y4_N42
A1L83_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L83 = CARRY(A1L83_adder_eqn);


--cntr[4] is cntr[4] at FF_X45_Y4_N44
--register power-up is low

cntr[4] = DFFEAS(A1L82, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L86 is Add0~85 at LABCELL_X45_Y4_N39
A1L86_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L86 = SUM(A1L86_adder_eqn);

--A1L87 is Add0~86 at LABCELL_X45_Y4_N39
A1L87_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L87 = CARRY(A1L87_adder_eqn);


--cntr[3] is cntr[3] at FF_X45_Y4_N41
--register power-up is low

cntr[3] = DFFEAS(A1L86, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L90 is Add0~89 at LABCELL_X45_Y4_N36
A1L90_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L90 = SUM(A1L90_adder_eqn);

--A1L91 is Add0~90 at LABCELL_X45_Y4_N36
A1L91_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L91 = CARRY(A1L91_adder_eqn);


--cntr[2] is cntr[2] at FF_X45_Y4_N38
--register power-up is low

cntr[2] = DFFEAS(A1L90, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L94 is Add0~93 at LABCELL_X45_Y4_N33
A1L94_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L94 = SUM(A1L94_adder_eqn);

--A1L95 is Add0~94 at LABCELL_X45_Y4_N33
A1L95_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L95 = CARRY(A1L95_adder_eqn);


--cntr[1] is cntr[1] at FF_X45_Y4_N35
--register power-up is low

cntr[1] = DFFEAS(A1L94, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--A1L98 is Add0~97 at LABCELL_X45_Y4_N30
A1L98_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L98 = SUM(A1L98_adder_eqn);

--A1L99 is Add0~98 at LABCELL_X45_Y4_N30
A1L99_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L99 = CARRY(A1L99_adder_eqn);


--cntr[0] is cntr[0] at FF_X45_Y4_N32
--register power-up is low

cntr[0] = DFFEAS(A1L98, GLOBAL(A1L123),  ,  ,  ,  ,  , !key0_d3,  );


--VC1L983 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~16 at LABCELL_X18_Y9_N12
VC1L983 = ( !VC1L721 & ( (!VC1_av_ld_aligning_data & ((((JC3L1 & AE1_q_a[17])) # (VC1L982)))) # (VC1_av_ld_aligning_data & (((VC1L904)))) ) ) # ( VC1L721 & ( (!VC1_av_ld_aligning_data & ((((JC3L1 & AE1_q_a[17])) # (VC1L982)))) # (VC1_av_ld_aligning_data & (((VC1_av_ld_byte3_data[1])))) ) );


--VC1L994 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~20 at LABCELL_X18_Y9_N54
VC1L994 = ( !VC1L721 & ( (!VC1_av_ld_aligning_data & (((AE1_q_a[20] & ((JC3L1)))) # (VC1L993))) # (VC1_av_ld_aligning_data & ((((VC1L904))))) ) ) # ( VC1L721 & ( (!VC1_av_ld_aligning_data & (((AE1_q_a[20] & ((JC3L1)))) # (VC1L993))) # (VC1_av_ld_aligning_data & ((((VC1_av_ld_byte3_data[4]))))) ) );


--VC1L999 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~24 at LABCELL_X17_Y9_N27
VC1L999 = ( !VC1L721 & ( (!VC1_av_ld_aligning_data & ((((AE1_q_a[21] & JC3L1)) # (VC1L998)))) # (VC1_av_ld_aligning_data & ((((VC1L904))))) ) ) # ( VC1L721 & ( (!VC1_av_ld_aligning_data & ((((AE1_q_a[21] & JC3L1)) # (VC1L998)))) # (VC1_av_ld_aligning_data & ((((VC1_av_ld_byte3_data[5]))))) ) );


--VC1L1007 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~28 at LABCELL_X18_Y9_N0
VC1L1007 = ( !VC1L721 & ( (!VC1_av_ld_aligning_data & (((JC3L1 & ((AE1_q_a[23])))) # (VC1L1006))) # (VC1_av_ld_aligning_data & ((((VC1L904))))) ) ) # ( VC1L721 & ( (!VC1_av_ld_aligning_data & (((JC3L1 & ((AE1_q_a[23])))) # (VC1L1006))) # (VC1_av_ld_aligning_data & ((((VC1_av_ld_byte3_data[7]))))) ) );


--VC1L945 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~16 at LABCELL_X17_Y7_N30
VC1L945 = ( !VC1L721 & ( (!VC1_av_ld_aligning_data & ((((JC3L1 & AE1_q_a[11])) # (VC1L944)))) # (VC1_av_ld_aligning_data & (((VC1L904)))) ) ) # ( VC1L721 & ( (!VC1_av_ld_aligning_data & ((((JC3L1 & AE1_q_a[11])) # (VC1L944)))) # (VC1_av_ld_aligning_data & (((VC1_av_ld_byte2_data[3])))) ) );


--VC1L953 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~20 at LABCELL_X17_Y8_N24
VC1L953 = ( !VC1L721 & ( (!VC1_av_ld_aligning_data & ((((JC3L1 & AE1_q_a[13])) # (VC1L952)))) # (VC1_av_ld_aligning_data & ((((VC1L904))))) ) ) # ( VC1L721 & ( (!VC1_av_ld_aligning_data & ((((JC3L1 & AE1_q_a[13])) # (VC1L952)))) # (VC1_av_ld_aligning_data & ((((VC1_av_ld_byte2_data[5]))))) ) );


--VC1L958 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~24 at LABCELL_X17_Y7_N36
VC1L958 = ( !VC1L721 & ( (!VC1_av_ld_aligning_data & ((((JC3L1 & AE1_q_a[14])) # (VC1L957)))) # (VC1_av_ld_aligning_data & ((((VC1L904))))) ) ) # ( VC1L721 & ( (!VC1_av_ld_aligning_data & ((((JC3L1 & AE1_q_a[14])) # (VC1L957)))) # (VC1_av_ld_aligning_data & ((((VC1_av_ld_byte2_data[6]))))) ) );


--VC1L963 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~28 at LABCELL_X17_Y7_N6
VC1L963 = ( !VC1L721 & ( (!VC1_av_ld_aligning_data & ((((AE1_q_a[15] & JC3L1)) # (VC1L962)))) # (VC1_av_ld_aligning_data & (((VC1L904)))) ) ) # ( VC1L721 & ( (!VC1_av_ld_aligning_data & ((((AE1_q_a[15] & JC3L1)) # (VC1L962)))) # (VC1_av_ld_aligning_data & (((VC1_av_ld_byte2_data[7])))) ) );


--VC1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0 at LABCELL_X22_Y6_N54
VC1L845 = ( !VC1L730Q & ( (!VC1_D_iw[6] & ((!VC1L622 & (((VC1_W_bstatus_reg)))) # (VC1L622 & ((!VC1_R_ctrl_wrctl_inst & (VC1_W_bstatus_reg)) # (VC1_R_ctrl_wrctl_inst & ((VC1_E_src1[0]))))))) # (VC1_D_iw[6] & ((((VC1_W_bstatus_reg))))) ) ) # ( VC1L730Q & ( (((VC1_W_status_reg_pie))) ) );


--VC1L898 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1 at LABCELL_X22_Y6_N48
VC1L898 = ( !VC1L605 & ( (VC1L717 & ((!VC1L581 & (VC1L897)) # (VC1L581 & ((!VC1L606 & (VC1L897)) # (VC1L606 & ((VC1_W_bstatus_reg))))))) ) ) # ( VC1L605 & ( (VC1L717 & ((!VC1L581 & (VC1L897)) # (VC1L581 & (((VC1_W_estatus_reg)))))) ) );


--VC1L803 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1 at MLABCELL_X21_Y5_N24
VC1L803 = ( !VC1_D_iw[14] & ( (!VC1_D_iw[13] & (VC1L581 & (!VC1_D_iw[16] & (!VC1_D_iw[11] & VC1_D_iw[12])))) ) ) # ( VC1_D_iw[14] & ( (!VC1_D_iw[13] & (VC1L581 & (VC1_D_iw[15] & (!VC1_D_iw[11] & VC1_D_iw[12])))) ) );


--FB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1 at MLABCELL_X3_Y3_N24
FB1L51 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !Q1_state[4], !Q1_state[3], !A1L106, !FB1_state, !N1_virtual_ir_scan_reg, !N1_irf_reg[1][0]);


--VC1L860 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31 at LABCELL_X22_Y8_N24
VC1L860 = ( !VC1_R_ctrl_rd_ctl_reg & ( (!VC1L738Q & ((!VC1_R_ctrl_br_cmp & (((VC1_W_alu_result[0])))) # (VC1_R_ctrl_br_cmp & (((VC1_W_cmp_result)))))) # (VC1L738Q & (((VC1_av_ld_byte0_data[0])))) ) ) # ( VC1_R_ctrl_rd_ctl_reg & ( (!VC1L738Q & ((!VC1_R_ctrl_br_cmp & (((VC1_W_control_rd_data[0])))) # (VC1_R_ctrl_br_cmp & (((VC1_W_cmp_result)))))) # (VC1L738Q & (((VC1_av_ld_byte0_data[0])))) ) );


--W1_data_out[0] is nios_system:u0|nios_system_leds:leds|data_out[0] at FF_X13_Y7_N52
--register power-up is low

W1_data_out[0] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , W1L3, VC1_d_writedata[0],  ,  , VCC);


--W1_data_out[1] is nios_system:u0|nios_system_leds:leds|data_out[1] at FF_X13_Y7_N10
--register power-up is low

W1_data_out[1] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , W1L3, VC1_d_writedata[1],  ,  , VCC);


--W1_data_out[2] is nios_system:u0|nios_system_leds:leds|data_out[2] at FF_X15_Y6_N20
--register power-up is low

W1_data_out[2] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , W1L3, VC1_d_writedata[2],  ,  , VCC);


--W1_data_out[3] is nios_system:u0|nios_system_leds:leds|data_out[3] at FF_X13_Y7_N26
--register power-up is low

W1_data_out[3] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , W1L3, VC1_d_writedata[3],  ,  , VCC);


--W1_data_out[4] is nios_system:u0|nios_system_leds:leds|data_out[4] at FF_X13_Y7_N46
--register power-up is low

W1_data_out[4] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , W1L3, VC1_d_writedata[4],  ,  , VCC);


--W1_data_out[5] is nios_system:u0|nios_system_leds:leds|data_out[5] at FF_X13_Y7_N28
--register power-up is low

W1_data_out[5] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , W1L3, VC1_d_writedata[5],  ,  , VCC);


--W1_data_out[6] is nios_system:u0|nios_system_leds:leds|data_out[6] at FF_X15_Y6_N2
--register power-up is low

W1_data_out[6] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , W1L3, VC1_d_writedata[6],  ,  , VCC);


--W1_data_out[7] is nios_system:u0|nios_system_leds:leds|data_out[7] at FF_X13_Y7_N16
--register power-up is low

W1_data_out[7] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , W1L3, VC1L1044Q,  ,  , VCC);


--FB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo at FF_X1_Y3_N17
--register power-up is low

FB1_adapted_tdo = AMPP_FUNCTION(!A1L105, FB1_td_shift[0], !N1_clr_reg, GND);


--RD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0] at FF_X6_Y2_N38
--register power-up is low

RD1_sr[0] = DFFEAS(RD1L57, A1L105,  ,  ,  ,  ,  ,  ,  );


--RD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] at FF_X6_Y2_N10
--register power-up is low

RD1_ir_out[0] = DFFEAS( , A1L105,  ,  ,  , TD3_dreg[0],  ,  , VCC);


--RD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] at FF_X2_Y4_N4
--register power-up is low

RD1_ir_out[1] = DFFEAS( , A1L105,  ,  ,  , TD2_dreg[0],  ,  , VCC);


--VC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0] at FF_X6_Y5_N55
--register power-up is low

VC1_d_writedata[0] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[0],  ,  , VCC);


--BE1_r_sync_rst is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst at FF_X7_Y3_N41
--register power-up is low

BE1_r_sync_rst = DFFEAS(BE1L1, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write at FF_X12_Y6_N13
--register power-up is low

VC1_d_write = DFFEAS(VC1_E_st_stall, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted at FF_X12_Y6_N31
--register power-up is low

CC1_write_accepted = DFFEAS(CC1L13, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L1 is nios_system:u0|nios_system_leds:leds|always0~0 at LABCELL_X12_Y6_N51
W1L1 = ( !CC1_write_accepted & ( VC1_d_write ) );


--ZB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1] at FF_X13_Y7_N35
--register power-up is low

ZB6_mem_used[1] = DFFEAS(ZB6L5, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0 at LABCELL_X18_Y8_N39
DC1L1 = ( !VC1_W_alu_result[15] & ( (!VC1_W_alu_result[13] & (VC1_W_alu_result[14] & !VC1_W_alu_result[12])) ) );


--DC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0 at LABCELL_X13_Y8_N36
DC1L3 = ( !VC1_W_alu_result[9] & ( !VC1_W_alu_result[7] & ( (!VC1_W_alu_result[10] & (!VC1L820Q & (VC1_W_alu_result[11] & !VC1_W_alu_result[6]))) ) ) );


--DC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~1 at LABCELL_X13_Y7_N39
DC1L4 = ( DC1L3 & ( (VC1_W_alu_result[4] & (DC1L1 & !VC1_W_alu_result[5])) ) );


--FB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1 at FF_X13_Y3_N37
--register power-up is low

FB1_rst1 = AMPP_FUNCTION(A1L123, FB1L42, !BE1_r_sync_rst);


--AC6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1] at FF_X13_Y7_N23
--register power-up is low

AC6_wait_latency_counter[1] = DFFEAS(AC6L17, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0] at FF_X13_Y7_N38
--register power-up is low

AC6_wait_latency_counter[0] = DFFEAS(AC6L18, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1L2 is nios_system:u0|nios_system_leds:leds|always0~1 at LABCELL_X13_Y7_N18
W1L2 = ( FB1_rst1 & ( (!AC6_wait_latency_counter[0] & (!VC1_W_alu_result[3] & (!VC1_W_alu_result[2] & !AC6_wait_latency_counter[1]))) ) );


--W1L3 is nios_system:u0|nios_system_leds:leds|always0~2 at LABCELL_X13_Y7_N3
W1L3 = ( W1L2 & ( (!ZB6_mem_used[1] & (W1L1 & DC1L4)) ) );


--VC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1] at FF_X9_Y8_N19
--register power-up is low

VC1_d_writedata[1] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[1],  ,  , VCC);


--VC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2] at FF_X12_Y8_N16
--register power-up is low

VC1_d_writedata[2] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[2],  ,  , VCC);


--VC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3] at FF_X12_Y8_N22
--register power-up is low

VC1_d_writedata[3] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[3],  ,  , VCC);


--VC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4] at FF_X9_Y8_N52
--register power-up is low

VC1_d_writedata[4] = DFFEAS(VC1L1039, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5] at FF_X11_Y8_N59
--register power-up is low

VC1_d_writedata[5] = DFFEAS(VC1L1041, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6] at FF_X17_Y7_N13
--register power-up is low

VC1_d_writedata[6] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[6],  ,  , VCC);


--VC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7] at FF_X9_Y8_N56
--register power-up is low

VC1_d_writedata[7] = DFFEAS(VC1L1045, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--key0_d3 is key0_d3 at FF_X45_Y3_N53
--register power-up is low

key0_d3 = DFFEAS(A1L207, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--PD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 at MLABCELL_X3_Y5_N15
PD1L3 = ( !N1_virtual_ir_scan_reg & ( (Q1_state[4] & H1_splitter_nodes_receive_1[3]) ) );


--RD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5 at MLABCELL_X3_Y3_N6
RD1L55 = ( Q1_state[3] & ( RD1_sr[0] & ( (!H1_splitter_nodes_receive_1[3]) # (N1_virtual_ir_scan_reg) ) ) ) # ( !Q1_state[3] & ( RD1_sr[0] ) );


--TD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] at FF_X6_Y2_N53
--register power-up is low

TD3_dreg[0] = DFFEAS( , A1L105,  ,  ,  , TD3_din_s1,  ,  , VCC);


--RD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6 at MLABCELL_X6_Y2_N9
RD1L56 = ( H1_splitter_nodes_receive_1[3] & ( TD3_dreg[0] & ( (!N1_irf_reg[2][0] & (!N1_virtual_ir_scan_reg & (Q1_state[3] & !N1_irf_reg[2][1]))) ) ) );


--RD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 at FF_X6_Y2_N31
--register power-up is low

RD1_DRsize.000 = DFFEAS(RD1L2, A1L105,  ,  , PD1_virtual_state_uir,  ,  ,  ,  );


--RD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7 at MLABCELL_X6_Y2_N36
RD1L57 = ( RD1L55 & ( RD1L56 & ( (!PD1L3) # ((!RD1_DRsize.000 & ((A1L106))) # (RD1_DRsize.000 & (RD1_sr[1]))) ) ) ) # ( !RD1L55 & ( RD1L56 & ( (!PD1L3) # ((!RD1_DRsize.000 & ((A1L106))) # (RD1_DRsize.000 & (RD1_sr[1]))) ) ) ) # ( RD1L55 & ( !RD1L56 & ( (!PD1L3) # ((!RD1_DRsize.000 & ((A1L106))) # (RD1_DRsize.000 & (RD1_sr[1]))) ) ) ) # ( !RD1L55 & ( !RD1L56 & ( (PD1L3 & ((!RD1_DRsize.000 & ((A1L106))) # (RD1_DRsize.000 & (RD1_sr[1])))) ) ) );


--TD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] at FF_X2_Y4_N2
--register power-up is low

TD2_dreg[0] = DFFEAS( , A1L105,  ,  ,  , TD2_din_s1,  ,  , VCC);


--BE1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4] at FF_X7_Y3_N32
--register power-up is low

BE1_altera_reset_synchronizer_int_chain[4] = DFFEAS(BE1L12, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--BE1_r_sync_rst_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1] at FF_X7_Y3_N5
--register power-up is low

BE1_r_sync_rst_chain[1] = DFFEAS(BE1L22, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--BE1L1 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0 at LABCELL_X7_Y3_N39
BE1L1 = ( BE1_r_sync_rst & ( (!BE1_r_sync_rst_chain[1]) # (BE1_altera_reset_synchronizer_int_chain[4]) ) ) # ( !BE1_r_sync_rst & ( BE1_altera_reset_synchronizer_int_chain[4] ) );


--VC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst at FF_X21_Y6_N26
--register power-up is low

VC1_E_new_inst = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_R_valid,  ,  , VCC);


--VC1L1032 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0 at MLABCELL_X21_Y6_N33
VC1L1032 = ( VC1_R_ctrl_st & ( VC1_E_new_inst ) );


--VC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read at FF_X22_Y8_N55
--register power-up is low

VC1_d_read = DFFEAS(VC1_d_read_nxt, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0 at LABCELL_X12_Y6_N57
CC1L1 = ( !VC1_d_read & ( !CC1_write_accepted ) );


--ZB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1] at FF_X10_Y7_N25
--register power-up is low

ZB2_mem_used[1] = DFFEAS(ZB2L14, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[1] at FF_X11_Y7_N14
--register power-up is low

AC2_wait_latency_counter[1] = DFFEAS(AC2L43, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0] at FF_X11_Y7_N56
--register power-up is low

XB1_saved_grant[0] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , XB1L57, NC1L2,  ,  , VCC);


--AC2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[0] at FF_X11_Y7_N26
--register power-up is low

AC2_wait_latency_counter[0] = DFFEAS(AC2L44, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted at FF_X12_Y6_N1
--register power-up is low

CC1_read_accepted = DFFEAS(CC1L10, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0 at LABCELL_X13_Y6_N15
UB1L16 = ( CC1_write_accepted & ( (FB1_rst1 & (VC1_d_read & !CC1_read_accepted)) ) ) # ( !CC1_write_accepted & ( (FB1_rst1 & (((VC1_d_read & !CC1_read_accepted)) # (VC1_d_write))) ) );


--DC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0 at LABCELL_X18_Y6_N48
DC1L5 = ( DC1L1 & ( VC1_W_alu_result[5] & ( (!VC1_W_alu_result[4] & (VC1_W_alu_result[3] & DC1L3)) ) ) );


--DC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~1 at LABCELL_X18_Y8_N42
DC1L2 = ( !VC1_W_alu_result[13] & ( VC1_W_alu_result[14] & ( (!VC1_W_alu_result[12] & (!VC1_W_alu_result[15] & !VC1_W_alu_result[11])) ) ) );


--DC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~0 at MLABCELL_X15_Y7_N15
DC1L6 = (VC1_W_alu_result[15] & VC1_W_alu_result[14]);


--DC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0 at LABCELL_X18_Y6_N45
DC1L7 = ( VC1_W_alu_result[5] & ( !VC1_W_alu_result[3] ) );


--DC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1 at LABCELL_X13_Y6_N18
DC1L8 = ( VC1_d_read & ( !CC1_read_accepted & ( (!VC1_W_alu_result[4] & (DC1L7 & (DC1L3 & DC1L1))) ) ) );


--UB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0 at LABCELL_X13_Y6_N24
UB1L6 = ( VC1_d_read & ( DC1L3 & ( (!VC1_W_alu_result[5] & (DC1L1 & ((!CC1_read_accepted) # (VC1_W_alu_result[4])))) ) ) ) # ( !VC1_d_read & ( DC1L3 & ( (!VC1_W_alu_result[5] & (DC1L1 & VC1_W_alu_result[4])) ) ) );


--UB1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src1_valid~0 at LABCELL_X12_Y7_N15
UB1L14 = ( !DC1L5 & ( !DC1L8 & ( (!DC1L2 & (!DC1L6 & (UB1L16 & !UB1L6))) ) ) );


--XB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1] at FF_X11_Y7_N8
--register power-up is low

XB1_saved_grant[1] = DFFEAS(NC1L3, GLOBAL(A1L123), !BE1_r_sync_rst,  , XB1L57,  ,  ,  ,  );


--VC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13] at FF_X21_Y7_N31
--register power-up is low

VC1_F_pc[13] = DFFEAS(VC1L716, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_W_valid,  ,  ,  ,  );


--VC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12] at FF_X21_Y7_N4
--register power-up is low

VC1_F_pc[12] = DFFEAS(VC1L715, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_W_valid,  ,  ,  ,  );


--EC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|src_channel[0]~0 at LABCELL_X16_Y7_N0
EC1L2 = ( VC1_F_pc[9] & ( (!VC1_F_pc[13] & !VC1_F_pc[12]) ) ) # ( !VC1_F_pc[9] & ( (!VC1_F_pc[12] & ((!VC1_F_pc[13]) # ((!VC1_F_pc[10] & !VC1_F_pc[11])))) ) );


--VC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read at FF_X17_Y5_N25
--register power-up is low

VC1_i_read = DFFEAS(VC1L1094, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted at FF_X16_Y5_N13
--register power-up is low

CC2_read_accepted = DFFEAS(CC2L6, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0 at LABCELL_X16_Y7_N54
BC2L1 = ( FB1_rst1 & ( !VC1_i_read & ( !CC2_read_accepted ) ) );


--XB1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_valid~0 at LABCELL_X16_Y5_N21
XB1L55 = ( !EC1L2 & ( XB1_saved_grant[1] & ( BC2L1 ) ) );


--AC2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_waitrequest_generated~0 at LABCELL_X11_Y7_N48
AC2L34 = ( XB1_saved_grant[0] & ( W1L1 & ( !AC2_wait_latency_counter[0] $ ((((!XB1L55 & !UB1L14)) # (ZB2_mem_used[1]))) ) ) ) # ( !XB1_saved_grant[0] & ( W1L1 & ( AC2_wait_latency_counter[0] ) ) ) # ( XB1_saved_grant[0] & ( !W1L1 & ( AC2_wait_latency_counter[0] ) ) ) # ( !XB1_saved_grant[0] & ( !W1L1 & ( AC2_wait_latency_counter[0] ) ) );


--UB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1 at LABCELL_X12_Y7_N6
UB1L7 = ( !UB1L6 & ( !DC1L6 & ( (!DC1L2 & (XB1_saved_grant[0] & (!DC1L5 & !DC1L8))) ) ) );


--UB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2 at LABCELL_X11_Y7_N30
UB1L8 = ( !ZB2_mem_used[1] & ( (AC2L34 & (!AC2_wait_latency_counter[1] & (FB1_rst1 & UB1L7))) ) );


--ZB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] at FF_X16_Y7_N41
--register power-up is low

ZB5_mem_used[1] = DFFEAS(ZB5L11, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|saved_grant[0] at FF_X15_Y7_N32
--register power-up is low

XB3_saved_grant[0] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , XB3L60, NC3L2,  ,  , VCC);


--UB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0 at MLABCELL_X15_Y7_N3
UB1L1 = ( VC1_W_alu_result[15] & ( (!ZB5L13Q & (XB3_saved_grant[0] & VC1_W_alu_result[14])) ) );


--UB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1 at LABCELL_X13_Y7_N42
UB1L2 = ( AC6_wait_latency_counter[0] & ( W1L1 & ( (!ZB6_mem_used[1] & (DC1L4 & (!AC6_wait_latency_counter[1] & !UB1L16))) ) ) ) # ( !AC6_wait_latency_counter[0] & ( W1L1 & ( (!ZB6_mem_used[1] & (DC1L4 & (!AC6_wait_latency_counter[1] & UB1L16))) ) ) ) # ( AC6_wait_latency_counter[0] & ( !W1L1 & ( (!ZB6_mem_used[1] & (DC1L4 & !AC6_wait_latency_counter[1])) ) ) );


--DC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~2 at LABCELL_X13_Y6_N30
DC1L9 = ( VC1_d_read & ( DC1L3 & ( (!VC1_W_alu_result[5] & (DC1L1 & (!VC1_W_alu_result[4] & !CC1_read_accepted))) ) ) );


--ZB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1] at FF_X13_Y6_N50
--register power-up is low

ZB7_mem_used[1] = DFFEAS(ZB7L5, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC7_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1] at FF_X13_Y6_N53
--register power-up is low

AC7_wait_latency_counter[1] = DFFEAS(AC7L12, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC7_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0] at FF_X13_Y6_N14
--register power-up is low

AC7_wait_latency_counter[0] = DFFEAS(AC7L13, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC7L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg~0 at LABCELL_X13_Y6_N42
AC7L5 = ( UB1L16 & ( W1L1 & ( (!AC7_wait_latency_counter[1] & (DC1L9 & (!ZB7_mem_used[1] & !AC7_wait_latency_counter[0]))) ) ) ) # ( !UB1L16 & ( W1L1 & ( (!AC7_wait_latency_counter[1] & (DC1L9 & (!ZB7_mem_used[1] & AC7_wait_latency_counter[0]))) ) ) ) # ( UB1L16 & ( !W1L1 & ( (!AC7_wait_latency_counter[1] & (DC1L9 & (!ZB7_mem_used[1] & AC7_wait_latency_counter[0]))) ) ) ) # ( !UB1L16 & ( !W1L1 & ( (!AC7_wait_latency_counter[1] & (DC1L9 & (!ZB7_mem_used[1] & AC7_wait_latency_counter[0]))) ) ) );


--ZB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] at FF_X11_Y6_N31
--register power-up is low

ZB3_mem_used[1] = DFFEAS(ZB3L5, GLOBAL(A1L123), CE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AC3_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1] at FF_X11_Y6_N35
--register power-up is low

AC3_av_readdata_pre[1] = DFFEAS(AC3L4, GLOBAL(A1L123), CE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AC3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1] at FF_X12_Y6_N10
--register power-up is low

AC3_wait_latency_counter[1] = DFFEAS(AC3L17, GLOBAL(A1L123), CE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AC3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0] at FF_X11_Y6_N1
--register power-up is low

AC3_wait_latency_counter[0] = DFFEAS(AC3L18, GLOBAL(A1L123), CE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--YB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~0 at LABCELL_X12_Y6_N54
YB3L1 = ( FB1_rst1 & ( (!CC1_write_accepted & (VC1_d_write & !ZB3_mem_used[1])) ) );


--UB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3 at LABCELL_X12_Y6_N24
UB1L9 = ( YB3L1 & ( DC1L8 & ( (!AC3_wait_latency_counter[1] & (!AC3_wait_latency_counter[0] & (!ZB3_mem_used[1] & AC3L3Q))) ) ) ) # ( !YB3L1 & ( DC1L8 & ( (!AC3_wait_latency_counter[1] & (AC3_wait_latency_counter[0] & (!ZB3_mem_used[1] & AC3L3Q))) ) ) );


--ZB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] at FF_X13_Y7_N58
--register power-up is low

ZB1_mem_used[1] = DFFEAS(ZB1L6, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest at FF_X11_Y5_N23
--register power-up is low

U1_av_waitrequest = DFFEAS(U1L68, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4 at LABCELL_X13_Y7_N24
UB1L10 = ( VC1_W_alu_result[3] & ( DC1L1 & ( (DC1L3 & (VC1_W_alu_result[5] & (!VC1_W_alu_result[4] & U1L69Q))) ) ) );


--CC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0 at LABCELL_X10_Y6_N21
CC1L11 = ( !CC1_read_accepted & ( VC1_d_read ) );


--UB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5 at LABCELL_X13_Y7_N12
UB1L11 = ( CC1L11 & ( DC1L1 & ( (DC1L3 & ((!VC1_W_alu_result[4]) # (!VC1_W_alu_result[5]))) ) ) ) # ( !CC1L11 & ( DC1L1 & ( (DC1L3 & ((!VC1_W_alu_result[4] & (VC1_W_alu_result[3] & VC1_W_alu_result[5])) # (VC1_W_alu_result[4] & ((!VC1_W_alu_result[5]))))) ) ) );


--XB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|saved_grant[0] at FF_X11_Y4_N38
--register power-up is low

XB2_saved_grant[0] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , XB2L56, NC2L2,  ,  , VCC);


--ND1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest at FF_X16_Y6_N1
--register power-up is low

ND1_waitrequest = DFFEAS(ND1L185, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ZB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] at FF_X16_Y6_N31
--register power-up is low

ZB4_mem_used[1] = DFFEAS(ZB4L11, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~6 at LABCELL_X16_Y6_N51
UB1L12 = ( !ZB4_mem_used[1] & ( (XB2_saved_grant[0] & !ND1L186Q) ) );


--UB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2 at LABCELL_X12_Y7_N48
UB1L3 = ( DC1L6 & ( UB1L12 & ( (!ZB1_mem_used[1] & UB1L10) ) ) ) # ( !DC1L6 & ( UB1L12 & ( (!DC1L2 & (!ZB1_mem_used[1] & (UB1L10))) # (DC1L2 & ((!UB1L11) # ((!ZB1_mem_used[1] & UB1L10)))) ) ) ) # ( DC1L6 & ( !UB1L12 & ( (!ZB1_mem_used[1] & UB1L10) ) ) ) # ( !DC1L6 & ( !UB1L12 & ( (!ZB1_mem_used[1] & UB1L10) ) ) );


--UB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3 at LABCELL_X13_Y6_N36
UB1L4 = ( !UB1L9 & ( UB1L1 & ( (!FB1_rst1 & !UB1L3) ) ) ) # ( !UB1L9 & ( !UB1L1 & ( (!UB1L3 & ((!FB1_rst1) # ((!AC7L5 & !UB1L2)))) ) ) );


--CC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer at FF_X12_Y6_N47
--register power-up is low

CC1_end_begintransfer = DFFEAS(CC1L6, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg[0] at FF_X10_Y7_N32
--register power-up is low

AC2_read_latency_shift_reg[0] = DFFEAS(AC2L37, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem[0][73] at FF_X10_Y7_N38
--register power-up is low

ZB2_mem[0][73] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , ZB2L12, ZB2L15,  ,  , VCC);


--ZB2_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem[0][55] at FF_X10_Y7_N41
--register power-up is low

ZB2_mem[0][55] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , ZB2L12, ZB2L16,  ,  , VCC);


--JC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|src0_valid~0 at LABCELL_X10_Y7_N36
JC1L1 = ( ZB2_mem[0][55] & ( (AC2_read_latency_shift_reg[0] & !ZB2_mem[0][73]) ) ) # ( !ZB2_mem[0][55] & ( AC2_read_latency_shift_reg[0] ) );


--AC4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] at FF_X16_Y6_N50
--register power-up is low

AC4_read_latency_shift_reg[0] = DFFEAS(AC4L36, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73] at FF_X16_Y6_N20
--register power-up is low

ZB4_mem[0][73] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , ZB4L12, ZB4L14,  ,  , VCC);


--ZB4_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55] at FF_X16_Y6_N41
--register power-up is low

ZB4_mem[0][55] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , ZB4L12, ZB4L15,  ,  , VCC);


--JC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003|src0_valid~0 at LABCELL_X16_Y6_N18
JC2L1 = ( ZB4_mem[0][55] & ( (AC4_read_latency_shift_reg[0] & !ZB4_mem[0][73]) ) ) # ( !ZB4_mem[0][55] & ( AC4_read_latency_shift_reg[0] ) );


--AC5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0] at FF_X16_Y7_N23
--register power-up is low

AC5_read_latency_shift_reg[0] = DFFEAS(AC5L3, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73] at FF_X16_Y7_N29
--register power-up is low

ZB5_mem[0][73] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , ZB5L12, ZB5L15,  ,  , VCC);


--ZB5_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55] at FF_X16_Y7_N25
--register power-up is low

ZB5_mem[0][55] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , ZB5L12, ZB5L16,  ,  , VCC);


--JC3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004|src0_valid~0 at LABCELL_X16_Y7_N27
JC3L1 = (AC5_read_latency_shift_reg[0] & ((!ZB5_mem[0][55]) # (!ZB5_mem[0][73])));


--AC1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] at FF_X10_Y6_N14
--register power-up is low

AC1_read_latency_shift_reg[0] = DFFEAS(AC1L36, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] at FF_X11_Y6_N8
--register power-up is low

AC3_read_latency_shift_reg[0] = DFFEAS(AC3L11, GLOBAL(A1L123), CE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AC6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0] at FF_X13_Y7_N1
--register power-up is low

AC6_read_latency_shift_reg[0] = DFFEAS(AC6L12, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0] at FF_X13_Y6_N7
--register power-up is low

AC7_read_latency_shift_reg[0] = DFFEAS(AC7L7, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0 at LABCELL_X11_Y6_N24
KC1L2 = (!AC1_read_latency_shift_reg[0] & (!AC3_read_latency_shift_reg[0] & (!AC6_read_latency_shift_reg[0] & !AC7_read_latency_shift_reg[0])));


--KC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1 at LABCELL_X17_Y5_N54
KC1_WideOr1 = ( KC1L2 & ( (!JC2L1 & (!JC1L1 & !JC3L1)) ) );


--CC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1 at LABCELL_X12_Y6_N36
CC1L2 = ( KC1_WideOr1 & ( CC1_write_accepted & ( (!VC1_d_read & VC1_d_write) ) ) ) # ( !KC1_WideOr1 & ( CC1_write_accepted & ( (VC1_d_write) # (VC1_d_read) ) ) ) # ( KC1_WideOr1 & ( !CC1_write_accepted & ( (!VC1_d_read & (VC1_d_write & (FB1_rst1 & CC1_end_begintransfer))) ) ) ) # ( !KC1_WideOr1 & ( !CC1_write_accepted & ( ((VC1_d_write & (FB1_rst1 & CC1_end_begintransfer))) # (VC1_d_read) ) ) );


--VC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall at LABCELL_X12_Y6_N12
VC1_E_st_stall = ( VC1_d_write & ( VC1L1032 ) ) # ( !VC1_d_write & ( VC1L1032 ) ) # ( VC1_d_write & ( !VC1L1032 & ( (!CC1L2) # ((UB1L4 & (!UB1L8 & CC1L1))) ) ) );


--YB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:inferred_ram_avalon_slave_0_agent|m0_write~0 at LABCELL_X10_Y7_N18
YB2L2 = ( XB1_saved_grant[0] & ( VC1_d_write & ( !CC1_write_accepted ) ) );


--XB1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|WideOr1 at LABCELL_X12_Y7_N45
XB1_WideOr1 = ( UB1L16 & ( UB1L11 & ( !XB1L55 ) ) ) # ( !UB1L16 & ( UB1L11 & ( !XB1L55 ) ) ) # ( UB1L16 & ( !UB1L11 & ( (!XB1L55 & (((!XB1_saved_grant[0]) # (DC1L6)) # (DC1L2))) ) ) ) # ( !UB1L16 & ( !UB1L11 & ( !XB1L55 ) ) );


--YB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:inferred_ram_avalon_slave_0_agent|cp_ready~0 at LABCELL_X11_Y7_N36
YB2L1 = ( !ZB2_mem_used[1] & ( AC2_wait_latency_counter[0] & ( (FB1_rst1 & (!AC2_wait_latency_counter[1] & ((!YB2L2) # (XB1_WideOr1)))) ) ) ) # ( !ZB2_mem_used[1] & ( !AC2_wait_latency_counter[0] & ( (FB1_rst1 & (!AC2_wait_latency_counter[1] & (!XB1_WideOr1 & YB2L2))) ) ) );


--CC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2 at LABCELL_X12_Y6_N42
CC1L3 = ( UB1L7 & ( (CC1L2 & (((!UB1L4) # (!CC1L1)) # (YB2L1))) ) ) # ( !UB1L7 & ( (CC1L2 & ((!UB1L4) # (!CC1L1))) ) );


--CC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0 at LABCELL_X12_Y6_N30
CC1L13 = ( CC1_write_accepted & ( VC1_d_write & ( !CC1L3 ) ) ) # ( !CC1_write_accepted & ( VC1_d_write & ( (FB1_rst1 & (!CC1L3 & ((!UB1L4) # (UB1L8)))) ) ) ) # ( CC1_write_accepted & ( !VC1_d_write & ( !CC1L3 ) ) );


--UB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~4 at LABCELL_X13_Y7_N6
UB1L5 = ( AC6_wait_latency_counter[0] & ( DC1L4 & ( (!AC6_wait_latency_counter[1] & (((!UB1L16) # (!W1L1)) # (ZB6_mem_used[1]))) ) ) ) # ( !AC6_wait_latency_counter[0] & ( DC1L4 & ( (!ZB6_mem_used[1] & (UB1L16 & (!AC6_wait_latency_counter[1] & W1L1))) ) ) );


--ZB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0] at FF_X13_Y7_N32
--register power-up is low

ZB6_mem_used[0] = DFFEAS(ZB6L3, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X13_Y7_N54
ZB1L5 = ( FB1_rst1 & ( CC1L11 ) );


--ZB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X13_Y7_N33
ZB6L5 = ( ZB6_mem_used[0] & ( (!AC6_read_latency_shift_reg[0] & (((ZB1L5 & UB1L5)) # (ZB6_mem_used[1]))) ) ) # ( !ZB6_mem_used[0] & ( ZB6_mem_used[1] ) );


--VC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot at FF_X24_Y7_N53
--register power-up is low

VC1_R_ctrl_shift_rot = DFFEAS(VC1L246, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic at FF_X21_Y5_N31
--register power-up is low

VC1_R_ctrl_logic = DFFEAS(VC1L231, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1] at FF_X22_Y5_N1
--register power-up is low

VC1_R_logic_op[1] = DFFEAS(VC1L299, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0] at FF_X22_Y7_N22
--register power-up is low

VC1_R_logic_op[0] = DFFEAS(VC1L298, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5] at FF_X25_Y7_N26
--register power-up is low

VC1_E_src1[5] = DFFEAS(VC1L765, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~0 at LABCELL_X24_Y7_N42
VC1L356 = (!VC1_E_src2[5] & ((!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1L485Q)) # (VC1_R_logic_op[1] & ((VC1L485Q))))) # (VC1_E_src2[5] & (!VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1L485Q)))));


--VC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~0 at LABCELL_X24_Y7_N12
VC1L314 = ( VC1_R_ctrl_shift_rot & ( VC1_E_shift_rot_result[5] ) ) # ( !VC1_R_ctrl_shift_rot & ( (!VC1_R_ctrl_logic & (VC1L58)) # (VC1_R_ctrl_logic & ((VC1L356))) ) );


--VC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg at FF_X23_Y6_N16
--register power-up is low

VC1_R_ctrl_rd_ctl_reg = DFFEAS(VC1_D_op_rdctl, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp at FF_X18_Y5_N43
--register power-up is low

VC1_R_ctrl_br_cmp = DFFEAS(VC1L207, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1 at LABCELL_X22_Y7_N12
VC1L341 = (VC1_R_ctrl_br_cmp) # (VC1_R_ctrl_rd_ctl_reg);


--VC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4] at FF_X25_Y8_N8
--register power-up is low

VC1_E_src2[4] = DFFEAS(VC1L799, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4] at FF_X25_Y7_N8
--register power-up is low

VC1_E_src1[4] = DFFEAS(VC1L764, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~1 at LABCELL_X29_Y7_N54
VC1L355 = ( VC1_R_logic_op[0] & ( (!VC1_E_src2[4] & (VC1_E_src1[4] & VC1_R_logic_op[1])) # (VC1_E_src2[4] & (!VC1_E_src1[4] $ (!VC1_R_logic_op[1]))) ) ) # ( !VC1_R_logic_op[0] & ( !VC1_R_logic_op[1] $ (((VC1_E_src1[4]) # (VC1_E_src2[4]))) ) );


--VC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~2 at LABCELL_X24_Y7_N30
VC1L313 = ( VC1L355 & ( VC1L62 & ( (!VC1_R_ctrl_shift_rot) # (VC1_E_shift_rot_result[4]) ) ) ) # ( !VC1L355 & ( VC1L62 & ( (!VC1_R_ctrl_shift_rot & ((!VC1_R_ctrl_logic))) # (VC1_R_ctrl_shift_rot & (VC1_E_shift_rot_result[4])) ) ) ) # ( VC1L355 & ( !VC1L62 & ( (!VC1_R_ctrl_shift_rot & ((VC1_R_ctrl_logic))) # (VC1_R_ctrl_shift_rot & (VC1_E_shift_rot_result[4])) ) ) ) # ( !VC1L355 & ( !VC1L62 & ( (VC1_R_ctrl_shift_rot & VC1_E_shift_rot_result[4]) ) ) );


--VC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15] at FF_X27_Y7_N4
--register power-up is low

VC1_E_src1[15] = DFFEAS(VC1L775, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~2 at LABCELL_X29_Y7_N51
VC1L366 = ( VC1_E_src2[15] & ( !VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src1[15]))) ) ) # ( !VC1_E_src2[15] & ( (!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src1[15])) # (VC1_R_logic_op[1] & ((VC1_E_src1[15]))) ) );


--VC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~3 at LABCELL_X22_Y7_N27
VC1L324 = ( VC1L66 & ( (!VC1L747Q & ((!VC1_R_ctrl_logic) # ((VC1L366)))) # (VC1L747Q & (((VC1_E_shift_rot_result[15])))) ) ) # ( !VC1L66 & ( (!VC1L747Q & (VC1_R_ctrl_logic & ((VC1L366)))) # (VC1L747Q & (((VC1_E_shift_rot_result[15])))) ) );


--VC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14] at FF_X27_Y7_N22
--register power-up is low

VC1_E_src1[14] = DFFEAS(VC1L774, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~3 at LABCELL_X29_Y7_N30
VC1L365 = (!VC1_E_src1[14] & ((!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src2[14])) # (VC1_R_logic_op[1] & ((VC1_E_src2[14]))))) # (VC1_E_src1[14] & (!VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src2[14])))));


--VC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~4 at LABCELL_X22_Y7_N18
VC1L323 = ( VC1L70 & ( (!VC1L747Q & (((!VC1_R_ctrl_logic)) # (VC1L365))) # (VC1L747Q & (((VC1_E_shift_rot_result[14])))) ) ) # ( !VC1L70 & ( (!VC1L747Q & (VC1L365 & (VC1_R_ctrl_logic))) # (VC1L747Q & (((VC1_E_shift_rot_result[14])))) ) );


--VC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13] at FF_X27_Y7_N16
--register power-up is low

VC1_E_src1[13] = DFFEAS(VC1L773, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~4 at LABCELL_X29_Y7_N48
VC1L364 = (!VC1_E_src2[13] & ((!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src1[13])) # (VC1_R_logic_op[1] & ((VC1_E_src1[13]))))) # (VC1_E_src2[13] & (!VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src1[13])))));


--VC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~5 at LABCELL_X23_Y7_N15
VC1L322 = ( VC1_R_ctrl_logic & ( VC1L74 & ( (!VC1L747Q & (VC1L364)) # (VC1L747Q & ((VC1L417Q))) ) ) ) # ( !VC1_R_ctrl_logic & ( VC1L74 & ( (!VC1L747Q) # (VC1L417Q) ) ) ) # ( VC1_R_ctrl_logic & ( !VC1L74 & ( (!VC1L747Q & (VC1L364)) # (VC1L747Q & ((VC1L417Q))) ) ) ) # ( !VC1_R_ctrl_logic & ( !VC1L74 & ( (VC1L747Q & VC1L417Q) ) ) );


--VC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12] at FF_X27_Y7_N49
--register power-up is low

VC1_E_src1[12] = DFFEAS(VC1L772, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~5 at LABCELL_X29_Y7_N33
VC1L363 = (!VC1_E_src2[12] & ((!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src1[12])) # (VC1_R_logic_op[1] & ((VC1_E_src1[12]))))) # (VC1_E_src2[12] & (!VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src1[12])))));


--VC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~6 at LABCELL_X23_Y7_N18
VC1L321 = ( VC1_R_ctrl_logic & ( VC1L363 & ( (!VC1L747Q) # (VC1L415Q) ) ) ) # ( !VC1_R_ctrl_logic & ( VC1L363 & ( (!VC1L747Q & (VC1L78)) # (VC1L747Q & ((VC1L415Q))) ) ) ) # ( VC1_R_ctrl_logic & ( !VC1L363 & ( (VC1L415Q & VC1L747Q) ) ) ) # ( !VC1_R_ctrl_logic & ( !VC1L363 & ( (!VC1L747Q & (VC1L78)) # (VC1L747Q & ((VC1L415Q))) ) ) );


--VC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11] at FF_X27_Y7_N10
--register power-up is low

VC1_E_src1[11] = DFFEAS(VC1L771, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~6 at LABCELL_X29_Y7_N36
VC1L362 = (!VC1_E_src1[11] & ((!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1L540Q)) # (VC1_R_logic_op[1] & ((VC1L540Q))))) # (VC1_E_src1[11] & (!VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1L540Q)))));


--VC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~7 at LABCELL_X23_Y7_N24
VC1L320 = ( VC1L362 & ( VC1L747Q & ( VC1_E_shift_rot_result[11] ) ) ) # ( !VC1L362 & ( VC1L747Q & ( VC1_E_shift_rot_result[11] ) ) ) # ( VC1L362 & ( !VC1L747Q & ( (VC1_R_ctrl_logic) # (VC1L82) ) ) ) # ( !VC1L362 & ( !VC1L747Q & ( (VC1L82 & !VC1_R_ctrl_logic) ) ) );


--VC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10] at FF_X23_Y8_N40
--register power-up is low

VC1_E_src1[10] = DFFEAS(VC1L770, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~7 at LABCELL_X29_Y7_N39
VC1L361 = ( VC1_E_src1[10] & ( !VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src2[10]))) ) ) # ( !VC1_E_src1[10] & ( (!VC1_E_src2[10] & (!VC1_R_logic_op[0] & !VC1_R_logic_op[1])) # (VC1_E_src2[10] & ((VC1_R_logic_op[1]))) ) );


--VC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~8 at LABCELL_X22_Y7_N24
VC1L319 = ( VC1L361 & ( (!VC1L747Q & (((VC1L86)) # (VC1_R_ctrl_logic))) # (VC1L747Q & (((VC1_E_shift_rot_result[10])))) ) ) # ( !VC1L361 & ( (!VC1L747Q & (!VC1_R_ctrl_logic & ((VC1L86)))) # (VC1L747Q & (((VC1_E_shift_rot_result[10])))) ) );


--VC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9] at FF_X25_Y7_N53
--register power-up is low

VC1_E_src1[9] = DFFEAS(VC1L769, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~8 at LABCELL_X30_Y7_N21
VC1L360 = ( VC1_E_src2[9] & ( !VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src1[9]))) ) ) # ( !VC1_E_src2[9] & ( (!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src1[9])) # (VC1_R_logic_op[1] & ((VC1_E_src1[9]))) ) );


--VC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~9 at LABCELL_X24_Y7_N27
VC1L318 = ( VC1L360 & ( VC1L90 & ( (!VC1L747Q) # (VC1L411Q) ) ) ) # ( !VC1L360 & ( VC1L90 & ( (!VC1L747Q & (!VC1_R_ctrl_logic)) # (VC1L747Q & ((VC1L411Q))) ) ) ) # ( VC1L360 & ( !VC1L90 & ( (!VC1L747Q & (VC1_R_ctrl_logic)) # (VC1L747Q & ((VC1L411Q))) ) ) ) # ( !VC1L360 & ( !VC1L90 & ( (VC1L747Q & VC1L411Q) ) ) );


--VC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8] at FF_X25_Y7_N20
--register power-up is low

VC1_E_src1[8] = DFFEAS(VC1L768, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~9 at LABCELL_X29_Y7_N21
VC1L359 = ( VC1L489Q & ( !VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src2[8]))) ) ) # ( !VC1L489Q & ( (!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src2[8])) # (VC1_R_logic_op[1] & ((VC1_E_src2[8]))) ) );


--VC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~10 at LABCELL_X22_Y7_N15
VC1L317 = ( VC1L94 & ( (!VC1L747Q & ((!VC1_R_ctrl_logic) # ((VC1L359)))) # (VC1L747Q & (((VC1_E_shift_rot_result[8])))) ) ) # ( !VC1L94 & ( (!VC1L747Q & (VC1_R_ctrl_logic & ((VC1L359)))) # (VC1L747Q & (((VC1_E_shift_rot_result[8])))) ) );


--VC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7] at FF_X24_Y8_N46
--register power-up is low

VC1_E_src1[7] = DFFEAS(VC1L767, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~10 at LABCELL_X29_Y7_N18
VC1L358 = ( VC1_E_src1[7] & ( !VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src2[7]))) ) ) # ( !VC1_E_src1[7] & ( (!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src2[7])) # (VC1_R_logic_op[1] & ((VC1_E_src2[7]))) ) );


--VC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~11 at LABCELL_X23_Y7_N57
VC1L316 = ( VC1L98 & ( VC1L358 & ( (!VC1L747Q) # (VC1L408Q) ) ) ) # ( !VC1L98 & ( VC1L358 & ( (!VC1L747Q & ((VC1_R_ctrl_logic))) # (VC1L747Q & (VC1L408Q)) ) ) ) # ( VC1L98 & ( !VC1L358 & ( (!VC1L747Q & ((!VC1_R_ctrl_logic))) # (VC1L747Q & (VC1L408Q)) ) ) ) # ( !VC1L98 & ( !VC1L358 & ( (VC1L408Q & VC1L747Q) ) ) );


--VC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6] at FF_X25_Y7_N50
--register power-up is low

VC1_E_src1[6] = DFFEAS(VC1L766, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~11 at LABCELL_X29_Y7_N0
VC1L357 = ( VC1_E_src1[6] & ( VC1_R_logic_op[0] & ( !VC1_E_src2[6] $ (!VC1_R_logic_op[1]) ) ) ) # ( !VC1_E_src1[6] & ( VC1_R_logic_op[0] & ( (VC1_E_src2[6] & VC1_R_logic_op[1]) ) ) ) # ( VC1_E_src1[6] & ( !VC1_R_logic_op[0] & ( VC1_R_logic_op[1] ) ) ) # ( !VC1_E_src1[6] & ( !VC1_R_logic_op[0] & ( !VC1_E_src2[6] $ (VC1_R_logic_op[1]) ) ) );


--VC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~12 at LABCELL_X23_Y7_N36
VC1L315 = ( VC1L357 & ( VC1L747Q & ( VC1_E_shift_rot_result[6] ) ) ) # ( !VC1L357 & ( VC1L747Q & ( VC1_E_shift_rot_result[6] ) ) ) # ( VC1L357 & ( !VC1L747Q & ( (VC1_R_ctrl_logic) # (VC1L102) ) ) ) # ( !VC1L357 & ( !VC1L747Q & ( (VC1L102 & !VC1_R_ctrl_logic) ) ) );


--AC6L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]~0 at LABCELL_X13_Y7_N48
AC6L15 = ( AC6_wait_latency_counter[0] & ( DC1L4 & ( (!ZB6_mem_used[1] & (UB1L16 & ((AC6_wait_latency_counter[1]) # (W1L1)))) ) ) ) # ( !AC6_wait_latency_counter[0] & ( DC1L4 & ( (!ZB6_mem_used[1] & (UB1L16 & ((!W1L1) # (AC6_wait_latency_counter[1])))) ) ) );


--AC6L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~1 at LABCELL_X13_Y7_N21
AC6L17 = ( AC6L15 & ( !AC6_wait_latency_counter[0] $ (!AC6_wait_latency_counter[1]) ) );


--AC6L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~2 at LABCELL_X13_Y7_N36
AC6L18 = ( AC6L15 & ( !AC6_wait_latency_counter[0] ) );


--VC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2] at FF_X25_Y7_N22
--register power-up is low

VC1_E_src1[2] = DFFEAS(VC1L762, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2] at FF_X25_Y8_N4
--register power-up is low

VC1_E_src2[2] = DFFEAS(VC1L797, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~12 at LABCELL_X24_Y7_N45
VC1L353 = ( VC1_E_src1[2] & ( !VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src2[2]))) ) ) # ( !VC1_E_src1[2] & ( (!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src2[2])) # (VC1_R_logic_op[1] & ((VC1_E_src2[2]))) ) );


--VC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~13 at LABCELL_X24_Y7_N54
VC1L311 = ( VC1L106 & ( (!VC1L747Q & ((!VC1_R_ctrl_logic) # ((VC1L353)))) # (VC1L747Q & (((VC1_E_shift_rot_result[2])))) ) ) # ( !VC1L106 & ( (!VC1L747Q & (VC1_R_ctrl_logic & ((VC1L353)))) # (VC1L747Q & (((VC1_E_shift_rot_result[2])))) ) );


--VC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3] at FF_X25_Y7_N28
--register power-up is low

VC1_E_src1[3] = DFFEAS(VC1L763, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3] at FF_X25_Y8_N11
--register power-up is low

VC1_E_src2[3] = DFFEAS(VC1L798, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~13 at LABCELL_X29_Y7_N9
VC1L354 = ( VC1_R_logic_op[1] & ( (!VC1L524Q & (VC1_E_src1[3])) # (VC1L524Q & ((!VC1_E_src1[3]) # (!VC1_R_logic_op[0]))) ) ) # ( !VC1_R_logic_op[1] & ( (!VC1L524Q & (!VC1_E_src1[3] & !VC1_R_logic_op[0])) # (VC1L524Q & (VC1_E_src1[3] & VC1_R_logic_op[0])) ) );


--VC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~14 at LABCELL_X24_Y7_N57
VC1L312 = ( VC1L354 & ( (!VC1L747Q & (((VC1L110)) # (VC1_R_ctrl_logic))) # (VC1L747Q & (((VC1_E_shift_rot_result[3])))) ) ) # ( !VC1L354 & ( (!VC1L747Q & (!VC1_R_ctrl_logic & ((VC1L110)))) # (VC1L747Q & (((VC1_E_shift_rot_result[3])))) ) );


--key0_d2 is key0_d2 at FF_X45_Y3_N50
--register power-up is low

key0_d2 = DFFEAS(A1L205, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--FB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state at FF_X3_Y3_N26
--register power-up is low

FB1_state = AMPP_FUNCTION(A1L105, FB1L51, !N1_clr_reg);


--FB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid at FF_X2_Y5_N38
--register power-up is low

FB1_user_saw_rvalid = AMPP_FUNCTION(A1L105, FB1L89, !N1_clr_reg);


--FB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0 at LABCELL_X2_Y5_N18
FB1L74 = AMPP_FUNCTION(!A1L106, !FB1_td_shift[9], !FB1_state, !N1_irf_reg[1][0], !FB1_user_saw_rvalid, !FB1_count[1]);


--FB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav at FF_X1_Y5_N59
--register power-up is low

FB1_tck_t_dav = AMPP_FUNCTION(A1L105, FB1L60, !N1_clr_reg);


--FB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1] at FF_X1_Y5_N52
--register power-up is low

FB1_td_shift[1] = AMPP_FUNCTION(A1L105, FB1L78, !N1_clr_reg, FB1L63);


--FB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9] at FF_X2_Y5_N14
--register power-up is low

FB1_count[9] = AMPP_FUNCTION(A1L105, FB1L15, !N1_clr_reg, FB1L63);


--FB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid at FF_X10_Y5_N49
--register power-up is low

FB1_rvalid = AMPP_FUNCTION(A1L123, FB1L48, !BE1_r_sync_rst);


--FB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1 at LABCELL_X1_Y5_N27
FB1L75 = AMPP_FUNCTION(!FB1L74, !FB1_tck_t_dav, !FB1_rvalid, !FB1_state, !FB1_count[9], !FB1_td_shift[1]);


--FB1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2 at MLABCELL_X3_Y5_N30
FB1L63 = AMPP_FUNCTION(!H1_splitter_nodes_receive_0[3], !Q1_state[4], !N1_virtual_ir_scan_reg, !Q1_state[3]);


--TD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 at FF_X6_Y2_N40
--register power-up is low

TD3_din_s1 = DFFEAS( , A1L105,  ,  ,  , FD1_monitor_ready,  ,  , VCC);


--RD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8 at MLABCELL_X3_Y4_N0
RD1L58 = ( RD1_sr[2] & ( ((!N1_irf_reg[2][1] & ((ND1_MonDReg[0]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[0]))) # (PD1L3) ) ) # ( !RD1_sr[2] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & ((ND1_MonDReg[0]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[0])))) ) );


--RD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~9 at MLABCELL_X6_Y2_N48
RD1L13 = ( N1_irf_reg[2][0] & ( ((!H1_splitter_nodes_receive_1[3]) # (!Q1_state[4])) # (N1_virtual_ir_scan_reg) ) );


--RD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~10 at LABCELL_X2_Y1_N39
RD1L14 = ( !N1_virtual_ir_scan_reg & ( (H1_splitter_nodes_receive_1[3] & ((Q1_state[4]) # (Q1_state[3]))) ) );


--PD1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir at LABCELL_X2_Y1_N42
PD1_virtual_state_uir = ( N1_virtual_ir_scan_reg & ( (Q1_state[8] & H1_splitter_nodes_receive_1[3]) ) );


--TD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 at FF_X2_Y4_N22
--register power-up is low

TD2_din_s1 = DFFEAS( , A1L105,  ,  ,  , VC1L1089Q,  ,  , VCC);


--VC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg at FF_X24_Y5_N1
--register power-up is low

VC1_R_wr_dst_reg = DFFEAS(VC1_D_wr_dst_reg, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid at FF_X21_Y6_N14
--register power-up is low

VC1_W_valid = DFFEAS(VC1L903, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren at MLABCELL_X21_Y7_N18
VC1_W_rf_wren = ( VC1_R_wr_dst_reg & ( (BE1_r_sync_rst) # (VC1_W_valid) ) ) # ( !VC1_R_wr_dst_reg & ( BE1_r_sync_rst ) );


--VC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld at FF_X22_Y7_N8
--register power-up is low

VC1_R_ctrl_ld = DFFEAS(VC1L229, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result at FF_X22_Y5_N31
--register power-up is low

VC1_W_cmp_result = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1L344,  ,  , VCC);


--VC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0] at FF_X22_Y6_N19
--register power-up is low

VC1_W_control_rd_data[0] = DFFEAS(VC1L347, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0] at FF_X24_Y5_N59
--register power-up is low

VC1_R_dst_regnum[0] = DFFEAS(VC1L255, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1] at FF_X24_Y5_N26
--register power-up is low

VC1_R_dst_regnum[1] = DFFEAS(VC1L257, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2] at FF_X24_Y5_N44
--register power-up is low

VC1_R_dst_regnum[2] = DFFEAS(VC1L259, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3] at FF_X24_Y5_N56
--register power-up is low

VC1_R_dst_regnum[3] = DFFEAS(VC1L261, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4] at FF_X24_Y5_N47
--register power-up is low

VC1_R_dst_regnum[4] = DFFEAS(VC1L263, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BE1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3] at FF_X7_Y3_N20
--register power-up is low

BE1_altera_reset_synchronizer_int_chain[3] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , BE1_altera_reset_synchronizer_int_chain[2],  ,  , VCC);


--BE1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2] at FF_X7_Y3_N50
--register power-up is low

BE1_altera_reset_synchronizer_int_chain[2] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , BE1_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--BE1_r_sync_rst_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2] at FF_X7_Y3_N2
--register power-up is low

BE1_r_sync_rst_chain[2] = DFFEAS(BE1L23, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--BE1L22 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain~0 at LABCELL_X7_Y3_N3
BE1L22 = (BE1_altera_reset_synchronizer_int_chain[2] & BE1_r_sync_rst_chain[2]);


--VC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid at FF_X21_Y6_N46
--register power-up is low

VC1_R_valid = DFFEAS(VC1L808, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1] at FF_X18_Y7_N28
--register power-up is low

VC1_D_iw[1] = DFFEAS(VC1L626, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  ,  ,  );


--VC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4] at FF_X18_Y7_N25
--register power-up is low

VC1_D_iw[4] = DFFEAS(VC1L632, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  ,  ,  );


--VC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3] at FF_X18_Y7_N31
--register power-up is low

VC1_D_iw[3] = DFFEAS(VC1L630, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  ,  ,  );


--VC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0 at LABCELL_X18_Y5_N0
VC1L250 = ( VC1_D_iw[4] & ( (!VC1_D_iw[1] & (!VC1_D_iw[3] & VC1_D_iw[0])) ) ) # ( !VC1_D_iw[4] & ( (!VC1_D_iw[1] & VC1_D_iw[0]) ) );


--CC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0 at LABCELL_X22_Y8_N57
CC1L8 = ( KC1_WideOr1 & ( VC1_d_read ) );


--VC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt at LABCELL_X22_Y8_N54
VC1_d_read_nxt = ((VC1L738Q & VC1_E_new_inst)) # (CC1L8);


--XB1_src_data[55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[55] at LABCELL_X16_Y6_N21
XB1_src_data[55] = ( XB1_saved_grant[0] & ( ((!CC2_read_accepted & (!VC1_i_read & XB1_saved_grant[1]))) # (CC1L11) ) ) # ( !XB1_saved_grant[0] & ( (!CC2_read_accepted & (!VC1_i_read & XB1_saved_grant[1])) ) );


--ZB2L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|write~0 at LABCELL_X10_Y7_N15
ZB2L17 = ( XB1_saved_grant[0] & ( UB1L14 & ( XB1_src_data[55] ) ) ) # ( !XB1_saved_grant[0] & ( UB1L14 & ( (XB1L55 & XB1_src_data[55]) ) ) ) # ( XB1_saved_grant[0] & ( !UB1L14 & ( (XB1L55 & XB1_src_data[55]) ) ) ) # ( !XB1_saved_grant[0] & ( !UB1L14 & ( (XB1L55 & XB1_src_data[55]) ) ) );


--ZB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0] at FF_X10_Y7_N10
--register power-up is low

ZB2_mem_used[0] = DFFEAS(ZB2L10, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X10_Y7_N51
ZB2L12 = ( ZB2_mem_used[0] & ( AC2_read_latency_shift_reg[0] ) ) # ( !ZB2_mem_used[0] & ( AC2_read_latency_shift_reg[0] ) ) # ( !ZB2_mem_used[0] & ( !AC2_read_latency_shift_reg[0] ) );


--ZB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X10_Y7_N54
ZB2L13 = ( ZB2_mem_used[1] & ( (!ZB2_mem_used[0]) # (!AC2_read_latency_shift_reg[0]) ) );


--ZB2L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2 at LABCELL_X10_Y7_N24
ZB2L14 = ( AC2L42Q & ( ZB2L17 & ( ZB2L13 ) ) ) # ( !AC2L42Q & ( ZB2L17 & ( ((AC2L34 & (FB1_rst1 & !ZB2L12))) # (ZB2L13) ) ) ) # ( AC2L42Q & ( !ZB2L17 & ( ZB2L13 ) ) ) # ( !AC2L42Q & ( !ZB2L17 & ( ZB2L13 ) ) );


--AC2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[1]~0 at LABCELL_X10_Y7_N3
AC2L41 = ( YB2L2 & ( FB1_rst1 ) ) # ( !YB2L2 & ( (FB1_rst1 & XB1_src_data[55]) ) );


--AC2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter~1 at LABCELL_X11_Y7_N12
AC2L43 = ( AC2_wait_latency_counter[1] & ( YB2L2 & ( (!AC2_wait_latency_counter[0] & (AC2L41 & (!XB1_WideOr1 & !ZB2_mem_used[1]))) ) ) ) # ( !AC2_wait_latency_counter[1] & ( YB2L2 & ( (AC2_wait_latency_counter[0] & (AC2L41 & (!XB1_WideOr1 & !ZB2_mem_used[1]))) ) ) ) # ( AC2_wait_latency_counter[1] & ( !YB2L2 & ( (!AC2_wait_latency_counter[0] & (AC2L41 & (!XB1_WideOr1 & !ZB2_mem_used[1]))) ) ) );


--VB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0 at LABCELL_X16_Y7_N30
VB1L1 = ( VC1_F_pc[11] & ( VC1_F_pc[9] & ( (BC2L1 & ((VC1_F_pc[12]) # (VC1_F_pc[13]))) ) ) ) # ( !VC1_F_pc[11] & ( VC1_F_pc[9] & ( (BC2L1 & ((VC1_F_pc[12]) # (VC1_F_pc[13]))) ) ) ) # ( VC1_F_pc[11] & ( !VC1_F_pc[9] & ( (BC2L1 & ((VC1_F_pc[12]) # (VC1_F_pc[13]))) ) ) ) # ( !VC1_F_pc[11] & ( !VC1_F_pc[9] & ( (BC2L1 & (((VC1_F_pc[13] & VC1_F_pc[10])) # (VC1_F_pc[12]))) ) ) );


--NC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X11_Y7_N47
--register power-up is low

NC1_top_priority_reg[0] = DFFEAS(NC1L7, GLOBAL(A1L123), !BE1_r_sync_rst,  , NC1L6,  ,  ,  ,  );


--NC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X11_Y7_N44
--register power-up is low

NC1_top_priority_reg[1] = DFFEAS(NC1L2, GLOBAL(A1L123), !BE1_r_sync_rst,  , NC1L6,  ,  ,  ,  );


--NC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X11_Y7_N42
NC1L2 = ( UB1L14 & ( (!NC1_top_priority_reg[0]) # ((!VB1L1 & NC1_top_priority_reg[1])) ) );


--XB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress at FF_X10_Y6_N43
--register power-up is low

XB1_packet_in_progress = DFFEAS(XB1L5, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|always6~0 at LABCELL_X10_Y7_N42
XB1L2 = ( !XB1_saved_grant[0] & ( UB1L14 & ( (!XB1_packet_in_progress & !XB1L55) ) ) ) # ( XB1_saved_grant[0] & ( !UB1L14 & ( (!XB1_packet_in_progress & !XB1L55) ) ) ) # ( !XB1_saved_grant[0] & ( !UB1L14 & ( (!XB1_packet_in_progress & !XB1L55) ) ) );


--XB1L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0 at LABCELL_X11_Y7_N54
XB1L56 = ( XB1L55 & ( (XB1_saved_grant[0]) # (XB1_saved_grant[1]) ) ) # ( !XB1L55 & ( (UB1L14 & XB1_saved_grant[0]) ) );


--XB1L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1 at LABCELL_X10_Y7_N6
XB1L57 = ( XB1L2 & ( XB1L56 ) ) # ( !XB1L2 & ( XB1L56 & ( (FB1_rst1 & (AC2L34 & (!AC2L42Q & !ZB2_mem_used[1]))) ) ) ) # ( XB1L2 & ( !XB1L56 ) );


--AC2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter~2 at LABCELL_X11_Y7_N24
AC2L44 = ( !AC2_wait_latency_counter[0] & ( AC2_wait_latency_counter[1] & ( (!ZB2_mem_used[1] & (AC2L41 & !XB1_WideOr1)) ) ) ) # ( !AC2_wait_latency_counter[0] & ( !AC2_wait_latency_counter[1] & ( (!ZB2_mem_used[1] & (AC2L41 & (!XB1_WideOr1 & !YB2L2))) ) ) );


--CC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~1 at LABCELL_X10_Y6_N24
CC1L9 = ( CC1_read_accepted & ( KC1_WideOr1 ) );


--CC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~2 at LABCELL_X12_Y6_N0
CC1L10 = ( CC1L9 & ( FB1_rst1 ) ) # ( !CC1L9 & ( FB1_rst1 & ( (CC1L8 & ((!UB1L4) # ((YB2L1 & UB1L7)))) ) ) ) # ( CC1L9 & ( !FB1_rst1 ) );


--NC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X11_Y7_N6
NC1L3 = ( NC1_top_priority_reg[0] & ( NC1_top_priority_reg[1] & ( VB1L1 ) ) ) # ( !NC1_top_priority_reg[0] & ( NC1_top_priority_reg[1] & ( VB1L1 ) ) ) # ( !NC1_top_priority_reg[0] & ( !NC1_top_priority_reg[1] & ( (!UB1L14 & VB1L1) ) ) );


--VC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception at FF_X22_Y6_N13
--register power-up is low

VC1_R_ctrl_exception = DFFEAS(VC1L210, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break at FF_X21_Y5_N5
--register power-up is low

VC1_R_ctrl_break = DFFEAS(VC1L209, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br at FF_X22_Y5_N35
--register power-up is low

VC1_R_ctrl_br = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1L727,  ,  , VCC);


--VC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br at FF_X22_Y5_N26
--register power-up is low

VC1_R_ctrl_uncond_cti_non_br = DFFEAS(VC1L251, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond at FF_X23_Y5_N37
--register power-up is low

VC1_R_ctrl_br_uncond = DFFEAS(VC1L585, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L719 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0 at LABCELL_X22_Y5_N30
VC1L719 = ( VC1_W_cmp_result & ( (!VC1_R_ctrl_br & (!VC1_R_ctrl_br_uncond & !VC1_R_ctrl_uncond_cti_non_br)) ) ) # ( !VC1_W_cmp_result & ( (!VC1_R_ctrl_br_uncond & !VC1_R_ctrl_uncond_cti_non_br) ) );


--VC1L716 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~0 at MLABCELL_X21_Y7_N30
VC1L716 = ( !VC1_R_ctrl_exception & ( VC1L66 & ( ((VC1L719 & !VC1L2)) # (VC1L730Q) ) ) ) # ( !VC1_R_ctrl_exception & ( !VC1L66 & ( (!VC1L719) # ((!VC1L2) # (VC1L730Q)) ) ) );


--VC1L717 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0 at MLABCELL_X21_Y7_N21
VC1L717 = ( !VC1L730Q & ( !VC1_R_ctrl_exception ) );


--VC1L718 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~1 at MLABCELL_X21_Y7_N48
VC1L718 = ( VC1L719 ) # ( !VC1L719 & ( !VC1L717 ) );


--VC1L715 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~1 at MLABCELL_X21_Y7_N3
VC1L715 = ( VC1L717 & ( VC1L718 & ( !VC1L6 ) ) ) # ( VC1L717 & ( !VC1L718 & ( !VC1L70 ) ) );


--JC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|src1_valid~0 at LABCELL_X10_Y7_N39
JC1L2 = (ZB2_mem[0][73] & (AC2_read_latency_shift_reg[0] & ZB2_mem[0][55]));


--JC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003|src1_valid~0 at LABCELL_X16_Y6_N39
JC2L2 = ( ZB4_mem[0][73] & ( (AC4_read_latency_shift_reg[0] & ZB4_mem[0][55]) ) );


--JC3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004|src1_valid~0 at LABCELL_X16_Y7_N24
JC3L2 = (AC5_read_latency_shift_reg[0] & (ZB5_mem[0][73] & ZB5_mem[0][55]));


--VC1L1094 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0 at LABCELL_X17_Y5_N24
VC1L1094 = ( VC1_i_read & ( !VC1_W_valid ) ) # ( !VC1_i_read & ( !VC1_W_valid & ( ((JC2L2) # (JC3L2)) # (JC1L2) ) ) );


--CC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0 at LABCELL_X16_Y5_N36
CC2L2 = ( CC2_read_accepted & ( (!JC3L2 & (!JC1L2 & !JC2L2)) ) );


--EC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0 at LABCELL_X16_Y7_N15
EC1L1 = ( !VC1_F_pc[10] & ( (VC1_F_pc[13] & (!VC1_F_pc[12] & (!VC1_F_pc[9] & !VC1_F_pc[11]))) ) );


--ZB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 at LABCELL_X16_Y6_N6
ZB4L16 = ( !ZB4_mem_used[1] & ( !ND1L186Q ) );


--XB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|saved_grant[1] at FF_X11_Y4_N8
--register power-up is low

XB2_saved_grant[1] = DFFEAS(NC2L3, GLOBAL(A1L123), !BE1_r_sync_rst,  , XB2L56,  ,  ,  ,  );


--XB3_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|saved_grant[1] at FF_X15_Y7_N35
--register power-up is low

XB3_saved_grant[1] = DFFEAS(NC3L3, GLOBAL(A1L123), !BE1_r_sync_rst,  , XB3L60,  ,  ,  ,  );


--CC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1 at LABCELL_X16_Y7_N12
CC2L3 = (!VC1_F_pc[13] & (!VC1_F_pc[12] & (XB3_saved_grant[1] & !ZB5L13Q)));


--CC2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~2 at LABCELL_X16_Y6_N9
CC2L4 = ( !CC2L3 & ( (!EC1L1) # ((!XB2_saved_grant[1]) # (!ZB4L16)) ) );


--CC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~3 at LABCELL_X16_Y5_N39
CC2L5 = ( !VC1_i_read & ( (!JC1L2 & (!JC3L2 & (FB1_rst1 & !JC2L2))) ) );


--CC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~4 at LABCELL_X16_Y5_N12
CC2L6 = ( EC1L2 & ( XB1_saved_grant[1] & ( ((CC2L5 & !CC2L4)) # (CC2L2) ) ) ) # ( !EC1L2 & ( XB1_saved_grant[1] & ( ((CC2L5 & ((!CC2L4) # (YB2L1)))) # (CC2L2) ) ) ) # ( EC1L2 & ( !XB1_saved_grant[1] & ( ((CC2L5 & !CC2L4)) # (CC2L2) ) ) ) # ( !EC1L2 & ( !XB1_saved_grant[1] & ( ((CC2L5 & !CC2L4)) # (CC2L2) ) ) );


--XB3L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_valid~0 at LABCELL_X16_Y7_N42
XB3L58 = ( !CC2_read_accepted & ( !VC1_F_pc[12] & ( (XB3_saved_grant[1] & (!VC1_i_read & (!VC1_F_pc[13] & FB1_rst1))) ) ) );


--XB3_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|WideOr1 at MLABCELL_X15_Y7_N6
XB3_WideOr1 = ( XB3_saved_grant[0] & ( (!XB3L58 & ((!VC1_W_alu_result[15]) # ((!VC1_W_alu_result[14]) # (!UB1L16)))) ) ) # ( !XB3_saved_grant[0] & ( !XB3L58 ) );


--ZB5L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0 at LABCELL_X16_Y7_N51
ZB5L14 = ( XB3L7Q & ( ((XB3_saved_grant[1] & (!VC1_i_read & !CC2_read_accepted))) # (CC1L11) ) ) # ( !XB3L7Q & ( (XB3_saved_grant[1] & (!VC1_i_read & !CC2_read_accepted)) ) );


--YB5L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|local_read~0 at LABCELL_X16_Y7_N6
YB5L1 = (ZB5L14 & !XB3_WideOr1);


--ZB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] at FF_X16_Y7_N19
--register power-up is low

ZB5_mem_used[0] = DFFEAS(ZB5L9, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X16_Y7_N39
ZB5L11 = ( YB5L1 & ( (!ZB5_mem_used[0] & (((ZB5_mem_used[1])))) # (ZB5_mem_used[0] & (!AC5_read_latency_shift_reg[0] & ((ZB5_mem_used[1]) # (FB1_rst1)))) ) ) # ( !YB5L1 & ( (ZB5_mem_used[1] & ((!AC5_read_latency_shift_reg[0]) # (!ZB5_mem_used[0]))) ) );


--VB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src2_valid~0 at LABCELL_X16_Y7_N3
VB1L3 = ( !VC1_i_read & ( (!VC1_F_pc[13] & (!VC1_F_pc[12] & (FB1_rst1 & !CC2_read_accepted))) ) );


--NC3_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X15_Y7_N53
--register power-up is low

NC3_top_priority_reg[0] = DFFEAS(NC3L7, GLOBAL(A1L123), !BE1_r_sync_rst,  , NC3L6,  ,  ,  ,  );


--NC3_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X15_Y7_N49
--register power-up is low

NC3_top_priority_reg[1] = DFFEAS(NC3L2, GLOBAL(A1L123), !BE1_r_sync_rst,  , NC3L6,  ,  ,  ,  );


--NC3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0 at MLABCELL_X15_Y7_N48
NC3L2 = ( NC3_top_priority_reg[0] & ( (UB1L16 & (DC1L6 & (!VB1L3 & NC3_top_priority_reg[1]))) ) ) # ( !NC3_top_priority_reg[0] & ( (UB1L16 & DC1L6) ) );


--XB3_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|packet_in_progress at FF_X15_Y7_N44
--register power-up is low

XB3_packet_in_progress = DFFEAS(XB3L4, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L59 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|update_grant~0 at MLABCELL_X15_Y7_N45
XB3L59 = ( XB3_saved_grant[1] & ( (FB1_rst1 & !ZB5L13Q) ) ) # ( !XB3_saved_grant[1] & ( (FB1_rst1 & (XB3_saved_grant[0] & !ZB5L13Q)) ) );


--XB3L60 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|update_grant~1 at MLABCELL_X15_Y7_N27
XB3L60 = (!XB3_WideOr1 & ((XB3L59))) # (XB3_WideOr1 & (!XB3_packet_in_progress));


--AC7L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg~1 at LABCELL_X13_Y6_N0
AC7L6 = ( UB1L16 & ( W1L1 & ( (!AC7_wait_latency_counter[1] & (DC1L9 & (!ZB7_mem_used[1] $ (AC7_wait_latency_counter[0])))) ) ) ) # ( !UB1L16 & ( W1L1 & ( (!AC7_wait_latency_counter[1] & (DC1L9 & AC7_wait_latency_counter[0])) ) ) ) # ( UB1L16 & ( !W1L1 & ( (!AC7_wait_latency_counter[1] & (DC1L9 & AC7_wait_latency_counter[0])) ) ) ) # ( !UB1L16 & ( !W1L1 & ( (!AC7_wait_latency_counter[1] & (DC1L9 & AC7_wait_latency_counter[0])) ) ) );


--ZB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0] at FF_X13_Y6_N11
--register power-up is low

ZB7_mem_used[0] = DFFEAS(ZB7L3, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB7L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X13_Y6_N48
ZB7L5 = ( ZB7_mem_used[0] & ( (!AC7_read_latency_shift_reg[0] & (((FB1_rst1 & AC7L6)) # (ZB7_mem_used[1]))) ) ) # ( !ZB7_mem_used[0] & ( ZB7_mem_used[1] ) );


--AC7L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]~0 at LABCELL_X13_Y6_N54
AC7L11 = ( UB1L16 & ( W1L1 & ( (DC1L9 & (!ZB7_mem_used[1] & ((AC7_wait_latency_counter[0]) # (AC7_wait_latency_counter[1])))) ) ) ) # ( UB1L16 & ( !W1L1 & ( (DC1L9 & (!ZB7_mem_used[1] & ((!AC7_wait_latency_counter[0]) # (AC7_wait_latency_counter[1])))) ) ) );


--AC7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter~1 at LABCELL_X13_Y6_N51
AC7L12 = ( AC7L11 & ( !AC7_wait_latency_counter[0] $ (!AC7_wait_latency_counter[1]) ) );


--AC7L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter~2 at LABCELL_X13_Y6_N12
AC7L13 = (AC7L11 & !AC7_wait_latency_counter[0]);


--UB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~7 at LABCELL_X12_Y6_N6
UB1L13 = ( DC1L8 & ( (!AC3_wait_latency_counter[1] & (AC3L3Q & (!YB3L1 $ (!AC3_wait_latency_counter[0])))) ) );


--ZB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] at FF_X11_Y6_N10
--register power-up is low

ZB3_mem_used[0] = DFFEAS(ZB3L3, GLOBAL(A1L123), CE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X11_Y6_N30
ZB3L5 = ( AC3_read_latency_shift_reg[0] & ( (!ZB3_mem_used[0] & ZB3_mem_used[1]) ) ) # ( !AC3_read_latency_shift_reg[0] & ( ((ZB3_mem_used[0] & (FB1_rst1 & UB1L13))) # (ZB3_mem_used[1]) ) );


--CE3_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X13_Y6_N59
--register power-up is low

CE3_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L123), key0_d3,  ,  , CE3_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--AC3L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 at LABCELL_X11_Y6_N3
AC3L14 = ( !ZB3_mem_used[1] & ( FB1_rst1 ) );


--AC3L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1 at LABCELL_X12_Y6_N18
AC3L15 = ( AC3L3Q & ( DC1L8 & ( (AC3L14 & ((!YB3L1 $ (AC3_wait_latency_counter[0])) # (AC3_wait_latency_counter[1]))) ) ) );


--AC3L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2 at LABCELL_X12_Y6_N9
AC3L17 = ( AC3L15 & ( !AC3_wait_latency_counter[0] $ (!AC3_wait_latency_counter[1]) ) );


--AC3L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~3 at LABCELL_X11_Y6_N0
AC3L18 = ( AC3L15 & ( !AC3_wait_latency_counter[0] ) );


--ZB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] at FF_X10_Y6_N16
--register power-up is low

ZB1_mem_used[0] = DFFEAS(ZB1L3, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X13_Y7_N57
ZB1L6 = ( ZB1_mem_used[0] & ( (!AC1_read_latency_shift_reg[0] & (((ZB1L5 & UB1L10)) # (ZB1_mem_used[1]))) ) ) # ( !ZB1_mem_used[0] & ( ZB1_mem_used[1] ) );


--U1L67 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0 at LABCELL_X11_Y5_N24
U1L67 = ( DC1L5 & ( (!ZB1_mem_used[1] & (!U1_av_waitrequest & FB1_rst1)) ) );


--U1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1 at LABCELL_X11_Y5_N21
U1L68 = ( U1L67 & ( (CC1L11) # (W1L1) ) );


--UB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0 at LABCELL_X12_Y7_N24
UB1L15 = ( !UB1L6 & ( !DC1L8 & ( (!DC1L5 & (!DC1L6 & (DC1L2 & UB1L16))) ) ) );


--NC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] at FF_X11_Y4_N5
--register power-up is low

NC2_top_priority_reg[0] = DFFEAS(NC2L7, GLOBAL(A1L123), !BE1_r_sync_rst,  , NC2L6,  ,  ,  ,  );


--NC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1] at FF_X11_Y4_N1
--register power-up is low

NC2_top_priority_reg[1] = DFFEAS(NC2L2, GLOBAL(A1L123), !BE1_r_sync_rst,  , NC2L6,  ,  ,  ,  );


--VB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0 at LABCELL_X11_Y4_N21
VB1L2 = ( EC1L1 & ( BC2L1 ) );


--NC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0 at LABCELL_X11_Y4_N0
NC2L2 = ( UB1L15 & ( (!NC2_top_priority_reg[0]) # ((!VB1L2 & NC2_top_priority_reg[1])) ) );


--XB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|packet_in_progress at FF_X11_Y4_N14
--register power-up is low

XB2_packet_in_progress = DFFEAS(XB2L4, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB2L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|update_grant~0 at LABCELL_X11_Y4_N42
XB2L56 = ( XB2_saved_grant[0] & ( UB1L15 & ( ZB4L16 ) ) ) # ( !XB2_saved_grant[0] & ( UB1L15 & ( (!XB2_saved_grant[1] & (((!XB2_packet_in_progress)))) # (XB2_saved_grant[1] & ((!VB1L2 & ((!XB2_packet_in_progress))) # (VB1L2 & (ZB4L16)))) ) ) ) # ( XB2_saved_grant[0] & ( !UB1L15 & ( (!XB2_saved_grant[1] & (((!XB2_packet_in_progress)))) # (XB2_saved_grant[1] & ((!VB1L2 & ((!XB2_packet_in_progress))) # (VB1L2 & (ZB4L16)))) ) ) ) # ( !XB2_saved_grant[0] & ( !UB1L15 & ( (!XB2_saved_grant[1] & (((!XB2_packet_in_progress)))) # (XB2_saved_grant[1] & ((!VB1L2 & ((!XB2_packet_in_progress))) # (VB1L2 & (ZB4L16)))) ) ) );


--YC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write at FF_X16_Y6_N25
--register power-up is low

YC1_write = DFFEAS(YC1L129, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--YC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8] at FF_X12_Y8_N26
--register power-up is low

YC1_address[8] = DFFEAS(XB2_src_data[46], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access at FF_X8_Y4_N8
--register power-up is low

ND1_jtag_ram_access = DFFEAS(ND1L127, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L184 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 at MLABCELL_X15_Y4_N54
ND1L184 = (ND1L128Q & !YC1_address[8]);


--YC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read at FF_X16_Y6_N44
--register power-up is low

YC1_read = DFFEAS(YC1L82, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready at FF_X16_Y6_N5
--register power-up is low

ND1_avalon_ociram_readdata_ready = DFFEAS(ND1L125, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L185 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 at LABCELL_X16_Y6_N0
ND1L185 = ( YC1_read & ( (!ND1_waitrequest) # ((!YC1_write & ((!ND1_avalon_ociram_readdata_ready))) # (YC1_write & (ND1L184))) ) ) # ( !YC1_read & ( ((!YC1_write) # (!ND1_waitrequest)) # (ND1L184) ) );


--XB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_valid~0 at LABCELL_X11_Y4_N15
XB2L55 = ( EC1L1 & ( (BC2L1 & XB2_saved_grant[1]) ) );


--XB2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|WideOr1 at LABCELL_X12_Y7_N30
XB2_WideOr1 = ( !XB2L55 & ( UB1L11 ) ) # ( !XB2L55 & ( !UB1L11 & ( (!DC1L2) # (((!UB1L16) # (!XB2_saved_grant[0])) # (DC1L6)) ) ) );


--ZB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 at LABCELL_X16_Y6_N15
ZB4L13 = ( XB2_saved_grant[1] & ( (!CC1L11 & (((!VC1_i_read & !CC2_read_accepted)))) # (CC1L11 & (((!VC1_i_read & !CC2_read_accepted)) # (XB2_saved_grant[0]))) ) ) # ( !XB2_saved_grant[1] & ( (CC1L11 & XB2_saved_grant[0]) ) );


--ZB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] at FF_X16_Y6_N56
--register power-up is low

ZB4_mem_used[0] = DFFEAS(ZB4L9, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 at LABCELL_X16_Y6_N30
ZB4L11 = ( ZB4_mem_used[1] & ( ND1_waitrequest & ( (!AC4_read_latency_shift_reg[0]) # (!ZB4_mem_used[0]) ) ) ) # ( ZB4_mem_used[1] & ( !ND1_waitrequest & ( (!AC4_read_latency_shift_reg[0]) # (!ZB4_mem_used[0]) ) ) ) # ( !ZB4_mem_used[1] & ( !ND1_waitrequest & ( (!AC4_read_latency_shift_reg[0] & (!XB2_WideOr1 & (ZB4_mem_used[0] & ZB4L13))) ) ) );


--CC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0 at LABCELL_X12_Y6_N48
CC1L5 = ( !W1L1 & ( (!CC1L11 & !CC1_end_begintransfer) ) );


--CC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1 at LABCELL_X12_Y6_N45
CC1L6 = ( !CC1L5 & ( (!FB1_rst1) # ((UB1L4 & ((!YB2L1) # (!UB1L7)))) ) );


--AC2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~0 at LABCELL_X10_Y7_N30
AC2L37 = ( !AC2L42Q & ( !ZB2_mem_used[1] & ( (AC2L34 & (FB1_rst1 & ZB2L17)) ) ) );


--ZB2_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem[1][73] at FF_X10_Y7_N49
--register power-up is low

ZB2_mem[1][73] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , ZB2L15,  ,  , VCC);


--ZB2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem~0 at LABCELL_X11_Y7_N3
ZB2L15 = ( ZB2_mem_used[1] & ( ZB2_mem[1][73] ) ) # ( !ZB2_mem_used[1] & ( XB1_saved_grant[1] ) );


--ZB2_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem[1][55] at FF_X10_Y7_N2
--register power-up is low

ZB2_mem[1][55] = DFFEAS(ZB2L16, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem~1 at LABCELL_X10_Y7_N0
ZB2L16 = ( ZB2_mem_used[1] & ( ZB2_mem[1][55] ) ) # ( !ZB2_mem_used[1] & ( XB1_src_data[55] ) );


--AC4L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 at LABCELL_X16_Y6_N48
AC4L36 = ( ZB4L16 & ( (ZB4L13 & (FB1_rst1 & !XB2_WideOr1)) ) );


--ZB4_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73] at FF_X15_Y6_N59
--register power-up is low

ZB4_mem[1][73] = DFFEAS(ZB4L14, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 at MLABCELL_X15_Y6_N57
ZB4L14 = ( ZB4_mem[1][73] & ( ZB4_mem_used[1] ) ) # ( ZB4_mem[1][73] & ( !ZB4_mem_used[1] & ( XB2_saved_grant[1] ) ) ) # ( !ZB4_mem[1][73] & ( !ZB4_mem_used[1] & ( XB2_saved_grant[1] ) ) );


--ZB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X16_Y6_N36
ZB4L12 = (!ZB4_mem_used[0]) # (AC4_read_latency_shift_reg[0]);


--ZB4_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55] at FF_X16_Y6_N14
--register power-up is low

ZB4_mem[1][55] = DFFEAS(ZB4L15, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 at LABCELL_X16_Y6_N12
ZB4L15 = ( ZB4L13 & ( (!ZB4_mem_used[1]) # (ZB4_mem[1][55]) ) ) # ( !ZB4L13 & ( (ZB4_mem_used[1] & ZB4_mem[1][55]) ) );


--AC5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0 at LABCELL_X16_Y7_N21
AC5L3 = ( YB5L1 & ( (FB1_rst1 & !ZB5L13Q) ) );


--ZB5_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73] at FF_X16_Y7_N50
--register power-up is low

ZB5_mem[1][73] = DFFEAS(ZB5L15, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1 at LABCELL_X16_Y7_N48
ZB5L15 = ( ZB5_mem_used[1] & ( ZB5_mem[1][73] ) ) # ( !ZB5_mem_used[1] & ( XB3_saved_grant[1] ) );


--ZB5L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 at LABCELL_X16_Y7_N36
ZB5L12 = (!ZB5_mem_used[0]) # (AC5_read_latency_shift_reg[0]);


--ZB5_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55] at FF_X16_Y7_N11
--register power-up is low

ZB5_mem[1][55] = DFFEAS(ZB5L16, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2 at LABCELL_X16_Y7_N9
ZB5L16 = (!ZB5L13Q & (ZB5L14)) # (ZB5L13Q & ((ZB5_mem[1][55])));


--AC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 at LABCELL_X12_Y5_N24
AC1L35 = ( !ZB1_mem_used[1] & ( FB1_rst1 ) );


--AC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1 at LABCELL_X10_Y6_N12
AC1L36 = ( U1L69Q & ( (DC1L5 & (CC1L11 & AC1L35)) ) );


--AC3L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 at LABCELL_X11_Y6_N6
AC3L11 = (UB1L9 & UB1L16);


--AC6L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0 at LABCELL_X13_Y7_N0
AC6L12 = ( UB1L5 & ( (!ZB6_mem_used[1] & ZB1L5) ) );


--AC7L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg~2 at LABCELL_X13_Y6_N6
AC7L7 = (FB1_rst1 & AC7L5);


--ZB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X13_Y7_N30
ZB6L3 = ( UB1L5 & ( (!ZB6_mem_used[1] & (((!AC6_read_latency_shift_reg[0] & ZB6_mem_used[0])) # (ZB1L5))) # (ZB6_mem_used[1] & (((ZB6_mem_used[0])))) ) ) # ( !UB1L5 & ( (ZB6_mem_used[0] & ((!AC6_read_latency_shift_reg[0]) # (ZB6_mem_used[1]))) ) );


--VC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11] at FF_X18_Y7_N52
--register power-up is low

VC1_D_iw[11] = DFFEAS(VC1L646, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  ,  ,  );


--VC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13] at FF_X21_Y6_N49
--register power-up is low

VC1_D_iw[13] = DFFEAS(VC1L650, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  ,  ,  );


--VC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15] at FF_X21_Y8_N49
--register power-up is low

VC1_D_iw[15] = DFFEAS(VC1L654, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  ,  ,  );


--VC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16] at FF_X18_Y7_N49
--register power-up is low

VC1_D_iw[16] = DFFEAS(VC1L656, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  ,  ,  );


--VC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0 at LABCELL_X19_Y5_N3
VC1L596 = ( VC1_D_iw[15] & ( !VC1_D_iw[11] & ( (!VC1_D_iw[13] & (VC1_D_iw[14] & (VC1_D_iw[12] & !VC1_D_iw[16]))) ) ) );


--VC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5] at FF_X18_Y7_N19
--register power-up is low

VC1_D_iw[5] = DFFEAS(VC1L634, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  ,  ,  );


--VC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0 at LABCELL_X18_Y5_N24
VC1L581 = ( VC1_D_iw[5] & ( VC1_D_iw[4] & ( (!VC1_D_iw[2] & (VC1_D_iw[1] & (!VC1_D_iw[0] & VC1_D_iw[3]))) ) ) );


--VC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1 at LABCELL_X19_Y5_N0
VC1L597 = ( VC1_D_iw[11] & ( !VC1_D_iw[15] & ( (!VC1_D_iw[13] & (VC1_D_iw[14] & (!VC1_D_iw[16] & VC1_D_iw[12]))) ) ) );


--VC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0 at MLABCELL_X21_Y5_N0
VC1L208 = ( !VC1_D_iw[14] & ( VC1_D_iw[15] ) );


--VC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0 at MLABCELL_X21_Y5_N45
VC1L230 = ( !VC1_D_iw[16] & ( (VC1_D_iw[13] & (VC1_D_iw[12] & (!VC1_D_iw[11] & VC1L581))) ) );


--VC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right at FF_X21_Y5_N40
--register power-up is low

VC1_R_ctrl_shift_rot_right = DFFEAS(VC1L244, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~0 at MLABCELL_X25_Y7_N15
VC1L449 = ( VC1_E_shift_rot_result[4] & ( VC1_R_ctrl_shift_rot_right & ( VC1_E_shift_rot_result[6] ) ) ) # ( !VC1_E_shift_rot_result[4] & ( VC1_R_ctrl_shift_rot_right & ( VC1_E_shift_rot_result[6] ) ) ) # ( VC1_E_shift_rot_result[4] & ( !VC1_R_ctrl_shift_rot_right ) );


--VC1L301 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0 at LABCELL_X22_Y5_N45
VC1L301 = ( VC1L581 & ( VC1_D_iw[15] ) ) # ( !VC1L581 & ( VC1_D_iw[4] ) );


--VC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2 at LABCELL_X19_Y5_N30
VC1L598 = ( VC1_D_iw[14] & ( !VC1_D_iw[15] & ( (!VC1_D_iw[16] & (!VC1_D_iw[13] & (!VC1_D_iw[12] & !VC1_D_iw[11]))) ) ) );


--VC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1 at LABCELL_X18_Y5_N33
VC1L582 = ( VC1_D_iw[3] & ( !VC1_D_iw[2] & ( (!VC1_D_iw[1] & (VC1_D_iw[5] & (!VC1_D_iw[4] & !VC1_D_iw[0]))) ) ) );


--VC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2 at LABCELL_X18_Y5_N51
VC1L583 = ( !VC1_D_iw[5] & ( VC1_D_iw[3] & ( (!VC1_D_iw[0] & (!VC1_D_iw[2] & (!VC1_D_iw[4] & !VC1_D_iw[1]))) ) ) );


--VC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3 at LABCELL_X18_Y5_N6
VC1L584 = ( VC1_D_iw[3] & ( !VC1_D_iw[4] & ( (!VC1_D_iw[0] & (VC1_D_iw[2] & (VC1_D_iw[1] & !VC1_D_iw[5]))) ) ) );


--VC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4 at LABCELL_X23_Y5_N36
VC1L585 = ( VC1_D_iw[2] & ( !VC1_D_iw[0] & ( (!VC1_D_iw[5] & (VC1_D_iw[1] & (!VC1_D_iw[3] & !VC1_D_iw[4]))) ) ) );


--VC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5 at LABCELL_X18_Y5_N36
VC1L586 = ( VC1_D_iw[3] & ( !VC1_D_iw[5] & ( (!VC1_D_iw[0] & (!VC1_D_iw[2] & (!VC1_D_iw[1] & VC1_D_iw[4]))) ) ) );


--VC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6 at LABCELL_X18_Y5_N48
VC1L587 = ( !VC1_D_iw[3] & ( VC1_D_iw[5] & ( (!VC1_D_iw[0] & (!VC1_D_iw[2] & (!VC1_D_iw[1] & !VC1_D_iw[4]))) ) ) );


--VC1L299 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0 at LABCELL_X22_Y5_N0
VC1L299 = ( VC1L199 ) # ( !VC1L199 & ( VC1L301 ) );


--VC1L300 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1 at MLABCELL_X21_Y5_N9
VC1L300 = ( VC1_D_iw[14] & ( (VC1L581) # (VC1_D_iw[3]) ) ) # ( !VC1_D_iw[14] & ( (VC1_D_iw[3] & !VC1L581) ) );


--VC1L298 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1 at LABCELL_X22_Y7_N21
VC1L298 = ( VC1L300 ) # ( !VC1L300 & ( VC1L199 ) );


--VC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R at FF_X21_Y6_N56
--register power-up is low

VC1_E_valid_from_R = DFFEAS(VC1L580, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr at FF_X24_Y5_N13
--register power-up is low

VC1_R_ctrl_retaddr = DFFEAS(VC1L239, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L776 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0 at MLABCELL_X21_Y6_N36
VC1L776 = ( VC1_R_valid & ( VC1_R_ctrl_retaddr ) ) # ( !VC1_R_valid & ( VC1_R_ctrl_retaddr & ( (VC1_E_valid_from_R & VC1L731Q) ) ) ) # ( VC1_R_valid & ( !VC1_R_ctrl_retaddr & ( (VC1_E_valid_from_R & VC1L731Q) ) ) ) # ( !VC1_R_valid & ( !VC1_R_ctrl_retaddr & ( (VC1_E_valid_from_R & VC1L731Q) ) ) );


--VC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct at FF_X22_Y5_N4
--register power-up is low

VC1_R_ctrl_jmp_direct = DFFEAS(VC1L227, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L777 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1 at LABCELL_X22_Y5_N27
VC1L777 = ( VC1_R_ctrl_jmp_direct & ( VC1_E_valid_from_R ) );


--VC1L765 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~2 at MLABCELL_X25_Y7_N24
VC1L765 = ( VC1L22 & ( ((!VC1L777 & (AD1_q_b[5])) # (VC1L777 & ((VC1_D_iw[9])))) # (VC1L776) ) ) # ( !VC1L22 & ( (!VC1L776 & ((!VC1L777 & (AD1_q_b[5])) # (VC1L777 & ((VC1_D_iw[9]))))) ) );


--VC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot at FF_X21_Y5_N52
--register power-up is low

VC1_R_ctrl_src_imm5_shift_rot = DFFEAS(VC1L249, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16 at FF_X23_Y5_N31
--register power-up is low

VC1_R_ctrl_hi_imm16 = DFFEAS(VC1L215, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero at FF_X24_Y5_N31
--register power-up is low

VC1_R_ctrl_force_src2_zero = DFFEAS(VC1L214, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L527 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~0 at MLABCELL_X25_Y5_N45
VC1L527 = ( VC1_R_ctrl_force_src2_zero ) # ( !VC1_R_ctrl_force_src2_zero & ( (VC1_R_ctrl_src_imm5_shift_rot) # (VC1_R_ctrl_hi_imm16) ) );


--VC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm at FF_X22_Y5_N17
--register power-up is low

VC1_R_src2_use_imm = DFFEAS(VC1L802, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub at FF_X21_Y5_N19
--register power-up is low

VC1_E_alu_sub = DFFEAS(VC1L343, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3 at LABCELL_X19_Y5_N24
VC1L599 = ( VC1_D_iw[12] & ( !VC1_D_iw[15] & ( (VC1_D_iw[16] & (!VC1_D_iw[14] & (VC1_D_iw[13] & !VC1_D_iw[11]))) ) ) );


--VC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl at LABCELL_X23_Y6_N15
VC1_D_op_rdctl = (VC1L581 & VC1L599);


--VC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4 at LABCELL_X19_Y5_N33
VC1L600 = ( VC1_D_iw[15] & ( !VC1_D_iw[14] & ( (!VC1_D_iw[16] & (!VC1_D_iw[13] & (!VC1_D_iw[11] & !VC1_D_iw[12]))) ) ) );


--VC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5 at LABCELL_X19_Y5_N54
VC1L601 = ( VC1_D_iw[15] & ( !VC1_D_iw[13] & ( (!VC1_D_iw[12] & (!VC1_D_iw[14] & (!VC1_D_iw[11] & VC1_D_iw[16]))) ) ) );


--VC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0 at LABCELL_X18_Y5_N21
VC1L205 = (VC1L581 & (((VC1L601) # (VC1L200)) # (VC1L600)));


--VC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7 at LABCELL_X18_Y5_N39
VC1L588 = ( VC1_D_iw[5] & ( !VC1_D_iw[3] & ( (!VC1_D_iw[0] & (!VC1_D_iw[2] & (VC1_D_iw[4] & !VC1_D_iw[1]))) ) ) );


--VC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8 at LABCELL_X18_Y5_N12
VC1L589 = ( !VC1_D_iw[1] & ( VC1_D_iw[4] & ( (!VC1_D_iw[2] & (!VC1_D_iw[5] & (!VC1_D_iw[0] & !VC1_D_iw[3]))) ) ) );


--VC1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0 at LABCELL_X22_Y5_N9
VC1L727 = ( VC1_D_iw[4] & ( VC1_D_iw[1] & ( (!VC1_D_iw[0] & (VC1_D_iw[2] & ((!VC1_D_iw[5]) # (!VC1_D_iw[3])))) ) ) ) # ( !VC1_D_iw[4] & ( VC1_D_iw[1] & ( (!VC1_D_iw[0] & VC1_D_iw[2]) ) ) );


--VC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1 at LABCELL_X18_Y5_N57
VC1L206 = ( !VC1L583 & ( (!VC1L589 & !VC1L727) ) );


--VC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2 at LABCELL_X18_Y5_N42
VC1L207 = ( VC1L205 & ( VC1L587 ) ) # ( !VC1L205 & ( VC1L587 ) ) # ( VC1L205 & ( !VC1L587 ) ) # ( !VC1L205 & ( !VC1L587 & ( (((!VC1L206) # (VC1L582)) # (VC1L588)) # (VC1L586) ) ) );


--VC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~1 at MLABCELL_X25_Y7_N54
VC1L448 = (!VC1_R_ctrl_shift_rot_right & ((VC1_E_shift_rot_result[3]))) # (VC1_R_ctrl_shift_rot_right & (VC1_E_shift_rot_result[5]));


--VC1L800 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0 at MLABCELL_X25_Y5_N12
VC1L800 = ( !VC1_R_src2_use_imm & ( !VC1_R_ctrl_src_imm5_shift_rot ) );


--VC1L799 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1 at MLABCELL_X25_Y8_N6
VC1L799 = ( AD2_q_b[4] & ( (!VC1_R_ctrl_force_src2_zero & (!VC1_R_ctrl_hi_imm16 & ((VC1_D_iw[10]) # (VC1L800)))) ) ) # ( !AD2_q_b[4] & ( (!VC1_R_ctrl_force_src2_zero & (!VC1L800 & (VC1_D_iw[10] & !VC1_R_ctrl_hi_imm16))) ) );


--VC1L764 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~3 at MLABCELL_X25_Y7_N6
VC1L764 = ( VC1L777 & ( VC1L776 & ( VC1L26 ) ) ) # ( !VC1L777 & ( VC1L776 & ( VC1L26 ) ) ) # ( VC1L777 & ( !VC1L776 & ( VC1_D_iw[8] ) ) ) # ( !VC1L777 & ( !VC1L776 & ( AD1_q_b[4] ) ) );


--VC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~2 at LABCELL_X29_Y7_N27
VC1L459 = ( VC1_R_ctrl_shift_rot_right & ( VC1_E_shift_rot_result[16] ) ) # ( !VC1_R_ctrl_shift_rot_right & ( VC1_E_shift_rot_result[14] ) );


--VC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19] at FF_X18_Y7_N4
--register power-up is low

VC1_D_iw[19] = DFFEAS(VC1L662, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  ,  ,  );


--VC1L775 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~4 at LABCELL_X27_Y7_N3
VC1L775 = ( VC1L777 & ( (!VC1L776 & (VC1_D_iw[19])) # (VC1L776 & ((VC1L2))) ) ) # ( !VC1L777 & ( (!VC1L776 & ((AD1_q_b[15]))) # (VC1L776 & (VC1L2)) ) );


--VC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21] at FF_X23_Y5_N13
--register power-up is low

VC1_D_iw[21] = DFFEAS(VC1L666, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  ,  ,  );


--VC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~3 at LABCELL_X29_Y7_N42
VC1L458 = ( VC1_E_shift_rot_result[15] & ( (VC1_R_ctrl_shift_rot_right) # (VC1_E_shift_rot_result[13]) ) ) # ( !VC1_E_shift_rot_result[15] & ( (VC1_E_shift_rot_result[13] & !VC1_R_ctrl_shift_rot_right) ) );


--VC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20] at FF_X23_Y5_N46
--register power-up is low

VC1_D_iw[20] = DFFEAS(VC1L664, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  ,  ,  );


--VC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18] at FF_X18_Y7_N34
--register power-up is low

VC1_D_iw[18] = DFFEAS(VC1L660, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L720,  ,  ,  ,  );


--VC1L774 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~5 at LABCELL_X27_Y7_N21
VC1L774 = ( VC1L777 & ( (!VC1L776 & (VC1_D_iw[18])) # (VC1L776 & ((VC1L6))) ) ) # ( !VC1L777 & ( (!VC1L776 & ((AD1_q_b[14]))) # (VC1L776 & (VC1L6)) ) );


--VC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~4 at LABCELL_X29_Y7_N24
VC1L457 = ( VC1_R_ctrl_shift_rot_right & ( VC1_E_shift_rot_result[14] ) ) # ( !VC1_R_ctrl_shift_rot_right & ( VC1L415Q ) );


--VC1L773 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~6 at LABCELL_X27_Y7_N15
VC1L773 = ( VC1L776 & ( VC1L18 ) ) # ( !VC1L776 & ( (!VC1L777 & ((AD1_q_b[13]))) # (VC1L777 & (VC1_D_iw[17])) ) );


--VC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~5 at LABCELL_X29_Y7_N45
VC1L456 = ( VC1_E_shift_rot_result[11] & ( (!VC1_R_ctrl_shift_rot_right) # (VC1_E_shift_rot_result[13]) ) ) # ( !VC1_E_shift_rot_result[11] & ( (VC1_E_shift_rot_result[13] & VC1_R_ctrl_shift_rot_right) ) );


--VC1L772 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~7 at LABCELL_X27_Y7_N48
VC1L772 = ( AD1_q_b[12] & ( (!VC1L776 & (((!VC1L777) # (VC1_D_iw[16])))) # (VC1L776 & (VC1L14)) ) ) # ( !AD1_q_b[12] & ( (!VC1L776 & (((VC1_D_iw[16] & VC1L777)))) # (VC1L776 & (VC1L14)) ) );


--VC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~6 at LABCELL_X29_Y7_N15
VC1L455 = (!VC1_R_ctrl_shift_rot_right & (VC1_E_shift_rot_result[10])) # (VC1_R_ctrl_shift_rot_right & ((VC1_E_shift_rot_result[12])));


--VC1L771 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~8 at LABCELL_X27_Y7_N9
VC1L771 = ( AD1_q_b[11] & ( (!VC1L776 & ((!VC1L777) # ((VC1_D_iw[15])))) # (VC1L776 & (((VC1L10)))) ) ) # ( !AD1_q_b[11] & ( (!VC1L776 & (VC1L777 & ((VC1_D_iw[15])))) # (VC1L776 & (((VC1L10)))) ) );


--VC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~7 at MLABCELL_X25_Y7_N0
VC1L454 = (!VC1_R_ctrl_shift_rot_right & (VC1_E_shift_rot_result[9])) # (VC1_R_ctrl_shift_rot_right & ((VC1_E_shift_rot_result[11])));


--VC1L770 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~9 at LABCELL_X23_Y8_N39
VC1L770 = ( VC1L30 & ( AD1_q_b[10] & ( ((!VC1L777) # (VC1_D_iw[14])) # (VC1L776) ) ) ) # ( !VC1L30 & ( AD1_q_b[10] & ( (!VC1L776 & ((!VC1L777) # (VC1_D_iw[14]))) ) ) ) # ( VC1L30 & ( !AD1_q_b[10] & ( ((VC1_D_iw[14] & VC1L777)) # (VC1L776) ) ) ) # ( !VC1L30 & ( !AD1_q_b[10] & ( (!VC1L776 & (VC1_D_iw[14] & VC1L777)) ) ) );


--VC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~8 at MLABCELL_X25_Y7_N3
VC1L453 = (!VC1_R_ctrl_shift_rot_right & (VC1_E_shift_rot_result[8])) # (VC1_R_ctrl_shift_rot_right & ((VC1_E_shift_rot_result[10])));


--VC1L769 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~10 at MLABCELL_X25_Y7_N51
VC1L769 = ( VC1L34 & ( ((!VC1L777 & ((AD1_q_b[9]))) # (VC1L777 & (VC1_D_iw[13]))) # (VC1L776) ) ) # ( !VC1L34 & ( (!VC1L776 & ((!VC1L777 & ((AD1_q_b[9]))) # (VC1L777 & (VC1_D_iw[13])))) ) );


--VC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~9 at MLABCELL_X25_Y7_N30
VC1L452 = (!VC1_R_ctrl_shift_rot_right & (VC1_E_shift_rot_result[7])) # (VC1_R_ctrl_shift_rot_right & ((VC1_E_shift_rot_result[9])));


--VC1L768 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~11 at MLABCELL_X25_Y7_N18
VC1L768 = ( VC1L38 & ( ((!VC1L777 & (AD1_q_b[8])) # (VC1L777 & ((VC1_D_iw[12])))) # (VC1L776) ) ) # ( !VC1L38 & ( (!VC1L776 & ((!VC1L777 & (AD1_q_b[8])) # (VC1L777 & ((VC1_D_iw[12]))))) ) );


--VC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~10 at MLABCELL_X25_Y7_N33
VC1L451 = (!VC1_R_ctrl_shift_rot_right & (VC1_E_shift_rot_result[6])) # (VC1_R_ctrl_shift_rot_right & ((VC1_E_shift_rot_result[8])));


--VC1L767 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~12 at LABCELL_X24_Y8_N45
VC1L767 = ( VC1_D_iw[11] & ( VC1L777 & ( (!VC1L776) # (VC1L42) ) ) ) # ( !VC1_D_iw[11] & ( VC1L777 & ( (VC1L42 & VC1L776) ) ) ) # ( VC1_D_iw[11] & ( !VC1L777 & ( (!VC1L776 & ((AD1_q_b[7]))) # (VC1L776 & (VC1L42)) ) ) ) # ( !VC1_D_iw[11] & ( !VC1L777 & ( (!VC1L776 & ((AD1_q_b[7]))) # (VC1L776 & (VC1L42)) ) ) );


--VC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~11 at MLABCELL_X25_Y7_N36
VC1L450 = ( VC1_E_shift_rot_result[7] & ( (VC1_R_ctrl_shift_rot_right) # (VC1_E_shift_rot_result[5]) ) ) # ( !VC1_E_shift_rot_result[7] & ( (VC1_E_shift_rot_result[5] & !VC1_R_ctrl_shift_rot_right) ) );


--VC1L766 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~13 at MLABCELL_X25_Y7_N48
VC1L766 = ( AD1_q_b[6] & ( (!VC1L776 & ((!VC1L777) # ((VC1_D_iw[10])))) # (VC1L776 & (((VC1L46)))) ) ) # ( !AD1_q_b[6] & ( (!VC1L776 & (VC1L777 & (VC1_D_iw[10]))) # (VC1L776 & (((VC1L46)))) ) );


--VC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~12 at MLABCELL_X25_Y7_N42
VC1L446 = ( VC1_R_ctrl_shift_rot_right & ( VC1_E_shift_rot_result[3] ) ) # ( !VC1_R_ctrl_shift_rot_right & ( VC1_E_shift_rot_result[1] ) );


--VC1L762 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~14 at MLABCELL_X25_Y7_N21
VC1L762 = ( VC1_D_iw[6] & ( (!VC1L776 & (((AD1_q_b[2])) # (VC1L777))) # (VC1L776 & (((VC1L50)))) ) ) # ( !VC1_D_iw[6] & ( (!VC1L776 & (!VC1L777 & ((AD1_q_b[2])))) # (VC1L776 & (((VC1L50)))) ) );


--VC1L797 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2 at MLABCELL_X25_Y8_N3
VC1L797 = ( VC1_D_iw[8] & ( (!VC1_R_ctrl_force_src2_zero & (!VC1_R_ctrl_hi_imm16 & ((!VC1L800) # (AD2_q_b[2])))) ) ) # ( !VC1_D_iw[8] & ( (!VC1_R_ctrl_force_src2_zero & (VC1L800 & (!VC1_R_ctrl_hi_imm16 & AD2_q_b[2]))) ) );


--VC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~13 at MLABCELL_X25_Y7_N57
VC1L447 = (!VC1_R_ctrl_shift_rot_right & (VC1_E_shift_rot_result[2])) # (VC1_R_ctrl_shift_rot_right & ((VC1_E_shift_rot_result[4])));


--VC1L763 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~15 at MLABCELL_X25_Y7_N27
VC1L763 = ( VC1L54 & ( ((!VC1L777 & ((AD1_q_b[3]))) # (VC1L777 & (VC1_D_iw[7]))) # (VC1L776) ) ) # ( !VC1L54 & ( (!VC1L776 & ((!VC1L777 & ((AD1_q_b[3]))) # (VC1L777 & (VC1_D_iw[7])))) ) );


--VC1L798 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~3 at MLABCELL_X25_Y8_N9
VC1L798 = ( VC1_D_iw[9] & ( (!VC1_R_ctrl_force_src2_zero & (!VC1_R_ctrl_hi_imm16 & ((!VC1L800) # (AD2_q_b[3])))) ) ) # ( !VC1_D_iw[9] & ( (!VC1_R_ctrl_force_src2_zero & (VC1L800 & (!VC1_R_ctrl_hi_imm16 & AD2_q_b[3]))) ) );


--VC1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0 at LABCELL_X22_Y7_N36
VC1L864 = ( VC1_av_ld_byte0_data[1] & ( ((!VC1_R_ctrl_br_cmp & (!VC1_R_ctrl_rd_ctl_reg & VC1_W_alu_result[1]))) # (VC1L738Q) ) ) # ( !VC1_av_ld_byte0_data[1] & ( (!VC1L738Q & (!VC1_R_ctrl_br_cmp & (!VC1_R_ctrl_rd_ctl_reg & VC1_W_alu_result[1]))) ) );


--VC1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1 at LABCELL_X23_Y6_N57
VC1L865 = ( VC1_av_ld_byte0_data[2] & ( VC1L738Q ) ) # ( VC1_av_ld_byte0_data[2] & ( !VC1L738Q & ( (VC1_W_alu_result[2] & (!VC1_R_ctrl_rd_ctl_reg & !VC1_R_ctrl_br_cmp)) ) ) ) # ( !VC1_av_ld_byte0_data[2] & ( !VC1L738Q & ( (VC1_W_alu_result[2] & (!VC1_R_ctrl_rd_ctl_reg & !VC1_R_ctrl_br_cmp)) ) ) );


--VC1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2 at LABCELL_X23_Y6_N27
VC1L866 = ( VC1_av_ld_byte0_data[3] & ( VC1_R_ctrl_rd_ctl_reg & ( VC1L738Q ) ) ) # ( VC1_av_ld_byte0_data[3] & ( !VC1_R_ctrl_rd_ctl_reg & ( ((!VC1_R_ctrl_br_cmp & VC1_W_alu_result[3])) # (VC1L738Q) ) ) ) # ( !VC1_av_ld_byte0_data[3] & ( !VC1_R_ctrl_rd_ctl_reg & ( (!VC1_R_ctrl_br_cmp & (!VC1L738Q & VC1_W_alu_result[3])) ) ) );


--VC1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3 at LABCELL_X17_Y6_N42
VC1L867 = ( VC1_R_ctrl_rd_ctl_reg & ( VC1_W_alu_result[4] & ( (VC1_av_ld_byte0_data[4] & VC1L738Q) ) ) ) # ( !VC1_R_ctrl_rd_ctl_reg & ( VC1_W_alu_result[4] & ( (!VC1L738Q & ((!VC1_R_ctrl_br_cmp))) # (VC1L738Q & (VC1_av_ld_byte0_data[4])) ) ) ) # ( VC1_R_ctrl_rd_ctl_reg & ( !VC1_W_alu_result[4] & ( (VC1_av_ld_byte0_data[4] & VC1L738Q) ) ) ) # ( !VC1_R_ctrl_rd_ctl_reg & ( !VC1_W_alu_result[4] & ( (VC1_av_ld_byte0_data[4] & VC1L738Q) ) ) );


--VC1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4 at LABCELL_X18_Y8_N51
VC1L868 = ( VC1_R_ctrl_rd_ctl_reg & ( VC1_av_ld_byte0_data[5] & ( VC1L738Q ) ) ) # ( !VC1_R_ctrl_rd_ctl_reg & ( VC1_av_ld_byte0_data[5] & ( ((VC1_W_alu_result[5] & !VC1_R_ctrl_br_cmp)) # (VC1L738Q) ) ) ) # ( !VC1_R_ctrl_rd_ctl_reg & ( !VC1_av_ld_byte0_data[5] & ( (!VC1L738Q & (VC1_W_alu_result[5] & !VC1_R_ctrl_br_cmp)) ) ) );


--VC1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5 at LABCELL_X22_Y8_N39
VC1L869 = ( VC1_R_ctrl_rd_ctl_reg & ( VC1_W_alu_result[6] & ( (VC1L738Q & VC1_av_ld_byte0_data[6]) ) ) ) # ( !VC1_R_ctrl_rd_ctl_reg & ( VC1_W_alu_result[6] & ( (!VC1L738Q & ((!VC1_R_ctrl_br_cmp))) # (VC1L738Q & (VC1_av_ld_byte0_data[6])) ) ) ) # ( VC1_R_ctrl_rd_ctl_reg & ( !VC1_W_alu_result[6] & ( (VC1L738Q & VC1_av_ld_byte0_data[6]) ) ) ) # ( !VC1_R_ctrl_rd_ctl_reg & ( !VC1_W_alu_result[6] & ( (VC1L738Q & VC1_av_ld_byte0_data[6]) ) ) );


--VC1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6 at LABCELL_X18_Y8_N18
VC1L870 = ( VC1_av_ld_byte0_data[7] & ( ((!VC1_R_ctrl_rd_ctl_reg & (VC1_W_alu_result[7] & !VC1_R_ctrl_br_cmp))) # (VC1L738Q) ) ) # ( !VC1_av_ld_byte0_data[7] & ( (!VC1L738Q & (!VC1_R_ctrl_rd_ctl_reg & (VC1_W_alu_result[7] & !VC1_R_ctrl_br_cmp))) ) );


--key0_d1 is key0_d1 at FF_X39_Y3_N13
--register power-up is low

key0_d1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , A1L209,  ,  , VCC);


--FB1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0 at LABCELL_X1_Y3_N42
FB1L50 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3], !Q1_state[4]);


--FB1L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 at MLABCELL_X3_Y5_N27
FB1L87 = AMPP_FUNCTION(!FB1_count[0], !N1_irf_reg[1][0], !FB1_td_shift[0], !FB1L50, !FB1_state, !FB1L88Q);


--FB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3 at LABCELL_X2_Y5_N30
FB1L76 = AMPP_FUNCTION(!FB1_rdata[7], !FB1_td_shift[10], !FB1_count[9]);


--U1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav at FF_X11_Y5_N43
--register power-up is low

U1_t_dav = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , PB2_b_full,  ,  , VCC);


--FB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled at FF_X3_Y5_N20
--register power-up is low

FB1_write_stalled = AMPP_FUNCTION(A1L105, FB1L107, !N1_clr_reg, FB1L106);


--FB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4 at LABCELL_X2_Y5_N9
FB1L77 = AMPP_FUNCTION(!FB1_state, !FB1_td_shift[9], !N1_irf_reg[1][0], !FB1_user_saw_rvalid, !FB1_count[1]);


--FB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2] at FF_X1_Y5_N37
--register power-up is low

FB1_td_shift[2] = AMPP_FUNCTION(A1L105, FB1L79, !N1_clr_reg, FB1L63);


--FB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5 at LABCELL_X1_Y5_N51
FB1L78 = AMPP_FUNCTION(!FB1_count[9], !Q1_state[4], !N1_irf_reg[1][0], !FB1_write_stalled, !FB1_td_shift[2], !FB1L77);


--FB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0 at LABCELL_X2_Y5_N12
FB1L15 = AMPP_FUNCTION(!A1L106, !N1_irf_reg[1][0], !FB1_state, !Q1_state[4], !FB1_count[8]);


--FB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0 at FF_X6_Y6_N23
--register power-up is low

FB1_rvalid0 = AMPP_FUNCTION(A1L123, FB1L47, !BE1_r_sync_rst);


--FD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready at FF_X12_Y4_N58
--register power-up is low

FD1_monitor_ready = DFFEAS( , GLOBAL(A1L123),  ,  ,  , FD1L10,  ,  , VCC);


--RD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11 at MLABCELL_X3_Y4_N3
RD1L59 = ( RD1_sr[3] & ( ((!N1_irf_reg[2][1] & ((ND1_MonDReg[1]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[1]))) # (PD1L3) ) ) # ( !RD1_sr[3] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & ((ND1_MonDReg[1]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[1])))) ) );


--QD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] at FF_X6_Y4_N11
--register power-up is low

QD1_jdo[0] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe, RD1_sr[0],  ,  , VCC);


--QD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] at FF_X6_Y4_N50
--register power-up is low

QD1_jdo[36] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe, RD1_sr[36],  ,  , VCC);


--QD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] at FF_X6_Y4_N59
--register power-up is low

QD1_jdo[37] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe, RD1_sr[37],  ,  , VCC);


--QD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] at FF_X8_Y3_N53
--register power-up is low

QD1_ir[1] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_jxuir, N1_irf_reg[2][1],  ,  , VCC);


--QD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] at FF_X8_Y3_N50
--register power-up is low

QD1_ir[0] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_jxuir, N1_irf_reg[2][0],  ,  , VCC);


--QD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe at FF_X8_Y3_N32
--register power-up is low

QD1_enable_action_strobe = DFFEAS( , GLOBAL(A1L123),  ,  ,  , QD1_update_jdo_strobe,  ,  , VCC);


--DD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~0 at MLABCELL_X8_Y3_N48
DD1L34 = ( !QD1_ir[0] & ( (QD1_enable_action_strobe & QD1_ir[1]) ) );


--DD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~1 at MLABCELL_X6_Y4_N57
DD1L35 = ( !QD1_jdo[37] & ( (!QD1_jdo[36] & DD1L34) ) );


--QD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] at FF_X3_Y4_N23
--register power-up is low

QD1_jdo[3] = DFFEAS(QD1L11, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--ND1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 at FF_X7_Y4_N58
--register power-up is low

ND1_jtag_ram_rd_d1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , ND1_jtag_ram_rd,  ,  , VCC);


--QD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 at MLABCELL_X8_Y3_N30
QD1L71 = ( QD1_enable_action_strobe & ( !QD1_ir[0] & ( !QD1_ir[1] ) ) );


--QD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] at FF_X4_Y3_N38
--register power-up is low

QD1_jdo[35] = DFFEAS(QD1L63, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--QD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b at LABCELL_X7_Y3_N45
QD1_take_action_ocimem_b = ( QD1L71 & ( !QD1_jdo[35] ) ) # ( !QD1L71 );


--ND1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0 at MLABCELL_X6_Y4_N0
ND1L57 = (QD1_take_action_ocimem_b & !ND1_jtag_ram_rd_d1);


--ND1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 at FF_X8_Y4_N14
--register power-up is low

ND1_jtag_rd_d1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , ND1_jtag_rd,  ,  , VCC);


--ND1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1 at MLABCELL_X8_Y4_N12
ND1L52 = ( ND1_jtag_rd_d1 & ( QD1L71 & ( QD1_jdo[35] ) ) ) # ( !ND1_jtag_rd_d1 & ( QD1L71 & ( QD1_jdo[35] ) ) ) # ( ND1_jtag_rd_d1 & ( !QD1L71 ) );


--VC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled at FF_X21_Y5_N17
--register power-up is low

VC1_hbreak_enabled = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_E_valid_from_R, VC1L1088,  ,  , VCC);


--VC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9 at LABCELL_X23_Y5_N24
VC1L590 = ( !VC1_D_iw[2] & ( !VC1_D_iw[0] & ( (!VC1_D_iw[5] & (!VC1_D_iw[1] & (!VC1_D_iw[3] & !VC1_D_iw[4]))) ) ) );


--VC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6 at LABCELL_X19_Y5_N36
VC1L602 = ( !VC1_D_iw[11] & ( VC1_D_iw[12] & ( (VC1_D_iw[13] & (VC1_D_iw[14] & (VC1_D_iw[15] & VC1_D_iw[16]))) ) ) );


--VC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7 at LABCELL_X27_Y5_N0
VC1L603 = ( VC1_D_iw[12] & ( VC1_D_iw[15] & ( (VC1_D_iw[14] & (VC1_D_iw[16] & (VC1_D_iw[11] & VC1_D_iw[13]))) ) ) );


--VC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10 at LABCELL_X18_Y5_N15
VC1L591 = ( !VC1_D_iw[4] & ( VC1_D_iw[1] & ( (!VC1_D_iw[2] & (!VC1_D_iw[5] & (!VC1_D_iw[3] & !VC1_D_iw[0]))) ) ) );


--VC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11 at LABCELL_X18_Y5_N30
VC1L592 = ( VC1_D_iw[2] & ( !VC1_D_iw[3] & ( (!VC1_D_iw[1] & (VC1_D_iw[5] & (!VC1_D_iw[0] & !VC1_D_iw[4]))) ) ) );


--VC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12 at LABCELL_X23_Y5_N54
VC1L593 = ( !VC1_D_iw[2] & ( !VC1_D_iw[0] & ( (VC1_D_iw[5] & (VC1_D_iw[1] & (VC1_D_iw[3] & !VC1_D_iw[4]))) ) ) );


--VC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0 at LABCELL_X24_Y5_N48
VC1L216 = ( !VC1L221 & ( !VC1L592 & ( (!VC1L593 & (!VC1L591 & (!VC1L220 & !VC1L219))) ) ) );


--VC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0 at LABCELL_X22_Y5_N36
VC1L204 = ( VC1_D_iw[4] & ( VC1_D_iw[5] & ( (!VC1_D_iw[0] & (!VC1_D_iw[1] & ((!VC1_D_iw[3]) # (VC1_D_iw[2])))) # (VC1_D_iw[0] & (VC1_D_iw[1] & ((!VC1_D_iw[3]) # (!VC1_D_iw[2])))) ) ) ) # ( !VC1_D_iw[4] & ( VC1_D_iw[5] & ( (!VC1_D_iw[0] & (!VC1_D_iw[1] & ((!VC1_D_iw[2]) # (VC1_D_iw[3])))) # (VC1_D_iw[0] & (VC1_D_iw[1])) ) ) ) # ( VC1_D_iw[4] & ( !VC1_D_iw[5] & ( (!VC1_D_iw[0] & (!VC1_D_iw[1])) # (VC1_D_iw[0] & (VC1_D_iw[1] & ((!VC1_D_iw[3]) # (!VC1_D_iw[2])))) ) ) ) # ( !VC1_D_iw[4] & ( !VC1_D_iw[5] & ( (!VC1_D_iw[0] & (!VC1_D_iw[1])) # (VC1_D_iw[0] & (((!VC1_D_iw[3] & !VC1_D_iw[2])) # (VC1_D_iw[1]))) ) ) );


--VC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0 at LABCELL_X24_Y5_N21
VC1L256 = ( VC1L204 & ( VC1_D_iw[23] ) ) # ( !VC1L204 & ( VC1_D_iw[18] ) );


--VC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1 at LABCELL_X24_Y5_N24
VC1L257 = ( VC1L216 & ( VC1L222 & ( ((VC1L256 & !VC1L581)) # (VC1L590) ) ) ) # ( !VC1L216 & ( VC1L222 & ( VC1L590 ) ) ) # ( VC1L216 & ( !VC1L222 & ( ((VC1L256 & ((!VC1L581) # (!VC1L223)))) # (VC1L590) ) ) ) # ( !VC1L216 & ( !VC1L222 & ( VC1L590 ) ) );


--VC1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~2 at LABCELL_X27_Y8_N57
VC1L262 = ( VC1L204 & ( VC1_D_iw[26] ) ) # ( !VC1L204 & ( VC1_D_iw[21] ) );


--VC1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~3 at LABCELL_X24_Y5_N45
VC1L263 = ( VC1L262 & ( VC1L590 ) ) # ( !VC1L262 & ( VC1L590 ) ) # ( VC1L262 & ( !VC1L590 ) ) # ( !VC1L262 & ( !VC1L590 & ( (!VC1L216) # ((VC1L581 & ((VC1L222) # (VC1L223)))) ) ) );


--VC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~4 at LABCELL_X24_Y5_N39
VC1L260 = ( VC1_D_iw[20] & ( (!VC1L204) # (VC1_D_iw[25]) ) ) # ( !VC1_D_iw[20] & ( (VC1L204 & VC1_D_iw[25]) ) );


--VC1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~5 at LABCELL_X24_Y5_N54
VC1L261 = ( VC1L260 & ( VC1L590 ) ) # ( !VC1L260 & ( VC1L590 ) ) # ( VC1L260 & ( !VC1L590 ) ) # ( !VC1L260 & ( !VC1L590 & ( (!VC1L216) # ((VC1L581 & ((VC1L222) # (VC1L223)))) ) ) );


--VC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~6 at LABCELL_X27_Y7_N0
VC1L258 = ( VC1_D_iw[24] & ( (VC1L204) # (VC1_D_iw[19]) ) ) # ( !VC1_D_iw[24] & ( (VC1_D_iw[19] & !VC1L204) ) );


--VC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~7 at LABCELL_X24_Y5_N42
VC1L259 = ( VC1L258 & ( VC1L590 ) ) # ( !VC1L258 & ( VC1L590 ) ) # ( VC1L258 & ( !VC1L590 ) ) # ( !VC1L258 & ( !VC1L590 & ( (!VC1L216) # ((VC1L581 & ((VC1L222) # (VC1L223)))) ) ) );


--VC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~8 at LABCELL_X27_Y7_N54
VC1L254 = (!VC1L204 & (VC1_D_iw[17])) # (VC1L204 & ((VC1_D_iw[22])));


--VC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~9 at LABCELL_X24_Y5_N57
VC1L255 = ( VC1L254 & ( VC1L590 ) ) # ( !VC1L254 & ( VC1L590 ) ) # ( VC1L254 & ( !VC1L590 ) ) # ( !VC1L254 & ( !VC1L590 & ( (!VC1L216) # ((VC1L581 & ((VC1L222) # (VC1L223)))) ) ) );


--VC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13 at LABCELL_X22_Y5_N54
VC1L594 = ( !VC1_D_iw[4] & ( !VC1_D_iw[5] & ( (VC1_D_iw[0] & (!VC1_D_iw[1] & (!VC1_D_iw[3] & !VC1_D_iw[2]))) ) ) );


--VC1L307 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0 at LABCELL_X22_Y5_N51
VC1L307 = ( !VC1L308 & ( (!VC1L594 & !VC1L727) ) );


--VC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg at LABCELL_X24_Y5_N0
VC1_D_wr_dst_reg = ( VC1L263 & ( VC1L257 & ( VC1L307 ) ) ) # ( !VC1L263 & ( VC1L257 & ( VC1L307 ) ) ) # ( VC1L263 & ( !VC1L257 & ( VC1L307 ) ) ) # ( !VC1L263 & ( !VC1L257 & ( (VC1L307 & (((VC1L259) # (VC1L255)) # (VC1L261))) ) ) );


--VC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data at FF_X22_Y8_N35
--register power-up is low

VC1_av_ld_waiting_for_data = DFFEAS(VC1L1023, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L1023 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0 at LABCELL_X22_Y8_N33
VC1L1023 = ( VC1_av_ld_waiting_for_data & ( (!VC1_d_read) # (KC1_WideOr1) ) ) # ( !VC1_av_ld_waiting_for_data & ( (VC1_E_new_inst & VC1L738Q) ) );


--VC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0 at LABCELL_X22_Y8_N48
VC1L237 = ( VC1_D_iw[0] & ( (VC1_D_iw[4] & (VC1_D_iw[2] & !VC1_D_iw[3])) ) );


--VC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data at FF_X22_Y8_N11
--register power-up is low

VC1_av_ld_aligning_data = DFFEAS(VC1L912, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1] at FF_X22_Y8_N17
--register power-up is low

VC1_av_ld_align_cycle[1] = DFFEAS(VC1L909, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0] at FF_X22_Y8_N47
--register power-up is low

VC1_av_ld_align_cycle[0] = DFFEAS(VC1L908, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0 at LABCELL_X22_Y8_N0
VC1L235 = ( VC1_D_iw[0] & ( (VC1_D_iw[3] & ((VC1_D_iw[2]) # (VC1_D_iw[1]))) ) );


--VC1L911 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0 at LABCELL_X22_Y8_N12
VC1L911 = ( VC1_av_ld_align_cycle[1] & ( !VC1_av_ld_align_cycle[0] $ (((!VC1L235) # (VC1_D_iw[4]))) ) );


--VC1L912 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1 at LABCELL_X22_Y8_N9
VC1L912 = ( VC1_av_ld_aligning_data & ( KC1_WideOr1 & ( !VC1L911 ) ) ) # ( VC1_av_ld_aligning_data & ( !KC1_WideOr1 & ( !VC1L911 ) ) ) # ( !VC1_av_ld_aligning_data & ( !KC1_WideOr1 & ( (!VC1L237 & VC1_d_read) ) ) );


--VC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0 at MLABCELL_X21_Y8_N6
VC1L576 = ( VC1L237 & ( VC1L1023 & ( (VC1L738Q & ((VC1_E_new_inst) # (VC1_E_valid_from_R))) ) ) ) # ( !VC1L237 & ( VC1L1023 & ( (VC1L738Q & ((VC1_E_new_inst) # (VC1_E_valid_from_R))) ) ) ) # ( VC1L237 & ( !VC1L1023 & ( (VC1_E_new_inst & VC1L738Q) ) ) ) # ( !VC1L237 & ( !VC1L1023 & ( (VC1L738Q & (((VC1_E_valid_from_R & VC1L912)) # (VC1_E_new_inst))) ) ) );


--VC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1 at MLABCELL_X25_Y5_N21
VC1L577 = ( !VC1_E_shift_rot_cnt[3] & ( (!VC1_E_shift_rot_cnt[1] & (!VC1_E_shift_rot_cnt[2] & !VC1_E_shift_rot_cnt[0])) ) );


--VC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2 at MLABCELL_X21_Y6_N18
VC1L578 = ( VC1L577 & ( VC1_E_new_inst & ( (VC1L747Q & VC1_E_valid_from_R) ) ) ) # ( !VC1L577 & ( VC1_E_new_inst & ( (VC1L747Q & VC1_E_valid_from_R) ) ) ) # ( VC1L577 & ( !VC1_E_new_inst & ( (VC1_E_shift_rot_cnt[4] & (VC1L747Q & VC1_E_valid_from_R)) ) ) ) # ( !VC1L577 & ( !VC1_E_new_inst & ( (VC1L747Q & VC1_E_valid_from_R) ) ) );


--VC1L903 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0 at MLABCELL_X21_Y6_N12
VC1L903 = ( !VC1L576 & ( !VC1L1032 & ( (!VC1L578 & (VC1_E_valid_from_R & ((!VC1_d_write) # (CC1L3)))) ) ) );


--VC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0 at LABCELL_X22_Y7_N9
VC1L228 = ( VC1_D_iw[2] & ( (VC1_D_iw[1] & (VC1_D_iw[0] & ((!VC1_D_iw[3]) # (!VC1_D_iw[4])))) ) );


--AC4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] at FF_X18_Y8_N37
--register power-up is low

AC4_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[0],  ,  , VCC);


--AC3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30] at FF_X11_Y6_N29
--register power-up is low

AC3_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L123), CE3_altera_reset_synchronizer_int_chain_out,  ,  , VC1_W_alu_result[2],  ,  , VCC);


--KC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0 at LABCELL_X11_Y6_N27
KC1L8 = (AC3_read_latency_shift_reg[0] & AC3_av_readdata_pre[30]);


--AC6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0] at FF_X11_Y6_N23
--register power-up is low

AC6_av_readdata_pre[0] = DFFEAS(W1_readdata[0], GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0 at LABCELL_X11_Y6_N36
KC1L6 = ( AC1_av_readdata_pre[0] & ( (!KC1L8 & (!AC1_read_latency_shift_reg[0] & ((!AC6_read_latency_shift_reg[0]) # (!AC6_av_readdata_pre[0])))) ) ) # ( !AC1_av_readdata_pre[0] & ( (!KC1L8 & ((!AC6_read_latency_shift_reg[0]) # (!AC6_av_readdata_pre[0]))) ) );


--AC7_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0] at FF_X19_Y6_N17
--register power-up is low

AC7_av_readdata_pre[0] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , V1_readdata[0],  ,  , VCC);


--KC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1 at LABCELL_X19_Y6_N15
KC1L7 = ( AC2_av_readdata_pre[0] & ( ((AC7_read_latency_shift_reg[0] & AC7_av_readdata_pre[0])) # (JC1L1) ) ) # ( !AC2_av_readdata_pre[0] & ( (AC7_read_latency_shift_reg[0] & AC7_av_readdata_pre[0]) ) );


--KC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0] at LABCELL_X17_Y8_N36
KC1_src_data[0] = ( KC1L7 & ( JC3L1 ) ) # ( !KC1L7 & ( JC3L1 & ( (!KC1L6) # (((AC4_av_readdata_pre[0] & JC2L1)) # (AE1_q_a[0])) ) ) ) # ( KC1L7 & ( !JC3L1 ) ) # ( !KC1L7 & ( !JC3L1 & ( (!KC1L6) # ((AC4_av_readdata_pre[0] & JC2L1)) ) ) );


--VC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0] at FF_X17_Y7_N19
--register power-up is low

VC1_av_ld_byte1_data[0] = DFFEAS(VC1L935, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L934,  ,  ,  ,  );


--VC1L1021 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0 at LABCELL_X22_Y8_N42
VC1L1021 = ( VC1_av_ld_aligning_data & ( (!VC1_av_ld_align_cycle[1] & (((VC1_W_alu_result[0] & !VC1_av_ld_align_cycle[0])) # (VC1_W_alu_result[1]))) # (VC1_av_ld_align_cycle[1] & (VC1_W_alu_result[0] & (VC1_W_alu_result[1] & !VC1_av_ld_align_cycle[0]))) ) );


--VC1L721 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0 at LABCELL_X22_Y8_N51
VC1L721 = ( VC1_W_alu_result[1] & ( (!VC1_av_ld_align_cycle[1]) # ((!VC1_av_ld_align_cycle[0] & VC1_W_alu_result[0])) ) ) # ( !VC1_W_alu_result[1] & ( (!VC1_av_ld_align_cycle[0] & (!VC1_av_ld_align_cycle[1] & VC1_W_alu_result[0])) ) );


--VC1L917 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0 at LABCELL_X17_Y8_N42
VC1L917 = ( VC1L721 & ( VC1_av_ld_aligning_data ) ) # ( VC1L721 & ( !VC1_av_ld_aligning_data ) ) # ( !VC1L721 & ( !VC1_av_ld_aligning_data ) );


--VC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0] at FF_X21_Y5_N11
--register power-up is low

VC1_R_compare_op[0] = DFFEAS(VC1L300, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~14 at LABCELL_X30_Y7_N39
VC1L367 = ( VC1_E_src2[16] & ( !VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src1[16]))) ) ) # ( !VC1_E_src2[16] & ( (!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src1[16])) # (VC1_R_logic_op[1] & ((VC1_E_src1[16]))) ) );


--VC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1] at FF_X25_Y8_N1
--register power-up is low

VC1_E_src2[1] = DFFEAS(VC1L796, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~15 at LABCELL_X30_Y7_N48
VC1L352 = (!VC1_E_src1[1] & ((!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src2[1])) # (VC1_R_logic_op[1] & ((VC1_E_src2[1]))))) # (VC1_E_src1[1] & (!VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src2[1])))));


--VC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0] at FF_X25_Y8_N31
--register power-up is low

VC1_E_src2[0] = DFFEAS(VC1L795, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~16 at LABCELL_X30_Y7_N6
VC1L351 = ( VC1L478Q & ( !VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src2[0]))) ) ) # ( !VC1L478Q & ( (!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src2[0])) # (VC1_R_logic_op[1] & ((VC1_E_src2[0]))) ) );


--VC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~17 at LABCELL_X30_Y7_N51
VC1L368 = ( VC1_E_src2[17] & ( !VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src1[17]))) ) ) # ( !VC1_E_src2[17] & ( (!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src1[17])) # (VC1_R_logic_op[1] & ((VC1_E_src1[17]))) ) );


--VC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~18 at MLABCELL_X28_Y6_N54
VC1L372 = ( VC1_E_src2[21] & ( !VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src1[21]))) ) ) # ( !VC1_E_src2[21] & ( (!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src1[21])) # (VC1_R_logic_op[1] & ((VC1_E_src1[21]))) ) );


--VC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~19 at LABCELL_X30_Y7_N9
VC1L371 = ( VC1_E_src2[20] & ( !VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src1[20]))) ) ) # ( !VC1_E_src2[20] & ( (!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src1[20])) # (VC1_R_logic_op[1] & ((VC1_E_src1[20]))) ) );


--VC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~20 at LABCELL_X30_Y7_N3
VC1L370 = ( VC1_E_src1[19] & ( !VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src2[19]))) ) ) # ( !VC1_E_src1[19] & ( (!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src2[19])) # (VC1_R_logic_op[1] & ((VC1_E_src2[19]))) ) );


--VC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~21 at LABCELL_X30_Y7_N57
VC1L369 = ( VC1_R_logic_op[0] & ( (!VC1_E_src2[18] & (VC1_R_logic_op[1] & VC1_E_src1[18])) # (VC1_E_src2[18] & (!VC1_R_logic_op[1] $ (!VC1_E_src1[18]))) ) ) # ( !VC1_R_logic_op[0] & ( !VC1_R_logic_op[1] $ (((VC1_E_src1[18]) # (VC1_E_src2[18]))) ) );


--VC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0 at LABCELL_X24_Y6_N33
VC1L612 = ( !VC1L370 & ( !VC1L371 & ( (!VC1L372 & !VC1L369) ) ) );


--VC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1 at LABCELL_X27_Y6_N12
VC1L613 = ( !VC1L368 & ( VC1L612 & ( (!VC1L367 & (!VC1L352 & !VC1L351)) ) ) );


--VC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2 at LABCELL_X24_Y7_N15
VC1L614 = (!VC1L356 & !VC1L355);


--VC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3 at LABCELL_X23_Y7_N42
VC1L615 = ( !VC1L366 & ( !VC1L364 & ( (!VC1L365 & (!VC1L362 & (!VC1L363 & !VC1L361))) ) ) );


--VC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4 at LABCELL_X23_Y7_N0
VC1L616 = ( !VC1L357 & ( !VC1L360 & ( (!VC1L358 & (VC1L615 & (VC1L614 & !VC1L359))) ) ) );


--VC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~22 at MLABCELL_X28_Y6_N48
VC1L376 = (!VC1_E_src2[25] & ((!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src1[25])) # (VC1_R_logic_op[1] & ((VC1_E_src1[25]))))) # (VC1_E_src2[25] & (!VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src1[25])))));


--VC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~23 at MLABCELL_X28_Y6_N45
VC1L375 = (!VC1_E_src2[24] & ((!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src1[24])) # (VC1_R_logic_op[1] & ((VC1_E_src1[24]))))) # (VC1_E_src2[24] & (!VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src1[24])))));


--VC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~24 at MLABCELL_X28_Y6_N51
VC1L374 = (!VC1_E_src2[23] & ((!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src1[23])) # (VC1_R_logic_op[1] & ((VC1_E_src1[23]))))) # (VC1_E_src2[23] & (!VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src1[23])))));


--VC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~25 at MLABCELL_X28_Y6_N57
VC1L373 = (!VC1_E_src2[22] & ((!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src1[22])) # (VC1_R_logic_op[1] & ((VC1_E_src1[22]))))) # (VC1_E_src2[22] & (!VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src1[22])))));


--VC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~26 at LABCELL_X30_Y7_N30
VC1L378 = (!VC1_E_src2[27] & ((!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src1[27])) # (VC1_R_logic_op[1] & ((VC1_E_src1[27]))))) # (VC1_E_src2[27] & (!VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src1[27])))));


--VC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~27 at MLABCELL_X28_Y6_N42
VC1L377 = (!VC1_E_src2[26] & ((!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src1[26])) # (VC1_R_logic_op[1] & ((VC1_E_src1[26]))))) # (VC1_E_src2[26] & (!VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src1[26])))));


--VC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5 at LABCELL_X27_Y6_N9
VC1L617 = ( !VC1L378 & ( !VC1L377 ) );


--VC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31] at FF_X27_Y8_N52
--register power-up is low

VC1_E_src2[31] = DFFEAS(VC1L793, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~28 at LABCELL_X30_Y7_N36
VC1L382 = (!VC1_E_src2[31] & ((!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src1[31])) # (VC1_R_logic_op[1] & ((VC1_E_src1[31]))))) # (VC1_E_src2[31] & (!VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src1[31])))));


--VC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~29 at LABCELL_X30_Y7_N18
VC1L381 = (!VC1_E_src1[30] & ((!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src2[30])) # (VC1_R_logic_op[1] & ((VC1_E_src2[30]))))) # (VC1_E_src1[30] & (!VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src2[30])))));


--VC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~30 at LABCELL_X30_Y7_N33
VC1L380 = (!VC1_E_src2[29] & ((!VC1_R_logic_op[1] & (!VC1_R_logic_op[0] & !VC1_E_src1[29])) # (VC1_R_logic_op[1] & ((VC1_E_src1[29]))))) # (VC1_E_src2[29] & (!VC1_R_logic_op[1] $ (((!VC1_R_logic_op[0]) # (!VC1_E_src1[29])))));


--VC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~31 at LABCELL_X30_Y7_N15
VC1L379 = ( VC1_R_logic_op[0] & ( VC1_E_src2[28] & ( !VC1_R_logic_op[1] $ (!VC1_E_src1[28]) ) ) ) # ( !VC1_R_logic_op[0] & ( VC1_E_src2[28] & ( VC1_R_logic_op[1] ) ) ) # ( VC1_R_logic_op[0] & ( !VC1_E_src2[28] & ( (VC1_R_logic_op[1] & VC1_E_src1[28]) ) ) ) # ( !VC1_R_logic_op[0] & ( !VC1_E_src2[28] & ( !VC1_R_logic_op[1] $ (VC1_E_src1[28]) ) ) );


--VC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6 at LABCELL_X24_Y7_N36
VC1L618 = ( !VC1L353 & ( !VC1L380 & ( (!VC1L382 & (!VC1L379 & (!VC1L381 & !VC1L354))) ) ) );


--VC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7 at LABCELL_X27_Y6_N54
VC1L619 = ( !VC1L375 & ( !VC1L373 & ( (!VC1L374 & (VC1L617 & (!VC1L376 & VC1L618))) ) ) );


--VC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1] at FF_X22_Y5_N47
--register power-up is low

VC1_R_compare_op[1] = DFFEAS(VC1L301, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L344 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0 at MLABCELL_X21_Y6_N0
VC1L344 = ( VC1L118 & ( VC1_R_compare_op[0] & ( (VC1_R_compare_op[1] & ((!VC1L616) # ((!VC1L613) # (!VC1L619)))) ) ) ) # ( !VC1L118 & ( VC1_R_compare_op[0] & ( (!VC1L616) # ((!VC1L613) # ((!VC1_R_compare_op[1]) # (!VC1L619))) ) ) ) # ( VC1L118 & ( !VC1_R_compare_op[0] & ( ((VC1L616 & (VC1L613 & VC1L619))) # (VC1_R_compare_op[1]) ) ) ) # ( !VC1L118 & ( !VC1_R_compare_op[0] & ( (VC1L616 & (VC1L613 & (!VC1_R_compare_op[1] & VC1L619))) ) ) );


--VC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie at FF_X22_Y6_N50
--register power-up is low

VC1_W_status_reg_pie = DFFEAS(VC1L898, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_E_valid_from_R,  ,  ,  ,  );


--VC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0 at LABCELL_X22_Y6_N9
VC1L620 = ( !VC1_D_iw[7] & ( (!VC1_D_iw[6] & (!VC1_D_iw[8] & (!VC1_D_iw[10] & !VC1_D_iw[9]))) ) );


--VC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg at FF_X22_Y6_N26
--register power-up is low

VC1_W_estatus_reg = DFFEAS(VC1L853, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_E_valid_from_R,  ,  ,  ,  );


--VC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0 at LABCELL_X22_Y6_N6
VC1L621 = ( !VC1_D_iw[7] & ( (VC1_D_iw[6] & (!VC1_D_iw[8] & (!VC1_D_iw[9] & !VC1_D_iw[10]))) ) );


--VC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg at FF_X22_Y6_N55
--register power-up is low

VC1_W_bstatus_reg = DFFEAS(VC1L845, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_E_valid_from_R,  ,  ,  ,  );


--VC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0 at LABCELL_X22_Y6_N42
VC1L622 = (VC1_D_iw[7] & (!VC1_D_iw[8] & (!VC1_D_iw[10] & !VC1_D_iw[9])));


--VC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0] at FF_X22_Y6_N38
--register power-up is low

VC1_W_ienable_reg[0] = DFFEAS(VC1L856, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0] at FF_X16_Y4_N7
--register power-up is low

VC1_W_ipending_reg[0] = DFFEAS(VC1L859, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0 at LABCELL_X22_Y6_N0
VC1L345 = ( VC1_W_ipending_reg[0] & ( !VC1_D_iw[6] & ( (!VC1_D_iw[7] & (!VC1_D_iw[10] & (!VC1_D_iw[9] & VC1_D_iw[8]))) ) ) );


--VC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1 at LABCELL_X22_Y6_N30
VC1L346 = ( VC1_W_ienable_reg[0] & ( VC1L622 & ( (!VC1_D_iw[6] & !VC1_W_bstatus_reg) ) ) ) # ( !VC1_W_ienable_reg[0] & ( VC1L622 & ( (!VC1_D_iw[6] & ((!VC1_W_bstatus_reg))) # (VC1_D_iw[6] & (!VC1L345)) ) ) ) # ( VC1_W_ienable_reg[0] & ( !VC1L622 & ( !VC1L345 ) ) ) # ( !VC1_W_ienable_reg[0] & ( !VC1L622 & ( !VC1L345 ) ) );


--VC1L347 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2 at LABCELL_X22_Y6_N18
VC1L347 = ( VC1L620 & ( VC1_W_status_reg_pie ) ) # ( !VC1L620 & ( (!VC1L621 & ((!VC1L346))) # (VC1L621 & (VC1_W_estatus_reg)) ) );


--VC1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~15 at LABCELL_X27_Y6_N24
VC1L309 = ( VC1L399Q & ( VC1L351 & ( ((VC1L747Q) # (VC1_R_ctrl_logic)) # (VC1L122) ) ) ) # ( !VC1L399Q & ( VC1L351 & ( (!VC1L747Q & ((VC1_R_ctrl_logic) # (VC1L122))) ) ) ) # ( VC1L399Q & ( !VC1L351 & ( ((VC1L122 & !VC1_R_ctrl_logic)) # (VC1L747Q) ) ) ) # ( !VC1L399Q & ( !VC1L351 & ( (VC1L122 & (!VC1_R_ctrl_logic & !VC1L747Q)) ) ) );


--VC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req at LABCELL_X22_Y6_N45
VC1_intr_req = ( VC1_W_status_reg_pie & ( VC1_W_ipending_reg[0] ) );


--AC4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] at FF_X16_Y5_N10
--register power-up is low

AC4_av_readdata_pre[22] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[22],  ,  , VCC);


--VC1L667 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0 at LABCELL_X16_Y5_N24
VC1L667 = ( AC2_av_readdata_pre[22] & ( ((JC2L2 & AC4_av_readdata_pre[22])) # (JC1L2) ) ) # ( !AC2_av_readdata_pre[22] & ( (JC2L2 & AC4_av_readdata_pre[22]) ) );


--VC1L668 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~1 at LABCELL_X18_Y7_N12
VC1L668 = ( !VC1_intr_req & ( ((JC3L2 & AE1_q_a[22])) # (VC1L667) ) );


--VC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending at FF_X16_Y4_N40
--register power-up is low

VC1_hbreak_pending = DFFEAS(VC1L1091, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break at FF_X4_Y4_N19
--register power-up is low

FD1_jtag_break = DFFEAS(FD1L4, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst at FF_X16_Y4_N11
--register power-up is low

VC1_wait_for_one_post_bret_inst = DFFEAS(VC1L1101, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L1092 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0 at LABCELL_X16_Y4_N36
VC1L1092 = ( FD1_jtag_break & ( (!VC1L1089Q & ((!VC1_wait_for_one_post_bret_inst) # (VC1_W_valid))) ) ) # ( !FD1_jtag_break & ( (!VC1L1089Q & (VC1_hbreak_pending & ((!VC1_wait_for_one_post_bret_inst) # (VC1_W_valid)))) ) );


--VC1L720 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0 at LABCELL_X18_Y7_N36
VC1L720 = ( !VC1_i_read & ( ((JC3L2) # (JC1L2)) # (JC2L2) ) );


--AC4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] at FF_X18_Y9_N19
--register power-up is low

AC4_av_readdata_pre[23] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[23],  ,  , VCC);


--VC1L669 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~2 at LABCELL_X18_Y9_N21
VC1L669 = ( JC2L2 & ( ((AC2_av_readdata_pre[23] & JC1L2)) # (AC4_av_readdata_pre[23]) ) ) # ( !JC2L2 & ( (AC2_av_readdata_pre[23] & JC1L2) ) );


--VC1L670 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~3 at LABCELL_X19_Y9_N27
VC1L670 = ( AE1_q_a[23] & ( (!VC1_intr_req & ((VC1L669) # (JC3L2))) ) ) # ( !AE1_q_a[23] & ( (!VC1_intr_req & VC1L669) ) );


--AC4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] at FF_X17_Y9_N31
--register power-up is low

AC4_av_readdata_pre[24] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[24],  ,  , VCC);


--VC1L671 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~4 at LABCELL_X17_Y9_N30
VC1L671 = ( JC1L2 & ( ((JC2L2 & AC4_av_readdata_pre[24])) # (AC2_av_readdata_pre[24]) ) ) # ( !JC1L2 & ( (JC2L2 & AC4_av_readdata_pre[24]) ) );


--VC1L672 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~5 at LABCELL_X19_Y9_N21
VC1L672 = ( VC1L671 & ( !VC1_intr_req ) ) # ( !VC1L671 & ( (JC3L2 & (!VC1_intr_req & AE1_q_a[24])) ) );


--AC4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] at FF_X18_Y9_N29
--register power-up is low

AC4_av_readdata_pre[25] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[25],  ,  , VCC);


--VC1L673 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~6 at LABCELL_X18_Y9_N27
VC1L673 = (!JC2L2 & (JC1L2 & (AC2_av_readdata_pre[25]))) # (JC2L2 & (((JC1L2 & AC2_av_readdata_pre[25])) # (AC4_av_readdata_pre[25])));


--VC1L674 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~7 at LABCELL_X19_Y9_N24
VC1L674 = ( AE1_q_a[25] & ( (!VC1_intr_req & ((VC1L673) # (JC3L2))) ) ) # ( !AE1_q_a[25] & ( (!VC1_intr_req & VC1L673) ) );


--AC4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] at FF_X17_Y9_N38
--register power-up is low

AC4_av_readdata_pre[26] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[26],  ,  , VCC);


--VC1L675 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~8 at LABCELL_X17_Y9_N36
VC1L675 = ( JC1L2 & ( ((JC2L2 & AC4_av_readdata_pre[26])) # (AC2_av_readdata_pre[26]) ) ) # ( !JC1L2 & ( (JC2L2 & AC4_av_readdata_pre[26]) ) );


--VC1L676 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~9 at LABCELL_X19_Y9_N12
VC1L676 = ( JC3L2 & ( VC1L675 & ( !VC1_intr_req ) ) ) # ( !JC3L2 & ( VC1L675 & ( !VC1_intr_req ) ) ) # ( JC3L2 & ( !VC1L675 & ( (!VC1_intr_req & AE1_q_a[26]) ) ) );


--BE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1] at FF_X7_Y3_N29
--register power-up is low

BE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(BE1L8, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--BE1_r_sync_rst_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3] at FF_X7_Y3_N59
--register power-up is low

BE1_r_sync_rst_chain[3] = DFFEAS(BE1L21, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--BE1L23 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain~1 at LABCELL_X7_Y3_N0
BE1L23 = (BE1_altera_reset_synchronizer_int_chain[2] & BE1_r_sync_rst_chain[3]);


--VC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid at FF_X21_Y6_N44
--register power-up is low

VC1_D_valid = DFFEAS(VC1L305, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~10 at LABCELL_X18_Y8_N36
VC1L623 = ( AC2_av_readdata_pre[0] & ( ((JC2L2 & AC4_av_readdata_pre[0])) # (JC1L2) ) ) # ( !AC2_av_readdata_pre[0] & ( (JC2L2 & AC4_av_readdata_pre[0]) ) );


--VC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11 at LABCELL_X19_Y9_N54
VC1L624 = ( AE1_q_a[0] & ( (!VC1_intr_req & ((JC3L2) # (VC1L623))) ) ) # ( !AE1_q_a[0] & ( (VC1L623 & !VC1_intr_req) ) );


--VC1L267 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]~0 at LABCELL_X18_Y7_N39
VC1L267 = ( !VC1L1092 & ( !VC1_intr_req ) );


--AC4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] at FF_X17_Y5_N2
--register power-up is low

AC4_av_readdata_pre[1] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[1],  ,  , VCC);


--VC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12 at LABCELL_X17_Y5_N3
VC1L625 = ( JC1L2 & ( ((JC2L2 & AC4_av_readdata_pre[1])) # (AC2_av_readdata_pre[1]) ) ) # ( !JC1L2 & ( (JC2L2 & AC4_av_readdata_pre[1]) ) );


--VC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~13 at LABCELL_X18_Y7_N27
VC1L626 = ( VC1L625 ) # ( !VC1L625 & ( (!VC1L267) # ((JC3L2 & AE1_q_a[1])) ) );


--AC4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] at FF_X10_Y6_N56
--register power-up is low

AC4_av_readdata_pre[4] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[4],  ,  , VCC);


--VC1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~14 at LABCELL_X10_Y6_N57
VC1L631 = ( JC1L2 & ( ((AC4_av_readdata_pre[4] & JC2L2)) # (AC2_av_readdata_pre[4]) ) ) # ( !JC1L2 & ( (AC4_av_readdata_pre[4] & JC2L2) ) );


--VC1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15 at LABCELL_X18_Y7_N24
VC1L632 = ( AE1_q_a[4] & ( ((!VC1L267) # (VC1L631)) # (JC3L2) ) ) # ( !AE1_q_a[4] & ( (!VC1L267) # (VC1L631) ) );


--AC4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] at FF_X10_Y6_N49
--register power-up is low

AC4_av_readdata_pre[3] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[3],  ,  , VCC);


--VC1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~16 at LABCELL_X10_Y6_N51
VC1L629 = ( JC1L2 & ( ((JC2L2 & AC4_av_readdata_pre[3])) # (AC2_av_readdata_pre[3]) ) ) # ( !JC1L2 & ( (JC2L2 & AC4_av_readdata_pre[3]) ) );


--VC1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~17 at LABCELL_X18_Y7_N30
VC1L630 = ( VC1L267 & ( ((JC3L2 & AE1_q_a[3])) # (VC1L629) ) ) # ( !VC1L267 );


--AC4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] at FF_X16_Y5_N58
--register power-up is low

AC4_av_readdata_pre[2] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[2],  ,  , VCC);


--VC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~18 at LABCELL_X16_Y5_N54
VC1L627 = ( AC4_av_readdata_pre[2] & ( ((AC2_av_readdata_pre[2] & JC1L2)) # (JC2L2) ) ) # ( !AC4_av_readdata_pre[2] & ( (AC2_av_readdata_pre[2] & JC1L2) ) );


--VC1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~19 at LABCELL_X18_Y7_N54
VC1L628 = ( VC1L627 & ( !VC1_intr_req ) ) # ( !VC1L627 & ( (JC3L2 & (!VC1_intr_req & AE1_q_a[2])) ) );


--ZB2L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3 at LABCELL_X10_Y7_N57
ZB2L9 = ( ZB2_mem_used[1] & ( ZB2_mem_used[0] ) ) # ( !ZB2_mem_used[1] & ( (ZB2_mem_used[0] & !AC2_read_latency_shift_reg[0]) ) );


--ZB2L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4 at LABCELL_X10_Y7_N9
ZB2L10 = ( ZB2L9 & ( ZB2L17 ) ) # ( !ZB2L9 & ( ZB2L17 & ( (FB1_rst1 & (AC2L34 & (!ZB2_mem_used[1] & !AC2L42Q))) ) ) ) # ( ZB2L9 & ( !ZB2L17 ) );


--NC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X11_Y7_N57
NC1L6 = ( XB1L2 & ( (UB1L14) # (VB1L1) ) ) # ( !XB1L2 & ( (XB1L56 & (YB2L1 & ((UB1L14) # (VB1L1)))) ) );


--VC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8 at LABCELL_X19_Y5_N39
VC1L604 = ( !VC1_D_iw[12] & ( VC1_D_iw[11] & ( (VC1_D_iw[13] & (VC1_D_iw[14] & (VC1_D_iw[16] & VC1_D_iw[15]))) ) ) );


--VC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0 at LABCELL_X22_Y6_N12
VC1L210 = ( VC1L223 & ( (!VC1L216) # (VC1L581) ) ) # ( !VC1L223 & ( (!VC1L216) # ((VC1L211 & VC1L581)) ) );


--VC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1 at MLABCELL_X21_Y5_N3
VC1L209 = ( VC1_D_iw[16] & ( (VC1L581 & (VC1_D_iw[13] & (!VC1_D_iw[12] & VC1L208))) ) );


--VC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9 at LABCELL_X27_Y5_N6
VC1L605 = ( !VC1_D_iw[12] & ( !VC1_D_iw[15] & ( (!VC1_D_iw[14] & (!VC1_D_iw[16] & (VC1_D_iw[11] & !VC1_D_iw[13]))) ) ) );


--VC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10 at LABCELL_X19_Y5_N18
VC1L606 = ( !VC1_D_iw[13] & ( VC1_D_iw[14] & ( (!VC1_D_iw[16] & (VC1_D_iw[11] & (!VC1_D_iw[15] & !VC1_D_iw[12]))) ) ) );


--VC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11 at LABCELL_X19_Y5_N21
VC1L607 = ( !VC1_D_iw[14] & ( VC1_D_iw[13] & ( (!VC1_D_iw[16] & (VC1_D_iw[11] & (!VC1_D_iw[12] & !VC1_D_iw[15]))) ) ) );


--VC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12 at LABCELL_X27_Y5_N48
VC1L608 = ( !VC1_D_iw[12] & ( !VC1_D_iw[15] & ( (VC1_D_iw[14] & (!VC1_D_iw[16] & (VC1_D_iw[11] & VC1_D_iw[13]))) ) ) );


--VC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0 at LABCELL_X22_Y5_N3
VC1L227 = ( !VC1_D_iw[5] & ( (!VC1_D_iw[3] & (!VC1_D_iw[4] & (!VC1_D_iw[1] & !VC1_D_iw[2]))) ) );


--VC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0 at LABCELL_X22_Y5_N24
VC1L251 = ( VC1L581 & ( (((VC1L606) # (VC1L227)) # (VC1L605)) # (VC1L252) ) ) # ( !VC1L581 & ( VC1L227 ) );


--NC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1 at LABCELL_X11_Y4_N6
NC2L3 = ( NC2_top_priority_reg[0] & ( UB1L15 & ( (NC2_top_priority_reg[1] & VB1L2) ) ) ) # ( !NC2_top_priority_reg[0] & ( UB1L15 & ( (NC2_top_priority_reg[1] & VB1L2) ) ) ) # ( NC2_top_priority_reg[0] & ( !UB1L15 & ( (NC2_top_priority_reg[1] & VB1L2) ) ) ) # ( !NC2_top_priority_reg[0] & ( !UB1L15 & ( VB1L2 ) ) );


--NC3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1 at MLABCELL_X15_Y7_N33
NC3L3 = ( VB1L3 & ( ((!NC3_top_priority_reg[0] & ((!UB1L16) # (!DC1L6)))) # (NC3_top_priority_reg[1]) ) );


--ZB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X16_Y7_N18
ZB5L9 = ((ZB5_mem_used[0] & ((!AC5_read_latency_shift_reg[0]) # (ZB5L13Q)))) # (AC5L3);


--NC3L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at MLABCELL_X15_Y7_N54
NC3L6 = ( UB1L16 & ( XB3_packet_in_progress & ( (!XB3_WideOr1 & (XB3L59 & ((DC1L6) # (VB1L3)))) ) ) ) # ( !UB1L16 & ( XB3_packet_in_progress & ( (VB1L3 & (!XB3_WideOr1 & XB3L59)) ) ) ) # ( UB1L16 & ( !XB3_packet_in_progress & ( (!VB1L3 & (DC1L6 & ((XB3L59) # (XB3_WideOr1)))) # (VB1L3 & (((XB3L59) # (XB3_WideOr1)))) ) ) ) # ( !UB1L16 & ( !XB3_packet_in_progress & ( (VB1L3 & ((XB3L59) # (XB3_WideOr1))) ) ) );


--ZB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X13_Y6_N9
ZB7L3 = ( ZB7_mem_used[1] & ( ((FB1_rst1 & AC7L5)) # (ZB7_mem_used[0]) ) ) # ( !ZB7_mem_used[1] & ( (!FB1_rst1 & (((!AC7_read_latency_shift_reg[0] & ZB7_mem_used[0])))) # (FB1_rst1 & (((!AC7_read_latency_shift_reg[0] & ZB7_mem_used[0])) # (AC7L5))) ) );


--ZB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1 at LABCELL_X11_Y6_N9
ZB3L3 = ( AC3_read_latency_shift_reg[0] & ( (!ZB3_mem_used[1] & (UB1L9 & (FB1_rst1))) # (ZB3_mem_used[1] & (((UB1L9 & FB1_rst1)) # (ZB3_mem_used[0]))) ) ) # ( !AC3_read_latency_shift_reg[0] & ( ((UB1L9 & FB1_rst1)) # (ZB3_mem_used[0]) ) );


--CE3_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X13_Y6_N23
--register power-up is low

CE3_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L123), key0_d3,  ,  , CE3_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--ZB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X10_Y6_N15
ZB1L3 = ( AC1L36 ) # ( !AC1L36 & ( (ZB1_mem_used[0] & ((!AC1_read_latency_shift_reg[0]) # (ZB1_mem_used[1]))) ) );


--NC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0 at LABCELL_X11_Y4_N36
NC2L6 = ( XB2_saved_grant[0] & ( XB2_saved_grant[1] & ( (ZB4L16 & ((UB1L15) # (VB1L2))) ) ) ) # ( !XB2_saved_grant[0] & ( XB2_saved_grant[1] & ( (!VB1L2 & (((!XB2_packet_in_progress & UB1L15)))) # (VB1L2 & (ZB4L16)) ) ) ) # ( XB2_saved_grant[0] & ( !XB2_saved_grant[1] & ( (!UB1L15 & (((!XB2_packet_in_progress & VB1L2)))) # (UB1L15 & (ZB4L16)) ) ) ) # ( !XB2_saved_grant[0] & ( !XB2_saved_grant[1] & ( (!XB2_packet_in_progress & ((UB1L15) # (VB1L2))) ) ) );


--YC1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0 at LABCELL_X16_Y6_N24
YC1L129 = ( YC1_write & ( W1L1 & ( ND1L186Q ) ) ) # ( !YC1_write & ( W1L1 & ( (!ZB4_mem_used[1] & (!XB2_WideOr1 & XB2_saved_grant[0])) ) ) ) # ( YC1_write & ( !W1L1 & ( ND1L186Q ) ) );


--XB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[46] at LABCELL_X12_Y8_N24
XB2_src_data[46] = ( XB2_saved_grant[0] & ( ((VC1_F_pc[8] & XB2_saved_grant[1])) # (VC1_W_alu_result[10]) ) ) # ( !XB2_saved_grant[0] & ( (VC1_F_pc[8] & XB2_saved_grant[1]) ) );


--QD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] at FF_X4_Y3_N20
--register power-up is low

QD1_jdo[34] = DFFEAS(QD1L61, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--QD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] at FF_X4_Y3_N53
--register power-up is low

QD1_jdo[17] = DFFEAS(QD1L33, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--ND1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 at MLABCELL_X8_Y4_N6
ND1L127 = ( QD1_jdo[34] & ( (QD1L71 & ((!QD1_jdo[35] & ((!QD1_jdo[17]))) # (QD1_jdo[35] & (ND1L2)))) ) ) # ( !QD1_jdo[34] & ( (ND1L2 & QD1L71) ) );


--YC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0 at LABCELL_X16_Y6_N42
YC1L82 = ( ZB4L13 & ( (!YC1_read & (!ZB4_mem_used[1] & (!XB2_WideOr1))) # (YC1_read & (((ND1L186Q)))) ) ) # ( !ZB4L13 & ( (ND1L186Q & YC1_read) ) );


--ND1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 at LABCELL_X16_Y6_N3
ND1L125 = ( ND1_waitrequest & ( (!YC1_write & (!ND1L184 & (YC1_read))) # (YC1_write & (((ND1_avalon_ociram_readdata_ready)))) ) );


--ZB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2 at LABCELL_X16_Y6_N54
ZB4L9 = ( ZB4_mem_used[0] & ( ZB4_mem_used[1] ) ) # ( ZB4_mem_used[0] & ( !ZB4_mem_used[1] & ( (!AC4_read_latency_shift_reg[0]) # ((!ND1L186Q & (!XB2_WideOr1 & ZB4L13))) ) ) ) # ( !ZB4_mem_used[0] & ( !ZB4_mem_used[1] & ( (!ND1L186Q & (!XB2_WideOr1 & ZB4L13)) ) ) );


--AC4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] at FF_X16_Y5_N2
--register power-up is low

AC4_av_readdata_pre[11] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[11],  ,  , VCC);


--VC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~20 at LABCELL_X16_Y5_N3
VC1L645 = ( JC1L2 & ( ((JC2L2 & AC4_av_readdata_pre[11])) # (AC2_av_readdata_pre[11]) ) ) # ( !JC1L2 & ( (JC2L2 & AC4_av_readdata_pre[11]) ) );


--VC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~21 at LABCELL_X18_Y7_N51
VC1L646 = ( VC1L645 ) # ( !VC1L645 & ( (!VC1L267) # ((JC3L2 & AE1_q_a[11])) ) );


--AC4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] at FF_X15_Y5_N2
--register power-up is low

AC4_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[12],  ,  , VCC);


--VC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~22 at MLABCELL_X15_Y5_N0
VC1L647 = ( JC2L2 & ( ((AC2_av_readdata_pre[12] & JC1L2)) # (AC4_av_readdata_pre[12]) ) ) # ( !JC2L2 & ( (AC2_av_readdata_pre[12] & JC1L2) ) );


--VC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~23 at LABCELL_X18_Y7_N0
VC1L648 = ( !VC1_intr_req & ( ((JC3L2 & AE1_q_a[12])) # (VC1L647) ) );


--AC4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] at FF_X15_Y5_N31
--register power-up is low

AC4_av_readdata_pre[13] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[13],  ,  , VCC);


--VC1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~24 at LABCELL_X17_Y5_N42
VC1L649 = ( JC2L2 & ( ((AC2_av_readdata_pre[13] & JC1L2)) # (AC4_av_readdata_pre[13]) ) ) # ( !JC2L2 & ( (AC2_av_readdata_pre[13] & JC1L2) ) );


--VC1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~25 at MLABCELL_X21_Y6_N48
VC1L650 = ( JC3L2 & ( (!VC1L267) # ((VC1L649) # (AE1_q_a[13])) ) ) # ( !JC3L2 & ( (!VC1L267) # (VC1L649) ) );


--AC4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] at FF_X16_Y5_N43
--register power-up is low

AC4_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[14],  ,  , VCC);


--VC1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~26 at LABCELL_X16_Y5_N42
VC1L651 = ( AC2_av_readdata_pre[14] & ( (!JC1L2 & (!VC1_intr_req & ((!JC2L2) # (!AC4_av_readdata_pre[14])))) ) ) # ( !AC2_av_readdata_pre[14] & ( (!VC1_intr_req & ((!JC2L2) # (!AC4_av_readdata_pre[14]))) ) );


--VC1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~27 at LABCELL_X18_Y7_N42
VC1L652 = ( AE1_q_a[14] & ( (!VC1L651) # (JC3L2) ) ) # ( !AE1_q_a[14] & ( !VC1L651 ) );


--AC4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] at FF_X15_Y5_N14
--register power-up is low

AC4_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[15],  ,  , VCC);


--VC1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~28 at MLABCELL_X15_Y5_N12
VC1L653 = ( JC2L2 & ( ((JC1L2 & AC2_av_readdata_pre[15])) # (AC4_av_readdata_pre[15]) ) ) # ( !JC2L2 & ( (JC1L2 & AC2_av_readdata_pre[15]) ) );


--VC1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~29 at MLABCELL_X21_Y8_N48
VC1L654 = ( AE1_q_a[15] & ( VC1L267 & ( (VC1L653) # (JC3L2) ) ) ) # ( !AE1_q_a[15] & ( VC1L267 & ( VC1L653 ) ) ) # ( AE1_q_a[15] & ( !VC1L267 ) ) # ( !AE1_q_a[15] & ( !VC1L267 ) );


--AC4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] at FF_X15_Y5_N19
--register power-up is low

AC4_av_readdata_pre[16] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[16],  ,  , VCC);


--VC1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~30 at LABCELL_X16_Y5_N45
VC1L655 = ( AC4_av_readdata_pre[16] & ( ((JC1L2 & AC2_av_readdata_pre[16])) # (JC2L2) ) ) # ( !AC4_av_readdata_pre[16] & ( (JC1L2 & AC2_av_readdata_pre[16]) ) );


--VC1L656 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~31 at LABCELL_X18_Y7_N48
VC1L656 = (!VC1L267) # (((JC3L2 & AE1_q_a[16])) # (VC1L655));


--AC4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] at FF_X17_Y8_N14
--register power-up is low

AC4_av_readdata_pre[5] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[5],  ,  , VCC);


--VC1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~32 at LABCELL_X17_Y8_N15
VC1L633 = ( AC4_av_readdata_pre[5] & ( ((AC2_av_readdata_pre[5] & JC1L2)) # (JC2L2) ) ) # ( !AC4_av_readdata_pre[5] & ( (AC2_av_readdata_pre[5] & JC1L2) ) );


--VC1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~33 at LABCELL_X18_Y7_N18
VC1L634 = ( VC1L633 & ( JC3L2 ) ) # ( !VC1L633 & ( JC3L2 & ( (!VC1L267) # (AE1_q_a[5]) ) ) ) # ( VC1L633 & ( !JC3L2 ) ) # ( !VC1L633 & ( !JC3L2 & ( !VC1L267 ) ) );


--VC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0 at MLABCELL_X21_Y5_N36
VC1L243 = ( VC1_D_iw[12] & ( ((VC1_D_iw[11] & !VC1_D_iw[16])) # (VC1_D_iw[15]) ) );


--VC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1 at MLABCELL_X21_Y5_N39
VC1L244 = ( VC1_D_iw[14] & ( (VC1L243 & (VC1L581 & !VC1_D_iw[13])) ) );


--VC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0 at MLABCELL_X21_Y6_N54
VC1L580 = ( VC1L576 & ( VC1L1032 ) ) # ( !VC1L576 & ( VC1L1032 ) ) # ( VC1L576 & ( !VC1L1032 ) ) # ( !VC1L576 & ( !VC1L1032 & ( (((!CC1L3 & VC1_d_write)) # (VC1L578)) # (VC1_R_valid) ) ) );


--VC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1 at LABCELL_X24_Y5_N6
VC1L217 = ( !VC1L219 & ( (!VC1L220 & (!VC1L593 & !VC1L221)) ) );


--VC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13 at LABCELL_X19_Y5_N27
VC1L609 = ( VC1_D_iw[15] & ( !VC1_D_iw[12] & ( (VC1_D_iw[16] & (!VC1_D_iw[14] & (!VC1_D_iw[11] & VC1_D_iw[13]))) ) ) );


--VC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14 at LABCELL_X27_Y5_N30
VC1L610 = ( !VC1_D_iw[12] & ( VC1_D_iw[15] & ( (!VC1_D_iw[14] & (VC1_D_iw[16] & (VC1_D_iw[11] & VC1_D_iw[13]))) ) ) );


--VC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0 at LABCELL_X24_Y5_N9
VC1L238 = ( VC1L240 & ( (!VC1L590 & (!VC1L591 & !VC1L581)) ) ) # ( !VC1L240 & ( (!VC1L590 & !VC1L591) ) );


--VC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1 at LABCELL_X24_Y5_N12
VC1L239 = ( VC1L241 & ( VC1L217 & ( ((!VC1L238) # (VC1L581)) # (VC1L592) ) ) ) # ( !VC1L241 & ( VC1L217 & ( ((!VC1L238) # ((VC1L223 & VC1L581))) # (VC1L592) ) ) ) # ( VC1L241 & ( !VC1L217 ) ) # ( !VC1L241 & ( !VC1L217 ) );


--AC4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] at FF_X17_Y5_N50
--register power-up is low

AC4_av_readdata_pre[9] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[9],  ,  , VCC);


--VC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~34 at LABCELL_X17_Y5_N33
VC1L641 = ( AC4_av_readdata_pre[9] & ( ((JC1L2 & AC2_av_readdata_pre[9])) # (JC2L2) ) ) # ( !AC4_av_readdata_pre[9] & ( (JC1L2 & AC2_av_readdata_pre[9]) ) );


--VC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~35 at LABCELL_X19_Y9_N51
VC1L642 = ( VC1L641 & ( !VC1_intr_req ) ) # ( !VC1L641 & ( (JC3L2 & (!VC1_intr_req & AE1_q_a[9])) ) );


--VC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3] at FF_X21_Y7_N58
--register power-up is low

VC1_F_pc[3] = DFFEAS(VC1L714, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_W_valid,  ,  ,  ,  );


--VC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0 at MLABCELL_X21_Y5_N48
VC1L248 = ( VC1_D_iw[16] & ( (!VC1_D_iw[11] & (VC1_D_iw[15] & VC1_D_iw[14])) ) ) # ( !VC1_D_iw[16] & ( (!VC1_D_iw[11] & ((!VC1_D_iw[14]) # (VC1_D_iw[15]))) ) );


--VC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1 at MLABCELL_X21_Y5_N51
VC1L249 = ( !VC1_D_iw[13] & ( (VC1L248 & (VC1_D_iw[12] & VC1L581)) ) );


--VC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0 at LABCELL_X23_Y5_N30
VC1L215 = ( VC1_D_iw[2] & ( !VC1_D_iw[0] & ( (VC1_D_iw[5] & (!VC1_D_iw[1] & ((VC1_D_iw[4]) # (VC1_D_iw[3])))) ) ) );


--VC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2 at LABCELL_X24_Y5_N36
VC1L218 = ( !VC1L603 & ( (!VC1L226 & (!VC1L602 & (!VC1L225 & !VC1L224))) ) );


--VC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0 at LABCELL_X24_Y5_N18
VC1L212 = ( !VC1L610 & ( (!VC1L607 & (!VC1L609 & (!VC1L608 & !VC1L604))) ) );


--VC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1 at LABCELL_X22_Y5_N48
VC1L213 = ( VC1L605 & ( (!VC1L594 & !VC1L581) ) ) # ( !VC1L605 & ( (!VC1L594 & ((!VC1L581) # (!VC1L606))) ) );


--VC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2 at LABCELL_X24_Y5_N30
VC1L214 = ( VC1L213 & ( VC1L217 & ( (!VC1L238) # ((VC1L581 & ((!VC1L212) # (!VC1L218)))) ) ) ) # ( !VC1L213 & ( VC1L217 ) ) # ( VC1L213 & ( !VC1L217 ) ) # ( !VC1L213 & ( !VC1L217 ) );


--VC1L802 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0 at LABCELL_X22_Y5_N15
VC1L802 = ( VC1L308 ) # ( !VC1L308 & ( (((VC1_R_valid & VC1L727)) # (VC1L204)) # (VC1L803) ) );


--VC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14 at LABCELL_X18_Y5_N9
VC1L595 = ( VC1_D_iw[4] & ( !VC1_D_iw[3] & ( (!VC1_D_iw[0] & (VC1_D_iw[2] & (!VC1_D_iw[5] & VC1_D_iw[1]))) ) ) );


--VC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0 at MLABCELL_X21_Y5_N18
VC1L343 = ( VC1L203 & ( VC1_R_valid ) ) # ( !VC1L203 & ( (VC1_R_valid & (((VC1L581 & VC1L202)) # (VC1L201))) ) );


--AC4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] at FF_X15_Y5_N28
--register power-up is low

AC4_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[10],  ,  , VCC);


--VC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~36 at MLABCELL_X15_Y5_N27
VC1L643 = ( JC1L2 & ( ((JC2L2 & AC4_av_readdata_pre[10])) # (AC2_av_readdata_pre[10]) ) ) # ( !JC1L2 & ( (JC2L2 & AC4_av_readdata_pre[10]) ) );


--VC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~37 at LABCELL_X18_Y7_N15
VC1L644 = ( AE1_q_a[10] & ( (!VC1_intr_req & ((VC1L643) # (JC3L2))) ) ) # ( !AE1_q_a[10] & ( (!VC1_intr_req & VC1L643) ) );


--AC4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] at FF_X15_Y5_N55
--register power-up is low

AC4_av_readdata_pre[8] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[8],  ,  , VCC);


--VC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~38 at LABCELL_X16_Y5_N27
VC1L639 = ( AC2_av_readdata_pre[8] & ( ((JC2L2 & AC4_av_readdata_pre[8])) # (JC1L2) ) ) # ( !AC2_av_readdata_pre[8] & ( (JC2L2 & AC4_av_readdata_pre[8]) ) );


--VC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~39 at LABCELL_X18_Y7_N45
VC1L640 = ( !VC1_intr_req & ( ((JC3L2 & AE1_q_a[8])) # (VC1L639) ) );


--VC1L460 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~14 at LABCELL_X29_Y7_N12
VC1L460 = ( VC1_E_shift_rot_result[15] & ( (!VC1_R_ctrl_shift_rot_right) # (VC1L423Q) ) ) # ( !VC1_E_shift_rot_result[15] & ( (VC1_R_ctrl_shift_rot_right & VC1L423Q) ) );


--AC4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] at FF_X15_Y5_N49
--register power-up is low

AC4_av_readdata_pre[19] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[19],  ,  , VCC);


--VC1L661 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~40 at LABCELL_X16_Y5_N51
VC1L661 = ( AC4_av_readdata_pre[19] & ( ((JC1L2 & AC2_av_readdata_pre[19])) # (JC2L2) ) ) # ( !AC4_av_readdata_pre[19] & ( (JC1L2 & AC2_av_readdata_pre[19]) ) );


--VC1L662 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~41 at LABCELL_X18_Y7_N3
VC1L662 = ( VC1L267 & ( ((JC3L2 & AE1_q_a[19])) # (VC1L661) ) ) # ( !VC1L267 );


--VC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7] at FF_X17_Y7_N7
--register power-up is low

VC1_av_ld_byte1_data[7] = DFFEAS(VC1L963, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L934,  ,  ,  ,  );


--VC1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~7 at LABCELL_X22_Y7_N54
VC1L878 = ( VC1L738Q & ( VC1_av_ld_byte1_data[7] ) ) # ( !VC1L738Q & ( (VC1_W_alu_result[15] & (!VC1_R_ctrl_rd_ctl_reg & !VC1_R_ctrl_br_cmp)) ) );


--AC4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] at FF_X16_Y5_N32
--register power-up is low

AC4_av_readdata_pre[21] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[21],  ,  , VCC);


--VC1L665 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~42 at LABCELL_X16_Y5_N48
VC1L665 = ( AC4_av_readdata_pre[21] & ( ((JC1L2 & AC2_av_readdata_pre[21])) # (JC2L2) ) ) # ( !AC4_av_readdata_pre[21] & ( (JC1L2 & AC2_av_readdata_pre[21]) ) );


--VC1L666 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~43 at LABCELL_X23_Y5_N12
VC1L666 = ( JC3L2 & ( ((!VC1L267) # (VC1L665)) # (AE1_q_a[21]) ) ) # ( !JC3L2 & ( (!VC1L267) # (VC1L665) ) );


--AC4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] at FF_X10_Y6_N32
--register power-up is low

AC4_av_readdata_pre[20] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[20],  ,  , VCC);


--VC1L663 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~44 at MLABCELL_X3_Y6_N12
VC1L663 = ( AC4_av_readdata_pre[20] & ( ((JC1L2 & AC2_av_readdata_pre[20])) # (JC2L2) ) ) # ( !AC4_av_readdata_pre[20] & ( (JC1L2 & AC2_av_readdata_pre[20]) ) );


--VC1L664 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~45 at LABCELL_X23_Y5_N45
VC1L664 = ( AE1_q_a[20] & ( JC3L2 ) ) # ( !AE1_q_a[20] & ( JC3L2 & ( (!VC1L267) # (VC1L663) ) ) ) # ( AE1_q_a[20] & ( !JC3L2 & ( (!VC1L267) # (VC1L663) ) ) ) # ( !AE1_q_a[20] & ( !JC3L2 & ( (!VC1L267) # (VC1L663) ) ) );


--VC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6] at FF_X17_Y7_N37
--register power-up is low

VC1_av_ld_byte1_data[6] = DFFEAS(VC1L958, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L934,  ,  ,  ,  );


--VC1L877 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~8 at LABCELL_X22_Y7_N51
VC1L877 = ( VC1_W_alu_result[14] & ( (!VC1L738Q & (!VC1_R_ctrl_rd_ctl_reg & (!VC1_R_ctrl_br_cmp))) # (VC1L738Q & (((VC1_av_ld_byte1_data[6])))) ) ) # ( !VC1_W_alu_result[14] & ( (VC1_av_ld_byte1_data[6] & VC1L738Q) ) );


--AC4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] at FF_X17_Y5_N14
--register power-up is low

AC4_av_readdata_pre[18] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[18],  ,  , VCC);


--VC1L659 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~46 at LABCELL_X17_Y5_N18
VC1L659 = ( AC4_av_readdata_pre[18] & ( ((AC2_av_readdata_pre[18] & JC1L2)) # (JC2L2) ) ) # ( !AC4_av_readdata_pre[18] & ( (AC2_av_readdata_pre[18] & JC1L2) ) );


--VC1L660 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~47 at LABCELL_X18_Y7_N33
VC1L660 = ( AE1_q_a[18] & ( ((!VC1_intr_req & ((VC1L659) # (JC3L2)))) # (VC1L1092) ) ) # ( !AE1_q_a[18] & ( ((!VC1_intr_req & VC1L659)) # (VC1L1092) ) );


--VC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5] at FF_X17_Y8_N26
--register power-up is low

VC1_av_ld_byte1_data[5] = DFFEAS(VC1L953, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L934,  ,  ,  ,  );


--VC1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~9 at LABCELL_X18_Y8_N12
VC1L876 = ( VC1_W_alu_result[13] & ( VC1L931Q & ( ((!VC1_R_ctrl_br_cmp & !VC1_R_ctrl_rd_ctl_reg)) # (VC1L738Q) ) ) ) # ( !VC1_W_alu_result[13] & ( VC1L931Q & ( VC1L738Q ) ) ) # ( VC1_W_alu_result[13] & ( !VC1L931Q & ( (!VC1_R_ctrl_br_cmp & (!VC1_R_ctrl_rd_ctl_reg & !VC1L738Q)) ) ) );


--AC4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] at FF_X17_Y5_N38
--register power-up is low

AC4_av_readdata_pre[17] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[17],  ,  , VCC);


--VC1L657 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~48 at LABCELL_X17_Y5_N9
VC1L657 = ( !VC1_intr_req & ( JC1L2 & ( (!AC2_av_readdata_pre[17] & ((!AC4_av_readdata_pre[17]) # (!JC2L2))) ) ) ) # ( !VC1_intr_req & ( !JC1L2 & ( (!AC4_av_readdata_pre[17]) # (!JC2L2) ) ) );


--VC1L658 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~49 at LABCELL_X19_Y9_N45
VC1L658 = ( JC3L2 & ( AE1_q_a[17] ) ) # ( !JC3L2 & ( AE1_q_a[17] & ( !VC1L657 ) ) ) # ( JC3L2 & ( !AE1_q_a[17] & ( !VC1L657 ) ) ) # ( !JC3L2 & ( !AE1_q_a[17] & ( !VC1L657 ) ) );


--VC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4] at FF_X17_Y7_N22
--register power-up is low

VC1_av_ld_byte1_data[4] = DFFEAS(VC1L949, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L934,  ,  ,  ,  );


--VC1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~10 at LABCELL_X18_Y8_N21
VC1L875 = ( VC1_av_ld_byte1_data[4] & ( ((!VC1_R_ctrl_rd_ctl_reg & (VC1_W_alu_result[12] & !VC1_R_ctrl_br_cmp))) # (VC1L738Q) ) ) # ( !VC1_av_ld_byte1_data[4] & ( (!VC1L738Q & (!VC1_R_ctrl_rd_ctl_reg & (VC1_W_alu_result[12] & !VC1_R_ctrl_br_cmp))) ) );


--VC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3] at FF_X17_Y7_N31
--register power-up is low

VC1_av_ld_byte1_data[3] = DFFEAS(VC1L945, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L934,  ,  ,  ,  );


--VC1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~11 at LABCELL_X18_Y8_N57
VC1L874 = ( VC1_av_ld_byte1_data[3] & ( ((!VC1_R_ctrl_rd_ctl_reg & (VC1_W_alu_result[11] & !VC1_R_ctrl_br_cmp))) # (VC1L738Q) ) ) # ( !VC1_av_ld_byte1_data[3] & ( (!VC1L738Q & (!VC1_R_ctrl_rd_ctl_reg & (VC1_W_alu_result[11] & !VC1_R_ctrl_br_cmp))) ) );


--VC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2] at FF_X17_Y7_N49
--register power-up is low

VC1_av_ld_byte1_data[2] = DFFEAS(VC1L941, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L934,  ,  ,  ,  );


--VC1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~12 at LABCELL_X22_Y7_N48
VC1L873 = ( VC1_W_alu_result[10] & ( (!VC1L738Q & (!VC1_R_ctrl_rd_ctl_reg & (!VC1_R_ctrl_br_cmp))) # (VC1L738Q & (((VC1_av_ld_byte1_data[2])))) ) ) # ( !VC1_W_alu_result[10] & ( (VC1_av_ld_byte1_data[2] & VC1L738Q) ) );


--VC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1] at FF_X17_Y7_N52
--register power-up is low

VC1_av_ld_byte1_data[1] = DFFEAS(VC1L938, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L934,  ,  ,  ,  );


--VC1L872 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~13 at LABCELL_X23_Y7_N30
VC1L872 = ( VC1L738Q & ( VC1_W_alu_result[9] & ( VC1_av_ld_byte1_data[1] ) ) ) # ( !VC1L738Q & ( VC1_W_alu_result[9] & ( (!VC1_R_ctrl_br_cmp & !VC1_R_ctrl_rd_ctl_reg) ) ) ) # ( VC1L738Q & ( !VC1_W_alu_result[9] & ( VC1_av_ld_byte1_data[1] ) ) );


--VC1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~14 at LABCELL_X22_Y7_N33
VC1L871 = ( VC1_R_ctrl_ld & ( VC1_av_ld_byte1_data[0] ) ) # ( !VC1_R_ctrl_ld & ( (!VC1_R_ctrl_rd_ctl_reg & (!VC1_R_ctrl_br_cmp & VC1_W_alu_result[8])) ) );


--VC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~15 at LABCELL_X29_Y6_N12
VC1L445 = ( VC1L399Q & ( (!VC1_R_ctrl_shift_rot_right) # (VC1L402Q) ) ) # ( !VC1L399Q & ( (VC1L402Q & VC1_R_ctrl_shift_rot_right) ) );


--AC4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] at FF_X17_Y8_N55
--register power-up is low

AC4_av_readdata_pre[6] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[6],  ,  , VCC);


--VC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~50 at LABCELL_X19_Y9_N39
VC1L635 = ( JC1L2 & ( ((AC4_av_readdata_pre[6] & JC2L2)) # (AC2_av_readdata_pre[6]) ) ) # ( !JC1L2 & ( (AC4_av_readdata_pre[6] & JC2L2) ) );


--VC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~51 at LABCELL_X19_Y9_N36
VC1L636 = ( VC1L635 & ( !VC1_intr_req ) ) # ( !VC1L635 & ( (!VC1_intr_req & (JC3L2 & AE1_q_a[6])) ) );


--AC4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] at FF_X17_Y8_N49
--register power-up is low

AC4_av_readdata_pre[7] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[7],  ,  , VCC);


--VC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~52 at LABCELL_X19_Y9_N33
VC1L637 = ( AC4_av_readdata_pre[7] & ( ((JC1L2 & AC2_av_readdata_pre[7])) # (JC2L2) ) ) # ( !AC4_av_readdata_pre[7] & ( (JC1L2 & AC2_av_readdata_pre[7]) ) );


--VC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~53 at LABCELL_X19_Y9_N30
VC1L638 = ( VC1L637 & ( !VC1_intr_req ) ) # ( !VC1L637 & ( (!VC1_intr_req & (JC3L2 & AE1_q_a[7])) ) );


--AC6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1] at FF_X11_Y6_N47
--register power-up is low

AC6_av_readdata_pre[1] = DFFEAS(W1_readdata[1], GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1 at LABCELL_X11_Y6_N54
KC1L9 = ( AC6_av_readdata_pre[1] & ( AC3_av_readdata_pre[1] & ( (!AC3_read_latency_shift_reg[0] & (!AC6_read_latency_shift_reg[0] & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[1])))) ) ) ) # ( !AC6_av_readdata_pre[1] & ( AC3_av_readdata_pre[1] & ( (!AC3_read_latency_shift_reg[0] & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[1]))) ) ) ) # ( AC6_av_readdata_pre[1] & ( !AC3_av_readdata_pre[1] & ( (!AC6_read_latency_shift_reg[0] & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[1]))) ) ) ) # ( !AC6_av_readdata_pre[1] & ( !AC3_av_readdata_pre[1] & ( (!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[1]) ) ) );


--KC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2 at LABCELL_X17_Y5_N0
KC1L10 = ( JC1L1 & ( (KC1L9 & (!AC2_av_readdata_pre[1] & ((!JC2L1) # (!AC4_av_readdata_pre[1])))) ) ) # ( !JC1L1 & ( (KC1L9 & ((!JC2L1) # (!AC4_av_readdata_pre[1]))) ) );


--KC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3 at LABCELL_X17_Y7_N24
KC1L11 = ( JC3L1 & ( (!KC1L10) # (AE1_q_a[1]) ) ) # ( !JC3L1 & ( !KC1L10 ) );


--VC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~16 at LABCELL_X27_Y6_N33
VC1L310 = ( VC1L747Q & ( VC1_E_shift_rot_result[1] ) ) # ( !VC1L747Q & ( VC1_E_shift_rot_result[1] & ( (!VC1_R_ctrl_logic & ((VC1L114))) # (VC1_R_ctrl_logic & (VC1L352)) ) ) ) # ( !VC1L747Q & ( !VC1_E_shift_rot_result[1] & ( (!VC1_R_ctrl_logic & ((VC1L114))) # (VC1_R_ctrl_logic & (VC1L352)) ) ) );


--AC3_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2] at FF_X17_Y6_N4
--register power-up is low

AC3_av_readdata_pre[2] = DFFEAS(AC3L6, GLOBAL(A1L123), CE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--AC6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2] at FF_X15_Y6_N41
--register power-up is low

AC6_av_readdata_pre[2] = DFFEAS(W1_readdata[2], GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4 at MLABCELL_X15_Y6_N21
KC1L12 = ( !AC1_av_readdata_pre[2] & ( AC1_read_latency_shift_reg[0] & ( (!AC3L10Q & ((!AC6_av_readdata_pre[2]) # ((!AC6_read_latency_shift_reg[0])))) # (AC3L10Q & (!AC3_av_readdata_pre[2] & ((!AC6_av_readdata_pre[2]) # (!AC6_read_latency_shift_reg[0])))) ) ) ) # ( AC1_av_readdata_pre[2] & ( !AC1_read_latency_shift_reg[0] & ( (!AC3L10Q & ((!AC6_av_readdata_pre[2]) # ((!AC6_read_latency_shift_reg[0])))) # (AC3L10Q & (!AC3_av_readdata_pre[2] & ((!AC6_av_readdata_pre[2]) # (!AC6_read_latency_shift_reg[0])))) ) ) ) # ( !AC1_av_readdata_pre[2] & ( !AC1_read_latency_shift_reg[0] & ( (!AC3L10Q & ((!AC6_av_readdata_pre[2]) # ((!AC6_read_latency_shift_reg[0])))) # (AC3L10Q & (!AC3_av_readdata_pre[2] & ((!AC6_av_readdata_pre[2]) # (!AC6_read_latency_shift_reg[0])))) ) ) );


--KC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5 at LABCELL_X16_Y5_N57
KC1L13 = ( KC1L12 & ( (!JC1L1 & (((!JC2L1) # (!AC4_av_readdata_pre[2])))) # (JC1L1 & (!AC2_av_readdata_pre[2] & ((!JC2L1) # (!AC4_av_readdata_pre[2])))) ) );


--KC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6 at LABCELL_X17_Y6_N15
KC1L14 = ( AE1_q_a[2] & ( (!KC1L13) # (JC3L1) ) ) # ( !AE1_q_a[2] & ( !KC1L13 ) );


--KC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7 at LABCELL_X10_Y6_N48
KC1L15 = (JC2L1 & AC4_av_readdata_pre[3]);


--AC6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3] at FF_X15_Y6_N17
--register power-up is low

AC6_av_readdata_pre[3] = DFFEAS(W1_readdata[3], GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8 at MLABCELL_X15_Y6_N12
KC1L16 = ( AC1_read_latency_shift_reg[0] & ( (!KC1L8 & (!AC1_av_readdata_pre[3] & ((!AC6_av_readdata_pre[3]) # (!AC6_read_latency_shift_reg[0])))) ) ) # ( !AC1_read_latency_shift_reg[0] & ( (!KC1L8 & ((!AC6_av_readdata_pre[3]) # (!AC6_read_latency_shift_reg[0]))) ) );


--KC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9 at LABCELL_X17_Y6_N30
KC1L17 = ( KC1L15 & ( JC3L1 ) ) # ( !KC1L15 & ( JC3L1 & ( (!KC1L16) # (((JC1L1 & AC2_av_readdata_pre[3])) # (AE1_q_a[3])) ) ) ) # ( KC1L15 & ( !JC3L1 ) ) # ( !KC1L15 & ( !JC3L1 & ( (!KC1L16) # ((JC1L1 & AC2_av_readdata_pre[3])) ) ) );


--KC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10 at LABCELL_X10_Y6_N54
KC1L18 = (JC2L1 & AC4_av_readdata_pre[4]);


--AC6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4] at FF_X15_Y6_N44
--register power-up is low

AC6_av_readdata_pre[4] = DFFEAS(W1_readdata[4], GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11 at MLABCELL_X15_Y6_N27
KC1L19 = ( AC1_av_readdata_pre[4] & ( (!KC1L8 & (!AC1_read_latency_shift_reg[0] & ((!AC6_av_readdata_pre[4]) # (!AC6_read_latency_shift_reg[0])))) ) ) # ( !AC1_av_readdata_pre[4] & ( (!KC1L8 & ((!AC6_av_readdata_pre[4]) # (!AC6_read_latency_shift_reg[0]))) ) );


--KC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12 at LABCELL_X17_Y6_N24
KC1L20 = ( KC1L19 & ( AC2_av_readdata_pre[4] & ( (((JC3L1 & AE1_q_a[4])) # (KC1L18)) # (JC1L1) ) ) ) # ( !KC1L19 & ( AC2_av_readdata_pre[4] ) ) # ( KC1L19 & ( !AC2_av_readdata_pre[4] & ( ((JC3L1 & AE1_q_a[4])) # (KC1L18) ) ) ) # ( !KC1L19 & ( !AC2_av_readdata_pre[4] ) );


--KC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13 at LABCELL_X17_Y8_N12
KC1L21 = (JC2L1 & AC4_av_readdata_pre[5]);


--AC6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5] at FF_X15_Y6_N35
--register power-up is low

AC6_av_readdata_pre[5] = DFFEAS(W1_readdata[5], GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14 at MLABCELL_X15_Y6_N30
KC1L22 = ( AC1_read_latency_shift_reg[0] & ( (!KC1L8 & (!AC1_av_readdata_pre[5] & ((!AC6_read_latency_shift_reg[0]) # (!AC6_av_readdata_pre[5])))) ) ) # ( !AC1_read_latency_shift_reg[0] & ( (!KC1L8 & ((!AC6_read_latency_shift_reg[0]) # (!AC6_av_readdata_pre[5]))) ) );


--KC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15 at LABCELL_X17_Y8_N30
KC1L23 = ( KC1L22 & ( AE1_q_a[5] & ( (((AC2_av_readdata_pre[5] & JC1L1)) # (JC3L1)) # (KC1L21) ) ) ) # ( !KC1L22 & ( AE1_q_a[5] ) ) # ( KC1L22 & ( !AE1_q_a[5] & ( ((AC2_av_readdata_pre[5] & JC1L1)) # (KC1L21) ) ) ) # ( !KC1L22 & ( !AE1_q_a[5] ) );


--KC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16 at LABCELL_X17_Y8_N54
KC1L24 = ( AC4_av_readdata_pre[6] & ( JC2L1 ) );


--AC6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6] at FF_X15_Y6_N52
--register power-up is low

AC6_av_readdata_pre[6] = DFFEAS(W1_readdata[6], GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~17 at MLABCELL_X15_Y6_N3
KC1L25 = ( AC6_av_readdata_pre[6] & ( AC1_av_readdata_pre[6] & ( (!KC1L8 & (!AC1_read_latency_shift_reg[0] & !AC6_read_latency_shift_reg[0])) ) ) ) # ( !AC6_av_readdata_pre[6] & ( AC1_av_readdata_pre[6] & ( (!KC1L8 & !AC1_read_latency_shift_reg[0]) ) ) ) # ( AC6_av_readdata_pre[6] & ( !AC1_av_readdata_pre[6] & ( (!KC1L8 & !AC6_read_latency_shift_reg[0]) ) ) ) # ( !AC6_av_readdata_pre[6] & ( !AC1_av_readdata_pre[6] & ( !KC1L8 ) ) );


--KC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~18 at LABCELL_X17_Y8_N0
KC1L26 = ( KC1L25 & ( AC2_av_readdata_pre[6] & ( (((JC3L1 & AE1_q_a[6])) # (KC1L24)) # (JC1L1) ) ) ) # ( !KC1L25 & ( AC2_av_readdata_pre[6] ) ) # ( KC1L25 & ( !AC2_av_readdata_pre[6] & ( ((JC3L1 & AE1_q_a[6])) # (KC1L24) ) ) ) # ( !KC1L25 & ( !AC2_av_readdata_pre[6] ) );


--KC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~19 at LABCELL_X17_Y8_N48
KC1L27 = (JC2L1 & AC4_av_readdata_pre[7]);


--AC6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7] at FF_X11_Y6_N52
--register power-up is low

AC6_av_readdata_pre[7] = DFFEAS(W1_readdata[7], GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--KC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~20 at LABCELL_X11_Y6_N39
KC1L28 = ( AC1_av_readdata_pre[7] & ( (!KC1L8 & (!AC1_read_latency_shift_reg[0] & ((!AC6_read_latency_shift_reg[0]) # (!AC6_av_readdata_pre[7])))) ) ) # ( !AC1_av_readdata_pre[7] & ( (!KC1L8 & ((!AC6_read_latency_shift_reg[0]) # (!AC6_av_readdata_pre[7]))) ) );


--KC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~21 at LABCELL_X17_Y8_N9
KC1L29 = ( AC2_av_readdata_pre[7] & ( KC1L27 ) ) # ( !AC2_av_readdata_pre[7] & ( KC1L27 ) ) # ( AC2_av_readdata_pre[7] & ( !KC1L27 & ( (!KC1L28) # (((JC3L1 & AE1_q_a[7])) # (JC1L1)) ) ) ) # ( !AC2_av_readdata_pre[7] & ( !KC1L27 & ( (!KC1L28) # ((JC3L1 & AE1_q_a[7])) ) ) );


--U1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val at FF_X11_Y5_N40
--register power-up is low

U1_r_val = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , U1L84,  ,  , VCC);


--FB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1 at FF_X6_Y6_N26
--register power-up is low

FB1_r_ena1 = AMPP_FUNCTION(A1L123, FB1L46, !BE1_r_sync_rst);


--FB1L24 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0 at MLABCELL_X6_Y6_N51
FB1L24 = AMPP_FUNCTION(!FB1_r_ena1, !U1_r_val);


--PB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X12_Y5_N31
--register power-up is low

PB2_b_full = DFFEAS(PB2L6, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FB1L105 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0 at LABCELL_X2_Y5_N24
FB1L105 = AMPP_FUNCTION(!FB1_write_stalled, !FB1_tck_t_dav, !FB1_td_shift[10], !A1L106);


--FB1L106 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1 at LABCELL_X2_Y5_N48
FB1L106 = AMPP_FUNCTION(!Q1_state[4], !N1_irf_reg[1][0], !FB1_state, !N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3], !FB1_count[1]);


--FB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3] at FF_X2_Y5_N43
--register power-up is low

FB1_td_shift[3] = AMPP_FUNCTION(A1L105, FB1L80, !N1_clr_reg, FB1L63);


--FB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6 at LABCELL_X1_Y5_N36
FB1L79 = AMPP_FUNCTION(!Q1_state[4], !N1_irf_reg[1][0], !FB1_count[9], !FB1_td_shift[3], !FB1_rdata[0], !FB1L77);


--FB1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 at MLABCELL_X6_Y6_N24
FB1L46 = AMPP_FUNCTION(!FB1_rvalid0, !FB1_r_ena1, !U1_r_val);


--FB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req at FF_X3_Y5_N49
--register power-up is low

FB1_read_req = AMPP_FUNCTION(A1L105, FB1_td_shift[9], !N1_clr_reg, GND, FB1L106);


--FB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1 at FF_X6_Y5_N53
--register power-up is low

FB1_read1 = AMPP_FUNCTION(A1L123, FB1L39Q, !BE1_r_sync_rst, GND);


--FB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2 at FF_X6_Y6_N20
--register power-up is low

FB1_read2 = AMPP_FUNCTION(A1L123, FB1_read1, !BE1_r_sync_rst, GND);


--FB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2 at FF_X11_Y5_N26
--register power-up is low

FB1_rst2 = AMPP_FUNCTION(A1L123, FB1_rst1, !BE1_r_sync_rst, GND);


--FB1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 at MLABCELL_X6_Y6_N21
FB1L47 = AMPP_FUNCTION(!FB1_read2, !FB1L46, !FB1_rst2, !FB1L88Q, !FB1_read_req, !FB1_read1);


--QD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 at LABCELL_X7_Y3_N51
QD1L72 = ( !QD1_jdo[35] & ( QD1L71 ) );


--QD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a at LABCELL_X4_Y3_N6
QD1_take_action_ocimem_a = ( QD1L72 & ( QD1_jdo[34] ) );


--QD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] at FF_X12_Y4_N38
--register power-up is low

QD1_jdo[25] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe, RD1_sr[25],  ,  , VCC);


--YC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0] at FF_X13_Y4_N26
--register power-up is low

YC1_writedata[0] = DFFEAS(XB2L22, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--YC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0] at FF_X15_Y8_N4
--register power-up is low

YC1_address[0] = DFFEAS(XB2_src_data[38], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--YC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4] at FF_X15_Y8_N56
--register power-up is low

YC1_address[4] = DFFEAS(XB2_src_data[42], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--YC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3] at FF_X13_Y8_N10
--register power-up is low

YC1_address[3] = DFFEAS(XB2_src_data[41], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--YC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2] at FF_X13_Y8_N49
--register power-up is low

YC1_address[2] = DFFEAS(XB2_src_data[40], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--YC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1] at FF_X16_Y8_N26
--register power-up is low

YC1_address[1] = DFFEAS(XB2_src_data[39], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--YC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7] at FF_X12_Y8_N43
--register power-up is low

YC1_address[7] = DFFEAS(XB2_src_data[45], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--YC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6] at FF_X13_Y8_N58
--register power-up is low

YC1_address[6] = DFFEAS(XB2_src_data[44], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--YC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5] at FF_X13_Y8_N5
--register power-up is low

YC1_address[5] = DFFEAS(XB2_src_data[43], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--CD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 at LABCELL_X12_Y8_N18
CD1L1 = ( !YC1_address[5] & ( !YC1_address[6] & ( (!YC1_address[7] & YC1_address[8]) ) ) );


--CD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 at LABCELL_X16_Y4_N42
CD1L2 = ( !YC1_address[3] & ( (CD1L1 & (!YC1_address[1] & (!YC1_address[2] & !YC1_address[4]))) ) );


--YC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess at FF_X16_Y4_N53
--register power-up is low

YC1_debugaccess = DFFEAS(XB2L23, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--CD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 at LABCELL_X16_Y4_N30
CD1L13 = ( CD1L2 & ( (YC1_write & (!YC1_address[0] & YC1_debugaccess)) ) );


--FD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 at LABCELL_X12_Y4_N12
FD1L10 = ( CD1L13 & ( (!FD1_monitor_ready & (YC1_writedata[0] & ((!QD1_take_action_ocimem_a) # (!QD1_jdo[25])))) # (FD1_monitor_ready & (((!QD1_take_action_ocimem_a) # (!QD1_jdo[25])))) ) ) # ( !CD1L13 & ( (FD1_monitor_ready & ((!QD1_take_action_ocimem_a) # (!QD1_jdo[25]))) ) );


--RD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12 at MLABCELL_X3_Y4_N42
RD1L60 = ( RD1_sr[4] & ( ((!N1_irf_reg[2][1] & (ND1_MonDReg[2])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[2])))) # (PD1L3) ) ) # ( !RD1_sr[4] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & (ND1_MonDReg[2])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[2]))))) ) );


--QD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] at FF_X6_Y4_N55
--register power-up is low

QD1_jdo[1] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe, RD1_sr[1],  ,  , VCC);


--QD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] at FF_X3_Y4_N22
--register power-up is low

QD1_jdo[4] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe, RD1_sr[4],  ,  , VCC);


--QD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe at FF_X3_Y1_N17
--register power-up is low

QD1_update_jdo_strobe = DFFEAS(QD1L77, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--RD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] at FF_X6_Y2_N28
--register power-up is low

RD1_sr[36] = DFFEAS(RD1L62, A1L105,  ,  , RD1L54,  ,  ,  ,  );


--RD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] at FF_X6_Y2_N20
--register power-up is low

RD1_sr[37] = DFFEAS(RD1L63, A1L105,  ,  , RD1L54,  ,  ,  ,  );


--QD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir at FF_X10_Y4_N46
--register power-up is low

QD1_jxuir = DFFEAS(QD1L67, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr at FF_X8_Y4_N10
--register power-up is low

ND1_jtag_ram_wr = DFFEAS(ND1L133, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 at LABCELL_X16_Y4_N48
ND1L182 = ( YC1_address[8] & ( (ND1L128Q & ND1_jtag_ram_wr) ) ) # ( !YC1_address[8] & ( (!ND1L128Q & (YC1_debugaccess & (YC1_write))) # (ND1L128Q & (((ND1_jtag_ram_wr)))) ) );


--BE1_r_early_rst is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst at FF_X7_Y3_N22
--register power-up is low

BE1_r_early_rst = DFFEAS(BE1L13, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req at LABCELL_X9_Y3_N15
ND1_ociram_reset_req = ( BE1_r_early_rst & ( ND1L128Q ) ) # ( !BE1_r_early_rst );


--ND1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 at LABCELL_X9_Y4_N42
ND1L150 = ( ND1L128Q & ( ND1_MonDReg[0] ) ) # ( !ND1L128Q & ( YC1_writedata[0] ) );


--ND1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 at LABCELL_X13_Y4_N6
ND1L137 = ( YC1_address[0] & ( (!ND1L128Q) # (ND1L40Q) ) ) # ( !YC1_address[0] & ( (ND1L128Q & ND1L40Q) ) );


--ND1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 at LABCELL_X16_Y4_N27
ND1L138 = ( YC1_address[1] & ( (!ND1L128Q) # (ND1L42Q) ) ) # ( !YC1_address[1] & ( (ND1L128Q & ND1L42Q) ) );


--ND1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 at LABCELL_X13_Y4_N0
ND1L139 = ( ND1_MonAReg[4] & ( (YC1_address[2]) # (ND1L128Q) ) ) # ( !ND1_MonAReg[4] & ( (!ND1L128Q & YC1_address[2]) ) );


--ND1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 at LABCELL_X16_Y4_N24
ND1L140 = ( YC1_address[3] & ( (!ND1L128Q) # (ND1_MonAReg[5]) ) ) # ( !YC1_address[3] & ( (ND1L128Q & ND1_MonAReg[5]) ) );


--ND1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 at LABCELL_X13_Y4_N57
ND1L141 = ( ND1_MonAReg[6] & ( (YC1_address[4]) # (ND1L128Q) ) ) # ( !ND1_MonAReg[6] & ( (!ND1L128Q & YC1_address[4]) ) );


--ND1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 at LABCELL_X13_Y8_N54
ND1L142 = (!ND1L128Q & (YC1_address[5])) # (ND1L128Q & ((ND1_MonAReg[7])));


--ND1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 at LABCELL_X13_Y4_N36
ND1L143 = (!ND1L128Q & ((YC1_address[6]))) # (ND1L128Q & (ND1_MonAReg[8]));


--ND1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 at LABCELL_X17_Y4_N3
ND1L144 = ( ND1_MonAReg[9] & ( ND1L128Q ) ) # ( ND1_MonAReg[9] & ( !ND1L128Q & ( YC1_address[7] ) ) ) # ( !ND1_MonAReg[9] & ( !ND1L128Q & ( YC1_address[7] ) ) );


--YC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0] at FF_X16_Y8_N58
--register power-up is low

YC1_byteenable[0] = DFFEAS(XB2_src_data[32], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 at LABCELL_X16_Y8_N36
ND1L145 = ( YC1_byteenable[0] ) # ( !YC1_byteenable[0] & ( ND1L128Q ) );


--ND1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd at FF_X8_Y4_N19
--register power-up is low

ND1_jtag_ram_rd = DFFEAS(ND1L131, GLOBAL(A1L123),  ,  , QD1_take_action_ocimem_b,  ,  ,  ,  );


--RD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] at FF_X2_Y4_N41
--register power-up is low

RD1_sr[35] = DFFEAS(RD1L64, A1L105,  ,  ,  ,  ,  ,  ,  );


--ND1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd at FF_X8_Y4_N23
--register power-up is low

ND1_jtag_rd = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_take_action_ocimem_b, QD1L72,  ,  , VCC);


--VC1L1088 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0 at MLABCELL_X21_Y5_N21
VC1L1088 = ( VC1L606 & ( ((!VC1L581 & VC1_hbreak_enabled)) # (VC1_R_ctrl_break) ) ) # ( !VC1L606 & ( (VC1_R_ctrl_break) # (VC1_hbreak_enabled) ) );


--VC1L909 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0 at LABCELL_X22_Y8_N15
VC1L909 = ( KC1_WideOr1 & ( !VC1_av_ld_align_cycle[0] $ (!VC1_av_ld_align_cycle[1]) ) ) # ( !KC1_WideOr1 & ( (!VC1_d_read & (!VC1_av_ld_align_cycle[0] $ (!VC1_av_ld_align_cycle[1]))) ) );


--VC1L908 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1 at LABCELL_X22_Y8_N45
VC1L908 = ( KC1_WideOr1 & ( !VC1_av_ld_align_cycle[0] ) ) # ( !KC1_WideOr1 & ( (!VC1_d_read & !VC1_av_ld_align_cycle[0]) ) );


--VC1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0 at MLABCELL_X25_Y5_N48
VC1L193 = !VC1L577 $ (!VC1_E_shift_rot_cnt[4]);


--VC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1 at MLABCELL_X25_Y5_N51
VC1L194 = ( VC1_E_shift_rot_cnt[0] & ( VC1_E_shift_rot_cnt[3] ) ) # ( !VC1_E_shift_rot_cnt[0] & ( !VC1_E_shift_rot_cnt[3] $ (((VC1_E_shift_rot_cnt[2]) # (VC1_E_shift_rot_cnt[1]))) ) );


--VC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2 at MLABCELL_X25_Y5_N6
VC1L195 = ( VC1_E_shift_rot_cnt[2] & ( VC1_E_shift_rot_cnt[1] ) ) # ( VC1_E_shift_rot_cnt[2] & ( !VC1_E_shift_rot_cnt[1] & ( VC1_E_shift_rot_cnt[0] ) ) ) # ( !VC1_E_shift_rot_cnt[2] & ( !VC1_E_shift_rot_cnt[1] & ( !VC1_E_shift_rot_cnt[0] ) ) );


--VC1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3 at MLABCELL_X25_Y5_N24
VC1L196 = ( VC1_E_shift_rot_cnt[1] & ( VC1_E_shift_rot_cnt[0] ) ) # ( !VC1_E_shift_rot_cnt[1] & ( !VC1_E_shift_rot_cnt[0] ) );


--Z1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0 at MLABCELL_X15_Y7_N0
Z1L2 = ( !CC1_write_accepted & ( (XB3L7Q & (!ZB5L13Q & VC1_d_write)) ) );


--Z1L3 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1 at MLABCELL_X15_Y7_N39
Z1L3 = ( VC1_W_alu_result[14] & ( VC1_W_alu_result[15] & ( (!Z1L2) # ((!XB3L58 & ((!XB3_saved_grant[0]) # (!UB1L16)))) ) ) ) # ( !VC1_W_alu_result[14] & ( VC1_W_alu_result[15] & ( (!Z1L2) # (!XB3L58) ) ) ) # ( VC1_W_alu_result[14] & ( !VC1_W_alu_result[15] & ( (!Z1L2) # (!XB3L58) ) ) ) # ( !VC1_W_alu_result[14] & ( !VC1_W_alu_result[15] & ( (!Z1L2) # (!XB3L58) ) ) );


--XB3L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~0 at LABCELL_X16_Y8_N45
XB3L26 = ( VC1_d_writedata[0] & ( XB3L7Q ) );


--XB3_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[38] at MLABCELL_X15_Y8_N39
XB3_src_data[38] = ( VC1_W_alu_result[2] & ( ((VC1_F_pc[0] & XB3_saved_grant[1])) # (XB3L7Q) ) ) # ( !VC1_W_alu_result[2] & ( (VC1_F_pc[0] & XB3_saved_grant[1]) ) );


--XB3_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[39] at LABCELL_X16_Y8_N12
XB3_src_data[39] = ( VC1_F_pc[1] & ( XB3L7Q & ( (XB3_saved_grant[1]) # (VC1_W_alu_result[3]) ) ) ) # ( !VC1_F_pc[1] & ( XB3L7Q & ( VC1_W_alu_result[3] ) ) ) # ( VC1_F_pc[1] & ( !XB3L7Q & ( XB3_saved_grant[1] ) ) );


--XB3_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[40] at MLABCELL_X15_Y8_N51
XB3_src_data[40] = ( VC1_W_alu_result[4] & ( ((VC1_F_pc[2] & XB3_saved_grant[1])) # (XB3L7Q) ) ) # ( !VC1_W_alu_result[4] & ( (VC1_F_pc[2] & XB3_saved_grant[1]) ) );


--XB3_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[41] at LABCELL_X13_Y8_N33
XB3_src_data[41] = ( XB3L7Q & ( ((VC1_F_pc[3] & XB3_saved_grant[1])) # (VC1_W_alu_result[5]) ) ) # ( !XB3L7Q & ( (VC1_F_pc[3] & XB3_saved_grant[1]) ) );


--XB3_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[42] at MLABCELL_X15_Y8_N30
XB3_src_data[42] = ( VC1_W_alu_result[6] & ( ((XB3_saved_grant[1] & VC1_F_pc[4])) # (XB3L7Q) ) ) # ( !VC1_W_alu_result[6] & ( (XB3_saved_grant[1] & VC1_F_pc[4]) ) );


--XB3_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[43] at LABCELL_X13_Y8_N12
XB3_src_data[43] = (!VC1_W_alu_result[7] & (VC1L698Q & ((XB3_saved_grant[1])))) # (VC1_W_alu_result[7] & (((VC1L698Q & XB3_saved_grant[1])) # (XB3L7Q)));


--XB3_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[44] at LABCELL_X13_Y8_N18
XB3_src_data[44] = (!VC1_F_pc[6] & (VC1L820Q & (XB3L7Q))) # (VC1_F_pc[6] & (((VC1L820Q & XB3L7Q)) # (XB3_saved_grant[1])));


--XB3_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[45] at LABCELL_X12_Y8_N0
XB3_src_data[45] = ( XB3_saved_grant[1] & ( VC1_F_pc[7] ) ) # ( !XB3_saved_grant[1] & ( VC1_F_pc[7] & ( (VC1_W_alu_result[9] & XB3L7Q) ) ) ) # ( XB3_saved_grant[1] & ( !VC1_F_pc[7] & ( (VC1_W_alu_result[9] & XB3L7Q) ) ) ) # ( !XB3_saved_grant[1] & ( !VC1_F_pc[7] & ( (VC1_W_alu_result[9] & XB3L7Q) ) ) );


--XB3_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[46] at LABCELL_X12_Y8_N54
XB3_src_data[46] = ( VC1_W_alu_result[10] & ( ((XB3_saved_grant[1] & VC1_F_pc[8])) # (XB3L7Q) ) ) # ( !VC1_W_alu_result[10] & ( (XB3_saved_grant[1] & VC1_F_pc[8]) ) );


--XB3_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[47] at MLABCELL_X21_Y9_N12
XB3_src_data[47] = ( VC1_F_pc[9] & ( ((VC1_W_alu_result[11] & XB3L7Q)) # (XB3_saved_grant[1]) ) ) # ( !VC1_F_pc[9] & ( (VC1_W_alu_result[11] & XB3L7Q) ) );


--XB3_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[48] at LABCELL_X18_Y8_N27
XB3_src_data[48] = (!VC1_F_pc[10] & (VC1_W_alu_result[12] & (XB3L7Q))) # (VC1_F_pc[10] & (((VC1_W_alu_result[12] & XB3L7Q)) # (XB3_saved_grant[1])));


--XB3_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[49] at LABCELL_X18_Y8_N9
XB3_src_data[49] = (!VC1_F_pc[11] & (VC1_W_alu_result[13] & (XB3L7Q))) # (VC1_F_pc[11] & (((VC1_W_alu_result[13] & XB3L7Q)) # (XB3_saved_grant[1])));


--VC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0] at FF_X16_Y8_N8
--register power-up is low

VC1_d_byteenable[0] = DFFEAS(VC1L386, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[32] at LABCELL_X16_Y8_N39
XB3_src_data[32] = ( XB3L7Q & ( (VC1_d_byteenable[0]) # (XB3_saved_grant[1]) ) ) # ( !XB3L7Q & ( XB3_saved_grant[1] ) );


--U1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF at FF_X13_Y5_N52
--register power-up is low

U1_ien_AF = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , U1L78, VC1_d_writedata[0],  ,  , VCC);


--U1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0 at FF_X13_Y5_N59
--register power-up is low

U1_read_0 = DFFEAS(U1L74, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--W1_readdata[0] is nios_system:u0|nios_system_leds:leds|readdata[0] at LABCELL_X11_Y6_N21
W1_readdata[0] = ( W1_data_out[0] & ( (!VC1_W_alu_result[2] & !VC1_W_alu_result[3]) ) );


--V1_readdata[0] is nios_system:u0|nios_system_key:key|readdata[0] at FF_X19_Y6_N14
--register power-up is low

V1_readdata[0] = DFFEAS(V1_read_mux_out, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] at FF_X15_Y5_N26
--register power-up is low

AC1_av_readdata_pre[8] = DFFEAS(U1L64, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1 at LABCELL_X22_Y8_N3
VC1L236 = ( !VC1_D_iw[4] & ( VC1L235 ) );


--VC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed at FF_X22_Y7_N11
--register power-up is low

VC1_R_ctrl_ld_signed = DFFEAS(VC1L228, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L904 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0 at LABCELL_X17_Y8_N51
VC1L904 = ( VC1_av_ld_byte1_data[7] & ( (VC1_R_ctrl_ld_signed & ((VC1L236) # (VC1L923Q))) ) ) # ( !VC1_av_ld_byte1_data[7] & ( (VC1L923Q & (VC1_R_ctrl_ld_signed & !VC1L236)) ) );


--VC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0] at FF_X17_Y7_N56
--register power-up is low

VC1_av_ld_byte2_data[0] = DFFEAS(VC1L979, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L935 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~0 at LABCELL_X17_Y7_N18
VC1L935 = ( AE1_q_a[8] & ( VC1L937 & ( (!VC1_av_ld_aligning_data & (((JC3L1)))) # (VC1_av_ld_aligning_data & (!VC1L721 & ((VC1L904)))) ) ) ) # ( !AE1_q_a[8] & ( VC1L937 & ( (!VC1L721 & (VC1_av_ld_aligning_data & VC1L904)) ) ) ) # ( AE1_q_a[8] & ( !VC1L937 & ( ((!VC1_av_ld_aligning_data) # (VC1L904)) # (VC1L721) ) ) ) # ( !AE1_q_a[8] & ( !VC1L937 & ( ((!VC1_av_ld_aligning_data) # (VC1L904)) # (VC1L721) ) ) );


--VC1L934 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0 at LABCELL_X17_Y8_N21
VC1L934 = ( VC1L236 & ( VC1L917 ) ) # ( !VC1L236 & ( VC1L917 ) ) # ( !VC1L236 & ( !VC1L917 ) );


--VC1L778 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0 at LABCELL_X27_Y8_N0
VC1L778 = ( VC1_D_iw[6] & ( ((!VC1_R_src2_use_imm & (AD2_q_b[16])) # (VC1_R_src2_use_imm & ((VC1_D_iw[21])))) # (VC1_R_ctrl_hi_imm16) ) ) # ( !VC1_D_iw[6] & ( (!VC1_R_ctrl_hi_imm16 & ((!VC1_R_src2_use_imm & (AD2_q_b[16])) # (VC1_R_src2_use_imm & ((VC1_D_iw[21]))))) ) );


--VC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16 at FF_X22_Y5_N13
--register power-up is low

VC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(VC1L253, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L794 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1 at LABCELL_X27_Y8_N54
VC1L794 = ( VC1_R_ctrl_force_src2_zero ) # ( !VC1_R_ctrl_force_src2_zero & ( VC1_R_ctrl_unsigned_lo_imm16 ) );


--VC1L510 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]~0 at LABCELL_X27_Y7_N57
VC1L510 = ( VC1L776 ) # ( !VC1L776 & ( VC1L777 ) );


--VC1L796 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4 at MLABCELL_X25_Y8_N0
VC1L796 = ( AD2_q_b[1] & ( (!VC1_R_ctrl_force_src2_zero & (!VC1_R_ctrl_hi_imm16 & ((VC1_D_iw[7]) # (VC1L800)))) ) ) # ( !AD2_q_b[1] & ( (!VC1_R_ctrl_force_src2_zero & (!VC1L800 & (!VC1_R_ctrl_hi_imm16 & VC1_D_iw[7]))) ) );


--VC1L795 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5 at MLABCELL_X25_Y8_N30
VC1L795 = ( VC1L800 & ( (!VC1_R_ctrl_force_src2_zero & (!VC1_R_ctrl_hi_imm16 & AD2_q_b[0])) ) ) # ( !VC1L800 & ( (!VC1_R_ctrl_force_src2_zero & (VC1_D_iw[6] & !VC1_R_ctrl_hi_imm16)) ) );


--VC1L779 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~2 at LABCELL_X27_Y8_N9
VC1L779 = ( AD2_q_b[17] & ( VC1_R_src2_use_imm & ( (!VC1_R_ctrl_hi_imm16 & (VC1_D_iw[21])) # (VC1_R_ctrl_hi_imm16 & ((VC1_D_iw[7]))) ) ) ) # ( !AD2_q_b[17] & ( VC1_R_src2_use_imm & ( (!VC1_R_ctrl_hi_imm16 & (VC1_D_iw[21])) # (VC1_R_ctrl_hi_imm16 & ((VC1_D_iw[7]))) ) ) ) # ( AD2_q_b[17] & ( !VC1_R_src2_use_imm & ( (!VC1_R_ctrl_hi_imm16) # (VC1_D_iw[7]) ) ) ) # ( !AD2_q_b[17] & ( !VC1_R_src2_use_imm & ( (VC1_R_ctrl_hi_imm16 & VC1_D_iw[7]) ) ) );


--VC1L783 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~3 at LABCELL_X27_Y8_N36
VC1L783 = ( VC1_R_src2_use_imm & ( (!VC1_R_ctrl_hi_imm16 & (VC1_D_iw[21])) # (VC1_R_ctrl_hi_imm16 & ((VC1_D_iw[11]))) ) ) # ( !VC1_R_src2_use_imm & ( (!VC1_R_ctrl_hi_imm16 & (AD2_q_b[21])) # (VC1_R_ctrl_hi_imm16 & ((VC1_D_iw[11]))) ) );


--VC1L782 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~4 at LABCELL_X27_Y8_N39
VC1L782 = ( VC1_R_src2_use_imm & ( (!VC1_R_ctrl_hi_imm16 & (VC1_D_iw[21])) # (VC1_R_ctrl_hi_imm16 & ((VC1_D_iw[10]))) ) ) # ( !VC1_R_src2_use_imm & ( (!VC1_R_ctrl_hi_imm16 & (AD2_q_b[20])) # (VC1_R_ctrl_hi_imm16 & ((VC1_D_iw[10]))) ) );


--VC1L781 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~5 at LABCELL_X27_Y8_N18
VC1L781 = ( AD2_q_b[19] & ( (!VC1_R_ctrl_hi_imm16 & ((!VC1_R_src2_use_imm) # ((VC1_D_iw[21])))) # (VC1_R_ctrl_hi_imm16 & (((VC1_D_iw[9])))) ) ) # ( !AD2_q_b[19] & ( (!VC1_R_ctrl_hi_imm16 & (VC1_R_src2_use_imm & (VC1_D_iw[21]))) # (VC1_R_ctrl_hi_imm16 & (((VC1_D_iw[9])))) ) );


--VC1L780 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~6 at LABCELL_X27_Y8_N21
VC1L780 = ( VC1_R_ctrl_hi_imm16 & ( VC1_D_iw[8] ) ) # ( !VC1_R_ctrl_hi_imm16 & ( (!VC1_R_src2_use_imm & ((AD2_q_b[18]))) # (VC1_R_src2_use_imm & (VC1_D_iw[21])) ) );


--VC1L787 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~7 at LABCELL_X27_Y8_N12
VC1L787 = ( VC1_D_iw[15] & ( ((!VC1_R_src2_use_imm & ((AD2_q_b[25]))) # (VC1_R_src2_use_imm & (VC1_D_iw[21]))) # (VC1_R_ctrl_hi_imm16) ) ) # ( !VC1_D_iw[15] & ( (!VC1_R_ctrl_hi_imm16 & ((!VC1_R_src2_use_imm & ((AD2_q_b[25]))) # (VC1_R_src2_use_imm & (VC1_D_iw[21])))) ) );


--VC1L786 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~8 at LABCELL_X27_Y8_N15
VC1L786 = ( VC1_R_ctrl_hi_imm16 & ( VC1_D_iw[14] ) ) # ( !VC1_R_ctrl_hi_imm16 & ( (!VC1_R_src2_use_imm & ((AD2_q_b[24]))) # (VC1_R_src2_use_imm & (VC1_D_iw[21])) ) );


--VC1L785 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~9 at LABCELL_X27_Y8_N42
VC1L785 = ( AD2_q_b[23] & ( (!VC1_R_ctrl_hi_imm16 & (((!VC1_R_src2_use_imm)) # (VC1_D_iw[21]))) # (VC1_R_ctrl_hi_imm16 & (((VC1_D_iw[13])))) ) ) # ( !AD2_q_b[23] & ( (!VC1_R_ctrl_hi_imm16 & (VC1_D_iw[21] & ((VC1_R_src2_use_imm)))) # (VC1_R_ctrl_hi_imm16 & (((VC1_D_iw[13])))) ) );


--VC1L784 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~10 at LABCELL_X27_Y8_N45
VC1L784 = ( AD2_q_b[22] & ( (!VC1_R_ctrl_hi_imm16 & (((!VC1_R_src2_use_imm)) # (VC1_D_iw[21]))) # (VC1_R_ctrl_hi_imm16 & (((VC1_D_iw[12])))) ) ) # ( !AD2_q_b[22] & ( (!VC1_R_ctrl_hi_imm16 & (VC1_D_iw[21] & (VC1_R_src2_use_imm))) # (VC1_R_ctrl_hi_imm16 & (((VC1_D_iw[12])))) ) );


--VC1L789 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~11 at LABCELL_X27_Y8_N24
VC1L789 = ( AD2_q_b[27] & ( (!VC1_R_ctrl_hi_imm16 & (((!VC1_R_src2_use_imm)) # (VC1_D_iw[21]))) # (VC1_R_ctrl_hi_imm16 & (((VC1_D_iw[17])))) ) ) # ( !AD2_q_b[27] & ( (!VC1_R_ctrl_hi_imm16 & (VC1_D_iw[21] & ((VC1_R_src2_use_imm)))) # (VC1_R_ctrl_hi_imm16 & (((VC1_D_iw[17])))) ) );


--VC1L788 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~12 at LABCELL_X27_Y8_N27
VC1L788 = ( VC1_R_src2_use_imm & ( (!VC1_R_ctrl_hi_imm16 & (VC1_D_iw[21])) # (VC1_R_ctrl_hi_imm16 & ((VC1_D_iw[16]))) ) ) # ( !VC1_R_src2_use_imm & ( (!VC1_R_ctrl_hi_imm16 & (AD2_q_b[26])) # (VC1_R_ctrl_hi_imm16 & ((VC1_D_iw[16]))) ) );


--VC1L793 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~13 at LABCELL_X27_Y8_N51
VC1L793 = ( VC1_R_src2_use_imm & ( (VC1_D_iw[21] & !VC1L794) ) ) # ( !VC1_R_src2_use_imm & ( (!VC1L794 & ((!VC1_R_ctrl_hi_imm16 & ((AD2_q_b[31]))) # (VC1_R_ctrl_hi_imm16 & (VC1_D_iw[21])))) ) );


--VC1L792 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~14 at LABCELL_X27_Y8_N30
VC1L792 = ( VC1_D_iw[21] & ( (!VC1_R_ctrl_hi_imm16 & (((AD2_q_b[30])) # (VC1_R_src2_use_imm))) # (VC1_R_ctrl_hi_imm16 & (((VC1_D_iw[20])))) ) ) # ( !VC1_D_iw[21] & ( (!VC1_R_ctrl_hi_imm16 & (!VC1_R_src2_use_imm & (AD2_q_b[30]))) # (VC1_R_ctrl_hi_imm16 & (((VC1_D_iw[20])))) ) );


--VC1L791 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~15 at LABCELL_X27_Y8_N33
VC1L791 = ( AD2_q_b[29] & ( (!VC1_R_ctrl_hi_imm16 & ((!VC1_R_src2_use_imm) # ((VC1_D_iw[21])))) # (VC1_R_ctrl_hi_imm16 & (((VC1_D_iw[19])))) ) ) # ( !AD2_q_b[29] & ( (!VC1_R_ctrl_hi_imm16 & (VC1_R_src2_use_imm & (VC1_D_iw[21]))) # (VC1_R_ctrl_hi_imm16 & (((VC1_D_iw[19])))) ) );


--VC1L790 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~16 at LABCELL_X27_Y8_N48
VC1L790 = ( AD2_q_b[28] & ( (!VC1_R_ctrl_hi_imm16 & (((!VC1_R_src2_use_imm)) # (VC1_D_iw[21]))) # (VC1_R_ctrl_hi_imm16 & (((VC1_D_iw[18])))) ) ) # ( !AD2_q_b[28] & ( (!VC1_R_ctrl_hi_imm16 & (VC1_D_iw[21] & (VC1_R_src2_use_imm))) # (VC1_R_ctrl_hi_imm16 & (((VC1_D_iw[18])))) ) );


--VC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst at FF_X22_Y6_N23
--register power-up is low

VC1_R_ctrl_wrctl_inst = DFFEAS(VC1_D_op_wrctl, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L897 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0 at LABCELL_X22_Y6_N15
VC1L897 = ( VC1_E_src1[0] & ( ((VC1L620 & VC1_R_ctrl_wrctl_inst)) # (VC1_W_status_reg_pie) ) ) # ( !VC1_E_src1[0] & ( (VC1_W_status_reg_pie & ((!VC1L620) # (!VC1_R_ctrl_wrctl_inst))) ) );


--VC1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0 at LABCELL_X22_Y6_N24
VC1L853 = ( VC1_W_estatus_reg & ( VC1_R_ctrl_exception & ( VC1_W_status_reg_pie ) ) ) # ( !VC1_W_estatus_reg & ( VC1_R_ctrl_exception & ( VC1_W_status_reg_pie ) ) ) # ( VC1_W_estatus_reg & ( !VC1_R_ctrl_exception & ( ((!VC1_R_ctrl_wrctl_inst) # (!VC1L621)) # (VC1_E_src1[0]) ) ) ) # ( !VC1_W_estatus_reg & ( !VC1_R_ctrl_exception & ( (VC1_E_src1[0] & (VC1_R_ctrl_wrctl_inst & VC1L621)) ) ) );


--VC1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]~0 at LABCELL_X22_Y6_N36
VC1L856 = ( VC1_W_ienable_reg[0] & ( VC1_D_iw[6] & ( (!VC1_E_valid_from_R) # (((!VC1_R_ctrl_wrctl_inst) # (!VC1L622)) # (VC1_E_src1[0])) ) ) ) # ( !VC1_W_ienable_reg[0] & ( VC1_D_iw[6] & ( (VC1_E_valid_from_R & (VC1_E_src1[0] & (VC1_R_ctrl_wrctl_inst & VC1L622))) ) ) ) # ( VC1_W_ienable_reg[0] & ( !VC1_D_iw[6] ) );


--CD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] at FF_X16_Y4_N35
--register power-up is low

CD1_oci_ienable[0] = DFFEAS(CD1L5, GLOBAL(A1L123), !BE1_r_sync_rst,  , CD1L12,  ,  ,  ,  );


--U1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE at FF_X12_Y5_N49
--register power-up is low

U1_fifo_AE = DFFEAS(U1L58, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE at FF_X13_Y5_N28
--register power-up is low

U1_ien_AE = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , U1L78, VC1_d_writedata[1],  ,  , VCC);


--U1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9] at LABCELL_X17_Y5_N30
U1_av_readdata[9] = (U1_ien_AE & U1_fifo_AE);


--U1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq at FF_X15_Y5_N5
--register power-up is low

U1_pause_irq = DFFEAS(U1L82, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF at FF_X13_Y5_N19
--register power-up is low

U1_fifo_AF = DFFEAS(U1L60, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0 at MLABCELL_X15_Y5_N24
U1L64 = ( U1_fifo_AF & ( U1_ien_AF ) ) # ( !U1_fifo_AF & ( (U1_ien_AF & U1_pause_irq) ) );


--VC1L859 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0 at LABCELL_X16_Y4_N6
VC1L859 = ( !CD1_oci_ienable[0] & ( (VC1_W_ienable_reg[0] & ((U1L64) # (U1_av_readdata[9]))) ) );


--VC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical at FF_X25_Y5_N40
--register power-up is low

VC1_R_ctrl_shift_logical = DFFEAS(VC1L242, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right at FF_X25_Y5_N31
--register power-up is low

VC1_R_ctrl_rot_right = DFFEAS(VC1_R_ctrl_rot_right_nxt, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L396 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0 at LABCELL_X29_Y6_N54
VC1L396 = ( VC1_R_ctrl_rot_right & ( (!VC1_R_ctrl_shift_logical & VC1_E_shift_rot_result[0]) ) ) # ( !VC1_R_ctrl_rot_right & ( (VC1L443Q & !VC1_R_ctrl_shift_logical) ) );


--VC1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~16 at LABCELL_X29_Y6_N57
VC1L444 = ( VC1_E_shift_rot_result[1] & ( (VC1_R_ctrl_shift_rot_right) # (VC1L396) ) ) # ( !VC1_E_shift_rot_result[1] & ( (VC1L396 & !VC1_R_ctrl_shift_rot_right) ) );


--XB3L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~1 at MLABCELL_X21_Y9_N9
XB3L27 = ( VC1_d_writedata[22] & ( XB3L7Q ) );


--VC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2] at FF_X16_Y8_N11
--register power-up is low

VC1_d_byteenable[2] = DFFEAS(VC1L384, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[34] at LABCELL_X16_Y8_N3
XB3_src_data[34] = ( XB3L7Q & ( (XB3_saved_grant[1]) # (VC1_d_byteenable[2]) ) ) # ( !XB3L7Q & ( XB3_saved_grant[1] ) );


--VC1L1091 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0 at LABCELL_X16_Y4_N39
VC1L1091 = (!VC1_hbreak_pending & ((VC1L1092))) # (VC1_hbreak_pending & (!VC1L1089Q));


--QD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] at FF_X1_Y4_N11
--register power-up is low

QD1_jdo[21] = DFFEAS(QD1L41, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--QD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] at FF_X1_Y4_N2
--register power-up is low

QD1_jdo[20] = DFFEAS(QD1L39, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--FD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset at FF_X7_Y3_N16
--register power-up is low

FD1_break_on_reset = DFFEAS(FD1L2, GLOBAL(A1L123),  ,  , QD1_take_action_ocimem_a,  ,  ,  ,  );


--TD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] at FF_X15_Y7_N23
--register power-up is low

TD1_dreg[0] = DFFEAS(TD1L5, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--FD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 at LABCELL_X4_Y4_N18
FD1L4 = ( FD1_jtag_break & ( QD1_jdo[20] & ( (!QD1_take_action_ocimem_a & (((!TD1_dreg[0]) # (FD1_break_on_reset)))) # (QD1_take_action_ocimem_a & (QD1_jdo[21])) ) ) ) # ( !FD1_jtag_break & ( QD1_jdo[20] & ( (!QD1_take_action_ocimem_a & (((FD1_break_on_reset & TD1_dreg[0])))) # (QD1_take_action_ocimem_a & (QD1_jdo[21])) ) ) ) # ( FD1_jtag_break & ( !QD1_jdo[20] & ( ((!TD1_dreg[0]) # (FD1_break_on_reset)) # (QD1_take_action_ocimem_a) ) ) ) # ( !FD1_jtag_break & ( !QD1_jdo[20] & ( (!QD1_take_action_ocimem_a & (((FD1_break_on_reset & TD1_dreg[0])))) # (QD1_take_action_ocimem_a & (QD1_jdo[21])) ) ) );


--CD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode at FF_X16_Y4_N47
--register power-up is low

CD1_oci_single_step_mode = DFFEAS(CD1L11, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L1101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0 at LABCELL_X16_Y4_N9
VC1L1101 = ( VC1L720 & ( (VC1L1089Q & CD1_oci_single_step_mode) ) ) # ( !VC1L720 & ( (CD1_oci_single_step_mode & ((VC1_wait_for_one_post_bret_inst) # (VC1L1089Q))) ) );


--XB3L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~2 at LABCELL_X16_Y10_N12
XB3L28 = ( XB3L7Q & ( VC1_d_writedata[23] ) );


--VC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24] at FF_X19_Y8_N2
--register power-up is low

VC1_d_writedata[24] = DFFEAS(VC1L567, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~3 at LABCELL_X19_Y8_N9
XB3L29 = (XB3L7Q & VC1_d_writedata[24]);


--VC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3] at FF_X16_Y8_N31
--register power-up is low

VC1_d_byteenable[3] = DFFEAS(VC1L385, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[35] at LABCELL_X12_Y8_N36
XB3_src_data[35] = ( XB3_saved_grant[1] ) # ( !XB3_saved_grant[1] & ( (XB3L7Q & VC1_d_byteenable[3]) ) );


--VC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25] at FF_X19_Y8_N5
--register power-up is low

VC1_d_writedata[25] = DFFEAS(VC1L568, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~4 at LABCELL_X19_Y8_N54
XB3L30 = (XB3L7Q & VC1_d_writedata[25]);


--VC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26] at FF_X19_Y8_N16
--register power-up is low

VC1_d_writedata[26] = DFFEAS(VC1L569, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~5 at MLABCELL_X15_Y8_N24
XB3L31 = (VC1_d_writedata[26] & XB3L7Q);


--BE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0] at FF_X7_Y3_N26
--register power-up is low

BE1_altera_reset_synchronizer_int_chain[0] = DFFEAS(BE1L6, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--XB3L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~6 at LABCELL_X9_Y8_N15
XB3L32 = (XB3L7Q & VC1_d_writedata[1]);


--XB3L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~7 at LABCELL_X9_Y8_N42
XB3L33 = ( VC1_d_writedata[4] & ( XB3L7Q ) );


--XB3L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~8 at LABCELL_X12_Y8_N12
XB3L34 = (VC1_d_writedata[3] & XB3L7Q);


--XB3L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~9 at LABCELL_X12_Y8_N30
XB3L35 = ( VC1_d_writedata[2] & ( XB3L7Q ) );


--CE3_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X19_Y6_N32
--register power-up is low

CE3_altera_reset_synchronizer_int_chain[1] = DFFEAS(CE3L4, GLOBAL(A1L123), key0_d3,  ,  ,  ,  ,  ,  );


--RD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] at FF_X2_Y4_N44
--register power-up is low

RD1_sr[34] = DFFEAS(RD1L65, A1L105,  ,  , RD1L30,  ,  ,  ,  );


--XB3L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~10 at MLABCELL_X8_Y11_N15
XB3L36 = ( VC1_d_writedata[11] & ( XB3L7Q ) );


--VC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1] at FF_X16_Y8_N35
--register power-up is low

VC1_d_byteenable[1] = DFFEAS(VC1L383, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[33] at MLABCELL_X15_Y8_N0
XB3_src_data[33] = ( VC1_d_byteenable[1] & ( (XB3L7Q) # (XB3_saved_grant[1]) ) ) # ( !VC1_d_byteenable[1] & ( XB3_saved_grant[1] ) );


--XB3L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~11 at LABCELL_X9_Y8_N39
XB3L37 = (XB3L7Q & VC1_d_writedata[12]);


--XB3L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~12 at LABCELL_X11_Y8_N12
XB3L38 = ( VC1_d_writedata[13] & ( XB3L7Q ) );


--XB3L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~13 at MLABCELL_X15_Y8_N9
XB3L39 = (VC1_d_writedata[14] & XB3L7Q);


--XB3L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~14 at LABCELL_X11_Y8_N15
XB3L40 = ( VC1_d_writedata[15] & ( XB3L7Q ) );


--XB3L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~15 at MLABCELL_X25_Y8_N12
XB3L41 = (XB3L7Q & VC1_d_writedata[16]);


--XB3L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~16 at LABCELL_X11_Y8_N33
XB3L42 = ( VC1_d_writedata[5] & ( XB3L7Q ) );


--XB3L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~17 at LABCELL_X19_Y8_N57
XB3L43 = (XB3L7Q & VC1_d_writedata[9]);


--VC1L714 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[3]~2 at MLABCELL_X21_Y7_N57
VC1L714 = ( VC1L58 & ( ((!VC1L717) # (!VC1L719)) # (VC1L22) ) ) # ( !VC1L58 & ( (!VC1L717) # ((VC1L22 & VC1L719)) ) );


--AC4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] at FF_X17_Y9_N44
--register power-up is low

AC4_av_readdata_pre[27] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[27],  ,  , VCC);


--VC1L677 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~54 at LABCELL_X17_Y9_N42
VC1L677 = ( JC1L2 & ( ((JC2L2 & AC4_av_readdata_pre[27])) # (AC2_av_readdata_pre[27]) ) ) # ( !JC1L2 & ( (JC2L2 & AC4_av_readdata_pre[27]) ) );


--VC1L678 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~55 at LABCELL_X19_Y9_N48
VC1L678 = ( VC1L677 & ( !VC1_intr_req ) ) # ( !VC1L677 & ( (JC3L2 & (!VC1_intr_req & AE1_q_a[27])) ) );


--AC4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] at FF_X18_Y9_N26
--register power-up is low

AC4_av_readdata_pre[28] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[28],  ,  , VCC);


--VC1L679 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~56 at LABCELL_X18_Y9_N24
VC1L679 = (!JC2L2 & (JC1L2 & (AC2_av_readdata_pre[28]))) # (JC2L2 & (((JC1L2 & AC2_av_readdata_pre[28])) # (AC4_av_readdata_pre[28])));


--VC1L680 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~57 at LABCELL_X19_Y9_N3
VC1L680 = ( VC1L679 & ( !VC1_intr_req ) ) # ( !VC1L679 & ( (JC3L2 & (AE1_q_a[28] & !VC1_intr_req)) ) );


--AC4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] at FF_X17_Y9_N49
--register power-up is low

AC4_av_readdata_pre[29] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[29],  ,  , VCC);


--VC1L681 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~58 at LABCELL_X17_Y9_N51
VC1L681 = ( JC1L2 & ( ((AC4_av_readdata_pre[29] & JC2L2)) # (AC2_av_readdata_pre[29]) ) ) # ( !JC1L2 & ( (AC4_av_readdata_pre[29] & JC2L2) ) );


--VC1L682 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~59 at LABCELL_X18_Y7_N57
VC1L682 = ( !VC1_intr_req & ( ((JC3L2 & AE1_q_a[29])) # (VC1L681) ) );


--AC4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] at FF_X17_Y9_N20
--register power-up is low

AC4_av_readdata_pre[30] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[30],  ,  , VCC);


--VC1L683 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~60 at LABCELL_X17_Y9_N21
VC1L683 = ( JC1L2 & ( ((JC2L2 & AC4_av_readdata_pre[30])) # (AC2_av_readdata_pre[30]) ) ) # ( !JC1L2 & ( (JC2L2 & AC4_av_readdata_pre[30]) ) );


--VC1L684 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~61 at LABCELL_X19_Y9_N18
VC1L684 = (!VC1_intr_req & (((JC3L2 & AE1_q_a[30])) # (VC1L683)));


--AC4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] at FF_X18_Y9_N44
--register power-up is low

AC4_av_readdata_pre[31] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , YC1_readdata[31],  ,  , VCC);


--VC1L685 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~62 at LABCELL_X18_Y9_N42
VC1L685 = ( JC2L2 & ( ((JC1L2 & AC2_av_readdata_pre[31])) # (AC4_av_readdata_pre[31]) ) ) # ( !JC2L2 & ( (JC1L2 & AC2_av_readdata_pre[31]) ) );


--VC1L686 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~63 at LABCELL_X19_Y9_N9
VC1L686 = ( !VC1_intr_req & ( ((JC3L2 & AE1_q_a[31])) # (VC1L685) ) );


--XB3L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~18 at LABCELL_X7_Y10_N15
XB3L44 = ( VC1_d_writedata[10] & ( XB3L7Q ) );


--XB3L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~19 at LABCELL_X11_Y8_N36
XB3L45 = ( VC1_d_writedata[8] & ( XB3L7Q ) );


--VC1L461 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~17 at LABCELL_X29_Y6_N27
VC1L461 = ( VC1L421Q & ( (!VC1_R_ctrl_shift_rot_right) # (VC1_E_shift_rot_result[18]) ) ) # ( !VC1L421Q & ( (VC1_E_shift_rot_result[18] & VC1_R_ctrl_shift_rot_right) ) );


--XB3L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~20 at LABCELL_X23_Y8_N45
XB3L46 = ( XB3L7Q & ( VC1_d_writedata[19] ) );


--AC1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] at FF_X15_Y5_N8
--register power-up is low

AC1_av_readdata_pre[15] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , U1_rvalid,  ,  , VCC);


--VC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7] at FF_X18_Y9_N1
--register power-up is low

VC1_av_ld_byte2_data[7] = DFFEAS(VC1L1007, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~21 at MLABCELL_X25_Y8_N45
XB3L47 = ( XB3L7Q & ( VC1_d_writedata[21] ) );


--XB3L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~22 at MLABCELL_X25_Y8_N15
XB3L48 = ( VC1_d_writedata[20] & ( XB3L7Q ) );


--AC1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] at FF_X11_Y5_N38
--register power-up is low

AC1_av_readdata_pre[14] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , U1_woverflow,  ,  , VCC);


--VC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6] at FF_X17_Y7_N58
--register power-up is low

VC1_av_ld_byte2_data[6] = DFFEAS(VC1L1003, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~23 at LABCELL_X16_Y10_N6
XB3L49 = ( VC1_d_writedata[18] & ( XB3L7Q ) );


--AC1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] at FF_X15_Y5_N17
--register power-up is low

AC1_av_readdata_pre[13] = DFFEAS(AC1L23, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5] at FF_X17_Y9_N28
--register power-up is low

VC1_av_ld_byte2_data[5] = DFFEAS(VC1L999, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~24 at LABCELL_X7_Y10_N33
XB3L50 = ( VC1_d_writedata[17] & ( XB3L7Q ) );


--AC1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] at FF_X15_Y5_N38
--register power-up is low

AC1_av_readdata_pre[12] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , PB2_b_non_empty,  ,  , VCC);


--VC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4] at FF_X18_Y9_N55
--register power-up is low

VC1_av_ld_byte2_data[4] = DFFEAS(VC1L994, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L949 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~1 at LABCELL_X17_Y7_N21
VC1L949 = ( AE1_q_a[12] & ( VC1L951 & ( (!VC1_av_ld_aligning_data & (((JC3L1)))) # (VC1_av_ld_aligning_data & (!VC1L721 & (VC1L904))) ) ) ) # ( !AE1_q_a[12] & ( VC1L951 & ( (!VC1L721 & (VC1_av_ld_aligning_data & VC1L904)) ) ) ) # ( AE1_q_a[12] & ( !VC1L951 & ( ((!VC1_av_ld_aligning_data) # (VC1L904)) # (VC1L721) ) ) ) # ( !AE1_q_a[12] & ( !VC1L951 & ( ((!VC1_av_ld_aligning_data) # (VC1L904)) # (VC1L721) ) ) );


--VC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3] at FF_X17_Y7_N2
--register power-up is low

VC1_av_ld_byte2_data[3] = DFFEAS(VC1L990, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] at FF_X15_Y5_N44
--register power-up is low

AC1_av_readdata_pre[10] = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , U1_ac,  ,  , VCC);


--VC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2] at FF_X17_Y7_N5
--register power-up is low

VC1_av_ld_byte2_data[2] = DFFEAS(VC1L987, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L941 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~2 at LABCELL_X17_Y7_N48
VC1L941 = ( AE1_q_a[10] & ( VC1L943 & ( (!VC1_av_ld_aligning_data & (((JC3L1)))) # (VC1_av_ld_aligning_data & (!VC1L721 & ((VC1L904)))) ) ) ) # ( !AE1_q_a[10] & ( VC1L943 & ( (!VC1L721 & (VC1_av_ld_aligning_data & VC1L904)) ) ) ) # ( AE1_q_a[10] & ( !VC1L943 & ( ((!VC1_av_ld_aligning_data) # (VC1L904)) # (VC1L721) ) ) ) # ( !AE1_q_a[10] & ( !VC1L943 & ( ((!VC1_av_ld_aligning_data) # (VC1L904)) # (VC1L721) ) ) );


--AC1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] at FF_X17_Y5_N32
--register power-up is low

AC1_av_readdata_pre[9] = DFFEAS(U1_av_readdata[9], GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1] at FF_X18_Y9_N13
--register power-up is low

VC1_av_ld_byte2_data[1] = DFFEAS(VC1L983, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L938 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~3 at LABCELL_X17_Y7_N51
VC1L938 = ( AE1_q_a[9] & ( VC1L940 & ( (!VC1_av_ld_aligning_data & (((JC3L1)))) # (VC1_av_ld_aligning_data & (!VC1L721 & (VC1L904))) ) ) ) # ( !AE1_q_a[9] & ( VC1L940 & ( (!VC1L721 & (VC1_av_ld_aligning_data & VC1L904)) ) ) ) # ( AE1_q_a[9] & ( !VC1L940 & ( ((!VC1_av_ld_aligning_data) # (VC1L904)) # (VC1L721) ) ) ) # ( !AE1_q_a[9] & ( !VC1L940 & ( ((!VC1_av_ld_aligning_data) # (VC1L904)) # (VC1L721) ) ) );


--XB3L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~25 at MLABCELL_X8_Y10_N51
XB3L51 = ( XB3L7Q & ( VC1_d_writedata[6] ) );


--XB3L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~26 at LABCELL_X9_Y8_N12
XB3L52 = (XB3L7Q & VC1_d_writedata[7]);


--W1_readdata[1] is nios_system:u0|nios_system_leds:leds|readdata[1] at LABCELL_X11_Y6_N45
W1_readdata[1] = (!VC1_W_alu_result[2] & (W1_data_out[1] & !VC1_W_alu_result[3]));


--W1_readdata[2] is nios_system:u0|nios_system_leds:leds|readdata[2] at MLABCELL_X15_Y6_N39
W1_readdata[2] = (W1_data_out[2] & (!VC1_W_alu_result[2] & !VC1_W_alu_result[3]));


--W1_readdata[3] is nios_system:u0|nios_system_leds:leds|readdata[3] at MLABCELL_X15_Y6_N15
W1_readdata[3] = ( W1_data_out[3] & ( (!VC1_W_alu_result[2] & !VC1_W_alu_result[3]) ) );


--W1_readdata[4] is nios_system:u0|nios_system_leds:leds|readdata[4] at MLABCELL_X15_Y6_N42
W1_readdata[4] = ( W1_data_out[4] & ( (!VC1_W_alu_result[2] & !VC1_W_alu_result[3]) ) );


--W1_readdata[5] is nios_system:u0|nios_system_leds:leds|readdata[5] at MLABCELL_X15_Y6_N33
W1_readdata[5] = ( W1_data_out[5] & ( (!VC1_W_alu_result[2] & !VC1_W_alu_result[3]) ) );


--W1_readdata[6] is nios_system:u0|nios_system_leds:leds|readdata[6] at MLABCELL_X15_Y6_N51
W1_readdata[6] = (W1_data_out[6] & (!VC1_W_alu_result[2] & !VC1_W_alu_result[3]));


--W1_readdata[7] is nios_system:u0|nios_system_leds:leds|readdata[7] at LABCELL_X11_Y6_N51
W1_readdata[7] = ( W1_data_out[7] & ( (!VC1_W_alu_result[3] & !VC1_W_alu_result[2]) ) );


--U1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr at FF_X11_Y5_N59
--register power-up is low

U1_fifo_wr = DFFEAS(U1L76, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X11_Y5_N53
--register power-up is low

PB1_b_non_empty = DFFEAS(PB1L8, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0 at LABCELL_X11_Y5_N54
U1L84 = ( !FB1_rvalid0 & ( (PB1_b_non_empty & ((!FB1_r_ena1) # (!U1_r_val))) ) );


--RB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X6_Y5_N32
--register power-up is low

RB2_counter_reg_bit[0] = DFFEAS(RB2_counter_comb_bita0, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--RB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X6_Y5_N34
--register power-up is low

RB2_counter_reg_bit[1] = DFFEAS(RB2_counter_comb_bita1, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--RB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X6_Y5_N37
--register power-up is low

RB2_counter_reg_bit[2] = DFFEAS(RB2_counter_comb_bita2, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--RB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X6_Y5_N40
--register power-up is low

RB2_counter_reg_bit[3] = DFFEAS(RB2_counter_comb_bita3, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--RB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X6_Y5_N43
--register power-up is low

RB2_counter_reg_bit[4] = DFFEAS(RB2_counter_comb_bita4, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--RB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X6_Y5_N46
--register power-up is low

RB2_counter_reg_bit[5] = DFFEAS(RB2_counter_comb_bita5, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--RB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X6_Y5_N1
--register power-up is low

RB1_counter_reg_bit[0] = DFFEAS(RB1_counter_comb_bita0, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--RB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X6_Y5_N4
--register power-up is low

RB1_counter_reg_bit[1] = DFFEAS(RB1_counter_comb_bita1, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--RB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X6_Y5_N7
--register power-up is low

RB1_counter_reg_bit[2] = DFFEAS(RB1_counter_comb_bita2, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--RB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X6_Y5_N10
--register power-up is low

RB1_counter_reg_bit[3] = DFFEAS(RB1_counter_comb_bita3, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--RB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X6_Y5_N13
--register power-up is low

RB1_counter_reg_bit[4] = DFFEAS(RB1_counter_comb_bita4, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--RB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X6_Y5_N16
--register power-up is low

RB1_counter_reg_bit[5] = DFFEAS(RB1_counter_comb_bita5, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--PB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty at FF_X11_Y6_N20
--register power-up is low

PB2_b_non_empty = DFFEAS(PB2L8, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0 at LABCELL_X11_Y5_N27
U1L72 = ( !CC1_read_accepted & ( (VC1_d_read & !VC1_W_alu_result[2]) ) );


--U1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1 at LABCELL_X11_Y5_N33
U1L73 = ( AC1L35 & ( (!U1_av_waitrequest & (DC1L5 & (PB2_b_non_empty & U1L72))) ) );


--SB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X13_Y5_N5
--register power-up is low

SB2_counter_reg_bit[1] = DFFEAS(SB2_counter_comb_bita1, GLOBAL(A1L123), !BE1_r_sync_rst,  , PB2L3,  ,  ,  ,  );


--SB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X13_Y5_N2
--register power-up is low

SB2_counter_reg_bit[0] = DFFEAS(SB2_counter_comb_bita0, GLOBAL(A1L123), !BE1_r_sync_rst,  , PB2L3,  ,  ,  ,  );


--FB1L56Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 at FF_X6_Y5_N50
--register power-up is low

FB1L56Q = AMPP_FUNCTION(A1L123, FB1L55, !BE1_r_sync_rst);


--SB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X13_Y5_N17
--register power-up is low

SB2_counter_reg_bit[5] = DFFEAS(SB2_counter_comb_bita5, GLOBAL(A1L123), !BE1_r_sync_rst,  , PB2L3,  ,  ,  ,  );


--SB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X13_Y5_N14
--register power-up is low

SB2_counter_reg_bit[4] = DFFEAS(SB2_counter_comb_bita4, GLOBAL(A1L123), !BE1_r_sync_rst,  , PB2L3,  ,  ,  ,  );


--SB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X13_Y5_N11
--register power-up is low

SB2_counter_reg_bit[3] = DFFEAS(SB2_counter_comb_bita3, GLOBAL(A1L123), !BE1_r_sync_rst,  , PB2L3,  ,  ,  ,  );


--SB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X13_Y5_N8
--register power-up is low

SB2_counter_reg_bit[2] = DFFEAS(SB2_counter_comb_bita2, GLOBAL(A1L123), !BE1_r_sync_rst,  , PB2L3,  ,  ,  ,  );


--PB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X12_Y5_N42
PB2L5 = ( PB2_b_non_empty & ( (SB2_counter_reg_bit[5] & (SB2_counter_reg_bit[4] & (SB2_counter_reg_bit[2] & SB2_counter_reg_bit[3]))) ) );


--PB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X12_Y5_N30
PB2L6 = ( PB2_b_full & ( PB2L5 & ( !U1L73 ) ) ) # ( !PB2_b_full & ( PB2L5 & ( (SB2_counter_reg_bit[0] & (!U1L73 & (SB2_counter_reg_bit[1] & FB1L56Q))) ) ) ) # ( PB2_b_full & ( !PB2L5 & ( !U1L73 ) ) );


--FB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4] at FF_X1_Y5_N14
--register power-up is low

FB1_td_shift[4] = AMPP_FUNCTION(A1L105, FB1L81, !N1_clr_reg, FB1L63);


--FB1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7 at LABCELL_X2_Y5_N42
FB1L80 = AMPP_FUNCTION(!Q1_state[4], !FB1L77, !FB1_rdata[1], !FB1_count[9], !FB1_td_shift[4]);


--FB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read at FF_X3_Y5_N53
--register power-up is low

FB1_read = AMPP_FUNCTION(A1L105, FB1L40, !N1_clr_reg, FB1L106);


--XB2L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~0 at LABCELL_X13_Y4_N24
XB2L22 = ( XB2_saved_grant[0] & ( VC1_d_writedata[0] ) );


--XB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[38] at MLABCELL_X15_Y8_N3
XB2_src_data[38] = ( VC1_W_alu_result[2] & ( ((XB2_saved_grant[1] & VC1_F_pc[0])) # (XB2_saved_grant[0]) ) ) # ( !VC1_W_alu_result[2] & ( (XB2_saved_grant[1] & VC1_F_pc[0]) ) );


--XB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[42] at MLABCELL_X15_Y8_N54
XB2_src_data[42] = ( XB2_saved_grant[1] & ( ((VC1_W_alu_result[6] & XB2_saved_grant[0])) # (VC1_F_pc[4]) ) ) # ( !XB2_saved_grant[1] & ( (VC1_W_alu_result[6] & XB2_saved_grant[0]) ) );


--XB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[41] at LABCELL_X13_Y8_N9
XB2_src_data[41] = ( XB2_saved_grant[0] & ( ((XB2_saved_grant[1] & VC1_F_pc[3])) # (VC1_W_alu_result[5]) ) ) # ( !XB2_saved_grant[0] & ( (XB2_saved_grant[1] & VC1_F_pc[3]) ) );


--XB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[40] at LABCELL_X13_Y8_N48
XB2_src_data[40] = ( XB2_saved_grant[1] & ( ((VC1_W_alu_result[4] & XB2_saved_grant[0])) # (VC1_F_pc[2]) ) ) # ( !XB2_saved_grant[1] & ( (VC1_W_alu_result[4] & XB2_saved_grant[0]) ) );


--XB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[39] at LABCELL_X16_Y8_N24
XB2_src_data[39] = ( XB2_saved_grant[1] & ( ((VC1_W_alu_result[3] & XB2_saved_grant[0])) # (VC1_F_pc[1]) ) ) # ( !XB2_saved_grant[1] & ( (VC1_W_alu_result[3] & XB2_saved_grant[0]) ) );


--XB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[45] at LABCELL_X12_Y8_N42
XB2_src_data[45] = ( XB2_saved_grant[0] & ( ((VC1_F_pc[7] & XB2_saved_grant[1])) # (VC1_W_alu_result[9]) ) ) # ( !XB2_saved_grant[0] & ( (VC1_F_pc[7] & XB2_saved_grant[1]) ) );


--XB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[44] at LABCELL_X13_Y8_N57
XB2_src_data[44] = ( XB2_saved_grant[0] & ( ((XB2_saved_grant[1] & VC1_F_pc[6])) # (VC1L820Q) ) ) # ( !XB2_saved_grant[0] & ( (XB2_saved_grant[1] & VC1_F_pc[6]) ) );


--XB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[43] at LABCELL_X13_Y8_N3
XB2_src_data[43] = ( XB2_saved_grant[1] & ( ((XB2_saved_grant[0] & VC1_W_alu_result[7])) # (VC1L698Q) ) ) # ( !XB2_saved_grant[1] & ( (XB2_saved_grant[0] & VC1_W_alu_result[7]) ) );


--XB2L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~1 at LABCELL_X16_Y4_N51
XB2L23 = ( XB2_saved_grant[0] & ( VC1L1089Q ) );


--RD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13 at MLABCELL_X3_Y4_N45
RD1L61 = ( RD1_sr[5] & ( ((!N1_irf_reg[2][1] & (ND1_MonDReg[3])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[3])))) # (PD1L3) ) ) # ( !RD1_sr[5] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & (ND1_MonDReg[3])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[3]))))) ) );


--QD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] at FF_X3_Y4_N20
--register power-up is low

QD1_jdo[2] = DFFEAS(QD1L9, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--QD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] at FF_X3_Y4_N49
--register power-up is low

QD1_jdo[5] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe, RD1_sr[5],  ,  , VCC);


--YC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1] at FF_X13_Y4_N44
--register power-up is low

YC1_writedata[1] = DFFEAS(XB2L24, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 at LABCELL_X13_Y4_N45
ND1L151 = ( YC1_writedata[1] & ( (!ND1L128Q) # (ND1_MonDReg[1]) ) ) # ( !YC1_writedata[1] & ( (ND1_MonDReg[1] & ND1L128Q) ) );


--QD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr at FF_X3_Y1_N14
--register power-up is low

QD1_sync2_udr = DFFEAS( , GLOBAL(A1L123),  ,  ,  , TD4_dreg[0],  ,  , VCC);


--TD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] at FF_X3_Y1_N23
--register power-up is low

TD4_dreg[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , TD4_din_s1,  ,  , VCC);


--QD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 at MLABCELL_X3_Y1_N15
QD1L77 = ( TD4_dreg[0] & ( !QD1_sync2_udr ) );


--RD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14 at MLABCELL_X6_Y2_N27
RD1L62 = ( Q1_state[4] & ( !N1_virtual_ir_scan_reg & ( (RD1_sr[37] & H1_splitter_nodes_receive_1[3]) ) ) );


--RD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15 at MLABCELL_X6_Y2_N12
RD1L54 = ( Q1_state[4] & ( !N1_virtual_ir_scan_reg & ( H1_splitter_nodes_receive_1[3] ) ) ) # ( !Q1_state[4] & ( !N1_virtual_ir_scan_reg & ( (H1_splitter_nodes_receive_1[3] & (Q1_state[3] & (!N1_irf_reg[2][0] $ (!N1_irf_reg[2][1])))) ) ) );


--RD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16 at MLABCELL_X6_Y2_N18
RD1L63 = ( A1L106 & ( !N1_virtual_ir_scan_reg & ( (Q1_state[4] & H1_splitter_nodes_receive_1[3]) ) ) );


--QD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir at FF_X10_Y4_N44
--register power-up is low

QD1_sync2_uir = DFFEAS( , GLOBAL(A1L123),  ,  ,  , TD5_dreg[0],  ,  , VCC);


--TD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] at FF_X11_Y7_N41
--register power-up is low

TD5_dreg[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , TD5_din_s1,  ,  , VCC);


--QD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 at LABCELL_X10_Y4_N45
QD1L67 = ( TD5_dreg[0] & ( !QD1_sync2_uir ) );


--ND1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 at MLABCELL_X8_Y4_N9
ND1L133 = ( QD1L71 & ( (!QD1_jdo[35] & ((ND1_jtag_ram_wr))) # (QD1_jdo[35] & (ND1L2)) ) );


--CE2_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X7_Y3_N38
--register power-up is low

CE2_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L123),  ,  ,  , CE2_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--BE1L13 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|always2~0 at LABCELL_X7_Y3_N21
BE1L13 = ( CE2_altera_reset_synchronizer_int_chain_out ) # ( !CE2_altera_reset_synchronizer_int_chain_out & ( !BE1_r_sync_rst_chain[2] ) );


--QD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] at FF_X7_Y5_N17
--register power-up is low

QD1_jdo[26] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe, RD1_sr[26],  ,  , VCC);


--QD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] at FF_X12_Y4_N41
--register power-up is low

QD1_jdo[27] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe, RD1_sr[27],  ,  , VCC);


--QD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] at FF_X6_Y4_N4
--register power-up is low

QD1_jdo[28] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe, RD1_sr[28],  ,  , VCC);


--QD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] at FF_X1_Y4_N20
--register power-up is low

QD1_jdo[29] = DFFEAS(QD1L52, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--QD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] at FF_X1_Y4_N5
--register power-up is low

QD1_jdo[30] = DFFEAS(QD1L54, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--QD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] at FF_X6_Y4_N20
--register power-up is low

QD1_jdo[31] = DFFEAS(QD1L56, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--QD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] at FF_X6_Y4_N23
--register power-up is low

QD1_jdo[32] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe, RD1_sr[32],  ,  , VCC);


--QD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] at FF_X4_Y3_N26
--register power-up is low

QD1_jdo[33] = DFFEAS(QD1L59, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--XB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[32] at LABCELL_X16_Y8_N57
XB2_src_data[32] = ( VC1_d_byteenable[0] & ( (XB2_saved_grant[1]) # (XB2_saved_grant[0]) ) ) # ( !VC1_d_byteenable[0] & ( XB2_saved_grant[1] ) );


--ND1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 at MLABCELL_X8_Y4_N18
ND1L131 = (QD1L72 & ((!QD1_jdo[34] & (ND1L2)) # (QD1_jdo[34] & ((!QD1_jdo[17])))));


--PD1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr at LABCELL_X2_Y4_N51
PD1_virtual_state_cdr = ( H1_splitter_nodes_receive_1[3] & ( (!N1_virtual_ir_scan_reg & Q1_state[3]) ) );


--RD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 at FF_X2_Y4_N28
--register power-up is low

RD1_DRsize.100 = DFFEAS(RD1L5, A1L105,  ,  , PD1_virtual_state_uir,  ,  ,  ,  );


--RD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17 at LABCELL_X2_Y4_N39
RD1L64 = ( RD1L99 & ( (!PD1L3) # ((!RD1_DRsize.100 & ((RD1_sr[36]))) # (RD1_DRsize.100 & (A1L106))) ) ) # ( !RD1L99 & ( (PD1L3 & ((!RD1_DRsize.100 & ((RD1_sr[36]))) # (RD1_DRsize.100 & (A1L106)))) ) );


--FD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error at FF_X12_Y4_N31
--register power-up is low

FD1_monitor_error = DFFEAS(FD1L6, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--CD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 at LABCELL_X16_Y4_N12
CD1L8 = ( YC1_address[0] & ( (CD1L2 & !CD1_oci_ienable[0]) ) ) # ( !YC1_address[0] & ( (FD1_monitor_error & CD1L2) ) );


--VC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0 at LABCELL_X22_Y8_N21
VC1L233 = ( VC1_D_iw[0] & ( (!VC1_D_iw[3] & ((VC1_D_iw[2]) # (VC1_D_iw[1]))) ) );


--VC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1 at LABCELL_X19_Y8_N27
VC1L234 = ( VC1_D_iw[4] ) # ( !VC1_D_iw[4] & ( !VC1L233 ) );


--VC1L386 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0 at LABCELL_X16_Y8_N6
VC1L386 = ( VC1L122 & ( (!VC1L234 & ((VC1L236))) # (VC1L234 & ((!VC1L114) # (!VC1L236))) ) ) # ( !VC1L122 & ( (!VC1L114) # (!VC1L234 $ (!VC1L236)) ) );


--U1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0 at LABCELL_X11_Y5_N30
U1L78 = ( W1L1 & ( (!U1_av_waitrequest & (DC1L5 & (VC1_W_alu_result[2] & AC1L35))) ) );


--U1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo at LABCELL_X10_Y5_N30
U1_wr_rfifo = ( !PB2_b_full & ( FB1L56Q ) );


--FB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0] at FF_X3_Y3_N16
--register power-up is low

FB1_wdata[0] = AMPP_FUNCTION(A1L105, A1L106, !N1_clr_reg, GND, FB1L106);


--RB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0] at FF_X6_Y6_N31
--register power-up is low

RB4_counter_reg_bit[0] = DFFEAS(RB4_counter_comb_bita0, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--RB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1] at FF_X6_Y6_N34
--register power-up is low

RB4_counter_reg_bit[1] = DFFEAS(RB4_counter_comb_bita1, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--RB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2] at FF_X6_Y6_N37
--register power-up is low

RB4_counter_reg_bit[2] = DFFEAS(RB4_counter_comb_bita2, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--RB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3] at FF_X6_Y6_N40
--register power-up is low

RB4_counter_reg_bit[3] = DFFEAS(RB4_counter_comb_bita3, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--RB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4] at FF_X6_Y6_N43
--register power-up is low

RB4_counter_reg_bit[4] = DFFEAS(RB4_counter_comb_bita4, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--RB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5] at FF_X6_Y6_N46
--register power-up is low

RB4_counter_reg_bit[5] = DFFEAS(RB4_counter_comb_bita5, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--RB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0] at FF_X6_Y6_N1
--register power-up is low

RB3_counter_reg_bit[0] = DFFEAS(RB3_counter_comb_bita0, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1L73,  ,  ,  ,  );


--RB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1] at FF_X6_Y6_N4
--register power-up is low

RB3_counter_reg_bit[1] = DFFEAS(RB3_counter_comb_bita1, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1L73,  ,  ,  ,  );


--RB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2] at FF_X6_Y6_N7
--register power-up is low

RB3_counter_reg_bit[2] = DFFEAS(RB3_counter_comb_bita2, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1L73,  ,  ,  ,  );


--RB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3] at FF_X6_Y6_N10
--register power-up is low

RB3_counter_reg_bit[3] = DFFEAS(RB3_counter_comb_bita3, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1L73,  ,  ,  ,  );


--RB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4] at FF_X6_Y6_N13
--register power-up is low

RB3_counter_reg_bit[4] = DFFEAS(RB3_counter_comb_bita4, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1L73,  ,  ,  ,  );


--RB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5] at FF_X6_Y6_N16
--register power-up is low

RB3_counter_reg_bit[5] = DFFEAS(RB3_counter_comb_bita5, GLOBAL(A1L123), !BE1_r_sync_rst,  , U1L73,  ,  ,  ,  );


--U1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2 at LABCELL_X13_Y5_N57
U1L74 = ( !U1L69Q & ( (AC1L35 & (U1L72 & DC1L5)) ) );


--S1L2 is nios_system:u0|raminfr:inferred_ram|RAM~45 at LABCELL_X11_Y7_N0
S1L2 = ( !AC2_wait_latency_counter[1] & ( (!BE1_r_sync_rst & !AC2_wait_latency_counter[0]) ) );


--S1L3 is nios_system:u0|raminfr:inferred_ram|RAM~46 at LABCELL_X11_Y7_N18
S1L3 = ( XB1_saved_grant[0] & ( UB1L14 & ( (S1L2 & (!ZB2_mem_used[1] & W1L1)) ) ) ) # ( XB1_saved_grant[0] & ( !UB1L14 & ( (S1L2 & (XB1L55 & (!ZB2_mem_used[1] & W1L1))) ) ) );


--XB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~0 at LABCELL_X16_Y6_N45
XB1L23 = ( XB1_saved_grant[0] & ( VC1_d_writedata[0] ) );


--XB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[38] at MLABCELL_X15_Y8_N36
XB1_src_data[38] = ( XB1_saved_grant[1] & ( ((VC1_W_alu_result[2] & XB1_saved_grant[0])) # (VC1_F_pc[0]) ) ) # ( !XB1_saved_grant[1] & ( (VC1_W_alu_result[2] & XB1_saved_grant[0]) ) );


--XB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[39] at LABCELL_X16_Y8_N27
XB1_src_data[39] = ( XB1_saved_grant[0] & ( ((XB1_saved_grant[1] & VC1_F_pc[1])) # (VC1_W_alu_result[3]) ) ) # ( !XB1_saved_grant[0] & ( (XB1_saved_grant[1] & VC1_F_pc[1]) ) );


--XB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[40] at LABCELL_X13_Y8_N51
XB1_src_data[40] = ( XB1_saved_grant[0] & ( ((VC1_F_pc[2] & XB1_saved_grant[1])) # (VC1_W_alu_result[4]) ) ) # ( !XB1_saved_grant[0] & ( (VC1_F_pc[2] & XB1_saved_grant[1]) ) );


--XB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[41] at LABCELL_X13_Y8_N30
XB1_src_data[41] = ( XB1_saved_grant[0] & ( ((VC1_F_pc[3] & XB1_saved_grant[1])) # (VC1_W_alu_result[5]) ) ) # ( !XB1_saved_grant[0] & ( (VC1_F_pc[3] & XB1_saved_grant[1]) ) );


--XB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[42] at MLABCELL_X15_Y8_N57
XB1_src_data[42] = ( XB1_saved_grant[0] & ( ((XB1_saved_grant[1] & VC1_F_pc[4])) # (VC1_W_alu_result[6]) ) ) # ( !XB1_saved_grant[0] & ( (XB1_saved_grant[1] & VC1_F_pc[4]) ) );


--XB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[43] at LABCELL_X13_Y8_N15
XB1_src_data[43] = ( XB1_saved_grant[0] & ( ((VC1L698Q & XB1_saved_grant[1])) # (VC1_W_alu_result[7]) ) ) # ( !XB1_saved_grant[0] & ( (VC1L698Q & XB1_saved_grant[1]) ) );


--XB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[44] at LABCELL_X13_Y8_N21
XB1_src_data[44] = ( XB1_saved_grant[0] & ( ((VC1_F_pc[6] & XB1_saved_grant[1])) # (VC1L820Q) ) ) # ( !XB1_saved_grant[0] & ( (VC1_F_pc[6] & XB1_saved_grant[1]) ) );


--XB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[45] at LABCELL_X12_Y8_N45
XB1_src_data[45] = ( XB1_saved_grant[0] & ( ((VC1_F_pc[7] & XB1_saved_grant[1])) # (VC1_W_alu_result[9]) ) ) # ( !XB1_saved_grant[0] & ( (VC1_F_pc[7] & XB1_saved_grant[1]) ) );


--XB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[46] at LABCELL_X12_Y8_N27
XB1_src_data[46] = ( XB1_saved_grant[0] & ( ((VC1_F_pc[8] & XB1_saved_grant[1])) # (VC1_W_alu_result[10]) ) ) # ( !XB1_saved_grant[0] & ( (VC1_F_pc[8] & XB1_saved_grant[1]) ) );


--XB1_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[47] at LABCELL_X18_Y8_N3
XB1_src_data[47] = ( XB1_saved_grant[1] & ( ((XB1_saved_grant[0] & VC1_W_alu_result[11])) # (VC1_F_pc[9]) ) ) # ( !XB1_saved_grant[1] & ( (XB1_saved_grant[0] & VC1_W_alu_result[11]) ) );


--XB1_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[48] at LABCELL_X18_Y8_N24
XB1_src_data[48] = ( XB1_saved_grant[1] & ( ((VC1_W_alu_result[12] & XB1_saved_grant[0])) # (VC1_F_pc[10]) ) ) # ( !XB1_saved_grant[1] & ( (VC1_W_alu_result[12] & XB1_saved_grant[0]) ) );


--XB1_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[49] at LABCELL_X18_Y8_N6
XB1_src_data[49] = ( XB1_saved_grant[1] & ( ((VC1_W_alu_result[13] & XB1_saved_grant[0])) # (VC1_F_pc[11]) ) ) # ( !XB1_saved_grant[1] & ( (VC1_W_alu_result[13] & XB1_saved_grant[0]) ) );


--V1_read_mux_out is nios_system:u0|nios_system_key:key|read_mux_out at LABCELL_X19_Y6_N12
V1_read_mux_out = (!VC1_W_alu_result[3] & (A1L211 & !VC1_W_alu_result[2]));


--VC1L979 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0 at LABCELL_X17_Y7_N54
VC1L979 = ( AE1_q_a[16] & ( VC1L981 & ( (!VC1_av_ld_aligning_data & (((JC3L1)))) # (VC1_av_ld_aligning_data & (!VC1L721 & ((VC1L904)))) ) ) ) # ( !AE1_q_a[16] & ( VC1L981 & ( (!VC1L721 & (VC1_av_ld_aligning_data & VC1L904)) ) ) ) # ( AE1_q_a[16] & ( !VC1L981 & ( ((!VC1_av_ld_aligning_data) # (VC1L904)) # (VC1L721) ) ) ) # ( !AE1_q_a[16] & ( !VC1L981 & ( ((!VC1_av_ld_aligning_data) # (VC1L904)) # (VC1L721) ) ) );


--VC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb at FF_X18_Y5_N55
--register power-up is low

VC1_E_invert_arith_src_msb = DFFEAS(VC1L350, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15 at LABCELL_X23_Y6_N12
VC1L879 = ( VC1_R_ctrl_rd_ctl_reg & ( (VC1L969Q & VC1L738Q) ) ) # ( !VC1_R_ctrl_rd_ctl_reg & ( (!VC1L738Q & (VC1_W_alu_result[16] & ((!VC1_R_ctrl_br_cmp)))) # (VC1L738Q & (((VC1L969Q)))) ) );


--VC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0 at LABCELL_X22_Y5_N12
VC1L253 = ( VC1L232 ) # ( !VC1L232 & ( ((VC1L582) # (VC1L588)) # (VC1L803) ) );


--VC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~16 at LABCELL_X23_Y6_N18
VC1L880 = ( VC1_W_alu_result[17] & ( (!VC1L738Q & (!VC1_R_ctrl_rd_ctl_reg & ((!VC1_R_ctrl_br_cmp)))) # (VC1L738Q & (((VC1_av_ld_byte2_data[1])))) ) ) # ( !VC1_W_alu_result[17] & ( (VC1L738Q & VC1_av_ld_byte2_data[1]) ) );


--VC1L884 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~17 at LABCELL_X23_Y6_N21
VC1L884 = ( VC1_W_alu_result[21] & ( (!VC1L738Q & (!VC1_R_ctrl_rd_ctl_reg & ((!VC1_R_ctrl_br_cmp)))) # (VC1L738Q & (((VC1_av_ld_byte2_data[5])))) ) ) # ( !VC1_W_alu_result[21] & ( (VC1L738Q & VC1_av_ld_byte2_data[5]) ) );


--VC1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~18 at LABCELL_X23_Y6_N48
VC1L883 = ( VC1L738Q & ( VC1_av_ld_byte2_data[4] ) ) # ( !VC1L738Q & ( (!VC1_R_ctrl_br_cmp & (!VC1_R_ctrl_rd_ctl_reg & VC1_W_alu_result[20])) ) );


--VC1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~19 at LABCELL_X23_Y6_N51
VC1L882 = ( VC1L974Q & ( ((!VC1_R_ctrl_br_cmp & (!VC1_R_ctrl_rd_ctl_reg & VC1_W_alu_result[19]))) # (VC1L738Q) ) ) # ( !VC1L974Q & ( (!VC1_R_ctrl_br_cmp & (!VC1_R_ctrl_rd_ctl_reg & (VC1_W_alu_result[19] & !VC1L738Q))) ) );


--VC1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~20 at LABCELL_X23_Y6_N42
VC1L881 = ( VC1L972Q & ( ((!VC1_R_ctrl_br_cmp & (!VC1_R_ctrl_rd_ctl_reg & VC1_W_alu_result[18]))) # (VC1L738Q) ) ) # ( !VC1L972Q & ( (!VC1_R_ctrl_br_cmp & (!VC1_R_ctrl_rd_ctl_reg & (!VC1L738Q & VC1_W_alu_result[18]))) ) );


--VC1L888 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~21 at LABCELL_X23_Y6_N45
VC1L888 = ( VC1_W_alu_result[25] & ( (!VC1L738Q & (!VC1_R_ctrl_br_cmp & (!VC1_R_ctrl_rd_ctl_reg))) # (VC1L738Q & (((VC1_av_ld_byte3_data[1])))) ) ) # ( !VC1_W_alu_result[25] & ( (VC1L738Q & VC1_av_ld_byte3_data[1]) ) );


--VC1L887 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~22 at LABCELL_X22_Y7_N30
VC1L887 = ( VC1_av_ld_byte3_data[0] & ( ((!VC1_R_ctrl_rd_ctl_reg & (!VC1_R_ctrl_br_cmp & VC1_W_alu_result[24]))) # (VC1L738Q) ) ) # ( !VC1_av_ld_byte3_data[0] & ( (!VC1_R_ctrl_rd_ctl_reg & (!VC1_R_ctrl_br_cmp & (!VC1L738Q & VC1_W_alu_result[24]))) ) );


--VC1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~23 at LABCELL_X23_Y6_N39
VC1L886 = ( VC1_W_alu_result[23] & ( (!VC1L738Q & (!VC1_R_ctrl_rd_ctl_reg & ((!VC1_R_ctrl_br_cmp)))) # (VC1L738Q & (((VC1_av_ld_byte2_data[7])))) ) ) # ( !VC1_W_alu_result[23] & ( (VC1L738Q & VC1_av_ld_byte2_data[7]) ) );


--VC1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~24 at LABCELL_X23_Y6_N30
VC1L885 = ( VC1L738Q & ( VC1_av_ld_byte2_data[6] ) ) # ( !VC1L738Q & ( (!VC1_R_ctrl_br_cmp & (!VC1_R_ctrl_rd_ctl_reg & VC1_W_alu_result[22])) ) );


--VC1L890 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~25 at LABCELL_X23_Y6_N33
VC1L890 = ( VC1_W_alu_result[27] & ( (!VC1L738Q & (!VC1_R_ctrl_br_cmp & (!VC1_R_ctrl_rd_ctl_reg))) # (VC1L738Q & (((VC1_av_ld_byte3_data[3])))) ) ) # ( !VC1_W_alu_result[27] & ( (VC1L738Q & VC1_av_ld_byte3_data[3]) ) );


--VC1L889 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~26 at LABCELL_X23_Y6_N36
VC1L889 = ( VC1L1015Q & ( ((!VC1_R_ctrl_rd_ctl_reg & (VC1_W_alu_result[26] & !VC1_R_ctrl_br_cmp))) # (VC1L738Q) ) ) # ( !VC1L1015Q & ( (!VC1L738Q & (!VC1_R_ctrl_rd_ctl_reg & (VC1_W_alu_result[26] & !VC1_R_ctrl_br_cmp))) ) );


--VC1L894 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~27 at LABCELL_X23_Y7_N48
VC1L894 = ( VC1L738Q & ( VC1_R_ctrl_br_cmp & ( VC1_av_ld_byte3_data[7] ) ) ) # ( VC1L738Q & ( !VC1_R_ctrl_br_cmp & ( VC1_av_ld_byte3_data[7] ) ) ) # ( !VC1L738Q & ( !VC1_R_ctrl_br_cmp & ( (!VC1_R_ctrl_rd_ctl_reg & VC1_W_alu_result[31]) ) ) );


--VC1L893 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~28 at LABCELL_X24_Y7_N0
VC1L893 = ( VC1_W_alu_result[30] & ( VC1_av_ld_byte3_data[6] & ( ((!VC1_R_ctrl_rd_ctl_reg & !VC1_R_ctrl_br_cmp)) # (VC1L738Q) ) ) ) # ( !VC1_W_alu_result[30] & ( VC1_av_ld_byte3_data[6] & ( VC1L738Q ) ) ) # ( VC1_W_alu_result[30] & ( !VC1_av_ld_byte3_data[6] & ( (!VC1_R_ctrl_rd_ctl_reg & (!VC1L738Q & !VC1_R_ctrl_br_cmp)) ) ) );


--VC1L892 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~29 at LABCELL_X24_Y7_N6
VC1L892 = ( VC1_R_ctrl_br_cmp & ( VC1_av_ld_byte3_data[5] & ( VC1L738Q ) ) ) # ( !VC1_R_ctrl_br_cmp & ( VC1_av_ld_byte3_data[5] & ( ((VC1_W_alu_result[29] & !VC1_R_ctrl_rd_ctl_reg)) # (VC1L738Q) ) ) ) # ( !VC1_R_ctrl_br_cmp & ( !VC1_av_ld_byte3_data[5] & ( (VC1_W_alu_result[29] & (!VC1L738Q & !VC1_R_ctrl_rd_ctl_reg)) ) ) );


--VC1L891 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~30 at LABCELL_X23_Y6_N0
VC1L891 = ( VC1L738Q & ( VC1_av_ld_byte3_data[4] ) ) # ( !VC1L738Q & ( (!VC1_R_ctrl_rd_ctl_reg & (!VC1_R_ctrl_br_cmp & VC1_W_alu_result[28])) ) );


--VC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15 at MLABCELL_X21_Y5_N12
VC1L611 = ( !VC1_D_iw[11] & ( VC1_D_iw[14] & ( (VC1_D_iw[16] & (VC1_D_iw[12] & (!VC1_D_iw[15] & VC1_D_iw[13]))) ) ) );


--VC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl at LABCELL_X22_Y6_N21
VC1_D_op_wrctl = ( VC1L611 & ( VC1L581 ) );


--CD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 at LABCELL_X16_Y4_N21
CD1L12 = ( YC1_address[0] & ( (YC1_debugaccess & (CD1L2 & YC1_write)) ) );


--PB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full at FF_X12_Y5_N37
--register power-up is low

PB1_b_full = DFFEAS(PB1L4, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3] at FF_X11_Y5_N10
--register power-up is low

SB1_counter_reg_bit[3] = DFFEAS(SB1_counter_comb_bita3, GLOBAL(A1L123), !BE1_r_sync_rst,  , PB1L1,  ,  ,  ,  );


--SB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0] at FF_X11_Y5_N1
--register power-up is low

SB1_counter_reg_bit[0] = DFFEAS(SB1_counter_comb_bita0, GLOBAL(A1L123), !BE1_r_sync_rst,  , PB1L1,  ,  ,  ,  );


--SB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2] at FF_X11_Y5_N7
--register power-up is low

SB1_counter_reg_bit[2] = DFFEAS(SB1_counter_comb_bita2, GLOBAL(A1L123), !BE1_r_sync_rst,  , PB1L1,  ,  ,  ,  );


--SB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1] at FF_X11_Y5_N4
--register power-up is low

SB1_counter_reg_bit[1] = DFFEAS(SB1_counter_comb_bita1, GLOBAL(A1L123), !BE1_r_sync_rst,  , PB1L1,  ,  ,  ,  );


--U1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0 at LABCELL_X12_Y5_N57
U1L57 = ( SB1_counter_reg_bit[3] & ( ((SB1_counter_reg_bit[0]) # (SB1_counter_reg_bit[1])) # (SB1_counter_reg_bit[2]) ) );


--SB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5] at FF_X11_Y5_N16
--register power-up is low

SB1_counter_reg_bit[5] = DFFEAS(SB1_counter_comb_bita5, GLOBAL(A1L123), !BE1_r_sync_rst,  , PB1L1,  ,  ,  ,  );


--SB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4] at FF_X11_Y5_N13
--register power-up is low

SB1_counter_reg_bit[4] = DFFEAS(SB1_counter_comb_bita4, GLOBAL(A1L123), !BE1_r_sync_rst,  , PB1L1,  ,  ,  ,  );


--U1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1 at LABCELL_X12_Y5_N48
U1L58 = ( !SB1_counter_reg_bit[5] & ( (!PB1_b_full & (!SB1_counter_reg_bit[4] & !U1L57)) ) );


--FB1L58Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 at FF_X6_Y5_N26
--register power-up is low

FB1L58Q = AMPP_FUNCTION(A1L123, FB1L57, !BE1_r_sync_rst);


--U1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0 at MLABCELL_X15_Y5_N3
U1L82 = ( FB1L58Q & ( ((!U1_read_0 & U1_pause_irq)) # (PB2_b_non_empty) ) ) # ( !FB1L58Q & ( (!U1_read_0 & U1_pause_irq) ) );


--U1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0 at LABCELL_X13_Y5_N54
U1L59 = ( U1L22 & ( U1L18 ) ) # ( !U1L22 & ( (U1L18 & ((SB2_counter_reg_bit[0]) # (U1L26))) ) );


--U1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1 at LABCELL_X13_Y5_N18
U1L60 = ( !U1L2 & ( (!U1L59 & (!U1L6 & (!U1L14 & !U1L10))) ) );


--VC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0 at MLABCELL_X25_Y5_N39
VC1L242 = ( VC1L247 & ( VC1L596 & ( VC1L581 ) ) ) # ( !VC1L247 & ( VC1L596 & ( VC1L581 ) ) ) # ( VC1L247 & ( !VC1L596 & ( VC1L581 ) ) );


--VC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt at MLABCELL_X25_Y5_N30
VC1_R_ctrl_rot_right_nxt = ( VC1L597 & ( VC1L581 ) );


--VC1L475 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~18 at LABCELL_X29_Y6_N9
VC1L475 = (!VC1_R_ctrl_shift_rot_right & (VC1_E_shift_rot_result[30])) # (VC1_R_ctrl_shift_rot_right & ((VC1L396)));


--VC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0 at LABCELL_X22_Y8_N18
VC1L566 = ( VC1L233 & ( VC1_D_iw[4] ) ) # ( !VC1L233 & ( (!VC1L235) # (VC1_D_iw[4]) ) );


--VC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1 at LABCELL_X16_Y8_N9
VC1L384 = ( VC1L122 & ( (!VC1L234 & ((VC1L236))) # (VC1L234 & ((!VC1L236) # (VC1L114))) ) ) # ( !VC1L122 & ( (!VC1L234 $ (!VC1L236)) # (VC1L114) ) );


--XB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~1 at LABCELL_X17_Y4_N18
XB1L24 = ( XB1_saved_grant[0] & ( VC1_d_writedata[22] ) );


--CD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] at FF_X16_Y4_N20
--register power-up is low

CD1_oci_ienable[31] = DFFEAS(CD1L7, GLOBAL(A1L123), !BE1_r_sync_rst,  , CD1L12,  ,  ,  ,  );


--CD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1 at LABCELL_X16_Y4_N3
CD1L9 = (CD1_oci_ienable[31] & (CD1L2 & YC1_address[0]));


--QD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] at FF_X1_Y4_N23
--register power-up is low

QD1_jdo[19] = DFFEAS(QD1L37, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--QD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] at FF_X1_Y4_N8
--register power-up is low

QD1_jdo[18] = DFFEAS(QD1L35, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--FD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 at LABCELL_X7_Y3_N15
FD1L2 = ( QD1_jdo[18] & ( QD1_jdo[19] ) ) # ( !QD1_jdo[18] & ( (FD1_break_on_reset) # (QD1_jdo[19]) ) );


--TD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 at FF_X15_Y7_N20
--register power-up is low

TD1_din_s1 = DFFEAS(TD1L2, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--YC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3] at FF_X13_Y4_N10
--register power-up is low

YC1_writedata[3] = DFFEAS(XB2L25, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--CD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 at LABCELL_X16_Y4_N45
CD1L11 = ( CD1L13 & ( YC1_writedata[3] ) ) # ( !CD1L13 & ( CD1_oci_single_step_mode ) );


--XB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~2 at LABCELL_X11_Y7_N33
XB1L25 = ( VC1_d_writedata[23] & ( XB1_saved_grant[0] ) );


--VC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1 at LABCELL_X19_Y8_N0
VC1L567 = ( AD2_q_b[8] & ( (!VC1L234 & (((AD2_q_b[0])))) # (VC1L234 & (((AD2_q_b[24])) # (VC1L236))) ) ) # ( !AD2_q_b[8] & ( (!VC1L234 & (((AD2_q_b[0])))) # (VC1L234 & (!VC1L236 & ((AD2_q_b[24])))) ) );


--VC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2 at LABCELL_X16_Y8_N30
VC1L385 = ( VC1L122 & ( (!VC1L234 $ (!VC1L236)) # (VC1L114) ) ) # ( !VC1L122 & ( (!VC1L234 & ((VC1L236))) # (VC1L234 & ((!VC1L236) # (VC1L114))) ) );


--XB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~3 at LABCELL_X13_Y8_N27
XB1L26 = ( XB1_saved_grant[0] & ( VC1L1079Q ) );


--VC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2 at LABCELL_X19_Y8_N3
VC1L568 = ( AD2_q_b[9] & ( (!VC1L234 & (((AD2_q_b[1])))) # (VC1L234 & (((AD2_q_b[25])) # (VC1L236))) ) ) # ( !AD2_q_b[9] & ( (!VC1L234 & (((AD2_q_b[1])))) # (VC1L234 & (!VC1L236 & (AD2_q_b[25]))) ) );


--XB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~4 at LABCELL_X19_Y8_N42
XB1L27 = (VC1_d_writedata[25] & XB1_saved_grant[0]);


--VC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3 at LABCELL_X19_Y8_N15
VC1L569 = ( AD2_q_b[26] & ( (!VC1L234 & (((AD2_q_b[2])))) # (VC1L234 & ((!VC1L236) # ((AD2_q_b[10])))) ) ) # ( !AD2_q_b[26] & ( (!VC1L234 & (((AD2_q_b[2])))) # (VC1L234 & (VC1L236 & (AD2_q_b[10]))) ) );


--XB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~5 at MLABCELL_X15_Y8_N12
XB1L28 = (XB1_saved_grant[0] & VC1_d_writedata[26]);


--CE1_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out at FF_X7_Y3_N8
--register power-up is low

CE1_altera_reset_synchronizer_int_chain_out = DFFEAS( , GLOBAL(A1L123), !BE1L14,  ,  , CE1_altera_reset_synchronizer_int_chain[0],  ,  , VCC);


--XB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~6 at LABCELL_X9_Y8_N9
XB1L29 = ( XB1_saved_grant[0] & ( VC1_d_writedata[1] ) );


--YC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0 at LABCELL_X16_Y4_N54
YC1L79 = ( CD1L2 & ( (!YC1_address[0] & ((FD1_monitor_ready))) # (YC1_address[0] & (CD1_oci_ienable[31])) ) );


--XB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~7 at LABCELL_X9_Y8_N24
XB1L30 = ( VC1_d_writedata[4] & ( XB1_saved_grant[0] ) );


--XB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~8 at LABCELL_X12_Y8_N57
XB1L31 = ( XB1_saved_grant[0] & ( VC1_d_writedata[3] ) );


--YC1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1 at LABCELL_X16_Y4_N0
YC1L80 = ( YC1_address[0] & ( (CD1_oci_ienable[31] & CD1L2) ) ) # ( !YC1_address[0] & ( (CD1L2 & CD1_oci_single_step_mode) ) );


--XB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~9 at LABCELL_X12_Y8_N48
XB1L32 = ( XB1_saved_grant[0] & ( VC1_d_writedata[2] ) );


--FD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go at FF_X4_Y3_N34
--register power-up is low

FD1_monitor_go = DFFEAS(FD1L8, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--YC1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2 at LABCELL_X16_Y4_N57
YC1L81 = ( FD1_monitor_go & ( (CD1L2 & ((!YC1_address[0]) # (CD1_oci_ienable[31]))) ) ) # ( !FD1_monitor_go & ( (CD1_oci_ienable[31] & (YC1_address[0] & CD1L2)) ) );


--RD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 at LABCELL_X2_Y4_N27
RD1L5 = (!N1_irf_reg[2][1] & !N1_irf_reg[2][0]);


--RD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18 at LABCELL_X2_Y4_N42
RD1L65 = ( RD1_sr[35] & ( ((RD1L5 & FD1_monitor_error)) # (PD1L3) ) ) # ( !RD1_sr[35] & ( (RD1L5 & (!PD1L3 & FD1_monitor_error)) ) );


--RD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~19 at MLABCELL_X6_Y2_N57
RD1L30 = ( Q1_state[4] & ( N1_irf_reg[2][0] & ( (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg) ) ) ) # ( !Q1_state[4] & ( N1_irf_reg[2][0] & ( (!N1_irf_reg[2][1] & (Q1_state[3] & (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg))) ) ) ) # ( Q1_state[4] & ( !N1_irf_reg[2][0] & ( (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg) ) ) ) # ( !Q1_state[4] & ( !N1_irf_reg[2][0] & ( (Q1_state[3] & (H1_splitter_nodes_receive_1[3] & !N1_virtual_ir_scan_reg)) ) ) );


--RD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20 at LABCELL_X1_Y4_N51
RD1L66 = ( RD1_sr[18] & ( ((!N1_irf_reg[2][1] & ((ND1_MonDReg[16]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[16]))) # (PD1L3) ) ) # ( !RD1_sr[18] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & ((ND1_MonDReg[16]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[16])))) ) );


--RD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~21 at MLABCELL_X3_Y5_N42
RD1L31 = ( N1_virtual_ir_scan_reg & ( H1_splitter_nodes_receive_1[3] & ( (!N1_irf_reg[2][1] & N1_irf_reg[2][0]) ) ) ) # ( !N1_virtual_ir_scan_reg & ( H1_splitter_nodes_receive_1[3] & ( (!N1_irf_reg[2][1] & (!Q1_state[4] & N1_irf_reg[2][0])) ) ) ) # ( N1_virtual_ir_scan_reg & ( !H1_splitter_nodes_receive_1[3] & ( (!N1_irf_reg[2][1] & N1_irf_reg[2][0]) ) ) ) # ( !N1_virtual_ir_scan_reg & ( !H1_splitter_nodes_receive_1[3] & ( (!N1_irf_reg[2][1] & N1_irf_reg[2][0]) ) ) );


--VC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3 at LABCELL_X16_Y8_N33
VC1L383 = ( VC1L122 & ( (!VC1L114) # (!VC1L234 $ (!VC1L236)) ) ) # ( !VC1L122 & ( (!VC1L234 & ((VC1L236))) # (VC1L234 & ((!VC1L114) # (!VC1L236))) ) );


--XB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~10 at MLABCELL_X8_Y7_N3
XB1L33 = ( XB1_saved_grant[0] & ( VC1_d_writedata[11] ) );


--XB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~11 at LABCELL_X9_Y8_N33
XB1L34 = ( XB1_saved_grant[0] & ( VC1_d_writedata[12] ) );


--XB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~12 at MLABCELL_X15_Y8_N15
XB1L35 = ( VC1_d_writedata[13] & ( XB1_saved_grant[0] ) );


--XB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~13 at MLABCELL_X15_Y8_N33
XB1L36 = ( VC1_d_writedata[14] & ( XB1_saved_grant[0] ) );


--XB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~14 at LABCELL_X11_Y8_N18
XB1L37 = ( VC1_d_writedata[15] & ( XB1_saved_grant[0] ) );


--XB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~15 at LABCELL_X11_Y8_N0
XB1L38 = ( XB1_saved_grant[0] & ( VC1_d_writedata[16] ) );


--XB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~16 at LABCELL_X11_Y8_N27
XB1L39 = (XB1_saved_grant[0] & VC1_d_writedata[5]);


--XB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~17 at LABCELL_X18_Y8_N54
XB1L40 = (XB1_saved_grant[0] & VC1_d_writedata[9]);


--VC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27] at FF_X19_Y8_N40
--register power-up is low

VC1_d_writedata[27] = DFFEAS(VC1L570, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~27 at MLABCELL_X15_Y8_N42
XB3L53 = (VC1_d_writedata[27] & XB3L7Q);


--VC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28] at FF_X19_Y8_N35
--register power-up is low

VC1_d_writedata[28] = DFFEAS(VC1L571, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~28 at LABCELL_X13_Y11_N27
XB3L54 = ( XB3L7Q & ( VC1_d_writedata[28] ) );


--VC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29] at FF_X19_Y8_N46
--register power-up is low

VC1_d_writedata[29] = DFFEAS(VC1L572, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~29 at LABCELL_X18_Y8_N33
XB3L55 = ( VC1_d_writedata[29] & ( XB3L7Q ) );


--VC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30] at FF_X19_Y8_N49
--register power-up is low

VC1_d_writedata[30] = DFFEAS(VC1L573, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~30 at LABCELL_X19_Y8_N24
XB3L56 = ( XB3L7Q & ( VC1_d_writedata[30] ) );


--VC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31] at FF_X19_Y8_N52
--register power-up is low

VC1_d_writedata[31] = DFFEAS(VC1L574, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~31 at MLABCELL_X15_Y7_N12
XB3L57 = (XB3_saved_grant[0] & VC1_d_writedata[31]);


--XB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~18 at LABCELL_X17_Y4_N12
XB1L41 = ( XB1_saved_grant[0] & ( VC1_d_writedata[10] ) );


--XB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~19 at LABCELL_X13_Y8_N6
XB1L42 = ( VC1_d_writedata[8] & ( XB1_saved_grant[0] ) );


--VC1L462 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~19 at LABCELL_X29_Y6_N24
VC1L462 = ( VC1_E_shift_rot_result[19] & ( (VC1_E_shift_rot_result[17]) # (VC1_R_ctrl_shift_rot_right) ) ) # ( !VC1_E_shift_rot_result[19] & ( (!VC1_R_ctrl_shift_rot_right & VC1_E_shift_rot_result[17]) ) );


--XB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~20 at LABCELL_X16_Y8_N51
XB1L43 = ( XB1_saved_grant[0] & ( VC1_d_writedata[19] ) );


--U1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid at FF_X13_Y5_N22
--register power-up is low

U1_rvalid = DFFEAS(U1L87, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~21 at LABCELL_X17_Y4_N33
XB1L44 = ( XB1_saved_grant[0] & ( VC1_d_writedata[21] ) );


--XB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~22 at LABCELL_X11_Y4_N51
XB1L45 = ( XB1_saved_grant[0] & ( VC1_d_writedata[20] ) );


--U1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow at FF_X11_Y5_N47
--register power-up is low

U1_woverflow = DFFEAS(U1L92, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L1003 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~1 at LABCELL_X17_Y7_N57
VC1L1003 = ( AE1_q_a[22] & ( VC1L1005 & ( (!VC1_av_ld_aligning_data & (((JC3L1)))) # (VC1_av_ld_aligning_data & (!VC1L721 & (VC1L904))) ) ) ) # ( !AE1_q_a[22] & ( VC1L1005 & ( (!VC1L721 & (VC1_av_ld_aligning_data & VC1L904)) ) ) ) # ( AE1_q_a[22] & ( !VC1L1005 & ( ((!VC1_av_ld_aligning_data) # (VC1L904)) # (VC1L721) ) ) ) # ( !AE1_q_a[22] & ( !VC1L1005 & ( ((!VC1_av_ld_aligning_data) # (VC1L904)) # (VC1L721) ) ) );


--XB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~23 at LABCELL_X12_Y7_N3
XB1L46 = ( VC1_d_writedata[18] & ( XB1_saved_grant[0] ) );


--XB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~24 at LABCELL_X11_Y8_N21
XB1L47 = (XB1_saved_grant[0] & VC1_d_writedata[17]);


--VC1L990 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~2 at LABCELL_X17_Y7_N0
VC1L990 = ( AE1_q_a[19] & ( VC1L992 & ( (!VC1_av_ld_aligning_data & (((JC3L1)))) # (VC1_av_ld_aligning_data & (!VC1L721 & ((VC1L904)))) ) ) ) # ( !AE1_q_a[19] & ( VC1L992 & ( (!VC1L721 & (VC1_av_ld_aligning_data & VC1L904)) ) ) ) # ( AE1_q_a[19] & ( !VC1L992 & ( ((!VC1_av_ld_aligning_data) # (VC1L904)) # (VC1L721) ) ) ) # ( !AE1_q_a[19] & ( !VC1L992 & ( ((!VC1_av_ld_aligning_data) # (VC1L904)) # (VC1L721) ) ) );


--U1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac at FF_X11_Y6_N13
--register power-up is low

U1_ac = DFFEAS(U1L62, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L987 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~3 at LABCELL_X17_Y7_N3
VC1L987 = ( AE1_q_a[18] & ( VC1L989 & ( (!VC1_av_ld_aligning_data & (((JC3L1)))) # (VC1_av_ld_aligning_data & (!VC1L721 & (VC1L904))) ) ) ) # ( !AE1_q_a[18] & ( VC1L989 & ( (!VC1L721 & (VC1_av_ld_aligning_data & VC1L904)) ) ) ) # ( AE1_q_a[18] & ( !VC1L989 & ( ((!VC1_av_ld_aligning_data) # (VC1L904)) # (VC1L721) ) ) ) # ( !AE1_q_a[18] & ( !VC1L989 & ( ((!VC1_av_ld_aligning_data) # (VC1L904)) # (VC1L721) ) ) );


--XB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~25 at LABCELL_X17_Y5_N57
XB1L48 = ( XB1_saved_grant[0] & ( VC1_d_writedata[6] ) );


--XB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~26 at LABCELL_X9_Y8_N36
XB1L49 = ( XB1_saved_grant[0] & ( VC1_d_writedata[7] ) );


--FB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1] at FF_X3_Y3_N55
--register power-up is low

FB1_wdata[1] = AMPP_FUNCTION(A1L105, FB1_td_shift[5], !N1_clr_reg, GND, FB1L93);


--FB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2] at FF_X3_Y5_N25
--register power-up is low

FB1_wdata[2] = AMPP_FUNCTION(A1L105, FB1_td_shift[6], !N1_clr_reg, GND, FB1L93);


--FB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3] at FF_X3_Y3_N37
--register power-up is low

FB1_wdata[3] = AMPP_FUNCTION(A1L105, FB1_td_shift[7], !N1_clr_reg, GND, FB1L93);


--FB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4] at FF_X3_Y3_N40
--register power-up is low

FB1_wdata[4] = AMPP_FUNCTION(A1L105, FB1_td_shift[8], !N1_clr_reg, GND, FB1L93);


--FB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5] at FF_X3_Y5_N40
--register power-up is low

FB1_wdata[5] = AMPP_FUNCTION(A1L105, FB1L98, !N1_clr_reg, FB1L93);


--FB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6] at FF_X3_Y5_N37
--register power-up is low

FB1_wdata[6] = AMPP_FUNCTION(A1L105, FB1_td_shift[10], !N1_clr_reg, GND, FB1L93);


--FB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7] at FF_X3_Y3_N43
--register power-up is low

FB1_wdata[7] = AMPP_FUNCTION(A1L105, A1L106, !N1_clr_reg, GND, FB1L93);


--U1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0 at LABCELL_X11_Y5_N57
U1L76 = ( U1L67 & ( (!PB1_b_full & (W1L1 & !VC1_W_alu_result[2])) ) );


--PB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X12_Y5_N54
PB1L6 = ( !SB1_counter_reg_bit[5] & ( (!SB1_counter_reg_bit[2] & (!SB1_counter_reg_bit[1] & !SB1_counter_reg_bit[4])) ) );


--PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1 at LABCELL_X12_Y5_N27
PB1L7 = (U1L84 & (!SB1_counter_reg_bit[3] & (SB1_counter_reg_bit[0] & PB1L6)));


--PB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2 at LABCELL_X11_Y5_N51
PB1L8 = (((!PB1L7 & PB1_b_non_empty)) # (U1_fifo_wr)) # (PB1_b_full);


--PB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X12_Y5_N45
PB2L1 = ( !U1_wr_rfifo & ( (!SB2_counter_reg_bit[5] & (!SB2_counter_reg_bit[4] & !SB2_counter_reg_bit[3])) ) );


--PB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1 at LABCELL_X12_Y5_N51
PB2L2 = ( SB2_counter_reg_bit[0] & ( (!SB2_counter_reg_bit[1] & (PB2L1 & !SB2_counter_reg_bit[2])) ) );


--PB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0 at LABCELL_X11_Y6_N18
PB2L8 = ( PB2L2 & ( ((!PB2_b_non_empty & ((FB1L56Q))) # (PB2_b_non_empty & (!U1L73))) # (PB2_b_full) ) ) # ( !PB2L2 & ( ((PB2_b_non_empty) # (FB1L56Q)) # (PB2_b_full) ) );


--PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2 at LABCELL_X13_Y5_N24
PB2L3 = ( PB2_b_non_empty & ( AC1L35 & ( !U1_wr_rfifo $ ((((!U1L72) # (!DC1L5)) # (U1L69Q))) ) ) ) # ( !PB2_b_non_empty & ( AC1L35 & ( U1_wr_rfifo ) ) ) # ( PB2_b_non_empty & ( !AC1L35 & ( U1_wr_rfifo ) ) ) # ( !PB2_b_non_empty & ( !AC1L35 & ( U1_wr_rfifo ) ) );


--FB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1 at FF_X6_Y5_N20
--register power-up is low

FB1_write1 = AMPP_FUNCTION(A1L123, FB1_write, !BE1_r_sync_rst, GND);


--FB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2 at FF_X6_Y5_N22
--register power-up is low

FB1_write2 = AMPP_FUNCTION(A1L123, FB1_write1, !BE1_r_sync_rst, GND);


--FB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0 at MLABCELL_X6_Y5_N21
FB1L2 = AMPP_FUNCTION(!FB1_write1, !FB1_write2);


--FB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid at FF_X3_Y5_N58
--register power-up is low

FB1_write_valid = AMPP_FUNCTION(A1L105, FB1_td_shift[10], !N1_clr_reg, GND, FB1L106);


--FB1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0 at MLABCELL_X6_Y5_N48
FB1L55 = AMPP_FUNCTION(!FB1L2, !FB1_write_stalled, !U1_t_dav, !FB1_write_valid, !FB1L56Q, !FB1_rst2);


--FB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5] at FF_X1_Y5_N44
--register power-up is low

FB1_td_shift[5] = AMPP_FUNCTION(A1L105, FB1L82, !N1_clr_reg, FB1L63);


--FB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8 at LABCELL_X1_Y5_N12
FB1L81 = AMPP_FUNCTION(!Q1_state[4], !FB1_rdata[2], !FB1_count[9], !FB1_td_shift[5], !FB1L77);


--RD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22 at LABCELL_X1_Y4_N45
RD1L67 = ( RD1_sr[26] & ( ((!N1_irf_reg[2][1] & (ND1_MonDReg[24])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[24])))) # (PD1L3) ) ) # ( !RD1_sr[26] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & (ND1_MonDReg[24])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[24]))))) ) );


--ND1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] at FF_X6_Y4_N16
--register power-up is low

ND1_MonDReg[4] = DFFEAS(ND1L112, GLOBAL(A1L123),  ,  , ND1L52,  ,  ,  ,  );


--RD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23 at MLABCELL_X3_Y4_N24
RD1L68 = ( RD1_sr[6] & ( ((!N1_irf_reg[2][1] & ((ND1_MonDReg[4]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[4]))) # (PD1L3) ) ) # ( !RD1_sr[6] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & ((ND1_MonDReg[4]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[4])))) ) );


--QD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] at FF_X3_Y4_N56
--register power-up is low

QD1_jdo[6] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe, RD1_sr[6],  ,  , VCC);


--YC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2] at FF_X13_Y8_N25
--register power-up is low

YC1_writedata[2] = DFFEAS(XB2L26, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 at LABCELL_X13_Y4_N54
ND1L152 = ( YC1_writedata[2] & ( (!ND1L128Q) # (ND1_MonDReg[2]) ) ) # ( !YC1_writedata[2] & ( (ND1L128Q & ND1_MonDReg[2]) ) );


--XB2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~2 at LABCELL_X13_Y4_N42
XB2L24 = ( XB2_saved_grant[0] & ( VC1_d_writedata[1] ) );


--TD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 at FF_X3_Y1_N20
--register power-up is low

TD4_din_s1 = DFFEAS(PD1L4, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--TD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 at FF_X11_Y7_N52
--register power-up is low

TD5_din_s1 = DFFEAS( , GLOBAL(A1L123),  ,  ,  , PD1_virtual_state_uir,  ,  , VCC);


--CE2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X7_Y3_N35
--register power-up is low

CE2_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , CE2_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--RD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31] at FF_X2_Y4_N35
--register power-up is low

RD1_sr[31] = DFFEAS( , A1L105,  ,  ,  , RD1L80,  ,  , VCC);


--RD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] at FF_X2_Y4_N47
--register power-up is low

RD1_sr[33] = DFFEAS(RD1L82, A1L105,  ,  , RD1L30,  ,  ,  ,  );


--FD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 at LABCELL_X12_Y4_N30
FD1L6 = ( CD1L13 & ( (!QD1_take_action_ocimem_a & (((FD1_monitor_error)) # (YC1_writedata[1]))) # (QD1_take_action_ocimem_a & (!QD1_jdo[25] & ((FD1_monitor_error) # (YC1_writedata[1])))) ) ) # ( !CD1L13 & ( (FD1_monitor_error & ((!QD1_take_action_ocimem_a) # (!QD1_jdo[25]))) ) );


--KC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~22 at LABCELL_X17_Y9_N12
KC1L30 = ( AE1_q_a[24] & ( AC2_av_readdata_pre[24] & ( (((JC2L1 & AC4_av_readdata_pre[24])) # (JC1L1)) # (JC3L1) ) ) ) # ( !AE1_q_a[24] & ( AC2_av_readdata_pre[24] & ( ((JC2L1 & AC4_av_readdata_pre[24])) # (JC1L1) ) ) ) # ( AE1_q_a[24] & ( !AC2_av_readdata_pre[24] & ( ((JC2L1 & AC4_av_readdata_pre[24])) # (JC3L1) ) ) ) # ( !AE1_q_a[24] & ( !AC2_av_readdata_pre[24] & ( (JC2L1 & AC4_av_readdata_pre[24]) ) ) );


--VC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0 at LABCELL_X18_Y5_N18
VC1L349 = ( VC1L598 & ( (!VC1L581 & (!VC1L583 & !VC1L584)) ) ) # ( !VC1L598 & ( (!VC1L583 & (!VC1L584 & ((!VC1L600) # (!VC1L581)))) ) );


--VC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1 at LABCELL_X18_Y5_N54
VC1L350 = ( VC1L595 & ( VC1_R_valid ) ) # ( !VC1L595 & ( (VC1_R_valid & ((!VC1L349) # (VC1L589))) ) );


--VC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~17 at LABCELL_X27_Y6_N3
VC1L325 = ( VC1L421Q & ( ((!VC1_R_ctrl_logic & (VC1L142)) # (VC1_R_ctrl_logic & ((VC1L367)))) # (VC1L747Q) ) ) # ( !VC1L421Q & ( (!VC1L747Q & ((!VC1_R_ctrl_logic & (VC1L142)) # (VC1_R_ctrl_logic & ((VC1L367))))) ) );


--VC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~18 at LABCELL_X27_Y6_N18
VC1L326 = ( VC1_E_shift_rot_result[17] & ( ((!VC1_R_ctrl_logic & (VC1L146)) # (VC1_R_ctrl_logic & ((VC1L368)))) # (VC1L747Q) ) ) # ( !VC1_E_shift_rot_result[17] & ( (!VC1L747Q & ((!VC1_R_ctrl_logic & (VC1L146)) # (VC1_R_ctrl_logic & ((VC1L368))))) ) );


--VC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~19 at LABCELL_X27_Y6_N21
VC1L330 = ( VC1L372 & ( (!VC1L747Q & (((VC1L150)) # (VC1_R_ctrl_logic))) # (VC1L747Q & (((VC1_E_shift_rot_result[21])))) ) ) # ( !VC1L372 & ( (!VC1L747Q & (!VC1_R_ctrl_logic & ((VC1L150)))) # (VC1L747Q & (((VC1_E_shift_rot_result[21])))) ) );


--VC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~20 at LABCELL_X24_Y6_N24
VC1L329 = ( VC1L427Q & ( VC1L371 & ( ((VC1L747Q) # (VC1L154)) # (VC1_R_ctrl_logic) ) ) ) # ( !VC1L427Q & ( VC1L371 & ( (!VC1L747Q & ((VC1L154) # (VC1_R_ctrl_logic))) ) ) ) # ( VC1L427Q & ( !VC1L371 & ( ((!VC1_R_ctrl_logic & VC1L154)) # (VC1L747Q) ) ) ) # ( !VC1L427Q & ( !VC1L371 & ( (!VC1_R_ctrl_logic & (VC1L154 & !VC1L747Q)) ) ) );


--VC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~21 at LABCELL_X24_Y6_N6
VC1L328 = ( VC1L370 & ( VC1L158 & ( (!VC1L747Q) # (VC1_E_shift_rot_result[19]) ) ) ) # ( !VC1L370 & ( VC1L158 & ( (!VC1L747Q & ((!VC1_R_ctrl_logic))) # (VC1L747Q & (VC1_E_shift_rot_result[19])) ) ) ) # ( VC1L370 & ( !VC1L158 & ( (!VC1L747Q & ((VC1_R_ctrl_logic))) # (VC1L747Q & (VC1_E_shift_rot_result[19])) ) ) ) # ( !VC1L370 & ( !VC1L158 & ( (VC1_E_shift_rot_result[19] & VC1L747Q) ) ) );


--VC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~22 at LABCELL_X24_Y6_N36
VC1L327 = ( VC1L369 & ( (!VC1L747Q & (((VC1L162) # (VC1_R_ctrl_logic)))) # (VC1L747Q & (VC1_E_shift_rot_result[18])) ) ) # ( !VC1L369 & ( (!VC1L747Q & (((!VC1_R_ctrl_logic & VC1L162)))) # (VC1L747Q & (VC1_E_shift_rot_result[18])) ) );


--KC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~23 at LABCELL_X18_Y9_N48
KC1L31 = ( AC4_av_readdata_pre[25] & ( AE1_q_a[25] & ( (((AC2_av_readdata_pre[25] & JC1L1)) # (JC3L1)) # (JC2L1) ) ) ) # ( !AC4_av_readdata_pre[25] & ( AE1_q_a[25] & ( ((AC2_av_readdata_pre[25] & JC1L1)) # (JC3L1) ) ) ) # ( AC4_av_readdata_pre[25] & ( !AE1_q_a[25] & ( ((AC2_av_readdata_pre[25] & JC1L1)) # (JC2L1) ) ) ) # ( !AC4_av_readdata_pre[25] & ( !AE1_q_a[25] & ( (AC2_av_readdata_pre[25] & JC1L1) ) ) );


--VC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~23 at LABCELL_X27_Y6_N48
VC1L334 = ( VC1L747Q & ( VC1L166 & ( VC1_E_shift_rot_result[25] ) ) ) # ( !VC1L747Q & ( VC1L166 & ( (!VC1_R_ctrl_logic) # (VC1L376) ) ) ) # ( VC1L747Q & ( !VC1L166 & ( VC1_E_shift_rot_result[25] ) ) ) # ( !VC1L747Q & ( !VC1L166 & ( (VC1L376 & VC1_R_ctrl_logic) ) ) );


--VC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~24 at LABCELL_X27_Y6_N45
VC1L333 = ( VC1L170 & ( VC1_E_shift_rot_result[24] & ( ((!VC1_R_ctrl_logic) # (VC1L747Q)) # (VC1L375) ) ) ) # ( !VC1L170 & ( VC1_E_shift_rot_result[24] & ( ((VC1L375 & VC1_R_ctrl_logic)) # (VC1L747Q) ) ) ) # ( VC1L170 & ( !VC1_E_shift_rot_result[24] & ( (!VC1L747Q & ((!VC1_R_ctrl_logic) # (VC1L375))) ) ) ) # ( !VC1L170 & ( !VC1_E_shift_rot_result[24] & ( (VC1L375 & (!VC1L747Q & VC1_R_ctrl_logic)) ) ) );


--VC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~25 at LABCELL_X27_Y6_N36
VC1L332 = ( VC1L374 & ( (!VC1L747Q & (((VC1L174)) # (VC1_R_ctrl_logic))) # (VC1L747Q & (((VC1_E_shift_rot_result[23])))) ) ) # ( !VC1L374 & ( (!VC1L747Q & (!VC1_R_ctrl_logic & ((VC1L174)))) # (VC1L747Q & (((VC1_E_shift_rot_result[23])))) ) );


--VC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~26 at LABCELL_X27_Y6_N39
VC1L331 = ( VC1L373 & ( (!VC1L747Q & (((VC1L178)) # (VC1_R_ctrl_logic))) # (VC1L747Q & (((VC1L430Q)))) ) ) # ( !VC1L373 & ( (!VC1L747Q & (!VC1_R_ctrl_logic & ((VC1L178)))) # (VC1L747Q & (((VC1L430Q)))) ) );


--KC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~24 at LABCELL_X17_Y9_N54
KC1L32 = ( AC2_av_readdata_pre[27] & ( JC1L1 ) ) # ( !AC2_av_readdata_pre[27] & ( JC1L1 & ( (!JC2L1 & (((AE1_q_a[27] & JC3L1)))) # (JC2L1 & (((AE1_q_a[27] & JC3L1)) # (AC4_av_readdata_pre[27]))) ) ) ) # ( AC2_av_readdata_pre[27] & ( !JC1L1 & ( (!JC2L1 & (((AE1_q_a[27] & JC3L1)))) # (JC2L1 & (((AE1_q_a[27] & JC3L1)) # (AC4_av_readdata_pre[27]))) ) ) ) # ( !AC2_av_readdata_pre[27] & ( !JC1L1 & ( (!JC2L1 & (((AE1_q_a[27] & JC3L1)))) # (JC2L1 & (((AE1_q_a[27] & JC3L1)) # (AC4_av_readdata_pre[27]))) ) ) );


--VC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~27 at LABCELL_X27_Y6_N0
VC1L336 = ( VC1L378 & ( (!VC1L747Q & (((VC1L182)) # (VC1_R_ctrl_logic))) # (VC1L747Q & (((VC1L436Q)))) ) ) # ( !VC1L378 & ( (!VC1L747Q & (!VC1_R_ctrl_logic & ((VC1L182)))) # (VC1L747Q & (((VC1L436Q)))) ) );


--KC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~25 at LABCELL_X17_Y9_N0
KC1L33 = ( AC4_av_readdata_pre[26] & ( AE1_q_a[26] & ( (((AC2_av_readdata_pre[26] & JC1L1)) # (JC2L1)) # (JC3L1) ) ) ) # ( !AC4_av_readdata_pre[26] & ( AE1_q_a[26] & ( ((AC2_av_readdata_pre[26] & JC1L1)) # (JC3L1) ) ) ) # ( AC4_av_readdata_pre[26] & ( !AE1_q_a[26] & ( ((AC2_av_readdata_pre[26] & JC1L1)) # (JC2L1) ) ) ) # ( !AC4_av_readdata_pre[26] & ( !AE1_q_a[26] & ( (AC2_av_readdata_pre[26] & JC1L1) ) ) );


--VC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~28 at LABCELL_X27_Y6_N6
VC1L335 = ( VC1L186 & ( (!VC1L747Q & ((!VC1_R_ctrl_logic) # ((VC1L377)))) # (VC1L747Q & (((VC1_E_shift_rot_result[26])))) ) ) # ( !VC1L186 & ( (!VC1L747Q & (VC1_R_ctrl_logic & (VC1L377))) # (VC1L747Q & (((VC1_E_shift_rot_result[26])))) ) );


--KC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~26 at LABCELL_X18_Y9_N6
KC1L34 = ( AC2_av_readdata_pre[31] & ( AC4_av_readdata_pre[31] & ( (((JC3L1 & AE1_q_a[31])) # (JC1L1)) # (JC2L1) ) ) ) # ( !AC2_av_readdata_pre[31] & ( AC4_av_readdata_pre[31] & ( ((JC3L1 & AE1_q_a[31])) # (JC2L1) ) ) ) # ( AC2_av_readdata_pre[31] & ( !AC4_av_readdata_pre[31] & ( ((JC3L1 & AE1_q_a[31])) # (JC1L1) ) ) ) # ( !AC2_av_readdata_pre[31] & ( !AC4_av_readdata_pre[31] & ( (JC3L1 & AE1_q_a[31]) ) ) );


--VC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~29 at MLABCELL_X25_Y6_N18
VC1L340 = ( VC1L126 & ( VC1L382 & ( (!VC1L747Q) # (VC1_E_shift_rot_result[31]) ) ) ) # ( !VC1L126 & ( VC1L382 & ( (!VC1L747Q & ((VC1_R_ctrl_logic))) # (VC1L747Q & (VC1_E_shift_rot_result[31])) ) ) ) # ( VC1L126 & ( !VC1L382 & ( (!VC1L747Q & ((!VC1_R_ctrl_logic))) # (VC1L747Q & (VC1_E_shift_rot_result[31])) ) ) ) # ( !VC1L126 & ( !VC1L382 & ( (VC1_E_shift_rot_result[31] & VC1L747Q) ) ) );


--KC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~27 at LABCELL_X17_Y9_N18
KC1L35 = ( !KC1L8 & ( (!AC2_av_readdata_pre[30] & (((!JC2L1) # (!AC4_av_readdata_pre[30])))) # (AC2_av_readdata_pre[30] & (!JC1L1 & ((!JC2L1) # (!AC4_av_readdata_pre[30])))) ) );


--KC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~28 at LABCELL_X18_Y9_N36
KC1L36 = ( AE1_q_a[30] & ( KC1L35 & ( JC3L1 ) ) ) # ( AE1_q_a[30] & ( !KC1L35 ) ) # ( !AE1_q_a[30] & ( !KC1L35 ) );


--VC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~30 at LABCELL_X24_Y7_N21
VC1L339 = ( VC1L441Q & ( ((!VC1_R_ctrl_logic & (VC1L134)) # (VC1_R_ctrl_logic & ((VC1L381)))) # (VC1L747Q) ) ) # ( !VC1L441Q & ( (!VC1L747Q & ((!VC1_R_ctrl_logic & (VC1L134)) # (VC1_R_ctrl_logic & ((VC1L381))))) ) );


--KC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~29 at LABCELL_X17_Y9_N48
KC1L37 = ( !KC1L8 & ( (!JC1L1 & (((!JC2L1) # (!AC4_av_readdata_pre[29])))) # (JC1L1 & (!AC2_av_readdata_pre[29] & ((!JC2L1) # (!AC4_av_readdata_pre[29])))) ) );


--KC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~30 at LABCELL_X17_Y9_N6
KC1L38 = ( KC1L37 & ( (JC3L1 & AE1_q_a[29]) ) ) # ( !KC1L37 );


--VC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~31 at LABCELL_X24_Y7_N18
VC1L338 = ( VC1L380 & ( (!VC1L747Q & (((VC1L138)) # (VC1_R_ctrl_logic))) # (VC1L747Q & (((VC1L439Q)))) ) ) # ( !VC1L380 & ( (!VC1L747Q & (!VC1_R_ctrl_logic & ((VC1L138)))) # (VC1L747Q & (((VC1L439Q)))) ) );


--KC1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~31 at LABCELL_X18_Y9_N30
KC1L39 = ( AC2_av_readdata_pre[28] & ( AC4_av_readdata_pre[28] & ( (((JC3L1 & AE1_q_a[28])) # (JC1L1)) # (JC2L1) ) ) ) # ( !AC2_av_readdata_pre[28] & ( AC4_av_readdata_pre[28] & ( ((JC3L1 & AE1_q_a[28])) # (JC2L1) ) ) ) # ( AC2_av_readdata_pre[28] & ( !AC4_av_readdata_pre[28] & ( ((JC3L1 & AE1_q_a[28])) # (JC1L1) ) ) ) # ( !AC2_av_readdata_pre[28] & ( !AC4_av_readdata_pre[28] & ( (JC3L1 & AE1_q_a[28]) ) ) );


--VC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~32 at MLABCELL_X25_Y6_N3
VC1L337 = ( VC1L379 & ( VC1L747Q & ( VC1_E_shift_rot_result[28] ) ) ) # ( !VC1L379 & ( VC1L747Q & ( VC1_E_shift_rot_result[28] ) ) ) # ( VC1L379 & ( !VC1L747Q & ( (VC1_R_ctrl_logic) # (VC1L190) ) ) ) # ( !VC1L379 & ( !VC1L747Q & ( (VC1L190 & !VC1_R_ctrl_logic) ) ) );


--PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0 at LABCELL_X11_Y5_N18
PB1L3 = ( SB1_counter_reg_bit[5] & ( (PB1_b_non_empty & (U1_fifo_wr & (SB1_counter_reg_bit[3] & SB1_counter_reg_bit[4]))) ) );


--PB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1 at LABCELL_X12_Y5_N36
PB1L4 = ( PB1_b_full & ( SB1_counter_reg_bit[1] & ( !U1L84 ) ) ) # ( !PB1_b_full & ( SB1_counter_reg_bit[1] & ( (!U1L84 & (SB1_counter_reg_bit[0] & (SB1_counter_reg_bit[2] & PB1L3))) ) ) ) # ( PB1_b_full & ( !SB1_counter_reg_bit[1] & ( !U1L84 ) ) );


--PB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0 at LABCELL_X11_Y5_N48
PB1L1 = !U1_fifo_wr $ (!U1L84);


--FB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1 at FF_X6_Y5_N29
--register power-up is low

FB1_jupdate1 = AMPP_FUNCTION(A1L123, FB1_jupdate, !BE1_r_sync_rst, GND);


--FB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2 at FF_X6_Y5_N58
--register power-up is low

FB1_jupdate2 = AMPP_FUNCTION(A1L123, FB1_jupdate1, !BE1_r_sync_rst, GND);


--FB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1 at MLABCELL_X6_Y5_N57
FB1L3 = AMPP_FUNCTION(!FB1_jupdate1, !FB1_jupdate2);


--FB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0 at MLABCELL_X6_Y5_N24
FB1L57 = AMPP_FUNCTION(!FB1_rst2, !FB1_write_valid, !FB1L2, !FB1_write_stalled, !FB1L3, !U1_t_dav);


--VC1L474 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~20 at LABCELL_X29_Y6_N51
VC1L474 = (!VC1_R_ctrl_shift_rot_right & (VC1_E_shift_rot_result[29])) # (VC1_R_ctrl_shift_rot_right & ((VC1L443Q)));


--YC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22] at FF_X17_Y4_N38
--register power-up is low

YC1_writedata[22] = DFFEAS(XB2L27, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L172 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3 at LABCELL_X17_Y4_N39
ND1L172 = ( ND1L128Q & ( ND1_MonDReg[22] ) ) # ( !ND1L128Q & ( YC1_writedata[22] ) );


--YC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2] at FF_X16_Y8_N1
--register power-up is low

YC1_byteenable[2] = DFFEAS(XB2_src_data[34], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 at LABCELL_X13_Y4_N15
ND1L147 = (YC1_byteenable[2]) # (ND1L128Q);


--RD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24 at LABCELL_X1_Y4_N27
RD1L69 = ( RD1_sr[22] & ( ((!N1_irf_reg[2][1] & ((ND1_MonDReg[20]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[20]))) # (PD1L3) ) ) # ( !RD1_sr[22] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & ((ND1_MonDReg[20]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[20])))) ) );


--RD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25 at LABCELL_X1_Y4_N24
RD1L70 = ( RD1_sr[21] & ( ((!N1_irf_reg[2][1] & ((ND1_MonDReg[19]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[19]))) # (PD1L3) ) ) # ( !RD1_sr[21] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & ((ND1_MonDReg[19]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[19])))) ) );


--XB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~3 at LABCELL_X13_Y4_N9
XB2L25 = ( XB2_saved_grant[0] & ( VC1_d_writedata[3] ) );


--YC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23] at FF_X11_Y4_N35
--register power-up is low

YC1_writedata[23] = DFFEAS(XB2L28, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L173 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4 at LABCELL_X11_Y4_N30
ND1L173 = ( ND1_MonDReg[23] & ( (YC1_writedata[23]) # (ND1L128Q) ) ) # ( !ND1_MonDReg[23] & ( (!ND1L128Q & YC1_writedata[23]) ) );


--YC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24] at FF_X13_Y4_N32
--register power-up is low

YC1_writedata[24] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , XB2L29,  ,  , VCC);


--ND1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5 at LABCELL_X13_Y4_N30
ND1L174 = ( ND1_MonDReg[24] & ( (YC1_writedata[24]) # (ND1L128Q) ) ) # ( !ND1_MonDReg[24] & ( (!ND1L128Q & YC1_writedata[24]) ) );


--YC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3] at FF_X13_Y8_N47
--register power-up is low

YC1_byteenable[3] = DFFEAS(XB2_src_data[35], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 at LABCELL_X13_Y8_N42
ND1L148 = (YC1_byteenable[3]) # (ND1L128Q);


--YC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25] at FF_X19_Y8_N22
--register power-up is low

YC1_writedata[25] = DFFEAS(XB2L30, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6 at MLABCELL_X8_Y4_N45
ND1L175 = ( ND1_MonDReg[25] & ( (ND1_jtag_ram_access) # (YC1_writedata[25]) ) ) # ( !ND1_MonDReg[25] & ( (YC1_writedata[25] & !ND1_jtag_ram_access) ) );


--YC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26] at FF_X15_Y8_N29
--register power-up is low

YC1_writedata[26] = DFFEAS(XB2L31, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L176 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7 at LABCELL_X13_Y4_N39
ND1L176 = ( ND1_MonDReg[26] & ( (YC1_writedata[26]) # (ND1L128Q) ) ) # ( !ND1_MonDReg[26] & ( (!ND1L128Q & YC1_writedata[26]) ) );


--CE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] at FF_X7_Y3_N47
--register power-up is low

CE1_altera_reset_synchronizer_int_chain[0] = DFFEAS( , GLOBAL(A1L123), !BE1L14,  ,  , CE1_altera_reset_synchronizer_int_chain[1],  ,  , VCC);


--FD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest at FF_X7_Y3_N14
--register power-up is low

FD1_resetrequest = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_take_action_ocimem_a, QD1_jdo[22],  ,  , VCC);


--BE1L14 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 at LABCELL_X7_Y3_N12
BE1L14 = ( key0_d3 & ( FD1_resetrequest ) ) # ( !key0_d3 );


--YC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4] at FF_X9_Y4_N38
--register power-up is low

YC1_writedata[4] = DFFEAS(XB2L32, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~8 at LABCELL_X9_Y4_N39
ND1L154 = ( ND1L128Q & ( ND1_MonDReg[4] ) ) # ( !ND1L128Q & ( YC1_writedata[4] ) );


--ND1L153 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~9 at LABCELL_X13_Y4_N51
ND1L153 = ( ND1_MonDReg[3] & ( (YC1_writedata[3]) # (ND1L128Q) ) ) # ( !ND1_MonDReg[3] & ( (!ND1L128Q & YC1_writedata[3]) ) );


--QD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] at FF_X4_Y3_N17
--register power-up is low

QD1_jdo[23] = DFFEAS(QD1L44, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--FD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 at LABCELL_X4_Y3_N33
FD1L8 = ( FD1_monitor_go & ( QD1L71 & ( (!Q1_state[1]) # ((QD1_jdo[34] & (QD1_jdo[23] & !QD1_jdo[35]))) ) ) ) # ( !FD1_monitor_go & ( QD1L71 & ( (QD1_jdo[34] & (QD1_jdo[23] & !QD1_jdo[35])) ) ) ) # ( FD1_monitor_go & ( !QD1L71 & ( !Q1_state[1] ) ) );


--RD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26 at LABCELL_X1_Y4_N30
RD1L71 = ( RD1_sr[19] & ( ((!N1_irf_reg[2][1] & ((ND1_MonDReg[17]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[17]))) # (PD1L3) ) ) # ( !RD1_sr[19] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & ((ND1_MonDReg[17]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[17])))) ) );


--QD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] at FF_X6_Y4_N53
--register power-up is low

QD1_jdo[16] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe, RD1_sr[16],  ,  , VCC);


--YC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11] at FF_X13_Y4_N5
--register power-up is low

YC1_writedata[11] = DFFEAS( , GLOBAL(A1L123),  ,  ,  , XB2L33,  ,  , VCC);


--ND1L161 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~10 at LABCELL_X13_Y4_N3
ND1L161 = ( ND1_MonDReg[11] & ( (YC1_writedata[11]) # (ND1L128Q) ) ) # ( !ND1_MonDReg[11] & ( (!ND1L128Q & YC1_writedata[11]) ) );


--YC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1] at FF_X16_Y8_N20
--register power-up is low

YC1_byteenable[1] = DFFEAS(XB2_src_data[33], GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 at LABCELL_X16_Y8_N21
ND1L146 = ( YC1_byteenable[1] ) # ( !YC1_byteenable[1] & ( ND1L128Q ) );


--ND1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] at FF_X6_Y4_N13
--register power-up is low

ND1_MonDReg[12] = DFFEAS(ND1L113, GLOBAL(A1L123),  ,  , ND1L52,  ,  ,  ,  );


--YC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12] at FF_X9_Y8_N31
--register power-up is low

YC1_writedata[12] = DFFEAS(XB2L34, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~11 at LABCELL_X17_Y4_N57
ND1L162 = ( ND1_MonDReg[12] & ( (ND1L128Q) # (YC1_writedata[12]) ) ) # ( !ND1_MonDReg[12] & ( (YC1_writedata[12] & !ND1L128Q) ) );


--YC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13] at FF_X11_Y8_N40
--register power-up is low

YC1_writedata[13] = DFFEAS(XB2L35, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~12 at LABCELL_X9_Y3_N9
ND1L163 = ( YC1_writedata[13] & ( (!ND1L128Q) # (ND1_MonDReg[13]) ) ) # ( !YC1_writedata[13] & ( (ND1_MonDReg[13] & ND1L128Q) ) );


--ND1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] at FF_X8_Y4_N40
--register power-up is low

ND1_MonDReg[14] = DFFEAS(ND1L115, GLOBAL(A1L123),  ,  , ND1L52,  ,  ,  ,  );


--YC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14] at FF_X15_Y8_N8
--register power-up is low

YC1_writedata[14] = DFFEAS(XB2L36, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L164 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~13 at LABCELL_X9_Y4_N30
ND1L164 = ( YC1_writedata[14] & ( ND1_MonDReg[14] ) ) # ( !YC1_writedata[14] & ( ND1_MonDReg[14] & ( ND1L128Q ) ) ) # ( YC1_writedata[14] & ( !ND1_MonDReg[14] & ( !ND1L128Q ) ) );


--ND1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] at FF_X8_Y4_N37
--register power-up is low

ND1_MonDReg[15] = DFFEAS(ND1L116, GLOBAL(A1L123),  ,  , ND1L52,  ,  ,  ,  );


--YC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15] at FF_X11_Y8_N46
--register power-up is low

YC1_writedata[15] = DFFEAS(XB2L37, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L165 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~14 at LABCELL_X13_Y4_N48
ND1L165 = ( ND1_MonDReg[15] & ( (YC1_writedata[15]) # (ND1L128Q) ) ) # ( !ND1_MonDReg[15] & ( (!ND1L128Q & YC1_writedata[15]) ) );


--YC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16] at FF_X11_Y8_N50
--register power-up is low

YC1_writedata[16] = DFFEAS(XB2L38, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15 at LABCELL_X11_Y8_N51
ND1L166 = ( YC1_writedata[16] & ( (!ND1L128Q) # (ND1_MonDReg[16]) ) ) # ( !YC1_writedata[16] & ( (ND1L128Q & ND1_MonDReg[16]) ) );


--ND1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] at FF_X6_Y4_N31
--register power-up is low

ND1_MonDReg[5] = DFFEAS(ND1L117, GLOBAL(A1L123),  ,  , ND1L52,  ,  ,  ,  );


--YC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5] at FF_X11_Y8_N43
--register power-up is low

YC1_writedata[5] = DFFEAS(XB2L39, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16 at LABCELL_X13_Y4_N12
ND1L155 = (!ND1L128Q & (YC1_writedata[5])) # (ND1L128Q & ((ND1_MonDReg[5])));


--YC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9] at FF_X19_Y8_N19
--register power-up is low

YC1_writedata[9] = DFFEAS(XB2L40, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17 at MLABCELL_X8_Y4_N48
ND1L159 = (!ND1_jtag_ram_access & (YC1_writedata[9])) # (ND1_jtag_ram_access & ((ND1_MonDReg[9])));


--VC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4 at LABCELL_X19_Y8_N39
VC1L570 = ( AD2_q_b[3] & ( (!VC1L234) # ((!VC1L236 & ((AD2_q_b[27]))) # (VC1L236 & (AD2_q_b[11]))) ) ) # ( !AD2_q_b[3] & ( (VC1L234 & ((!VC1L236 & ((AD2_q_b[27]))) # (VC1L236 & (AD2_q_b[11])))) ) );


--XB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~27 at MLABCELL_X15_Y8_N21
XB1L50 = ( XB1_saved_grant[0] & ( VC1_d_writedata[27] ) );


--VC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5 at LABCELL_X19_Y8_N33
VC1L571 = ( AD2_q_b[28] & ( (!VC1L234 & (AD2_q_b[4])) # (VC1L234 & (((!VC1L236) # (AD2_q_b[12])))) ) ) # ( !AD2_q_b[28] & ( (!VC1L234 & (AD2_q_b[4])) # (VC1L234 & (((AD2_q_b[12] & VC1L236)))) ) );


--XB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~28 at LABCELL_X7_Y7_N51
XB1L51 = ( XB1_saved_grant[0] & ( VC1_d_writedata[28] ) );


--VC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6 at LABCELL_X19_Y8_N45
VC1L572 = ( AD2_q_b[13] & ( (!VC1L234 & (((AD2_q_b[5])))) # (VC1L234 & (((VC1L236)) # (AD2_q_b[29]))) ) ) # ( !AD2_q_b[13] & ( (!VC1L234 & (((AD2_q_b[5])))) # (VC1L234 & (AD2_q_b[29] & (!VC1L236))) ) );


--XB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~29 at LABCELL_X10_Y8_N48
XB1L52 = ( VC1_d_writedata[29] & ( XB1_saved_grant[0] ) );


--VC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7 at LABCELL_X19_Y8_N48
VC1L573 = ( AD2_q_b[6] & ( (!VC1L234) # ((!VC1L236 & ((AD2_q_b[30]))) # (VC1L236 & (AD2_q_b[14]))) ) ) # ( !AD2_q_b[6] & ( (VC1L234 & ((!VC1L236 & ((AD2_q_b[30]))) # (VC1L236 & (AD2_q_b[14])))) ) );


--XB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~30 at LABCELL_X12_Y8_N33
XB1L53 = ( XB1_saved_grant[0] & ( VC1_d_writedata[30] ) );


--VC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8 at LABCELL_X19_Y8_N51
VC1L574 = ( AD2_q_b[31] & ( (!VC1L234 & (((AD2_q_b[7])))) # (VC1L234 & ((!VC1L236) # ((AD2_q_b[15])))) ) ) # ( !AD2_q_b[31] & ( (!VC1L234 & (((AD2_q_b[7])))) # (VC1L234 & (VC1L236 & (AD2_q_b[15]))) ) );


--XB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~31 at MLABCELL_X15_Y7_N9
XB1L54 = ( XB1_saved_grant[0] & ( VC1_d_writedata[31] ) );


--YC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10] at FF_X17_Y4_N25
--register power-up is low

YC1_writedata[10] = DFFEAS(XB2L41, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L160 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18 at LABCELL_X17_Y4_N27
ND1L160 = ( ND1L128Q & ( ND1_MonDReg[10] ) ) # ( !ND1L128Q & ( YC1_writedata[10] ) );


--ND1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] at FF_X7_Y4_N19
--register power-up is low

ND1_MonDReg[8] = DFFEAS(ND1L118, GLOBAL(A1L123),  ,  , ND1L52,  ,  ,  ,  );


--YC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8] at FF_X13_Y8_N1
--register power-up is low

YC1_writedata[8] = DFFEAS(XB2L42, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19 at LABCELL_X9_Y4_N15
ND1L158 = ( YC1_writedata[8] & ( ND1_MonDReg[8] ) ) # ( !YC1_writedata[8] & ( ND1_MonDReg[8] & ( ND1L128Q ) ) ) # ( YC1_writedata[8] & ( !ND1_MonDReg[8] & ( !ND1L128Q ) ) );


--VC1L463 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~21 at LABCELL_X29_Y6_N21
VC1L463 = (!VC1_R_ctrl_shift_rot_right & ((VC1_E_shift_rot_result[18]))) # (VC1_R_ctrl_shift_rot_right & (VC1_E_shift_rot_result[20]));


--YC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19] at FF_X16_Y8_N49
--register power-up is low

YC1_writedata[19] = DFFEAS(XB2L43, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L169 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~20 at MLABCELL_X15_Y4_N45
ND1L169 = ( YC1_writedata[19] & ( (!ND1L128Q) # (ND1L86Q) ) ) # ( !YC1_writedata[19] & ( (ND1L86Q & ND1L128Q) ) );


--U1L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0 at LABCELL_X13_Y5_N21
U1L87 = ( U1L74 & ( PB2_b_non_empty ) ) # ( !U1L74 & ( U1_rvalid ) );


--YC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21] at FF_X17_Y4_N44
--register power-up is low

YC1_writedata[21] = DFFEAS(XB2L44, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~21 at LABCELL_X17_Y4_N45
ND1L171 = ( ND1L128Q & ( ND1_MonDReg[21] ) ) # ( !ND1L128Q & ( YC1_writedata[21] ) );


--YC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20] at FF_X11_Y4_N26
--register power-up is low

YC1_writedata[20] = DFFEAS(XB2L45, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~22 at LABCELL_X11_Y4_N27
ND1L170 = ( ND1L128Q & ( ND1_MonDReg[20] ) ) # ( !ND1L128Q & ( YC1_writedata[20] ) );


--U1L92 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0 at LABCELL_X11_Y5_N45
U1L92 = ( U1_woverflow & ( U1L67 & ( ((!W1L1) # (PB1_b_full)) # (VC1_W_alu_result[2]) ) ) ) # ( !U1_woverflow & ( U1L67 & ( (!VC1_W_alu_result[2] & (W1L1 & PB1_b_full)) ) ) ) # ( U1_woverflow & ( !U1L67 ) );


--ND1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] at FF_X7_Y4_N13
--register power-up is low

ND1_MonDReg[18] = DFFEAS(ND1L119, GLOBAL(A1L123),  ,  , ND1L52,  ,  ,  ,  );


--YC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18] at FF_X17_Y4_N52
--register power-up is low

YC1_writedata[18] = DFFEAS(XB2L46, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L168 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~23 at LABCELL_X13_Y4_N33
ND1L168 = ( YC1_writedata[18] & ( (!ND1L128Q) # (ND1_MonDReg[18]) ) ) # ( !YC1_writedata[18] & ( (ND1L128Q & ND1_MonDReg[18]) ) );


--YC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17] at FF_X8_Y4_N56
--register power-up is low

YC1_writedata[17] = DFFEAS(XB2L47, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~24 at MLABCELL_X8_Y4_N57
ND1L167 = ( ND1L82Q & ( (ND1_jtag_ram_access) # (YC1_writedata[17]) ) ) # ( !ND1L82Q & ( (YC1_writedata[17] & !ND1_jtag_ram_access) ) );


--U1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0 at LABCELL_X11_Y6_N12
U1L62 = ( U1L78 & ( (((!VC1_d_writedata[10] & U1_ac)) # (FB1L58Q)) # (FB1L56Q) ) ) # ( !U1L78 & ( ((U1_ac) # (FB1L58Q)) # (FB1L56Q) ) );


--YC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6] at FF_X9_Y4_N58
--register power-up is low

YC1_writedata[6] = DFFEAS(XB2L48, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L156 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~25 at LABCELL_X9_Y4_N54
ND1L156 = ( ND1L128Q & ( ND1_MonDReg[6] ) ) # ( !ND1L128Q & ( YC1_writedata[6] ) );


--YC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7] at FF_X11_Y4_N58
--register power-up is low

YC1_writedata[7] = DFFEAS(XB2L49, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L157 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~26 at LABCELL_X11_Y4_N54
ND1L157 = ( ND1_MonDReg[7] & ( (YC1_writedata[7]) # (ND1L128Q) ) ) # ( !ND1_MonDReg[7] & ( (!ND1L128Q & YC1_writedata[7]) ) );


--FB1L93 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0 at LABCELL_X1_Y5_N6
FB1L93 = AMPP_FUNCTION(!Q1_state[4], !N1_virtual_ir_scan_reg, !H1_splitter_nodes_receive_0[3], !N1_irf_reg[1][0], !FB1_count[8], !FB1_state);


--FB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6] at FF_X1_Y5_N35
--register power-up is low

FB1_td_shift[6] = AMPP_FUNCTION(A1L105, FB1L83, !N1_clr_reg, FB1L63);


--FB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7] at FF_X1_Y5_N5
--register power-up is low

FB1_td_shift[7] = AMPP_FUNCTION(A1L105, FB1L84, !N1_clr_reg, FB1L63);


--FB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write at FF_X3_Y5_N4
--register power-up is low

FB1_write = AMPP_FUNCTION(A1L105, FB1L110, !N1_clr_reg, FB1L93);


--FB1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9 at LABCELL_X1_Y5_N42
FB1L82 = AMPP_FUNCTION(!Q1_state[4], !N1_irf_reg[1][0], !FB1_rdata[3], !FB1_count[9], !FB1_td_shift[6], !FB1L77);


--RD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27 at LABCELL_X1_Y4_N36
RD1L72 = ( RD1_sr[27] & ( ((!N1_irf_reg[2][1] & ((ND1_MonDReg[25]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[25]))) # (PD1L3) ) ) # ( !RD1_sr[27] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & ((ND1_MonDReg[25]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[25])))) ) );


--QD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] at FF_X7_Y5_N44
--register power-up is low

QD1_jdo[24] = DFFEAS(QD1L46, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--RD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7] at FF_X2_Y4_N17
--register power-up is low

RD1_sr[7] = DFFEAS( , A1L105,  ,  ,  , RD1L86,  ,  , VCC);


--RD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28 at MLABCELL_X3_Y4_N27
RD1L73 = ( ND1_MonDReg[5] & ( (!PD1L3 & ((!N1_irf_reg[2][1]) # ((DD1_break_readreg[5])))) # (PD1L3 & (((RD1_sr[7])))) ) ) # ( !ND1_MonDReg[5] & ( (!PD1L3 & (N1_irf_reg[2][1] & (DD1_break_readreg[5]))) # (PD1L3 & (((RD1_sr[7])))) ) );


--QD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] at FF_X6_Y4_N26
--register power-up is low

QD1_jdo[7] = DFFEAS(QD1L16, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--ND1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2 at LABCELL_X7_Y4_N9
ND1L111 = ( ND1_MonAReg[2] & ( (!ND1_MonAReg[3] & (!ND1_jtag_ram_rd_d1 & !ND1_MonAReg[4])) ) );


--ND1L112 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3 at MLABCELL_X6_Y4_N15
ND1L112 = ( ZD1_q_a[4] & ( (!QD1_take_action_ocimem_b & (((QD1_jdo[7])))) # (QD1_take_action_ocimem_b & (((ND1L111)) # (ND1_jtag_ram_rd_d1))) ) ) # ( !ZD1_q_a[4] & ( (!QD1_take_action_ocimem_b & (QD1_jdo[7])) # (QD1_take_action_ocimem_b & ((ND1L111))) ) );


--XB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~4 at LABCELL_X13_Y8_N24
XB2L26 = ( XB2_saved_grant[0] & ( VC1_d_writedata[2] ) );


--PD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 at MLABCELL_X3_Y1_N18
PD1L4 = ( H1_splitter_nodes_receive_1[3] & ( (Q1_state[8] & !N1_virtual_ir_scan_reg) ) );


--CE2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X7_Y3_N56
--register power-up is low

CE2_altera_reset_synchronizer_int_chain[1] = DFFEAS(CE2L5, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--RD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29 at LABCELL_X1_Y4_N39
RD1L74 = ( RD1_sr[28] & ( ((!N1_irf_reg[2][1] & ((ND1_MonDReg[26]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[26]))) # (PD1L3) ) ) # ( !RD1_sr[28] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & ((ND1_MonDReg[26]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[26])))) ) );


--RD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30 at LABCELL_X1_Y4_N54
RD1L75 = ( RD1_sr[29] & ( ((!N1_irf_reg[2][1] & (ND1_MonDReg[27])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[27])))) # (PD1L3) ) ) # ( !RD1_sr[29] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & (ND1_MonDReg[27])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[27]))))) ) );


--RD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31 at LABCELL_X1_Y4_N57
RD1L76 = ( ND1_MonDReg[28] & ( (!PD1L3 & ((!N1_irf_reg[2][1]) # ((DD1_break_readreg[28])))) # (PD1L3 & (((RD1_sr[30])))) ) ) # ( !ND1_MonDReg[28] & ( (!PD1L3 & (N1_irf_reg[2][1] & ((DD1_break_readreg[28])))) # (PD1L3 & (((RD1_sr[30])))) ) );


--ND1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] at FF_X6_Y4_N43
--register power-up is low

ND1_MonDReg[29] = DFFEAS(ND1L120, GLOBAL(A1L123),  ,  , ND1L52,  ,  ,  ,  );


--RD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32 at LABCELL_X2_Y4_N48
RD1L77 = ( DD1_break_readreg[29] & ( (!PD1L3 & (((N1_irf_reg[2][1])) # (ND1_MonDReg[29]))) # (PD1L3 & (((RD1_sr[31])))) ) ) # ( !DD1_break_readreg[29] & ( (!PD1L3 & (ND1_MonDReg[29] & ((!N1_irf_reg[2][1])))) # (PD1L3 & (((RD1_sr[31])))) ) );


--RD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~33 at LABCELL_X2_Y4_N57
RD1L32 = ( !N1_virtual_ir_scan_reg & ( (H1_splitter_nodes_receive_1[3] & (Q1_state[3] & ((!N1_irf_reg[2][0]) # (!N1_irf_reg[2][1])))) ) );


--RD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34 at LABCELL_X9_Y4_N0
RD1L78 = ( DD1_break_readreg[30] & ( (ND1_MonDReg[30]) # (N1_irf_reg[2][1]) ) ) # ( !DD1_break_readreg[30] & ( (!N1_irf_reg[2][1] & ND1_MonDReg[30]) ) );


--RD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35 at LABCELL_X2_Y4_N54
RD1L79 = ( !N1_virtual_ir_scan_reg & ( (H1_splitter_nodes_receive_1[3] & (!N1_irf_reg[2][0] & Q1_state[3])) ) );


--RD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36 at LABCELL_X2_Y4_N30
RD1L80 = ( RD1L32 & ( RD1_sr[31] & ( (!PD1L3 & (RD1L79 & ((RD1L78)))) # (PD1L3 & (((RD1_sr[32])))) ) ) ) # ( !RD1L32 & ( RD1_sr[31] & ( (!PD1L3) # (RD1_sr[32]) ) ) ) # ( RD1L32 & ( !RD1_sr[31] & ( (!PD1L3 & (RD1L79 & ((RD1L78)))) # (PD1L3 & (((RD1_sr[32])))) ) ) ) # ( !RD1L32 & ( !RD1_sr[31] & ( (!PD1L3 & (RD1L79 & ((RD1L78)))) # (PD1L3 & (((RD1_sr[32])))) ) ) );


--RD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37 at LABCELL_X2_Y4_N0
RD1L81 = ( PD1L3 & ( RD1_sr[33] ) ) # ( !PD1L3 & ( (!N1_irf_reg[2][1] & ((ND1_MonDReg[31]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[31])) ) );


--FD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch at FF_X9_Y4_N22
--register power-up is low

FD1_resetlatch = DFFEAS(FD1L12, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--RD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38 at LABCELL_X2_Y4_N45
RD1L82 = ( RD1_sr[34] & ( ((RD1L5 & FD1_resetlatch)) # (PD1L3) ) ) # ( !RD1_sr[34] & ( (RD1L5 & (!PD1L3 & FD1_resetlatch)) ) );


--VC1L465 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~22 at LABCELL_X29_Y6_N3
VC1L465 = ( VC1_R_ctrl_shift_rot_right & ( VC1_E_shift_rot_result[22] ) ) # ( !VC1_R_ctrl_shift_rot_right & ( VC1_E_shift_rot_result[20] ) );


--VC1L464 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~23 at LABCELL_X29_Y6_N18
VC1L464 = ( VC1_E_shift_rot_result[19] & ( (!VC1_R_ctrl_shift_rot_right) # (VC1_E_shift_rot_result[21]) ) ) # ( !VC1_E_shift_rot_result[19] & ( (VC1_R_ctrl_shift_rot_right & VC1_E_shift_rot_result[21]) ) );


--VC1L469 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~24 at LABCELL_X29_Y6_N48
VC1L469 = (!VC1_R_ctrl_shift_rot_right & ((VC1_E_shift_rot_result[24]))) # (VC1_R_ctrl_shift_rot_right & (VC1_E_shift_rot_result[26]));


--VC1L468 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~25 at LABCELL_X29_Y6_N6
VC1L468 = ( VC1_E_shift_rot_result[25] & ( (VC1_E_shift_rot_result[23]) # (VC1_R_ctrl_shift_rot_right) ) ) # ( !VC1_E_shift_rot_result[25] & ( (!VC1_R_ctrl_shift_rot_right & VC1_E_shift_rot_result[23]) ) );


--VC1L467 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~26 at LABCELL_X29_Y6_N42
VC1L467 = (!VC1_R_ctrl_shift_rot_right & ((VC1_E_shift_rot_result[22]))) # (VC1_R_ctrl_shift_rot_right & (VC1_E_shift_rot_result[24]));


--VC1L466 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~27 at LABCELL_X29_Y6_N45
VC1L466 = (!VC1_R_ctrl_shift_rot_right & (VC1_E_shift_rot_result[21])) # (VC1_R_ctrl_shift_rot_right & ((VC1_E_shift_rot_result[23])));


--VC1L471 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~28 at LABCELL_X29_Y6_N36
VC1L471 = ( VC1_E_shift_rot_result[26] & ( (!VC1_R_ctrl_shift_rot_right) # (VC1_E_shift_rot_result[28]) ) ) # ( !VC1_E_shift_rot_result[26] & ( (VC1_R_ctrl_shift_rot_right & VC1_E_shift_rot_result[28]) ) );


--VC1L470 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~29 at LABCELL_X29_Y6_N33
VC1L470 = (!VC1_R_ctrl_shift_rot_right & ((VC1_E_shift_rot_result[25]))) # (VC1_R_ctrl_shift_rot_right & (VC1_E_shift_rot_result[27]));


--VC1L473 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~30 at LABCELL_X29_Y6_N39
VC1L473 = ( VC1_E_shift_rot_result[30] & ( (VC1_E_shift_rot_result[28]) # (VC1_R_ctrl_shift_rot_right) ) ) # ( !VC1_E_shift_rot_result[30] & ( (!VC1_R_ctrl_shift_rot_right & VC1_E_shift_rot_result[28]) ) );


--VC1L472 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~31 at LABCELL_X29_Y6_N30
VC1L472 = ( VC1_E_shift_rot_result[29] & ( (VC1_R_ctrl_shift_rot_right) # (VC1_E_shift_rot_result[27]) ) ) # ( !VC1_E_shift_rot_result[29] & ( (VC1_E_shift_rot_result[27] & !VC1_R_ctrl_shift_rot_right) ) );


--FB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate at FF_X1_Y3_N25
--register power-up is low

FB1_jupdate = AMPP_FUNCTION(!A1L105, FB1L22, !N1_clr_reg);


--XB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~5 at LABCELL_X17_Y4_N36
XB2L27 = (XB2_saved_grant[0] & VC1_d_writedata[22]);


--XB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[34] at LABCELL_X16_Y8_N0
XB2_src_data[34] = ( XB2_saved_grant[1] ) # ( !XB2_saved_grant[1] & ( (VC1_d_byteenable[2] & XB2_saved_grant[0]) ) );


--RD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39 at LABCELL_X1_Y4_N12
RD1L83 = ( RD1_sr[23] & ( ((!N1_irf_reg[2][1] & ((ND1_MonDReg[21]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[21]))) # (PD1L3) ) ) # ( !RD1_sr[23] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & ((ND1_MonDReg[21]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[21])))) ) );


--QD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] at FF_X12_Y4_N8
--register power-up is low

QD1_jdo[22] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe, RD1_sr[22],  ,  , VCC);


--RD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40 at LABCELL_X1_Y4_N33
RD1L84 = ( RD1_sr[20] & ( ((!N1_irf_reg[2][1] & (ND1_MonDReg[18])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[18])))) # (PD1L3) ) ) # ( !RD1_sr[20] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & (ND1_MonDReg[18])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[18]))))) ) );


--XB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~6 at LABCELL_X11_Y4_N33
XB2L28 = (VC1_d_writedata[23] & XB2_saved_grant[0]);


--XB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~7 at LABCELL_X16_Y8_N54
XB2L29 = ( VC1L1079Q & ( XB2_saved_grant[0] ) );


--XB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[35] at LABCELL_X13_Y8_N45
XB2_src_data[35] = ( XB2_saved_grant[0] & ( (XB2_saved_grant[1]) # (VC1_d_byteenable[3]) ) ) # ( !XB2_saved_grant[0] & ( XB2_saved_grant[1] ) );


--XB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~8 at LABCELL_X19_Y8_N21
XB2L30 = (XB2_saved_grant[0] & VC1_d_writedata[25]);


--XB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~9 at MLABCELL_X15_Y8_N27
XB2L31 = (VC1_d_writedata[26] & XB2_saved_grant[0]);


--CE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] at FF_X7_Y3_N44
--register power-up is low

CE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(CE1L4, GLOBAL(A1L123), !BE1L14,  ,  ,  ,  ,  ,  );


--XB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~10 at LABCELL_X9_Y4_N36
XB2L32 = ( VC1_d_writedata[4] & ( XB2_saved_grant[0] ) );


--QD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] at FF_X3_Y4_N55
--register power-up is low

QD1_jdo[14] = DFFEAS(QD1L28, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--XB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~11 at LABCELL_X17_Y4_N6
XB2L33 = ( VC1_d_writedata[11] & ( XB2_saved_grant[0] ) );


--XB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[33] at LABCELL_X16_Y8_N18
XB2_src_data[33] = ( VC1_d_byteenable[1] & ( (XB2_saved_grant[0]) # (XB2_saved_grant[1]) ) ) # ( !VC1_d_byteenable[1] & ( XB2_saved_grant[1] ) );


--QD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] at FF_X6_Y4_N29
--register power-up is low

QD1_jdo[15] = DFFEAS(QD1L30, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--ND1L113 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4 at MLABCELL_X6_Y4_N12
ND1L113 = ( ND1L111 & ( (QD1_jdo[15]) # (QD1_take_action_ocimem_b) ) ) # ( !ND1L111 & ( (!QD1_take_action_ocimem_b & (((QD1_jdo[15])))) # (QD1_take_action_ocimem_b & (ND1_jtag_ram_rd_d1 & ((ZD1_q_a[12])))) ) );


--XB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~12 at LABCELL_X9_Y8_N30
XB2L34 = ( XB2_saved_grant[0] & ( VC1_d_writedata[12] ) );


--XB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~13 at LABCELL_X11_Y8_N39
XB2L35 = ( VC1_d_writedata[13] & ( XB2_saved_grant[0] ) );


--ND1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5 at LABCELL_X7_Y4_N6
ND1L114 = ( ND1_MonAReg[2] & ( (!ND1_MonAReg[3] & (!ND1_jtag_ram_rd_d1 & ND1_MonAReg[4])) ) ) # ( !ND1_MonAReg[2] & ( (!ND1_MonAReg[3] & (!ND1_jtag_ram_rd_d1 & !ND1_MonAReg[4])) ) );


--ND1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6 at MLABCELL_X8_Y4_N39
ND1L115 = ( QD1_take_action_ocimem_b & ( ((ND1_jtag_ram_rd_d1 & ZD1_q_a[14])) # (ND1L114) ) ) # ( !QD1_take_action_ocimem_b & ( QD1_jdo[17] ) );


--XB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~14 at MLABCELL_X15_Y8_N6
XB2L36 = (VC1_d_writedata[14] & XB2_saved_grant[0]);


--ND1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7 at MLABCELL_X8_Y4_N36
ND1L116 = ( QD1_take_action_ocimem_b & ( ((ND1_jtag_ram_rd_d1 & ZD1_q_a[15])) # (ND1L114) ) ) # ( !QD1_take_action_ocimem_b & ( QD1_jdo[18] ) );


--XB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~15 at LABCELL_X11_Y8_N45
XB2L37 = ( VC1_d_writedata[15] & ( XB2_saved_grant[0] ) );


--XB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~16 at LABCELL_X11_Y8_N48
XB2L38 = ( VC1_d_writedata[16] & ( XB2_saved_grant[0] ) );


--QD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] at FF_X6_Y4_N8
--register power-up is low

QD1_jdo[8] = DFFEAS(QD1L18, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--ND1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8 at MLABCELL_X6_Y4_N30
ND1L117 = ( ND1L121 & ( QD1_take_action_ocimem_b & ( (!ND1_jtag_ram_rd_d1 & ((!ND1_MonAReg[4]))) # (ND1_jtag_ram_rd_d1 & (ZD1_q_a[5])) ) ) ) # ( !ND1L121 & ( QD1_take_action_ocimem_b & ( (ZD1_q_a[5] & ND1_jtag_ram_rd_d1) ) ) ) # ( ND1L121 & ( !QD1_take_action_ocimem_b & ( QD1_jdo[8] ) ) ) # ( !ND1L121 & ( !QD1_take_action_ocimem_b & ( QD1_jdo[8] ) ) );


--XB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~17 at LABCELL_X11_Y8_N42
XB2L39 = (XB2_saved_grant[0] & VC1_d_writedata[5]);


--QD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] at FF_X3_Y4_N53
--register power-up is low

QD1_jdo[12] = DFFEAS(QD1L24, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--XB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~18 at LABCELL_X19_Y8_N18
XB2L40 = (XB2_saved_grant[0] & VC1_d_writedata[9]);


--YC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27] at FF_X15_Y8_N46
--register power-up is low

YC1_writedata[27] = DFFEAS(XB2L50, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L177 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27 at LABCELL_X11_Y4_N18
ND1L177 = ( ND1L128Q & ( ND1_MonDReg[27] ) ) # ( !ND1L128Q & ( YC1_writedata[27] ) );


--YC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28] at FF_X13_Y4_N22
--register power-up is low

YC1_writedata[28] = DFFEAS(XB2L51, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28 at LABCELL_X13_Y4_N18
ND1L178 = ( YC1_writedata[28] & ( (!ND1L128Q) # (ND1_MonDReg[28]) ) ) # ( !YC1_writedata[28] & ( (ND1_MonDReg[28] & ND1L128Q) ) );


--YC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29] at FF_X11_Y8_N11
--register power-up is low

YC1_writedata[29] = DFFEAS(XB2L52, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29 at LABCELL_X11_Y8_N6
ND1L179 = ( YC1_writedata[29] & ( (!ND1L128Q) # (ND1_MonDReg[29]) ) ) # ( !YC1_writedata[29] & ( (ND1L128Q & ND1_MonDReg[29]) ) );


--YC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30] at FF_X12_Y8_N7
--register power-up is low

YC1_writedata[30] = DFFEAS(XB2L53, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L180 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30 at LABCELL_X9_Y4_N24
ND1L180 = ( ND1_MonDReg[30] & ( ND1L128Q ) ) # ( ND1_MonDReg[30] & ( !ND1L128Q & ( YC1_writedata[30] ) ) ) # ( !ND1_MonDReg[30] & ( !ND1L128Q & ( YC1_writedata[30] ) ) );


--YC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31] at FF_X15_Y7_N25
--register power-up is low

YC1_writedata[31] = DFFEAS(XB2L54, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--ND1L181 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31 at LABCELL_X9_Y4_N3
ND1L181 = ( ND1_MonDReg[31] & ( (ND1L128Q) # (YC1_writedata[31]) ) ) # ( !ND1_MonDReg[31] & ( (YC1_writedata[31] & !ND1L128Q) ) );


--QD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] at FF_X3_Y4_N50
--register power-up is low

QD1_jdo[13] = DFFEAS(QD1L26, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--XB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~19 at LABCELL_X17_Y4_N24
XB2L41 = ( XB2_saved_grant[0] & ( VC1_d_writedata[10] ) );


--QD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] at FF_X3_Y4_N59
--register power-up is low

QD1_jdo[11] = DFFEAS(QD1L22, GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe,  ,  ,  ,  );


--ND1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9 at LABCELL_X7_Y4_N18
ND1L118 = ( ND1_jtag_ram_rd_d1 & ( QD1_take_action_ocimem_b & ( ZD1_q_a[8] ) ) ) # ( !ND1_jtag_ram_rd_d1 & ( QD1_take_action_ocimem_b & ( (ND1L122 & !ND1_MonAReg[4]) ) ) ) # ( ND1_jtag_ram_rd_d1 & ( !QD1_take_action_ocimem_b & ( QD1_jdo[11] ) ) ) # ( !ND1_jtag_ram_rd_d1 & ( !QD1_take_action_ocimem_b & ( QD1_jdo[11] ) ) );


--XB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~20 at LABCELL_X13_Y8_N0
XB2L42 = ( VC1_d_writedata[8] & ( XB2_saved_grant[0] ) );


--XB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~21 at LABCELL_X16_Y8_N48
XB2L43 = (VC1_d_writedata[19] & XB2_saved_grant[0]);


--XB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~22 at LABCELL_X17_Y4_N42
XB2L44 = ( VC1_d_writedata[21] & ( XB2_saved_grant[0] ) );


--XB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~23 at LABCELL_X11_Y4_N24
XB2L45 = ( VC1_d_writedata[20] & ( XB2_saved_grant[0] ) );


--ND1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10 at LABCELL_X7_Y4_N12
ND1L119 = ( ND1_jtag_ram_rd_d1 & ( QD1_take_action_ocimem_b & ( ZD1_q_a[18] ) ) ) # ( !ND1_jtag_ram_rd_d1 & ( QD1_take_action_ocimem_b & ( (ND1L123 & !ND1_MonAReg[4]) ) ) ) # ( ND1_jtag_ram_rd_d1 & ( !QD1_take_action_ocimem_b & ( QD1_jdo[21] ) ) ) # ( !ND1_jtag_ram_rd_d1 & ( !QD1_take_action_ocimem_b & ( QD1_jdo[21] ) ) );


--XB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~24 at LABCELL_X17_Y4_N51
XB2L46 = ( XB2_saved_grant[0] & ( VC1_d_writedata[18] ) );


--XB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~25 at MLABCELL_X8_Y4_N54
XB2L47 = ( VC1_d_writedata[17] & ( XB2_saved_grant[0] ) );


--QD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] at FF_X3_Y4_N19
--register power-up is low

QD1_jdo[9] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe, RD1_sr[9],  ,  , VCC);


--XB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~26 at LABCELL_X9_Y4_N57
XB2L48 = (VC1_d_writedata[6] & XB2_saved_grant[0]);


--QD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] at FF_X3_Y4_N52
--register power-up is low

QD1_jdo[10] = DFFEAS( , GLOBAL(A1L123),  ,  , QD1_update_jdo_strobe, RD1_sr[10],  ,  , VCC);


--XB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~27 at LABCELL_X11_Y4_N57
XB2L49 = ( VC1L1044Q & ( XB2_saved_grant[0] ) );


--FB1L83 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10 at LABCELL_X1_Y5_N33
FB1L83 = AMPP_FUNCTION(!Q1_state[4], !FB1_td_shift[7], !N1_irf_reg[1][0], !FB1_count[9], !FB1_rdata[4], !FB1L77);


--FB1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11 at LABCELL_X1_Y5_N3
FB1L84 = AMPP_FUNCTION(!Q1_state[4], !FB1_rdata[5], !FB1_count[9], !FB1_td_shift[8], !FB1L77);


--FB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12 at LABCELL_X2_Y5_N3
FB1L85 = AMPP_FUNCTION(!FB1_rdata[6], !FB1_td_shift[9], !FB1_count[9]);


--RD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41 at LABCELL_X2_Y4_N6
RD1L85 = (!N1_irf_reg[2][1] & (ND1_MonDReg[6])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[6])));


--RD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42 at LABCELL_X2_Y4_N12
RD1L86 = ( PD1L3 & ( RD1_sr[7] & ( RD1_sr[8] ) ) ) # ( !PD1L3 & ( RD1_sr[7] & ( (!PD1_virtual_state_cdr) # ((!N1_irf_reg[2][0] & RD1L85)) ) ) ) # ( PD1L3 & ( !RD1_sr[7] & ( RD1_sr[8] ) ) ) # ( !PD1L3 & ( !RD1_sr[7] & ( (!N1_irf_reg[2][0] & (PD1_virtual_state_cdr & RD1L85)) ) ) );


--ND1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 at MLABCELL_X6_Y4_N42
ND1L120 = ( ZD1_q_a[29] & ( ND1_jtag_ram_rd_d1 & ( (QD1_take_action_ocimem_b) # (QD1_jdo[32]) ) ) ) # ( !ZD1_q_a[29] & ( ND1_jtag_ram_rd_d1 & ( (QD1_jdo[32] & !QD1_take_action_ocimem_b) ) ) ) # ( ZD1_q_a[29] & ( !ND1_jtag_ram_rd_d1 & ( (!QD1_take_action_ocimem_b & (QD1_jdo[32])) # (QD1_take_action_ocimem_b & (((ND1L121 & ND1_MonAReg[4])))) ) ) ) # ( !ZD1_q_a[29] & ( !ND1_jtag_ram_rd_d1 & ( (!QD1_take_action_ocimem_b & (QD1_jdo[32])) # (QD1_take_action_ocimem_b & (((ND1L121 & ND1_MonAReg[4])))) ) ) );


--FD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 at LABCELL_X9_Y4_N21
FD1L12 = ( FD1_resetlatch & ( TD1_dreg[0] & ( (!QD1_jdo[24]) # (!QD1_take_action_ocimem_a) ) ) ) # ( !FD1_resetlatch & ( TD1_dreg[0] & ( !QD1_take_action_ocimem_a ) ) ) # ( FD1_resetlatch & ( !TD1_dreg[0] & ( (!QD1_jdo[24]) # (!QD1_take_action_ocimem_a) ) ) );


--FB1L21 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0 at LABCELL_X1_Y3_N9
FB1L21 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[8], !N1_irf_reg[1][0], !H1_splitter_nodes_receive_0[3], !FB1_jupdate);


--RD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43 at LABCELL_X1_Y4_N15
RD1L87 = ( ND1_MonDReg[22] & ( (!PD1L3 & ((!N1_irf_reg[2][1]) # ((DD1_break_readreg[22])))) # (PD1L3 & (((RD1_sr[24])))) ) ) # ( !ND1_MonDReg[22] & ( (!PD1L3 & (N1_irf_reg[2][1] & ((DD1_break_readreg[22])))) # (PD1L3 & (((RD1_sr[24])))) ) );


--RD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44 at LABCELL_X1_Y4_N48
RD1L88 = ( RD1_sr[17] & ( ((!N1_irf_reg[2][1] & ((ND1_MonDReg[15]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[15]))) # (PD1L3) ) ) # ( !RD1_sr[17] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & ((ND1_MonDReg[15]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[15])))) ) );


--RD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] at FF_X2_Y4_N38
--register power-up is low

RD1_sr[15] = DFFEAS(RD1L93, A1L105,  ,  ,  ,  ,  ,  ,  );


--XB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~28 at MLABCELL_X15_Y8_N45
XB2L50 = (VC1_d_writedata[27] & XB2_saved_grant[0]);


--XB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~29 at LABCELL_X13_Y4_N21
XB2L51 = ( VC1_d_writedata[28] & ( XB2_saved_grant[0] ) );


--XB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~30 at LABCELL_X11_Y8_N9
XB2L52 = ( VC1_d_writedata[29] & ( XB2_saved_grant[0] ) );


--XB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~31 at LABCELL_X12_Y8_N6
XB2L53 = ( VC1_d_writedata[30] & ( XB2_saved_grant[0] ) );


--XB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~32 at MLABCELL_X15_Y7_N24
XB2L54 = ( XB2_saved_grant[0] & ( VC1_d_writedata[31] ) );


--RD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45 at LABCELL_X1_Y4_N42
RD1L89 = ( RD1_sr[25] & ( ((!N1_irf_reg[2][1] & (ND1_MonDReg[23])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[23])))) # (PD1L3) ) ) # ( !RD1_sr[25] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & (ND1_MonDReg[23])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[23]))))) ) );


--RD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46 at MLABCELL_X3_Y4_N6
RD1L90 = ( RD1_sr[9] & ( ((!N1_irf_reg[2][1] & (ND1_MonDReg[7])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[7])))) # (PD1L3) ) ) # ( !RD1_sr[9] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & (ND1_MonDReg[7])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[7]))))) ) );


--RD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47 at MLABCELL_X3_Y4_N12
RD1L91 = ( PD1L3 & ( ND1_MonDReg[13] & ( RD1_sr[15] ) ) ) # ( !PD1L3 & ( ND1_MonDReg[13] & ( (!N1_irf_reg[2][1]) # (DD1_break_readreg[13]) ) ) ) # ( PD1L3 & ( !ND1_MonDReg[13] & ( RD1_sr[15] ) ) ) # ( !PD1L3 & ( !ND1_MonDReg[13] & ( (DD1_break_readreg[13] & N1_irf_reg[2][1]) ) ) );


--RD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 at FF_X2_Y4_N26
--register power-up is low

RD1_DRsize.010 = DFFEAS(RD1L33, A1L105,  ,  , PD1_virtual_state_uir,  ,  ,  ,  );


--RD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48 at LABCELL_X2_Y4_N18
RD1L92 = ( N1_irf_reg[2][1] & ( N1_irf_reg[2][0] & ( (!PD1_virtual_state_cdr & RD1_sr[15]) ) ) ) # ( !N1_irf_reg[2][1] & ( N1_irf_reg[2][0] & ( (!PD1_virtual_state_cdr & RD1_sr[15]) ) ) ) # ( N1_irf_reg[2][1] & ( !N1_irf_reg[2][0] & ( (!PD1_virtual_state_cdr & (RD1_sr[15])) # (PD1_virtual_state_cdr & ((DD1_break_readreg[14]))) ) ) ) # ( !N1_irf_reg[2][1] & ( !N1_irf_reg[2][0] & ( (!PD1_virtual_state_cdr & ((RD1_sr[15]))) # (PD1_virtual_state_cdr & (ND1_MonDReg[14])) ) ) );


--RD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49 at LABCELL_X2_Y4_N36
RD1L93 = ( RD1L92 & ( (!PD1L3) # ((!RD1_DRsize.010 & ((RD1_sr[16]))) # (RD1_DRsize.010 & (A1L106))) ) ) # ( !RD1L92 & ( (PD1L3 & ((!RD1_DRsize.010 & ((RD1_sr[16]))) # (RD1_DRsize.010 & (A1L106)))) ) );


--RD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50 at MLABCELL_X3_Y4_N30
RD1L94 = ( RD1_sr[13] & ( ((!N1_irf_reg[2][1] & ((ND1_MonDReg[11]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[11]))) # (PD1L3) ) ) # ( !RD1_sr[13] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & ((ND1_MonDReg[11]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[11])))) ) );


--RD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51 at MLABCELL_X3_Y4_N33
RD1L95 = ( RD1_sr[14] & ( ((!N1_irf_reg[2][1] & (ND1_MonDReg[12])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[12])))) # (PD1L3) ) ) # ( !RD1_sr[14] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & (ND1_MonDReg[12])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[12]))))) ) );


--RD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52 at MLABCELL_X3_Y4_N39
RD1L96 = ( DD1_break_readreg[10] & ( (!PD1L3 & (((ND1_MonDReg[10])) # (N1_irf_reg[2][1]))) # (PD1L3 & (((RD1_sr[12])))) ) ) # ( !DD1_break_readreg[10] & ( (!PD1L3 & (!N1_irf_reg[2][1] & (ND1_MonDReg[10]))) # (PD1L3 & (((RD1_sr[12])))) ) );


--RD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53 at MLABCELL_X3_Y4_N9
RD1L97 = ( RD1_sr[10] & ( ((!N1_irf_reg[2][1] & ((ND1_MonDReg[8]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[8]))) # (PD1L3) ) ) # ( !RD1_sr[10] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & ((ND1_MonDReg[8]))) # (N1_irf_reg[2][1] & (DD1_break_readreg[8])))) ) );


--RD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54 at MLABCELL_X3_Y4_N36
RD1L98 = ( RD1_sr[11] & ( ((!N1_irf_reg[2][1] & (ND1_MonDReg[9])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[9])))) # (PD1L3) ) ) # ( !RD1_sr[11] & ( (!PD1L3 & ((!N1_irf_reg[2][1] & (ND1_MonDReg[9])) # (N1_irf_reg[2][1] & ((DD1_break_readreg[9]))))) ) );


--RD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~55 at LABCELL_X2_Y4_N24
RD1L33 = (N1_irf_reg[2][1] & N1_irf_reg[2][0]);


--VC1L936 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~4 at MLABCELL_X15_Y5_N54
VC1L936 = ( !AC4_av_readdata_pre[8] & ( JC2L1 & ( (!JC1L1 & (((!AC1_av_readdata_pre[8]) # (!AC1_read_latency_shift_reg[0])))) # (JC1L1 & (!AC2_av_readdata_pre[8] & ((!AC1_av_readdata_pre[8]) # (!AC1_read_latency_shift_reg[0])))) ) ) ) # ( AC4_av_readdata_pre[8] & ( !JC2L1 & ( (!JC1L1 & (((!AC1_av_readdata_pre[8]) # (!AC1_read_latency_shift_reg[0])))) # (JC1L1 & (!AC2_av_readdata_pre[8] & ((!AC1_av_readdata_pre[8]) # (!AC1_read_latency_shift_reg[0])))) ) ) ) # ( !AC4_av_readdata_pre[8] & ( !JC2L1 & ( (!JC1L1 & (((!AC1_av_readdata_pre[8]) # (!AC1_read_latency_shift_reg[0])))) # (JC1L1 & (!AC2_av_readdata_pre[8] & ((!AC1_av_readdata_pre[8]) # (!AC1_read_latency_shift_reg[0])))) ) ) );


--VC1L937 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~5 at LABCELL_X17_Y7_N42
VC1L937 = (!VC1_av_ld_aligning_data & (!KC1L8 & ((VC1L936)))) # (VC1_av_ld_aligning_data & (((!VC1_av_ld_byte2_data[0]))));


--VC1L942 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~6 at MLABCELL_X15_Y5_N42
VC1L942 = ( AC1_av_readdata_pre[10] & ( AC4_av_readdata_pre[10] & ( (!JC2L1 & (!AC1_read_latency_shift_reg[0] & ((!AC2_av_readdata_pre[10]) # (!JC1L1)))) ) ) ) # ( !AC1_av_readdata_pre[10] & ( AC4_av_readdata_pre[10] & ( (!JC2L1 & ((!AC2_av_readdata_pre[10]) # (!JC1L1))) ) ) ) # ( AC1_av_readdata_pre[10] & ( !AC4_av_readdata_pre[10] & ( (!AC1_read_latency_shift_reg[0] & ((!AC2_av_readdata_pre[10]) # (!JC1L1))) ) ) ) # ( !AC1_av_readdata_pre[10] & ( !AC4_av_readdata_pre[10] & ( (!AC2_av_readdata_pre[10]) # (!JC1L1) ) ) );


--VC1L943 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~7 at LABCELL_X17_Y7_N45
VC1L943 = ( VC1L942 & ( (!VC1_av_ld_aligning_data & (!KC1L8)) # (VC1_av_ld_aligning_data & ((!VC1_av_ld_byte2_data[2]))) ) ) # ( !VC1L942 & ( (VC1_av_ld_aligning_data & !VC1_av_ld_byte2_data[2]) ) );


--VC1L939 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~8 at LABCELL_X17_Y5_N48
VC1L939 = ( AC4_av_readdata_pre[9] & ( AC1_read_latency_shift_reg[0] & ( (!JC2L1 & (!AC1_av_readdata_pre[9] & ((!AC2_av_readdata_pre[9]) # (!JC1L1)))) ) ) ) # ( !AC4_av_readdata_pre[9] & ( AC1_read_latency_shift_reg[0] & ( (!AC1_av_readdata_pre[9] & ((!AC2_av_readdata_pre[9]) # (!JC1L1))) ) ) ) # ( AC4_av_readdata_pre[9] & ( !AC1_read_latency_shift_reg[0] & ( (!JC2L1 & ((!AC2_av_readdata_pre[9]) # (!JC1L1))) ) ) ) # ( !AC4_av_readdata_pre[9] & ( !AC1_read_latency_shift_reg[0] & ( (!AC2_av_readdata_pre[9]) # (!JC1L1) ) ) );


--VC1L940 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~9 at LABCELL_X17_Y7_N27
VC1L940 = (!VC1_av_ld_aligning_data & (((VC1L939 & !KC1L8)))) # (VC1_av_ld_aligning_data & (!VC1_av_ld_byte2_data[1]));


--VC1L962 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~10 at MLABCELL_X15_Y5_N6
VC1L962 = ( AC1_av_readdata_pre[15] & ( JC2L1 & ( (((AC2_av_readdata_pre[15] & JC1L1)) # (AC4_av_readdata_pre[15])) # (AC1_read_latency_shift_reg[0]) ) ) ) # ( !AC1_av_readdata_pre[15] & ( JC2L1 & ( ((AC2_av_readdata_pre[15] & JC1L1)) # (AC4_av_readdata_pre[15]) ) ) ) # ( AC1_av_readdata_pre[15] & ( !JC2L1 & ( ((AC2_av_readdata_pre[15] & JC1L1)) # (AC1_read_latency_shift_reg[0]) ) ) ) # ( !AC1_av_readdata_pre[15] & ( !JC2L1 & ( (AC2_av_readdata_pre[15] & JC1L1) ) ) );


--VC1L957 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~11 at LABCELL_X11_Y5_N36
VC1L957 = ( AC1_av_readdata_pre[14] & ( JC1L1 & ( (((JC2L1 & AC4_av_readdata_pre[14])) # (AC2_av_readdata_pre[14])) # (AC1_read_latency_shift_reg[0]) ) ) ) # ( !AC1_av_readdata_pre[14] & ( JC1L1 & ( ((JC2L1 & AC4_av_readdata_pre[14])) # (AC2_av_readdata_pre[14]) ) ) ) # ( AC1_av_readdata_pre[14] & ( !JC1L1 & ( ((JC2L1 & AC4_av_readdata_pre[14])) # (AC1_read_latency_shift_reg[0]) ) ) ) # ( !AC1_av_readdata_pre[14] & ( !JC1L1 & ( (JC2L1 & AC4_av_readdata_pre[14]) ) ) );


--VC1L952 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~12 at MLABCELL_X15_Y5_N30
VC1L952 = ( AC4_av_readdata_pre[13] & ( AC1_av_readdata_pre[13] & ( (((AC2_av_readdata_pre[13] & JC1L1)) # (AC1_read_latency_shift_reg[0])) # (JC2L1) ) ) ) # ( !AC4_av_readdata_pre[13] & ( AC1_av_readdata_pre[13] & ( ((AC2_av_readdata_pre[13] & JC1L1)) # (AC1_read_latency_shift_reg[0]) ) ) ) # ( AC4_av_readdata_pre[13] & ( !AC1_av_readdata_pre[13] & ( ((AC2_av_readdata_pre[13] & JC1L1)) # (JC2L1) ) ) ) # ( !AC4_av_readdata_pre[13] & ( !AC1_av_readdata_pre[13] & ( (AC2_av_readdata_pre[13] & JC1L1) ) ) );


--VC1L950 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~13 at MLABCELL_X15_Y5_N36
VC1L950 = ( AC1_av_readdata_pre[12] & ( JC2L1 & ( (!AC1_read_latency_shift_reg[0] & (!AC4_av_readdata_pre[12] & ((!JC1L1) # (!AC2_av_readdata_pre[12])))) ) ) ) # ( !AC1_av_readdata_pre[12] & ( JC2L1 & ( (!AC4_av_readdata_pre[12] & ((!JC1L1) # (!AC2_av_readdata_pre[12]))) ) ) ) # ( AC1_av_readdata_pre[12] & ( !JC2L1 & ( (!AC1_read_latency_shift_reg[0] & ((!JC1L1) # (!AC2_av_readdata_pre[12]))) ) ) ) # ( !AC1_av_readdata_pre[12] & ( !JC2L1 & ( (!JC1L1) # (!AC2_av_readdata_pre[12]) ) ) );


--VC1L951 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~14 at LABCELL_X18_Y9_N45
VC1L951 = ( VC1_av_ld_aligning_data & ( !VC1_av_ld_byte2_data[4] ) ) # ( !VC1_av_ld_aligning_data & ( (VC1L950 & !KC1L8) ) );


--RD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56 at LABCELL_X2_Y4_N9
RD1L99 = ( PD1_virtual_state_cdr & ( (!N1_irf_reg[2][1] & (((!N1_irf_reg[2][0] & TD2_dreg[0])))) # (N1_irf_reg[2][1] & (RD1_sr[35] & (N1_irf_reg[2][0]))) ) ) # ( !PD1_virtual_state_cdr & ( RD1_sr[35] ) );


--VC1L980 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~4 at MLABCELL_X15_Y5_N18
VC1L980 = ( AC4_av_readdata_pre[16] & ( AC2_av_readdata_pre[16] & ( (!JC1L1 & (!JC2L1 & ((!AC1_av_readdata_pre[16]) # (!AC1_read_latency_shift_reg[0])))) ) ) ) # ( !AC4_av_readdata_pre[16] & ( AC2_av_readdata_pre[16] & ( (!JC1L1 & ((!AC1_av_readdata_pre[16]) # (!AC1_read_latency_shift_reg[0]))) ) ) ) # ( AC4_av_readdata_pre[16] & ( !AC2_av_readdata_pre[16] & ( (!JC2L1 & ((!AC1_av_readdata_pre[16]) # (!AC1_read_latency_shift_reg[0]))) ) ) ) # ( !AC4_av_readdata_pre[16] & ( !AC2_av_readdata_pre[16] & ( (!AC1_av_readdata_pre[16]) # (!AC1_read_latency_shift_reg[0]) ) ) );


--VC1L981 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~5 at LABCELL_X17_Y9_N33
VC1L981 = ( VC1L980 & ( (!VC1_av_ld_aligning_data & (!KC1L8)) # (VC1_av_ld_aligning_data & ((!VC1_av_ld_byte3_data[0]))) ) ) # ( !VC1L980 & ( (VC1_av_ld_aligning_data & !VC1_av_ld_byte3_data[0]) ) );


--VC1L991 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~6 at MLABCELL_X15_Y5_N48
VC1L991 = ( !AC4_av_readdata_pre[19] & ( JC2L1 & ( (!JC1L1 & ((!AC1_av_readdata_pre[19]) # ((!AC1_read_latency_shift_reg[0])))) # (JC1L1 & (!AC2_av_readdata_pre[19] & ((!AC1_av_readdata_pre[19]) # (!AC1_read_latency_shift_reg[0])))) ) ) ) # ( AC4_av_readdata_pre[19] & ( !JC2L1 & ( (!JC1L1 & ((!AC1_av_readdata_pre[19]) # ((!AC1_read_latency_shift_reg[0])))) # (JC1L1 & (!AC2_av_readdata_pre[19] & ((!AC1_av_readdata_pre[19]) # (!AC1_read_latency_shift_reg[0])))) ) ) ) # ( !AC4_av_readdata_pre[19] & ( !JC2L1 & ( (!JC1L1 & ((!AC1_av_readdata_pre[19]) # ((!AC1_read_latency_shift_reg[0])))) # (JC1L1 & (!AC2_av_readdata_pre[19] & ((!AC1_av_readdata_pre[19]) # (!AC1_read_latency_shift_reg[0])))) ) ) );


--VC1L992 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~7 at LABCELL_X17_Y9_N45
VC1L992 = ( VC1L991 & ( (!VC1_av_ld_aligning_data & (!KC1L8)) # (VC1_av_ld_aligning_data & ((!VC1_av_ld_byte3_data[3]))) ) ) # ( !VC1L991 & ( (VC1_av_ld_aligning_data & !VC1_av_ld_byte3_data[3]) ) );


--VC1L988 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~8 at LABCELL_X17_Y5_N12
VC1L988 = ( AC4_av_readdata_pre[18] & ( AC1_read_latency_shift_reg[0] & ( (!AC1_av_readdata_pre[18] & (!JC2L1 & ((!AC2_av_readdata_pre[18]) # (!JC1L1)))) ) ) ) # ( !AC4_av_readdata_pre[18] & ( AC1_read_latency_shift_reg[0] & ( (!AC1_av_readdata_pre[18] & ((!AC2_av_readdata_pre[18]) # (!JC1L1))) ) ) ) # ( AC4_av_readdata_pre[18] & ( !AC1_read_latency_shift_reg[0] & ( (!JC2L1 & ((!AC2_av_readdata_pre[18]) # (!JC1L1))) ) ) ) # ( !AC4_av_readdata_pre[18] & ( !AC1_read_latency_shift_reg[0] & ( (!AC2_av_readdata_pre[18]) # (!JC1L1) ) ) );


--VC1L989 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~9 at LABCELL_X17_Y9_N39
VC1L989 = ( KC1L8 & ( (VC1_av_ld_aligning_data & !VC1_av_ld_byte3_data[2]) ) ) # ( !KC1L8 & ( (!VC1_av_ld_aligning_data & (VC1L988)) # (VC1_av_ld_aligning_data & ((!VC1_av_ld_byte3_data[2]))) ) );


--VC1L982 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~10 at LABCELL_X17_Y5_N36
VC1L982 = ( AC4_av_readdata_pre[17] & ( AC2_av_readdata_pre[17] & ( (((AC1_read_latency_shift_reg[0] & AC1_av_readdata_pre[17])) # (JC1L1)) # (JC2L1) ) ) ) # ( !AC4_av_readdata_pre[17] & ( AC2_av_readdata_pre[17] & ( ((AC1_read_latency_shift_reg[0] & AC1_av_readdata_pre[17])) # (JC1L1) ) ) ) # ( AC4_av_readdata_pre[17] & ( !AC2_av_readdata_pre[17] & ( ((AC1_read_latency_shift_reg[0] & AC1_av_readdata_pre[17])) # (JC2L1) ) ) ) # ( !AC4_av_readdata_pre[17] & ( !AC2_av_readdata_pre[17] & ( (AC1_read_latency_shift_reg[0] & AC1_av_readdata_pre[17]) ) ) );


--VC1L1004 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~11 at LABCELL_X16_Y5_N9
VC1L1004 = ( AC4_av_readdata_pre[22] & ( AC2_av_readdata_pre[22] & ( (!JC1L1 & (!JC2L1 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[22])))) ) ) ) # ( !AC4_av_readdata_pre[22] & ( AC2_av_readdata_pre[22] & ( (!JC1L1 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[22]))) ) ) ) # ( AC4_av_readdata_pre[22] & ( !AC2_av_readdata_pre[22] & ( (!JC2L1 & ((!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[22]))) ) ) ) # ( !AC4_av_readdata_pre[22] & ( !AC2_av_readdata_pre[22] & ( (!AC1_read_latency_shift_reg[0]) # (!AC1_av_readdata_pre[22]) ) ) );


--VC1L1005 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~12 at LABCELL_X17_Y7_N15
VC1L1005 = ( VC1L1004 & ( (!VC1_av_ld_aligning_data & (!KC1L8)) # (VC1_av_ld_aligning_data & ((!VC1_av_ld_byte3_data[6]))) ) ) # ( !VC1L1004 & ( (VC1_av_ld_aligning_data & !VC1_av_ld_byte3_data[6]) ) );


--VC1L998 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~13 at LABCELL_X16_Y5_N30
VC1L998 = ( AC4_av_readdata_pre[21] & ( JC2L1 ) ) # ( !AC4_av_readdata_pre[21] & ( JC2L1 & ( (!AC1_av_readdata_pre[21] & (((JC1L1 & AC2_av_readdata_pre[21])))) # (AC1_av_readdata_pre[21] & (((JC1L1 & AC2_av_readdata_pre[21])) # (AC1_read_latency_shift_reg[0]))) ) ) ) # ( AC4_av_readdata_pre[21] & ( !JC2L1 & ( (!AC1_av_readdata_pre[21] & (((JC1L1 & AC2_av_readdata_pre[21])))) # (AC1_av_readdata_pre[21] & (((JC1L1 & AC2_av_readdata_pre[21])) # (AC1_read_latency_shift_reg[0]))) ) ) ) # ( !AC4_av_readdata_pre[21] & ( !JC2L1 & ( (!AC1_av_readdata_pre[21] & (((JC1L1 & AC2_av_readdata_pre[21])))) # (AC1_av_readdata_pre[21] & (((JC1L1 & AC2_av_readdata_pre[21])) # (AC1_read_latency_shift_reg[0]))) ) ) );


--VC1L993 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~14 at LABCELL_X10_Y6_N30
VC1L993 = ( AC4_av_readdata_pre[20] & ( AC1_av_readdata_pre[20] & ( (((AC2_av_readdata_pre[20] & JC1L1)) # (JC2L1)) # (AC1_read_latency_shift_reg[0]) ) ) ) # ( !AC4_av_readdata_pre[20] & ( AC1_av_readdata_pre[20] & ( ((AC2_av_readdata_pre[20] & JC1L1)) # (AC1_read_latency_shift_reg[0]) ) ) ) # ( AC4_av_readdata_pre[20] & ( !AC1_av_readdata_pre[20] & ( ((AC2_av_readdata_pre[20] & JC1L1)) # (JC2L1) ) ) ) # ( !AC4_av_readdata_pre[20] & ( !AC1_av_readdata_pre[20] & ( (AC2_av_readdata_pre[20] & JC1L1) ) ) );


--ND1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12 at LABCELL_X7_Y4_N27
ND1L121 = ( !ND1_MonAReg[2] & ( !ND1_MonAReg[3] ) );


--ND1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 at LABCELL_X7_Y4_N0
ND1L122 = (ND1_MonAReg[3] & ND1_MonAReg[2]);


--ND1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14 at LABCELL_X7_Y4_N3
ND1L123 = (ND1_MonAReg[3] & !ND1_MonAReg[2]);


--VC1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~15 at LABCELL_X16_Y5_N0
VC1L944 = ( JC2L1 & ( ((AC2_av_readdata_pre[11] & JC1L1)) # (AC4_av_readdata_pre[11]) ) ) # ( !JC2L1 & ( (AC2_av_readdata_pre[11] & JC1L1) ) );


--VC1L1006 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~15 at LABCELL_X18_Y9_N18
VC1L1006 = ( JC1L1 & ( ((JC2L1 & AC4_av_readdata_pre[23])) # (AC2_av_readdata_pre[23]) ) ) # ( !JC1L1 & ( (JC2L1 & AC4_av_readdata_pre[23]) ) );


--VC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0 at LABCELL_X18_Y5_N3
VC1L201 = ( !VC1_D_iw[0] & ( (!VC1_D_iw[3] & (VC1_D_iw[4] & (!VC1_D_iw[1] $ (VC1_D_iw[2])))) ) );


--VC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1 at MLABCELL_X21_Y5_N54
VC1L202 = ( VC1_D_iw[11] & ( !VC1_D_iw[13] & ( (VC1_D_iw[16] & (!VC1_D_iw[12] & (VC1_D_iw[15] & VC1_D_iw[14]))) ) ) ) # ( !VC1_D_iw[11] & ( !VC1_D_iw[13] & ( (!VC1_D_iw[12] & (!VC1_D_iw[15] $ (!VC1_D_iw[14]))) ) ) );


--VC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2 at MLABCELL_X21_Y5_N42
VC1L240 = ( VC1_D_iw[14] & ( (VC1_D_iw[13] & (!VC1_D_iw[12] & (!VC1_D_iw[16] $ (!VC1_D_iw[15])))) ) );


--VC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3 at LABCELL_X19_Y5_N15
VC1L241 = ( VC1_D_iw[15] & ( VC1_D_iw[14] & ( (VC1_D_iw[13] & (VC1_D_iw[16] & (VC1_D_iw[11] & !VC1_D_iw[12]))) ) ) ) # ( VC1_D_iw[15] & ( !VC1_D_iw[14] & ( (VC1_D_iw[13] & (VC1_D_iw[16] & !VC1_D_iw[12])) ) ) ) # ( !VC1_D_iw[15] & ( !VC1_D_iw[14] & ( (VC1_D_iw[13] & (VC1_D_iw[16] & ((!VC1_D_iw[12]) # (VC1_D_iw[11])))) ) ) );


--VC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1 at LABCELL_X27_Y5_N12
VC1L252 = ( !VC1_D_iw[12] & ( VC1_D_iw[15] & ( (VC1_D_iw[14] & (!VC1_D_iw[16] & (VC1_D_iw[11] & VC1_D_iw[13]))) ) ) ) # ( !VC1_D_iw[12] & ( !VC1_D_iw[15] & ( (!VC1_D_iw[16] & (VC1_D_iw[11] & VC1_D_iw[13])) ) ) );


--VC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1 at LABCELL_X19_Y5_N12
VC1L211 = ( VC1_D_iw[14] & ( VC1_D_iw[15] & ( (VC1_D_iw[13] & (VC1_D_iw[16] & (!VC1_D_iw[12] & VC1_D_iw[11]))) ) ) ) # ( VC1_D_iw[14] & ( !VC1_D_iw[15] & ( (VC1_D_iw[13] & (VC1_D_iw[16] & !VC1_D_iw[12])) ) ) ) # ( !VC1_D_iw[14] & ( !VC1_D_iw[15] & ( (VC1_D_iw[13] & (VC1_D_iw[16] & ((!VC1_D_iw[12]) # (VC1_D_iw[11])))) ) ) );


--VC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0 at LABCELL_X22_Y7_N6
VC1L229 = ( VC1_D_iw[4] & ( (VC1_D_iw[1] & (!VC1_D_iw[3] & (VC1_D_iw[2] & VC1_D_iw[0]))) ) ) # ( !VC1_D_iw[4] & ( (VC1_D_iw[1] & VC1_D_iw[0]) ) );


--VC1L308 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1 at LABCELL_X22_Y5_N42
VC1L308 = ( !VC1_D_iw[1] & ( (VC1_D_iw[0] & (VC1_D_iw[2] & ((!VC1_D_iw[3]) # (!VC1_D_iw[4])))) ) );


--VC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3 at LABCELL_X23_Y5_N0
VC1L219 = ( VC1_D_iw[2] & ( VC1_D_iw[0] & ( (!VC1_D_iw[5] & (VC1_D_iw[3] & VC1_D_iw[4])) ) ) ) # ( !VC1_D_iw[2] & ( VC1_D_iw[0] & ( (VC1_D_iw[5] & (!VC1_D_iw[1] & !VC1_D_iw[4])) ) ) ) # ( !VC1_D_iw[2] & ( !VC1_D_iw[0] & ( (VC1_D_iw[5] & (VC1_D_iw[1] & (!VC1_D_iw[3] & !VC1_D_iw[4]))) ) ) );


--VC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4 at LABCELL_X23_Y5_N6
VC1L220 = ( !VC1_D_iw[2] & ( VC1_D_iw[0] & ( (!VC1_D_iw[5] & (!VC1_D_iw[1] & ((VC1_D_iw[4]) # (VC1_D_iw[3])))) ) ) ) # ( !VC1_D_iw[2] & ( !VC1_D_iw[0] & ( (!VC1_D_iw[5] & (VC1_D_iw[1] & ((VC1_D_iw[4]) # (VC1_D_iw[3])))) ) ) );


--VC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5 at LABCELL_X23_Y5_N48
VC1L221 = ( VC1_D_iw[2] & ( VC1_D_iw[0] & ( (VC1_D_iw[5] & (VC1_D_iw[3] & VC1_D_iw[4])) ) ) ) # ( !VC1_D_iw[2] & ( VC1_D_iw[0] & ( (VC1_D_iw[5] & (!VC1_D_iw[1] & VC1_D_iw[4])) ) ) ) # ( VC1_D_iw[2] & ( !VC1_D_iw[0] & ( (VC1_D_iw[5] & (VC1_D_iw[1] & (VC1_D_iw[3] & VC1_D_iw[4]))) ) ) ) # ( !VC1_D_iw[2] & ( !VC1_D_iw[0] & ( (VC1_D_iw[5] & (!VC1_D_iw[1] & (VC1_D_iw[3] & VC1_D_iw[4]))) ) ) );


--VC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~6 at LABCELL_X27_Y5_N54
VC1L222 = ( VC1_D_iw[12] & ( !VC1_D_iw[15] & ( (!VC1_D_iw[14] & (VC1_D_iw[16] & (VC1_D_iw[11] & VC1_D_iw[13]))) ) ) ) # ( !VC1_D_iw[12] & ( !VC1_D_iw[15] & ( (VC1_D_iw[16] & (VC1_D_iw[13] & ((!VC1_D_iw[14]) # (!VC1_D_iw[11])))) ) ) );


--VC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~7 at LABCELL_X27_Y5_N36
VC1L223 = ( VC1_D_iw[12] & ( VC1_D_iw[15] & ( (!VC1_D_iw[13] & (!VC1_D_iw[14] & (VC1_D_iw[16]))) # (VC1_D_iw[13] & (((VC1_D_iw[14] & VC1_D_iw[16])) # (VC1_D_iw[11]))) ) ) ) # ( !VC1_D_iw[12] & ( VC1_D_iw[15] & ( (!VC1_D_iw[16] & ((!VC1_D_iw[13] & ((VC1_D_iw[11]))) # (VC1_D_iw[13] & (!VC1_D_iw[14])))) # (VC1_D_iw[16] & (VC1_D_iw[14] & (!VC1_D_iw[11]))) ) ) ) # ( VC1_D_iw[12] & ( !VC1_D_iw[15] & ( (!VC1_D_iw[13] & (((VC1_D_iw[14] & !VC1_D_iw[11])) # (VC1_D_iw[16]))) # (VC1_D_iw[13] & (VC1_D_iw[11] & ((!VC1_D_iw[16]) # (VC1_D_iw[14])))) ) ) ) # ( !VC1_D_iw[12] & ( !VC1_D_iw[15] & ( (!VC1_D_iw[14] & (!VC1_D_iw[13] & (!VC1_D_iw[16] $ (VC1_D_iw[11])))) ) ) );


--VC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~8 at LABCELL_X27_Y5_N42
VC1L224 = ( !VC1_D_iw[12] & ( VC1_D_iw[15] & ( (VC1_D_iw[14] & (!VC1_D_iw[16] & (VC1_D_iw[11] & !VC1_D_iw[13]))) ) ) ) # ( VC1_D_iw[12] & ( !VC1_D_iw[15] & ( (VC1_D_iw[16] & !VC1_D_iw[13]) ) ) ) # ( !VC1_D_iw[12] & ( !VC1_D_iw[15] & ( (!VC1_D_iw[14] & (VC1_D_iw[16] & (VC1_D_iw[11] & !VC1_D_iw[13]))) ) ) );


--VC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~9 at LABCELL_X27_Y5_N24
VC1L225 = ( !VC1_D_iw[12] & ( VC1_D_iw[15] & ( (!VC1_D_iw[14] & (!VC1_D_iw[16] & ((VC1_D_iw[13]) # (VC1_D_iw[11])))) ) ) ) # ( VC1_D_iw[12] & ( !VC1_D_iw[15] & ( (VC1_D_iw[14] & (!VC1_D_iw[16] & (!VC1_D_iw[11] $ (VC1_D_iw[13])))) ) ) ) # ( !VC1_D_iw[12] & ( !VC1_D_iw[15] & ( (!VC1_D_iw[14] & (!VC1_D_iw[16] & (!VC1_D_iw[11] & !VC1_D_iw[13]))) ) ) );


--VC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~10 at LABCELL_X19_Y5_N6
VC1L226 = ( VC1_D_iw[11] & ( VC1_D_iw[15] & ( (VC1_D_iw[16] & (VC1_D_iw[12] & !VC1_D_iw[14])) ) ) ) # ( !VC1_D_iw[11] & ( VC1_D_iw[15] & ( (VC1_D_iw[16] & ((!VC1_D_iw[12] & (VC1_D_iw[14])) # (VC1_D_iw[12] & (!VC1_D_iw[14] & !VC1_D_iw[13])))) ) ) ) # ( VC1_D_iw[11] & ( !VC1_D_iw[15] & ( (VC1_D_iw[16] & (VC1_D_iw[12] & (VC1_D_iw[14] & VC1_D_iw[13]))) ) ) );


--VC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0 at LABCELL_X22_Y7_N0
VC1L197 = ( !VC1_D_iw[0] & ( VC1_D_iw[5] & ( (!VC1_D_iw[4] & (!VC1_D_iw[2] $ (((VC1_D_iw[1]))))) # (VC1_D_iw[4] & (!VC1_D_iw[2] & (VC1_D_iw[3] & VC1_D_iw[1]))) ) ) ) # ( !VC1_D_iw[0] & ( !VC1_D_iw[5] & ( (!VC1_D_iw[2] & (VC1_D_iw[3] & (!VC1_D_iw[1]))) # (VC1_D_iw[2] & (VC1_D_iw[1] & ((!VC1_D_iw[4]) # (VC1_D_iw[3])))) ) ) );


--VC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1 at LABCELL_X22_Y7_N42
VC1L198 = ( !VC1_D_iw[0] & ( VC1_D_iw[5] & ( (!VC1_D_iw[4] & (!VC1_D_iw[2] $ (VC1_D_iw[1]))) ) ) ) # ( !VC1_D_iw[0] & ( !VC1_D_iw[5] & ( (!VC1_D_iw[2] & (VC1_D_iw[3] & (!VC1_D_iw[1]))) # (VC1_D_iw[2] & (VC1_D_iw[1] & ((!VC1_D_iw[4]) # (VC1_D_iw[3])))) ) ) );


--VC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2 at LABCELL_X22_Y7_N39
VC1L199 = ( VC1L200 & ( VC1L197 ) ) # ( !VC1L200 & ( VC1L198 ) );


--VC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2 at MLABCELL_X21_Y5_N6
VC1L203 = ( !VC1_D_iw[0] & ( (VC1_D_iw[3] & (!VC1_D_iw[4] & (!VC1_D_iw[1] $ (VC1_D_iw[2])))) ) );


--VC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3 at LABCELL_X27_Y5_N18
VC1L200 = ( !VC1_D_iw[12] & ( VC1_D_iw[15] & ( (VC1_D_iw[14] & (!VC1_D_iw[16] & (!VC1_D_iw[11] & !VC1_D_iw[13]))) ) ) ) # ( !VC1_D_iw[12] & ( !VC1_D_iw[15] & ( (!VC1_D_iw[11] & (!VC1_D_iw[13] & ((VC1_D_iw[16]) # (VC1_D_iw[14])))) ) ) );


--VC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1 at MLABCELL_X21_Y5_N30
VC1L231 = ( VC1_D_iw[2] & ( VC1_D_iw[3] & ( ((!VC1_D_iw[0] & !VC1_D_iw[1])) # (VC1L230) ) ) ) # ( !VC1_D_iw[2] & ( VC1_D_iw[3] & ( VC1L230 ) ) ) # ( VC1_D_iw[2] & ( !VC1_D_iw[3] & ( ((!VC1_D_iw[0] & (VC1_D_iw[4] & !VC1_D_iw[1]))) # (VC1L230) ) ) ) # ( !VC1_D_iw[2] & ( !VC1_D_iw[3] & ( VC1L230 ) ) );


--VC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2 at LABCELL_X22_Y5_N18
VC1L232 = ( VC1_D_iw[4] & ( !VC1_D_iw[5] & ( (!VC1_D_iw[0] & (!VC1_D_iw[1] & VC1_D_iw[2])) ) ) ) # ( !VC1_D_iw[4] & ( !VC1_D_iw[5] & ( (!VC1_D_iw[0] & (!VC1_D_iw[1] & (VC1_D_iw[3] & VC1_D_iw[2]))) ) ) );


--VC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0 at LABCELL_X19_Y5_N48
VC1L245 = ( VC1_D_iw[16] & ( VC1_D_iw[12] & ( (VC1_D_iw[14] & (VC1_D_iw[15] & !VC1_D_iw[13])) ) ) ) # ( !VC1_D_iw[16] & ( VC1_D_iw[12] & ( (!VC1_D_iw[13] & ((!VC1_D_iw[14]) # ((VC1_D_iw[15]) # (VC1_D_iw[11])))) ) ) );


--VC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1 at LABCELL_X24_Y7_N51
VC1L246 = ( VC1L581 & ( VC1L245 ) );


--VC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2 at LABCELL_X19_Y5_N42
VC1L247 = ( !VC1_D_iw[16] & ( VC1_D_iw[12] & ( (VC1_D_iw[15] & (!VC1_D_iw[13] & ((!VC1_D_iw[14]) # (VC1_D_iw[11])))) ) ) );


--BE1L12 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0 at LABCELL_X7_Y3_N30
BE1L12 = ( !BE1_altera_reset_synchronizer_int_chain[3] );


--FB1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 at LABCELL_X1_Y5_N57
FB1L60 = AMPP_FUNCTION(!U1_t_dav);


--NC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X11_Y7_N45
NC1L7 = ( !NC1L3 );


--XB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress~0 at LABCELL_X10_Y6_N42
XB1L5 = ( !XB1L57 );


--NC3L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at MLABCELL_X15_Y7_N51
NC3L7 = ( !NC3L3 );


--XB3L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|packet_in_progress~0 at MLABCELL_X15_Y7_N42
XB3L4 = !XB3L60;


--NC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1 at LABCELL_X11_Y4_N3
NC2L7 = !NC2L3;


--XB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|packet_in_progress~0 at LABCELL_X11_Y4_N12
XB2L4 = ( !XB2L56 );


--AC3L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2]~0 at LABCELL_X17_Y6_N3
AC3L6 = ( !VC1_W_alu_result[2] );


--CD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0 at LABCELL_X16_Y4_N33
CD1L5 = ( !YC1_writedata[0] );


--AC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0 at MLABCELL_X15_Y5_N15
AC1L23 = ( !PB1_b_full );


--FB1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0 at MLABCELL_X3_Y5_N9
FB1L38 = AMPP_FUNCTION(!FB1_read);


--FB1L109 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0 at LABCELL_X7_Y5_N36
FB1L109 = AMPP_FUNCTION(!FB1_write);


--CE2L4 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 at LABCELL_X7_Y3_N9
CE2L4 = GND;


--A1L259 is ~GND at LABCELL_X9_Y6_N12
A1L259 = GND;


--FB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell at LABCELL_X1_Y5_N21
FB1L16 = AMPP_FUNCTION(!FB1_count[9]);


--VC1L390 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell at LABCELL_X24_Y4_N21
VC1L390 = ( !VC1_E_shift_rot_cnt[0] );


--ND1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell at LABCELL_X7_Y4_N24
ND1L3 = !ND1L2;


--A1L107 is altera_internal_jtag~TDO at JTAG_X0_Y2_N3
A1L107 = EQUATION NOT SUPPORTED;

--A1L108 is altera_internal_jtag~TMSUTAP at JTAG_X0_Y2_N3
A1L108 = EQUATION NOT SUPPORTED;

--A1L105 is altera_internal_jtag~TCKUTAP at JTAG_X0_Y2_N3
A1L105 = EQUATION NOT SUPPORTED;

--A1L106 is altera_internal_jtag~TDIUTAP at JTAG_X0_Y2_N3
A1L106 = EQUATION NOT SUPPORTED;


--Q1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1] at FF_X3_Y2_N2
--register power-up is low

Q1_state[1] = AMPP_FUNCTION(A1L105, Q1L5, A1L108);


--Q1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] at FF_X4_Y1_N29
--register power-up is low

Q1_state[4] = AMPP_FUNCTION(A1L105, Q1L26, A1L108, GND);


--Q1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6] at FF_X3_Y2_N23
--register power-up is low

Q1_state[6] = AMPP_FUNCTION(A1L105, Q1L28, A1L108, GND);


--Q1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] at FF_X3_Y2_N41
--register power-up is low

Q1_state[11] = AMPP_FUNCTION(A1L105, Q1L32, A1L108, GND);


--Q1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13] at FF_X3_Y2_N1
--register power-up is low

Q1_state[13] = AMPP_FUNCTION(A1L105, Q1L34, A1L108, GND);


--N1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] at FF_X2_Y3_N25
--register power-up is low

N1_irsr_reg[0] = AMPP_FUNCTION(A1L105, N1L84, N1_irsr_reg[1], !N1_clr_reg, !Q1_state[3], N1L73);


--N1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] at FF_X2_Y3_N31
--register power-up is low

N1_irsr_reg[1] = AMPP_FUNCTION(A1L105, N1L86, N1L74Q, !N1_clr_reg, !Q1_state[3], N1L73);


--Q1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] at FF_X4_Y2_N14
--register power-up is low

Q1_tms_cnt[2] = AMPP_FUNCTION(A1L105, Q1L41, !A1L108, GND);


--Q1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] at FF_X4_Y2_N17
--register power-up is low

Q1_tms_cnt[1] = AMPP_FUNCTION(A1L105, Q1L43, !A1L108, GND);


--P1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8 at LABCELL_X1_Y1_N12
P1L28 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[4], !A1L106, !P1_word_counter[0], !Q1_state[4], !P1_word_counter[1], !P1L6Q);


--N1L80 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 at LABCELL_X2_Y2_N0
N1L80 = AMPP_FUNCTION(!N1_irsr_reg[6], !A1L106, !CE2L4, !CE2L4, !Q1_state[3], !N1_virtual_ir_scan_reg, !Q1_state[4]);


--N1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo at FF_X1_Y2_N50
--register power-up is low

N1_tdo = AMPP_FUNCTION(!A1L105, N1L147);


--H1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3] at FF_X4_Y2_N44
--register power-up is low

H1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L105, N1L118, !N1_clr_reg, N1L119);


--N1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg at FF_X3_Y2_N32
--register power-up is low

N1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L105, N1L26, Q1_state[0], N1L149);


--N1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg at FF_X3_Y2_N14
--register power-up is low

N1_clr_reg = AMPP_FUNCTION(A1L105, N1L2);


--Q1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] at FF_X3_Y2_N5
--register power-up is low

Q1_state[0] = AMPP_FUNCTION(A1L105, Q1L22, GND);


--Q1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2] at FF_X1_Y2_N44
--register power-up is low

Q1_state[2] = AMPP_FUNCTION(A1L105, Q1L7);


--Q1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] at FF_X3_Y2_N56
--register power-up is low

Q1_state[3] = AMPP_FUNCTION(A1L105, Q1L25);


--Q1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] at FF_X1_Y2_N5
--register power-up is low

Q1_state[5] = AMPP_FUNCTION(A1L105, Q1L27, GND);


--Q1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] at FF_X4_Y2_N29
--register power-up is low

Q1_state[7] = AMPP_FUNCTION(A1L105, Q1L29);


--Q1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] at FF_X1_Y2_N47
--register power-up is low

Q1_state[8] = AMPP_FUNCTION(A1L105, Q1L14);


--Q1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9] at FF_X1_Y2_N2
--register power-up is low

Q1_state[9] = AMPP_FUNCTION(A1L105, N1L116);


--Q1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] at FF_X4_Y2_N8
--register power-up is low

Q1_state[10] = AMPP_FUNCTION(A1L105, Q1L31);


--Q1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] at FF_X3_Y2_N50
--register power-up is low

Q1_state[12] = AMPP_FUNCTION(A1L105, Q1L33);


--Q1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14] at FF_X1_Y2_N41
--register power-up is low

Q1_state[14] = AMPP_FUNCTION(A1L105, Q1L35, GND);


--Q1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15] at FF_X3_Y2_N11
--register power-up is low

Q1_state[15] = AMPP_FUNCTION(A1L105, N1L149);


--N1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] at FF_X2_Y3_N14
--register power-up is low

N1_irf_reg[1][0] = AMPP_FUNCTION(A1L105, N1L60, !N1_clr_reg, GND);


--H1_splitter_nodes_receive_1[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3] at FF_X4_Y2_N38
--register power-up is low

H1_splitter_nodes_receive_1[3] = AMPP_FUNCTION(A1L105, N1L120, !N1_clr_reg, N1L119);


--N1_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] at FF_X2_Y1_N2
--register power-up is low

N1_irf_reg[2][0] = AMPP_FUNCTION(A1L105, N1L66, !N1_clr_reg, N1L64);


--N1_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] at FF_X2_Y1_N59
--register power-up is low

N1_irf_reg[2][1] = AMPP_FUNCTION(A1L105, N1L67, !N1_clr_reg, N1L64);


--N1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 at LABCELL_X4_Y1_N18
N1L30 = AMPP_FUNCTION(!Q1_state[4], !Q1_state[3]);


--N1_virtual_ir_tdo_sel_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] at FF_X1_Y2_N32
--register power-up is low

N1_virtual_ir_tdo_sel_reg[1] = AMPP_FUNCTION(A1L105, N1_irsr_reg[6], !N1_clr_reg, GND, N1L122);


--N1_virtual_ir_tdo_sel_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] at FF_X1_Y2_N11
--register power-up is low

N1_virtual_ir_tdo_sel_reg[0] = AMPP_FUNCTION(A1L105, N1_irsr_reg[5], !N1_clr_reg, GND, N1L122);


--N1L140 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 at LABCELL_X1_Y2_N9
N1L140 = AMPP_FUNCTION(!FB1_adapted_tdo, !N1_irsr_reg[0], !N1_virtual_ir_tdo_sel_reg[1], !N1_virtual_ir_tdo_sel_reg[0], !N1_virtual_ir_scan_reg);


--N1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] at FF_X2_Y2_N59
--register power-up is low

N1_irsr_reg[2] = AMPP_FUNCTION(A1L105, N1L85, !N1_clr_reg, N1L73);


--N1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] at FF_X2_Y2_N2
--register power-up is low

N1_irsr_reg[6] = AMPP_FUNCTION(A1L105, N1L80, !N1_clr_reg);


--N1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] at FF_X1_Y2_N13
--register power-up is low

N1_irsr_reg[5] = AMPP_FUNCTION(A1L105, N1L78, !N1_clr_reg, GND);


--N1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal11~0 at LABCELL_X1_Y2_N51
N1L28 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_irsr_reg[6]);


--P1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] at FF_X1_Y1_N55
--register power-up is low

P1_WORD_SR[0] = AMPP_FUNCTION(A1L105, P1L22, P1L17);


--N1L141 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 at LABCELL_X1_Y2_N54
N1L141 = AMPP_FUNCTION(!P1_WORD_SR[0], !N1L28, !N1_irsr_reg[1], !N1_irsr_reg[0], !N1_irsr_reg[2], !N1_virtual_ir_scan_reg);


--N1L142 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 at LABCELL_X1_Y2_N30
N1L142 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !RD1_sr[0], !FB1_adapted_tdo, !N1_irsr_reg[5], !N1_irsr_reg[6], !N1_virtual_ir_tdo_sel_reg[1]);


--N1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg at FF_X1_Y2_N37
--register power-up is low

N1_tdo_bypass_reg = AMPP_FUNCTION(A1L105, N1L139, GND);


--N1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] at FF_X1_Y3_N41
--register power-up is low

N1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L105, N1L36, N1L30);


--N1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] at FF_X4_Y1_N37
--register power-up is low

N1_design_hash_reg[0] = AMPP_FUNCTION(A1L105, N1L16, N1L9);


--N1L143 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 at LABCELL_X1_Y2_N6
N1L143 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1_hub_minor_ver_reg[0], !N1_design_hash_reg[0]);


--N1L144 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 at LABCELL_X2_Y3_N6
N1L144 = AMPP_FUNCTION(!N1L74Q, !N1_irsr_reg[1]);


--N1L145 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 at LABCELL_X1_Y2_N27
N1L145 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[2], !N1_irsr_reg[0], !N1_virtual_ir_scan_reg, !N1_irsr_reg[5], !N1_irsr_reg[1]);


--N1L146 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 at LABCELL_X1_Y2_N36
N1L146 = AMPP_FUNCTION(!N1L30, !N1L145, !N1L144, !Q1_state[8], !N1_tdo_bypass_reg, !N1L143);


--N1L147 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 at LABCELL_X1_Y2_N48
N1L147 = AMPP_FUNCTION(!N1L30, !N1L141, !N1L142, !N1L146, !N1L140);


--N1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] at FF_X1_Y2_N59
--register power-up is low

N1_hub_mode_reg[1] = AMPP_FUNCTION(A1L105, N1L43, !N1_clr_reg, GND);


--N1L117 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0 at LABCELL_X4_Y2_N33
N1L117 = AMPP_FUNCTION(!Q1_state[2], !A1L108, !N1_hub_mode_reg[1]);


--N1L118 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1 at LABCELL_X4_Y2_N42
N1L118 = AMPP_FUNCTION(!N1L117, !A1L106, !N1_irsr_reg[5], !N1_irsr_reg[6], !A1L108, !Q1_state[4]);


--N1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg at FF_X3_Y2_N26
--register power-up is low

N1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L105, N1L25, Q1_state[0], N1L149);


--N1L119 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2 at MLABCELL_X3_Y2_N36
N1L119 = AMPP_FUNCTION(!Q1_state[2], !Q1_state[15], !N1_virtual_dr_scan_reg, !N1_virtual_ir_scan_reg, !Q1_state[4], !A1L108);


--N1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] at FF_X3_Y1_N37
--register power-up is low

N1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[2], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] at FF_X3_Y1_N31
--register power-up is low

N1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[5], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] at FF_X3_Y1_N50
--register power-up is low

N1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[4], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] at FF_X3_Y1_N40
--register power-up is low

N1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L105, N1L94, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] at FF_X3_Y1_N52
--register power-up is low

N1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L105, N1L91, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] at FF_X3_Y1_N11
--register power-up is low

N1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L105, A1L106, Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] at FF_X3_Y1_N7
--register power-up is low

N1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[9], Q1_state[0], GND, Q1_state[11]);


--N1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] at FF_X3_Y1_N4
--register power-up is low

N1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L105, N1L101, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] at FF_X3_Y1_N1
--register power-up is low

N1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L105, N1L99, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] at FF_X3_Y1_N35
--register power-up is low

N1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L105, N1_jtag_ir_reg[6], Q1_state[0], GND, Q1_state[11]);


--N1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0 at MLABCELL_X3_Y1_N33
N1L24 = AMPP_FUNCTION(!N1_jtag_ir_reg[7], !N1_jtag_ir_reg[9], !N1_jtag_ir_reg[8], !N1_jtag_ir_reg[6], !N1_jtag_ir_reg[5]);


--N1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0 at MLABCELL_X3_Y2_N30
N1L26 = AMPP_FUNCTION(!N1_jtag_ir_reg[3], !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[4], !N1L24, !N1_jtag_ir_reg[2], !N1_jtag_ir_reg[1]);


--N1L149 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 at MLABCELL_X3_Y2_N9
N1L149 = AMPP_FUNCTION(!A1L108, !Q1_state[12], !Q1_state[14]);


--N1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] at FF_X2_Y2_N38
--register power-up is low

N1_hub_mode_reg[2] = AMPP_FUNCTION(A1L105, N1L47, N1_virtual_ir_scan_reg);


--N1L2 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 at MLABCELL_X3_Y2_N12
N1L2 = AMPP_FUNCTION(!Q1_state[1], !N1_hub_mode_reg[2]);


--Q1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0 at LABCELL_X4_Y2_N12
Q1L22 = AMPP_FUNCTION(!Q1_state[0], !A1L108, !Q1_state[9], !Q1_tms_cnt[2]);


--Q1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1 at MLABCELL_X3_Y2_N3
Q1L23 = AMPP_FUNCTION(!Q1_state[1], !Q1_state[15], !Q1_state[0], !Q1_state[8]);


--Q1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2 at MLABCELL_X3_Y2_N6
Q1L24 = AMPP_FUNCTION(!A1L108, !Q1_state[15], !Q1_state[1], !Q1_state[8]);


--Q1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3 at MLABCELL_X3_Y2_N54
Q1L25 = AMPP_FUNCTION(!A1L108, !Q1_state[2]);


--Q1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4 at LABCELL_X4_Y1_N21
Q1L26 = AMPP_FUNCTION(!Q1_state[4], !Q1_state[3], !Q1_state[7]);


--Q1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5 at LABCELL_X4_Y2_N48
Q1L27 = AMPP_FUNCTION(!A1L108, !Q1_state[3], !Q1_state[4]);


--Q1L28 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6 at LABCELL_X4_Y2_N24
Q1L28 = AMPP_FUNCTION(!Q1_state[6], !Q1_state[5]);


--Q1L29 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7 at LABCELL_X4_Y2_N27
Q1L29 = AMPP_FUNCTION(!Q1_state[6], !A1L108);


--Q1L30 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8 at LABCELL_X4_Y2_N54
Q1L30 = AMPP_FUNCTION(!A1L108, !Q1_state[7], !Q1_state[5]);


--N1L116 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 at LABCELL_X1_Y2_N0
N1L116 = AMPP_FUNCTION(!Q1_state[2], !A1L108);


--Q1L31 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9 at LABCELL_X4_Y2_N6
Q1L31 = AMPP_FUNCTION(!A1L108, !Q1_state[9]);


--Q1L32 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10 at LABCELL_X4_Y2_N3
Q1L32 = AMPP_FUNCTION(!Q1_state[14], !Q1_state[10], !Q1_state[11]);


--Q1L33 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11 at MLABCELL_X3_Y2_N48
Q1L33 = AMPP_FUNCTION(!Q1_state[10], !A1L108, !Q1_state[11]);


--Q1L34 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12 at LABCELL_X4_Y2_N57
Q1L34 = AMPP_FUNCTION(!Q1_state[12], !Q1_state[13]);


--Q1L35 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13 at LABCELL_X4_Y2_N51
Q1L35 = AMPP_FUNCTION(!A1L108, !Q1_state[13]);


--N1_shadow_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] at FF_X1_Y2_N26
--register power-up is low

N1_shadow_irf_reg[1][0] = AMPP_FUNCTION(A1L105, N1L128, !N1_clr_reg, GND);


--N1L58 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 at LABCELL_X2_Y3_N15
N1L58 = AMPP_FUNCTION(!N1_irsr_reg[5], !N1_irsr_reg[0], !N1_irsr_reg[1], !N1L74Q, !N1_shadow_irf_reg[1][0], !N1_hub_mode_reg[1]);


--N1L131 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 at LABCELL_X4_Y2_N9
N1L131 = AMPP_FUNCTION(!Q1_state[3], !A1L108, !Q1_state[5], !Q1_state[7], !N1_virtual_ir_scan_reg);


--N1L59 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 at LABCELL_X2_Y3_N0
N1L59 = AMPP_FUNCTION(!N1_shadow_irf_reg[1][0], !N1_hub_mode_reg[1], !N1_irsr_reg[5], !N1_irf_reg[1][0], !N1_irsr_reg[1], !N1L74Q);


--N1L60 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 at LABCELL_X2_Y3_N54
N1L60 = AMPP_FUNCTION(!N1_irf_reg[1][0], !N1_irsr_reg[6], !N1L131, !N1L58, !N1L59, !N1_irsr_reg[0]);


--N1L120 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3 at LABCELL_X4_Y2_N36
N1L120 = AMPP_FUNCTION(!N1L117, !A1L106, !N1_irsr_reg[5], !N1_irsr_reg[6], !A1L108, !Q1_state[4]);


--N1_shadow_irf_reg[2][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] at FF_X2_Y1_N29
--register power-up is low

N1_shadow_irf_reg[2][0] = AMPP_FUNCTION(A1L105, N1L134, !N1_clr_reg, N1L132);


--N1L66 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 at LABCELL_X2_Y1_N0
N1L66 = AMPP_FUNCTION(!N1_irsr_reg[0], !N1_hub_mode_reg[1], !N1_shadow_irf_reg[2][0]);


--Q1L36 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14 at LABCELL_X4_Y2_N30
Q1L36 = AMPP_FUNCTION(!Q1_state[7], !Q1_state[5]);


--N1L63 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~4 at LABCELL_X1_Y2_N15
N1L63 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_hub_mode_reg[1], !N1_irsr_reg[2], !N1_irsr_reg[6], !N1_irsr_reg[5], !N1_irsr_reg[0]);


--N1L64 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5 at MLABCELL_X3_Y2_N15
N1L64 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_ir_scan_reg, !N1L63, !A1L108, !Q1L36);


--N1_shadow_irf_reg[2][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] at FF_X2_Y1_N31
--register power-up is low

N1_shadow_irf_reg[2][1] = AMPP_FUNCTION(A1L105, N1L135, !N1_clr_reg, N1L132);


--N1L67 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 at LABCELL_X2_Y1_N57
N1L67 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_hub_mode_reg[1], !N1_shadow_irf_reg[2][1]);


--N1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] at FF_X1_Y2_N23
--register power-up is low

N1_hub_mode_reg[0] = AMPP_FUNCTION(A1L105, N1L48, !N1_clr_reg, GND, N1L122);


--N1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] at FF_X2_Y2_N34
--register power-up is low

N1_irsr_reg[4] = AMPP_FUNCTION(A1L105, N1L87, !N1_clr_reg, N1L73);


--N1L84 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 at LABCELL_X2_Y3_N24
N1L84 = AMPP_FUNCTION(!RD1_ir_out[0], !N1_irsr_reg[4], !N1_hub_mode_reg[0], !N1_irsr_reg[6], !N1_irf_reg[1][0]);


--N1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] at FF_X2_Y2_N26
--register power-up is low

N1_irsr_reg[3] = AMPP_FUNCTION(A1L105, N1L88, !N1_clr_reg, N1L73);


--N1L72 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1 at LABCELL_X2_Y3_N51
N1L72 = AMPP_FUNCTION(!N1_irsr_reg[6], !N1_irsr_reg[4], !N1_irsr_reg[5], !N1_irsr_reg[3], !N1_hub_mode_reg[0]);


--N1L73 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 at LABCELL_X2_Y3_N21
N1L73 = AMPP_FUNCTION(!Q1_state[3], !N1_virtual_ir_scan_reg, !Q1_state[4], !N1L72);


--N1L122 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 at MLABCELL_X3_Y2_N57
N1L122 = AMPP_FUNCTION(!A1L108, !Q1_state[5], !Q1_state[7], !N1_virtual_ir_scan_reg);


--N1L85 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 at LABCELL_X2_Y2_N57
N1L85 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[3]);


--N1L86 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 at LABCELL_X2_Y3_N30
N1L86 = AMPP_FUNCTION(!N1_hub_mode_reg[0], !N1_irsr_reg[4], !RD1_ir_out[1], !N1_irsr_reg[6]);


--N1L78 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 at MLABCELL_X3_Y2_N51
N1L78 = AMPP_FUNCTION(!Q1_state[4], !N1_irsr_reg[5], !N1_virtual_ir_scan_reg, !Q1_state[3], !N1_irsr_reg[6]);


--P1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1] at FF_X1_Y1_N49
--register power-up is low

P1_WORD_SR[1] = AMPP_FUNCTION(A1L105, P1L24, P1L17);


--P1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal at LABCELL_X2_Y1_N15
P1_clear_signal = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[8]);


--P1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] at FF_X1_Y1_N47
--register power-up is low

P1_word_counter[3] = AMPP_FUNCTION(A1L105, P1L10, GND, P1L8);


--P1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] at FF_X1_Y1_N2
--register power-up is low

P1_word_counter[4] = AMPP_FUNCTION(A1L105, P1L11, GND, P1L8);


--P1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] at FF_X1_Y1_N32
--register power-up is low

P1_word_counter[1] = AMPP_FUNCTION(A1L105, P1L12, GND, P1L8);


--P1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] at FF_X1_Y1_N35
--register power-up is low

P1_word_counter[0] = AMPP_FUNCTION(A1L105, P1L13, GND, P1L8);


--P1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] at FF_X1_Y1_N5
--register power-up is low

P1_word_counter[2] = AMPP_FUNCTION(A1L105, P1L14, GND, P1L8);


--P1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0 at LABCELL_X1_Y1_N42
P1L21 = AMPP_FUNCTION(!P1_word_counter[1], !P1_word_counter[4], !P1_word_counter[2], !P1_word_counter[0]);


--P1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~1 at LABCELL_X1_Y1_N54
P1L22 = AMPP_FUNCTION(!P1_clear_signal, !P1L21, !P1_WORD_SR[1], !Q1_state[4], !P1_word_counter[3]);


--P1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2 at LABCELL_X2_Y1_N18
P1L17 = AMPP_FUNCTION(!Q1_state[4], !Q1_state[8], !N1_virtual_ir_scan_reg, !N1_virtual_dr_scan_reg, !Q1_state[3]);


--N1L139 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 at LABCELL_X4_Y2_N0
N1L139 = AMPP_FUNCTION(!A1L106, !N1_tdo_bypass_reg, !Q1_state[4]);


--N1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] at FF_X1_Y3_N31
--register power-up is low

N1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L105, N1L37, N1L30);


--N1L36 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 at LABCELL_X1_Y3_N39
N1L36 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[1]);


--N1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] at FF_X3_Y1_N47
--register power-up is low

N1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L105, N1L111, GND, N1L107);


--N1L4 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 at MLABCELL_X6_Y1_N12
N1L4 = AMPP_FUNCTION(!N1_virtual_dr_scan_reg, !Q1_state[3]);


--N1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] at FF_X3_Y1_N29
--register power-up is low

N1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L105, N1L112, GND, N1L107);


--N1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] at FF_X3_Y1_N59
--register power-up is low

N1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L105, N1L115, GND, N1L107);


--N1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] at FF_X3_Y1_N56
--register power-up is low

N1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L105, N1L113, GND, N1L107);


--N1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] at FF_X3_Y1_N26
--register power-up is low

N1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L105, N1L114, GND, N1L107);


--N1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 at MLABCELL_X3_Y1_N24
N1L8 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[3]);


--N1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] at FF_X4_Y1_N32
--register power-up is low

N1_design_hash_reg[1] = AMPP_FUNCTION(A1L105, N1L19, N1L9);


--H1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0] at FF_X4_Y1_N2
--register power-up is low

H1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[0], GND, H1L6);


--N1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1 at LABCELL_X4_Y1_N0
N1L13 = AMPP_FUNCTION(!N1_virtual_dr_scan_reg, !Q1_state[3], !H1_sldfabric_ident_writedata[0], !N1_design_hash_reg[1]);


--N1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2 at LABCELL_X4_Y1_N57
N1L14 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0]);


--N1L15 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3 at MLABCELL_X3_Y1_N27
N1L15 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[0]);


--N1L16 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 at LABCELL_X4_Y1_N36
N1L16 = AMPP_FUNCTION(!N1L13, !N1L8, !N1L4, !N1L14, !N1_mixer_addr_reg_internal[4], !N1L15);


--N1L9 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~5 at LABCELL_X4_Y1_N51
N1L9 = AMPP_FUNCTION(!Q1_state[3], !Q1_state[4], !N1_virtual_dr_scan_reg);


--N1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 at LABCELL_X1_Y2_N18
N1L43 = AMPP_FUNCTION(!N1_irsr_reg[1], !N1_irsr_reg[0], !N1L28, !N1_irsr_reg[2], !N1_hub_mode_reg[1], !N1L122);


--N1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1 at MLABCELL_X3_Y2_N24
N1L25 = AMPP_FUNCTION(!N1_jtag_ir_reg[3], !N1_jtag_ir_reg[0], !N1_jtag_ir_reg[4], !N1L24, !N1_jtag_ir_reg[2], !N1_jtag_ir_reg[1]);


--N1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg at FF_X3_Y2_N59
--register power-up is low

N1_reset_ena_reg = AMPP_FUNCTION(A1L105, N1L122);


--N1L45 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1 at LABCELL_X2_Y3_N9
N1L45 = AMPP_FUNCTION(!N1L74Q, !N1_irsr_reg[1], !N1_irsr_reg[6], !N1_irsr_reg[5]);


--N1L46 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 at MLABCELL_X3_Y2_N42
N1L46 = AMPP_FUNCTION(!N1L45, !N1_irsr_reg[0], !N1_hub_mode_reg[1], !N1_reset_ena_reg, !N1_hub_mode_reg[2]);


--Q1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] at FF_X4_Y2_N53
--register power-up is low

Q1_tms_cnt[0] = AMPP_FUNCTION(A1L105, Q1L42, GND);


--Q1L41 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0 at LABCELL_X4_Y2_N15
Q1L41 = AMPP_FUNCTION(!Q1_tms_cnt[2], !Q1_tms_cnt[1], !Q1_tms_cnt[0]);


--N1L125 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1 at LABCELL_X2_Y3_N18
N1L125 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_mode_reg[1]);


--N1L126 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 at LABCELL_X2_Y3_N36
N1L126 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_mode_reg[1], !N1_irsr_reg[5], !N1_irsr_reg[6]);


--N1L127 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 at LABCELL_X2_Y3_N39
N1L127 = AMPP_FUNCTION(!Q1_state[3], !N1_irsr_reg[0], !N1_irf_reg[1][0]);


--N1L128 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 at LABCELL_X2_Y3_N42
N1L128 = AMPP_FUNCTION(!N1L126, !N1L127, !N1L125, !N1_shadow_irf_reg[1][0], !Q1L30, !N1_virtual_ir_scan_reg);


--N1L134 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 at LABCELL_X2_Y1_N27
N1L134 = AMPP_FUNCTION(!N1_irsr_reg[0], !Q1_state[3], !N1_irf_reg[2][0]);


--N1L132 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6 at MLABCELL_X3_Y2_N18
N1L132 = AMPP_FUNCTION(!Q1L36, !N1_virtual_ir_scan_reg, !N1_hub_mode_reg[1], !N1_irsr_reg[6], !Q1_state[3], !A1L108);


--N1L135 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 at LABCELL_X2_Y1_N30
N1L135 = AMPP_FUNCTION(!N1_irsr_reg[1], !Q1_state[3], !N1_irf_reg[2][1]);


--N1L48 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3 at LABCELL_X2_Y2_N42
N1L48 = AMPP_FUNCTION(!N1L74Q, !N1_irsr_reg[5], !N1_irsr_reg[0], !N1_irsr_reg[1], !N1_irsr_reg[6]);


--N1L87 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6 at LABCELL_X2_Y2_N33
N1L87 = AMPP_FUNCTION(!N1_irsr_reg[5], !Q1_state[3]);


--N1L88 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7 at LABCELL_X2_Y2_N24
N1L88 = AMPP_FUNCTION(!N1_irsr_reg[4], !Q1_state[3]);


--P1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2] at FF_X1_Y1_N37
--register power-up is low

P1_WORD_SR[2] = AMPP_FUNCTION(A1L105, P1L27, P1L17);


--P1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3 at LABCELL_X1_Y1_N33
P1L23 = AMPP_FUNCTION(!P1_word_counter[4], !P1_word_counter[0]);


--P1L24 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4 at LABCELL_X1_Y1_N48
P1L24 = AMPP_FUNCTION(!Q1_state[4], !P1L23, !P1_clear_signal, !P1_WORD_SR[2], !P1_word_counter[1], !P1L6Q);


--P1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0 at LABCELL_X2_Y1_N48
P1L10 = AMPP_FUNCTION(!P1L6Q, !P1_word_counter[1], !P1_word_counter[4], !P1_clear_signal, !P1_word_counter[0], !P1_word_counter[3]);


--P1L8 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1 at LABCELL_X2_Y1_N21
P1L8 = AMPP_FUNCTION(!Q1_state[4], !Q1_state[8], !Q1_state[3], !N1_virtual_dr_scan_reg, !N1_virtual_ir_scan_reg);


--P1L11 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2 at LABCELL_X1_Y1_N6
P1L11 = AMPP_FUNCTION(!P1_word_counter[4], !P1_word_counter[1], !P1_word_counter[0], !P1_word_counter[3], !P1_clear_signal, !P1L6Q);


--P1L12 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3 at LABCELL_X1_Y1_N24
P1L12 = AMPP_FUNCTION(!P1_word_counter[0], !P1_word_counter[1], !P1_clear_signal);


--P1L13 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4 at LABCELL_X1_Y1_N0
P1L13 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[1], !P1_word_counter[2], !P1_word_counter[0], !P1_word_counter[4], !P1_word_counter[3]);


--P1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5 at LABCELL_X1_Y1_N57
P1L14 = AMPP_FUNCTION(!P1_clear_signal, !P1_word_counter[1], !P1_word_counter[2], !P1_word_counter[0]);


--N1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] at FF_X1_Y3_N52
--register power-up is low

N1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L105, N1L38, N1L30);


--N1L37 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 at LABCELL_X1_Y3_N30
N1L37 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[2]);


--N1L111 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0 at LABCELL_X4_Y1_N24
N1L111 = AMPP_FUNCTION(!P1_clear_signal, !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3]);


--N1L107 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1 at LABCELL_X2_Y1_N6
N1L107 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[8], !N1_virtual_dr_scan_reg, !Q1_state[3]);


--N1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal8~0 at MLABCELL_X3_Y1_N54
N1L27 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[2]);


--N1L112 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2 at LABCELL_X4_Y1_N42
N1L112 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[0], !P1_clear_signal, !N1L27);


--N1L113 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3 at LABCELL_X4_Y1_N15
N1L113 = AMPP_FUNCTION(!P1_clear_signal, !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0]);


--N1L114 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4 at LABCELL_X4_Y1_N48
N1L114 = AMPP_FUNCTION(!P1_clear_signal, !N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[3]);


--N1L17 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 at MLABCELL_X3_Y1_N57
N1L17 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[2]);


--N1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] at FF_X4_Y1_N8
--register power-up is low

N1_design_hash_reg[2] = AMPP_FUNCTION(A1L105, N1L21, N1L9);


--H1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1] at FF_X4_Y1_N5
--register power-up is low

H1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[1], GND, H1L6);


--N1L18 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 at LABCELL_X4_Y1_N3
N1L18 = AMPP_FUNCTION(!N1_virtual_dr_scan_reg, !Q1_state[3], !H1_sldfabric_ident_writedata[1], !N1_design_hash_reg[2]);


--N1L19 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 at LABCELL_X4_Y1_N30
N1L19 = AMPP_FUNCTION(!N1L27, !N1L8, !N1L17, !N1_mixer_addr_reg_internal[4], !N1L4, !N1L18);


--N1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] at FF_X1_Y1_N22
--register power-up is low

N1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[1], GND, N1L51);


--H1L6 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0 at MLABCELL_X3_Y2_N45
H1L6 = AMPP_FUNCTION(!N1L45, !N1_irsr_reg[0], !Q1_state[8], !Q1_state[4], !N1_virtual_dr_scan_reg);


--Q1L42 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1 at LABCELL_X4_Y2_N21
Q1L42 = AMPP_FUNCTION(!Q1_tms_cnt[0], !A1L108);


--Q1L43 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2 at LABCELL_X4_Y2_N18
Q1L43 = AMPP_FUNCTION(!Q1_tms_cnt[0], !Q1_tms_cnt[1]);


--P1L25 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5 at LABCELL_X1_Y1_N30
P1L25 = AMPP_FUNCTION(!Q1_state[4], !Q1_state[8], !P1_word_counter[2], !P1_word_counter[1], !N1_virtual_ir_scan_reg);


--P1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] at FF_X1_Y1_N13
--register power-up is low

P1_WORD_SR[3] = AMPP_FUNCTION(A1L105, P1L28, P1L17);


--P1L26 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6 at LABCELL_X1_Y1_N45
P1L26 = AMPP_FUNCTION(!P1_word_counter[4], !P1_word_counter[1], !P1_word_counter[3], !P1L6Q);


--P1L27 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7 at LABCELL_X1_Y1_N36
P1L27 = AMPP_FUNCTION(!P1L25, !P1L26, !P1_clear_signal, !P1_word_counter[0], !Q1_state[4], !P1_WORD_SR[3]);


--N1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] at FF_X1_Y3_N55
--register power-up is low

N1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L105, N1L39, N1L30);


--N1L38 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 at LABCELL_X1_Y3_N51
N1L38 = AMPP_FUNCTION(!Q1_state[3], !N1_hub_minor_ver_reg[3]);


--N1L10 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~9 at MLABCELL_X3_Y1_N45
N1L10 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[3]);


--N1L20 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 at LABCELL_X4_Y1_N45
N1L20 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[0], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[2]);


--N1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] at FF_X4_Y1_N10
--register power-up is low

N1_design_hash_reg[3] = AMPP_FUNCTION(A1L105, N1L23, N1L9);


--H1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2] at FF_X4_Y1_N13
--register power-up is low

H1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[2], GND, H1L6);


--N1L21 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 at LABCELL_X4_Y1_N6
N1L21 = AMPP_FUNCTION(!N1L4, !N1L10, !N1_design_hash_reg[3], !H1_sldfabric_ident_writedata[2], !N1L20);


--N1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] at FF_X1_Y1_N19
--register power-up is low

N1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L105, N1L53, N1L51);


--N1L51 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 at LABCELL_X2_Y2_N48
N1L51 = AMPP_FUNCTION(!N1L28, !N1_irsr_reg[1], !N1L74Q, !N1_irsr_reg[0], !Q1_state[4], !N1_virtual_dr_scan_reg);


--N1L39 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 at LABCELL_X1_Y3_N54
N1L39 = AMPP_FUNCTION(!Q1_state[3], !A1L106);


--N1L22 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 at LABCELL_X4_Y1_N54
N1L22 = AMPP_FUNCTION(!N1_mixer_addr_reg_internal[2], !N1_mixer_addr_reg_internal[3], !N1_mixer_addr_reg_internal[4], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0]);


--H1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3] at FF_X4_Y1_N17
--register power-up is low

H1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[3], GND, H1L6);


--N1L23 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 at LABCELL_X4_Y1_N9
N1L23 = AMPP_FUNCTION(!N1L4, !N1L10, !A1L106, !H1_sldfabric_ident_writedata[3], !N1L22);


--N1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] at FF_X1_Y1_N28
--register power-up is low

N1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L105, N1_identity_contrib_shift_reg[3], GND, N1L51);


--N1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] at FF_X1_Y1_N11
--register power-up is low

N1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L105, A1L106, GND, N1L51);


--N1L115 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5 at LABCELL_X2_Y1_N9
N1L115 = AMPP_FUNCTION(!N1_virtual_ir_scan_reg, !Q1_state[8], !N1_mixer_addr_reg_internal[1], !N1_mixer_addr_reg_internal[0]);


--N1L94 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 at MLABCELL_X3_Y1_N39
N1L94 = AMPP_FUNCTION(!N1_jtag_ir_reg[3]);


--N1L91 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 at MLABCELL_X3_Y1_N51
N1L91 = AMPP_FUNCTION(!N1_jtag_ir_reg[1]);






--SW[0] is SW[0] at PIN_AB12
SW[0] = INPUT();



--SW[1] is SW[1] at PIN_AC12
SW[1] = INPUT();



--SW[2] is SW[2] at PIN_AF9
SW[2] = INPUT();



--SW[3] is SW[3] at PIN_AF10
SW[3] = INPUT();



--SW[4] is SW[4] at PIN_AD11
SW[4] = INPUT();



--SW[5] is SW[5] at PIN_AD12
SW[5] = INPUT();



--SW[6] is SW[6] at PIN_AE11
SW[6] = INPUT();



--SW[7] is SW[7] at PIN_AC9
SW[7] = INPUT();



--SW[8] is SW[8] at PIN_AD10
SW[8] = INPUT();



--SW[9] is SW[9] at PIN_AE12
SW[9] = INPUT();



--KEY[2] is KEY[2] at PIN_W15
KEY[2] = INPUT();



--KEY[3] is KEY[3] at PIN_Y16
KEY[3] = INPUT();


--A1L218 is LEDR[0]~output at IOOBUF_X52_Y0_N2
A1L218 = OUTPUT_BUFFER.O(.I(W1_data_out[0]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[0] is LEDR[0] at PIN_V16
LEDR[0] = OUTPUT();


--A1L220 is LEDR[1]~output at IOOBUF_X52_Y0_N19
A1L220 = OUTPUT_BUFFER.O(.I(W1_data_out[1]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[1] is LEDR[1] at PIN_W16
LEDR[1] = OUTPUT();


--A1L222 is LEDR[2]~output at IOOBUF_X60_Y0_N2
A1L222 = OUTPUT_BUFFER.O(.I(W1L8Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[2] is LEDR[2] at PIN_V17
LEDR[2] = OUTPUT();


--A1L224 is LEDR[3]~output at IOOBUF_X80_Y0_N2
A1L224 = OUTPUT_BUFFER.O(.I(W1_data_out[3]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[3] is LEDR[3] at PIN_V18
LEDR[3] = OUTPUT();


--A1L226 is LEDR[4]~output at IOOBUF_X60_Y0_N19
A1L226 = OUTPUT_BUFFER.O(.I(W1_data_out[4]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[4] is LEDR[4] at PIN_W17
LEDR[4] = OUTPUT();


--A1L228 is LEDR[5]~output at IOOBUF_X80_Y0_N19
A1L228 = OUTPUT_BUFFER.O(.I(W1_data_out[5]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[5] is LEDR[5] at PIN_W19
LEDR[5] = OUTPUT();


--A1L230 is LEDR[6]~output at IOOBUF_X84_Y0_N2
A1L230 = OUTPUT_BUFFER.O(.I(W1L13Q), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[6] is LEDR[6] at PIN_Y19
LEDR[6] = OUTPUT();


--A1L232 is LEDR[7]~output at IOOBUF_X89_Y6_N5
A1L232 = OUTPUT_BUFFER.O(.I(W1_data_out[7]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[7] is LEDR[7] at PIN_W20
LEDR[7] = OUTPUT();


--A1L234 is LEDR[8]~output at IOOBUF_X89_Y8_N5
A1L234 = OUTPUT_BUFFER.O(.I(cntr[24]), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[8] is LEDR[8] at PIN_W21
LEDR[8] = OUTPUT();


--A1L236 is LEDR[9]~output at IOOBUF_X89_Y6_N22
A1L236 = OUTPUT_BUFFER.O(.I(GND), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--LEDR[9] is LEDR[9] at PIN_Y21
LEDR[9] = OUTPUT();


--A1L122 is CLOCK_50~input at IOIBUF_X32_Y0_N1
A1L122 = INPUT_BUFFER(.I(CLOCK_50), );


--CLOCK_50 is CLOCK_50 at PIN_AF14
CLOCK_50 = INPUT();


--A1L209 is KEY[0]~input at IOIBUF_X36_Y0_N1
A1L209 = INPUT_BUFFER(.I(KEY[0]), );


--KEY[0] is KEY[0] at PIN_AA14
KEY[0] = INPUT();


--A1L211 is KEY[1]~input at IOIBUF_X36_Y0_N18
A1L211 = INPUT_BUFFER(.I(KEY[1]), );


--KEY[1] is KEY[1] at PIN_AA15
KEY[1] = INPUT();










--A1L123 is CLOCK_50~inputCLKENA0 at CLKCTRL_G6
A1L123 = cyclonev_clkena(.INCLK = A1L122) WITH (clock_type = "Global Clock", ena_register_mode = "always enabled");


--VC1L1047 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]~feeder at MLABCELL_X15_Y8_N18
VC1L1047 = ( AD2_q_b[0] );


--VC1L1063 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]~feeder at MLABCELL_X25_Y8_N21
VC1L1063 = ( AD2_q_b[0] );


--VC1L693 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]~feeder at LABCELL_X19_Y7_N48
VC1L693 = VC1L62;


--VC1L711 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]~feeder at MLABCELL_X21_Y7_N12
VC1L711 = VC1L74;


--VC1L709 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]~feeder at MLABCELL_X21_Y7_N45
VC1L709 = ( VC1L78 );


--VC1L707 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]~feeder at MLABCELL_X21_Y7_N36
VC1L707 = VC1L82;


--VC1L705 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]~feeder at LABCELL_X19_Y7_N45
VC1L705 = ( VC1L86 );


--VC1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]~feeder at LABCELL_X19_Y7_N42
VC1L703 = VC1L90;


--VC1L701 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]~feeder at LABCELL_X19_Y7_N57
VC1L701 = VC1L94;


--VC1L699 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]~feeder at LABCELL_X19_Y7_N51
VC1L699 = ( VC1L98 );


--VC1L696 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]~feeder at LABCELL_X19_Y7_N54
VC1L696 = VC1L102;


--VC1L689 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]~feeder at MLABCELL_X21_Y7_N9
VC1L689 = ( VC1L106 );


--VC1L691 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]~feeder at MLABCELL_X21_Y7_N24
VC1L691 = ( VC1L110 );


--VC1L1065 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]~feeder at MLABCELL_X25_Y8_N51
VC1L1065 = ( AD2_q_b[1] );


--VC1L1049 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]~feeder at LABCELL_X19_Y8_N36
VC1L1049 = AD2_q_b[1];


--VC1L1051 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]~feeder at LABCELL_X19_Y8_N30
VC1L1051 = AD2_q_b[2];


--VC1L1067 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]~feeder at MLABCELL_X25_Y8_N48
VC1L1067 = AD2_q_b[2];


--VC1L1069 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]~feeder at MLABCELL_X25_Y8_N36
VC1L1069 = AD2_q_b[3];


--VC1L1053 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]~feeder at LABCELL_X19_Y8_N12
VC1L1053 = ( AD2_q_b[3] );


--VC1L1071 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]~feeder at MLABCELL_X25_Y8_N57
VC1L1071 = AD2_q_b[4];


--VC1L1055 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]~feeder at LABCELL_X9_Y8_N0
VC1L1055 = ( AD2_q_b[4] );


--VC1L1039 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]~feeder at LABCELL_X9_Y8_N51
VC1L1039 = ( AD2_q_b[4] );


--VC1L1073 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]~feeder at MLABCELL_X25_Y8_N54
VC1L1073 = AD2_q_b[5];


--VC1L1057 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]~feeder at LABCELL_X19_Y8_N6
VC1L1057 = ( AD2_q_b[5] );


--VC1L1041 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]~feeder at LABCELL_X11_Y8_N57
VC1L1041 = ( AD2_q_b[5] );


--VC1L1075 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]~feeder at MLABCELL_X25_Y8_N27
VC1L1075 = ( AD2_q_b[6] );


--VC1L1059 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]~feeder at MLABCELL_X15_Y8_N48
VC1L1059 = ( AD2_q_b[6] );


--VC1L1061 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]~feeder at LABCELL_X11_Y8_N24
VC1L1061 = AD2_q_b[7];


--VC1L1045 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]~feeder at LABCELL_X9_Y8_N54
VC1L1045 = ( AD2_q_b[7] );


--VC1L1077 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]~feeder at MLABCELL_X25_Y8_N18
VC1L1077 = AD2_q_b[7];


--FB1L98 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder at MLABCELL_X3_Y5_N39
FB1L98 = AMPP_FUNCTION(!FB1_td_shift[9]);


--QD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder at MLABCELL_X3_Y4_N18
QD1L9 = RD1_sr[2];


--VC1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~feeder at LABCELL_X27_Y7_N27
VC1L530 = VC1_D_iw[12];


--VC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]~feeder at LABCELL_X27_Y7_N24
VC1L534 = VC1_D_iw[14];


--VC1L541 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~feeder at LABCELL_X27_Y7_N12
VC1L541 = VC1_D_iw[17];


--QD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder at MLABCELL_X3_Y4_N21
QD1L11 = RD1_sr[3];


--VC1L499 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]~feeder at LABCELL_X30_Y7_N24
VC1L499 = ( AD1_q_b[17] );


--VC1L517 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]~feeder at LABCELL_X30_Y7_N27
VC1L517 = ( AD1_q_b[30] );


--VC1L513 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]~feeder at LABCELL_X30_Y7_N45
VC1L513 = ( AD1_q_b[28] );


--QD1L33 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder at LABCELL_X4_Y3_N51
QD1L33 = ( RD1_sr[17] );


--QD1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder at LABCELL_X1_Y4_N9
QD1L41 = ( RD1_sr[21] );


--QD1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]~feeder at LABCELL_X1_Y4_N0
QD1L39 = ( RD1_sr[20] );


--QD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder at LABCELL_X1_Y4_N6
QD1L35 = ( RD1_sr[18] );


--QD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder at LABCELL_X1_Y4_N18
QD1L52 = ( RD1_sr[29] );


--QD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder at LABCELL_X1_Y4_N3
QD1L54 = ( RD1_sr[30] );


--QD1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder at LABCELL_X1_Y4_N21
QD1L37 = ( RD1_sr[19] );


--QD1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder at LABCELL_X4_Y3_N15
QD1L44 = ( RD1_sr[23] );


--QD1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder at LABCELL_X7_Y5_N42
QD1L46 = ( RD1_sr[24] );


--QD1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder at MLABCELL_X6_Y4_N6
QD1L18 = ( RD1_sr[8] );


--QD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder at MLABCELL_X3_Y4_N54
QD1L28 = ( RD1_sr[14] );


--QD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder at MLABCELL_X3_Y4_N51
QD1L24 = RD1_sr[12];


--QD1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder at MLABCELL_X3_Y4_N48
QD1L26 = RD1_sr[13];


--QD1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder at MLABCELL_X3_Y4_N57
QD1L22 = ( RD1_sr[11] );


--TD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder at MLABCELL_X15_Y7_N18
TD1L2 = ( BE1_r_sync_rst );


--A1L207 is key0_d3~feeder at LABCELL_X45_Y3_N51
A1L207 = ( key0_d2 );


--BE1L21 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3]~feeder at LABCELL_X7_Y3_N57
BE1L21 = ( BE1_altera_reset_synchronizer_int_chain[2] );


--VC1L528 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~feeder at LABCELL_X24_Y8_N48
VC1L528 = VC1_D_iw[11];


--VC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]~feeder at LABCELL_X27_Y7_N6
VC1L532 = ( VC1_D_iw[13] );


--VC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]~feeder at LABCELL_X27_Y7_N45
VC1L536 = VC1_D_iw[15];


--VC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]~feeder at LABCELL_X27_Y7_N42
VC1L538 = ( VC1_D_iw[16] );


--VC1L545 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]~feeder at LABCELL_X27_Y7_N36
VC1L545 = ( VC1_D_iw[19] );


--VC1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]~feeder at LABCELL_X27_Y7_N51
VC1L549 = ( VC1_D_iw[21] );


--VC1L547 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]~feeder at LABCELL_X27_Y7_N33
VC1L547 = ( VC1_D_iw[20] );


--VC1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]~feeder at LABCELL_X27_Y7_N18
VC1L543 = VC1_D_iw[18];


--A1L205 is key0_d2~feeder at LABCELL_X45_Y3_N48
A1L205 = ( key0_d1 );


--FB1L89 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~feeder at LABCELL_X2_Y5_N36
FB1L89 = AMPP_FUNCTION(!FB1L87);


--FB1L48 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid~feeder at LABCELL_X10_Y5_N48
FB1L48 = AMPP_FUNCTION(!FB1_rvalid0);


--DD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]~feeder at MLABCELL_X6_Y4_N39
DD1L3 = ( QD1_jdo[0] );


--ND1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~feeder at LABCELL_X10_Y4_N27
ND1L53 = QD1_jdo[3];


--VC1L391 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~feeder at LABCELL_X24_Y4_N48
VC1L391 = ( VC1_E_src2[0] );


--VC1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid~feeder at MLABCELL_X21_Y6_N42
VC1L305 = ( VC1L720 );


--VC1L808 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid~feeder at MLABCELL_X21_Y6_N45
VC1L808 = ( VC1_D_valid );


--ND1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]~feeder at MLABCELL_X8_Y4_N3
ND1L110 = ( QD1_jdo[34] );


--DD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]~feeder at LABCELL_X4_Y4_N3
DD1L28 = ( QD1_jdo[17] );


--FB1L107 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~feeder at MLABCELL_X3_Y5_N18
FB1L107 = AMPP_FUNCTION(!FB1L105);


--ND1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]~feeder at LABCELL_X10_Y4_N3
ND1L93 = ( QD1_jdo[25] );


--DD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]~feeder at LABCELL_X4_Y4_N57
DD1L45 = ( QD1_jdo[25] );


--DD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]~feeder at LABCELL_X4_Y4_N27
DD1L5 = ( QD1_jdo[1] );


--ND1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~feeder at MLABCELL_X8_Y4_N51
ND1L55 = ( QD1_jdo[4] );


--QD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder at LABCELL_X4_Y3_N36
QD1L63 = ( RD1_sr[35] );


--AC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder at LABCELL_X11_Y6_N15
AC1L3 = ( U1_ien_AF );


--AC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X11_Y6_N42
AC1L5 = ( U1_ien_AE );


--DD1L37 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~feeder at LABCELL_X4_Y4_N30
DD1L37 = QD1_jdo[21];


--ND1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~feeder at MLABCELL_X8_Y4_N24
ND1L83 = QD1_jdo[20];


--BE1L8 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X7_Y3_N27
BE1L8 = ( BE1_altera_reset_synchronizer_int_chain[0] );


--QD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder at LABCELL_X4_Y3_N18
QD1L61 = ( RD1_sr[34] );


--ND1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~feeder at LABCELL_X10_Y4_N21
ND1L58 = QD1_jdo[5];


--ND1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]~feeder at LABCELL_X10_Y4_N0
ND1L95 = QD1_jdo[26];


--DD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]~feeder at LABCELL_X4_Y4_N0
DD1L47 = ( QD1_jdo[26] );


--ND1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]~feeder at LABCELL_X10_Y4_N48
ND1L97 = QD1_jdo[27];


--DD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]~feeder at LABCELL_X9_Y4_N51
DD1L49 = ( QD1_jdo[27] );


--ND1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~feeder at MLABCELL_X8_Y4_N42
ND1L99 = QD1_jdo[28];


--ND1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]~feeder at LABCELL_X10_Y4_N6
ND1L101 = QD1_jdo[29];


--DD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]~feeder at LABCELL_X10_Y6_N36
DD1L52 = ( QD1_jdo[29] );


--DD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]~feeder at LABCELL_X9_Y4_N48
DD1L54 = ( QD1_jdo[30] );


--ND1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~feeder at LABCELL_X10_Y4_N54
ND1L103 = ( QD1_jdo[30] );


--ND1L105 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]~feeder at LABCELL_X10_Y4_N57
ND1L105 = ( QD1_jdo[31] );


--ND1L108 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]~feeder at LABCELL_X10_Y4_N36
ND1L108 = QD1_jdo[33];


--YC1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]~feeder at LABCELL_X12_Y4_N15
YC1L60 = ( CD1L9 );


--YC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]~feeder at LABCELL_X12_Y4_N33
YC1L30 = ( CD1L9 );


--YC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]~feeder at LABCELL_X16_Y4_N15
YC1L26 = ( CD1L9 );


--YC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]~feeder at MLABCELL_X15_Y4_N6
YC1L50 = CD1L9;


--YC1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder at MLABCELL_X15_Y4_N9
YC1L24 = CD1L9;


--YC1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]~feeder at MLABCELL_X15_Y4_N36
YC1L52 = CD1L9;


--YC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]~feeder at MLABCELL_X15_Y4_N39
YC1L38 = CD1L9;


--YC1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]~feeder at MLABCELL_X15_Y4_N42
YC1L48 = CD1L9;


--YC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]~feeder at MLABCELL_X15_Y4_N24
YC1L54 = CD1L9;


--YC1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]~feeder at MLABCELL_X15_Y4_N27
YC1L64 = CD1L9;


--YC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]~feeder at MLABCELL_X15_Y4_N57
YC1L42 = CD1L9;


--YC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]~feeder at MLABCELL_X15_Y4_N48
YC1L34 = CD1L9;


--YC1L44 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]~feeder at MLABCELL_X15_Y4_N51
YC1L44 = CD1L9;


--YC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]~feeder at MLABCELL_X15_Y4_N18
YC1L46 = CD1L9;


--YC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]~feeder at MLABCELL_X15_Y4_N21
YC1L66 = CD1L9;


--YC1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]~feeder at MLABCELL_X15_Y4_N3
YC1L72 = CD1L9;


--YC1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]~feeder at MLABCELL_X15_Y4_N0
YC1L32 = CD1L9;


--YC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]~feeder at MLABCELL_X15_Y4_N33
YC1L58 = CD1L9;


--YC1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]~feeder at MLABCELL_X15_Y4_N30
YC1L76 = CD1L9;


--YC1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]~feeder at MLABCELL_X15_Y4_N15
YC1L68 = CD1L9;


--YC1L40 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]~feeder at MLABCELL_X15_Y4_N12
YC1L40 = CD1L9;


--YC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]~feeder at LABCELL_X13_Y4_N27
YC1L78 = CD1L9;


--YC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]~feeder at LABCELL_X12_Y4_N24
YC1L70 = CD1L9;


--YC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]~feeder at LABCELL_X12_Y4_N42
YC1L74 = CD1L9;


--YC1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]~feeder at LABCELL_X12_Y4_N3
YC1L36 = CD1L9;


--YC1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]~feeder at LABCELL_X12_Y4_N51
YC1L28 = CD1L9;


--YC1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]~feeder at LABCELL_X12_Y4_N54
YC1L56 = CD1L9;


--YC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]~feeder at LABCELL_X12_Y4_N21
YC1L62 = CD1L9;


--DD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]~feeder at LABCELL_X4_Y4_N33
DD1L32 = QD1_jdo[19];


--ND1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~feeder at LABCELL_X10_Y4_N30
ND1L80 = ( QD1_jdo[19] );


--DD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~feeder at LABCELL_X4_Y4_N12
DD1L30 = ( QD1_jdo[18] );


--TD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]~feeder at MLABCELL_X15_Y7_N21
TD1L5 = ( TD1_din_s1 );


--BE1L6 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]~feeder at LABCELL_X7_Y3_N24
BE1L6 = ( CE1_altera_reset_synchronizer_int_chain_out );


--DD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]~feeder at LABCELL_X4_Y4_N48
DD1L11 = QD1_jdo[6];


--ND1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~feeder at LABCELL_X10_Y4_N51
ND1L60 = QD1_jdo[6];


--QD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder at MLABCELL_X6_Y4_N18
QD1L56 = ( RD1_sr[31] );


--QD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder at LABCELL_X4_Y3_N24
QD1L59 = ( RD1_sr[33] );


--DD1L41 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]~feeder at LABCELL_X4_Y4_N51
DD1L41 = ( QD1_jdo[23] );


--ND1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]~feeder at LABCELL_X10_Y4_N33
ND1L89 = QD1_jdo[23];


--DD1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]~feeder at MLABCELL_X6_Y4_N36
DD1L26 = ( QD1_jdo[16] );


--ND1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]~feeder at LABCELL_X10_Y4_N15
ND1L76 = ( QD1_jdo[16] );


--DD1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]~feeder at LABCELL_X4_Y4_N24
DD1L43 = ( QD1_jdo[24] );


--ND1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]~feeder at LABCELL_X10_Y4_N9
ND1L91 = QD1_jdo[24];


--QD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder at MLABCELL_X6_Y4_N24
QD1L16 = ( RD1_sr[7] );


--ND1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~feeder at LABCELL_X10_Y4_N18
ND1L87 = QD1_jdo[22];


--DD1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~feeder at MLABCELL_X8_Y5_N39
DD1L39 = ( QD1_jdo[22] );


--ND1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~feeder at LABCELL_X10_Y4_N12
ND1L73 = QD1_jdo[14];


--DD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]~feeder at LABCELL_X4_Y4_N54
DD1L24 = ( QD1_jdo[15] );


--DD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]~feeder at LABCELL_X4_Y4_N42
DD1L14 = ( QD1_jdo[8] );


--ND1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~feeder at MLABCELL_X8_Y4_N30
ND1L69 = ( QD1_jdo[12] );


--ND1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~feeder at MLABCELL_X8_Y4_N33
ND1L71 = QD1_jdo[13];


--DD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]~feeder at LABCELL_X4_Y4_N15
DD1L19 = ( QD1_jdo[11] );


--ND1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]~feeder at MLABCELL_X8_Y4_N27
ND1L64 = QD1_jdo[9];


--DD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]~feeder at LABCELL_X4_Y4_N36
DD1L16 = ( QD1_jdo[9] );


--ND1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]~feeder at MLABCELL_X8_Y4_N0
ND1L66 = QD1_jdo[10];


--FB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder at LABCELL_X1_Y3_N24
FB1L22 = AMPP_FUNCTION(!FB1L21);


--QD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder at MLABCELL_X6_Y4_N27
QD1L30 = ( RD1_sr[15] );


--FB1L40 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~feeder at MLABCELL_X3_Y5_N51
FB1L40 = AMPP_FUNCTION(!FB1L38);


--FB1L110 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~feeder at MLABCELL_X3_Y5_N3
FB1L110 = AMPP_FUNCTION(!FB1L109);


--CE2L5 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X7_Y3_N54
CE2L5 = ( CE2L4 );


--AC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder at LABCELL_X11_Y6_N48
AC1L17 = A1L259;


--AC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder at MLABCELL_X15_Y6_N36
AC1L7 = ( A1L259 );


--AC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder at MLABCELL_X15_Y6_N24
AC1L11 = ( A1L259 );


--AC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder at MLABCELL_X15_Y6_N48
AC1L15 = ( A1L259 );


--AC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder at MLABCELL_X15_Y6_N45
AC1L13 = ( A1L259 );


--AC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder at MLABCELL_X15_Y6_N9
AC1L9 = ( A1L259 );


--N1L101 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder at MLABCELL_X3_Y1_N3
N1L101 = AMPP_FUNCTION(!N1_jtag_ir_reg[8]);


--N1L99 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder at MLABCELL_X3_Y1_N0
N1L99 = AMPP_FUNCTION(!N1_jtag_ir_reg[7]);


--Q1L5 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]~feeder at MLABCELL_X3_Y2_N0
Q1L5 = AMPP_FUNCTION(!Q1L23);


--Q1L7 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]~feeder at LABCELL_X1_Y2_N42
Q1L7 = AMPP_FUNCTION(!Q1L24);


--Q1L14 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]~feeder at LABCELL_X1_Y2_N45
Q1L14 = AMPP_FUNCTION(!Q1L30);


--N1L47 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder at LABCELL_X2_Y2_N36
N1L47 = AMPP_FUNCTION(!N1L46);


--N1L53 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder at LABCELL_X1_Y1_N18
N1L53 = AMPP_FUNCTION(!N1_identity_contrib_shift_reg[2]);


--FB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1~feeder at LABCELL_X13_Y3_N36
FB1L42 = AMPP_FUNCTION();


--RD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder at MLABCELL_X6_Y2_N30
RD1L2 = VCC;


--AC3L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1]~feeder at LABCELL_X11_Y6_N33
AC3L4 = VCC;


--CE3L4 is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X19_Y6_N30
CE3L4 = VCC;


--CD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder at LABCELL_X16_Y4_N18
CD1L7 = VCC;


--CE1L4 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder at LABCELL_X7_Y3_N42
CE1L4 = VCC;


--VC1L820Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]~DUPLICATE at FF_X22_Y7_N16
--register power-up is low

VC1L820Q = DFFEAS(VC1L317, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L341,  );


--VC1L417Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]~DUPLICATE at FF_X29_Y7_N25
--register power-up is low

VC1L417Q = DFFEAS(VC1L457, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[13],  ,  , VC1_E_new_inst);


--VC1L415Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]~DUPLICATE at FF_X29_Y7_N46
--register power-up is low

VC1L415Q = DFFEAS(VC1L456, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[12],  ,  , VC1_E_new_inst);


--VC1L540Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]~DUPLICATE at FF_X27_Y7_N14
--register power-up is low

VC1L540Q = DFFEAS(VC1L541, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD2_q_b[11],  , VC1L527, !VC1_R_src2_use_imm);


--VC1L411Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]~DUPLICATE at FF_X25_Y7_N4
--register power-up is low

VC1L411Q = DFFEAS(VC1L453, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[9],  ,  , VC1_E_new_inst);


--VC1L408Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]~DUPLICATE at FF_X25_Y7_N34
--register power-up is low

VC1L408Q = DFFEAS(VC1L451, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[7],  ,  , VC1_E_new_inst);


--VC1L402Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]~DUPLICATE at FF_X25_Y7_N43
--register power-up is low

VC1L402Q = DFFEAS(VC1L446, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[2],  ,  , VC1_E_new_inst);


--VC1L421Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]~DUPLICATE at FF_X29_Y7_N13
--register power-up is low

VC1L421Q = DFFEAS(VC1L460, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[16],  ,  , VC1_E_new_inst);


--VC1L923Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]~DUPLICATE at FF_X17_Y8_N11
--register power-up is low

VC1L923Q = DFFEAS(KC1L29, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L917, VC1_av_ld_byte1_data[7],  ,  , VC1L1021);


--VC1L480Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]~DUPLICATE at FF_X30_Y7_N55
--register power-up is low

VC1L480Q = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[1],  , VC1L510, VCC);


--VC1L478Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]~DUPLICATE at FF_X22_Y6_N40
--register power-up is low

VC1L478Q = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , AD1_q_b[0],  , VC1L510, VCC);


--VC1L516Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]~DUPLICATE at FF_X30_Y7_N28
--register power-up is low

VC1L516Q = DFFEAS(VC1L517, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L510,  );


--VC1L512Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]~DUPLICATE at FF_X30_Y7_N46
--register power-up is low

VC1L512Q = DFFEAS(VC1L513, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  , VC1L510,  );


--VC1L399Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]~DUPLICATE at FF_X29_Y6_N58
--register power-up is low

VC1L399Q = DFFEAS(VC1L444, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1L478Q,  ,  , VC1_E_new_inst);


--VC1L423Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]~DUPLICATE at FF_X29_Y6_N28
--register power-up is low

VC1L423Q = DFFEAS(VC1L461, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[17],  ,  , VC1_E_new_inst);


--VC1L698Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]~DUPLICATE at FF_X19_Y7_N52
--register power-up is low

VC1L698Q = DFFEAS(VC1L699, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_W_valid, VC1L42,  , !VC1L717, VC1L718);


--ND1L40Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE at FF_X7_Y4_N31
--register power-up is low

ND1L40Q = DFFEAS(ND1L11, GLOBAL(A1L123),  ,  , QD1L71, QD1_jdo[26],  ,  , QD1_take_action_ocimem_a);


--ND1L42Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE at FF_X7_Y4_N34
--register power-up is low

ND1L42Q = DFFEAS(ND1L15, GLOBAL(A1L123),  ,  , QD1L71, QD1_jdo[27],  ,  , QD1_take_action_ocimem_a);


--VC1L443Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]~DUPLICATE at FF_X29_Y6_N11
--register power-up is low

VC1L443Q = DFFEAS(VC1L475, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[31],  ,  , VC1_E_new_inst);


--VC1L1015Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]~DUPLICATE at FF_X17_Y9_N1
--register power-up is low

VC1L1015Q = DFFEAS(KC1L33, GLOBAL(A1L123), !BE1_r_sync_rst,  , !VC1L1021, VC1L904,  ,  , VC1_av_ld_aligning_data);


--VC1L441Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]~DUPLICATE at FF_X29_Y6_N52
--register power-up is low

VC1L441Q = DFFEAS(VC1L474, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1L516Q,  ,  , VC1_E_new_inst);


--VC1L427Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]~DUPLICATE at FF_X29_Y6_N19
--register power-up is low

VC1L427Q = DFFEAS(VC1L464, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[20],  ,  , VC1_E_new_inst);


--VC1L430Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]~DUPLICATE at FF_X29_Y6_N46
--register power-up is low

VC1L430Q = DFFEAS(VC1L466, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[22],  ,  , VC1_E_new_inst);


--VC1L436Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]~DUPLICATE at FF_X29_Y6_N37
--register power-up is low

VC1L436Q = DFFEAS(VC1L471, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[27],  ,  , VC1_E_new_inst);


--VC1L439Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]~DUPLICATE at FF_X29_Y6_N40
--register power-up is low

VC1L439Q = DFFEAS(VC1L473, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1_E_src1[29],  ,  , VC1_E_new_inst);


--ND1L86Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~DUPLICATE at FF_X10_Y4_N19
--register power-up is low

ND1L86Q = DFFEAS(ND1L87, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[19],  , ND1L57, QD1_take_action_ocimem_b);


--ND1L82Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE at FF_X8_Y4_N26
--register power-up is low

ND1L82Q = DFFEAS(ND1L83, GLOBAL(A1L123),  ,  , ND1L52, ZD1_q_a[17],  , ND1L57, QD1_take_action_ocimem_b);


--W1L8Q is nios_system:u0|nios_system_leds:leds|data_out[2]~DUPLICATE at FF_X15_Y6_N19
--register power-up is low

W1L8Q = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , W1L3, VC1_d_writedata[2],  ,  , VCC);


--W1L13Q is nios_system:u0|nios_system_leds:leds|data_out[6]~DUPLICATE at FF_X15_Y6_N1
--register power-up is low

W1L13Q = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , W1L3, VC1_d_writedata[6],  ,  , VCC);


--VC1L1044Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]~DUPLICATE at FF_X9_Y8_N55
--register power-up is low

VC1L1044Q = DFFEAS(VC1L1045, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2L42Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[1]~DUPLICATE at FF_X11_Y7_N13
--register power-up is low

AC2L42Q = DFFEAS(AC2L43, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB5L13Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE at FF_X16_Y7_N40
--register power-up is low

ZB5L13Q = DFFEAS(ZB5L11, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--XB3L7Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|saved_grant[0]~DUPLICATE at FF_X15_Y7_N31
--register power-up is low

XB3L7Q = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , XB3L60, NC3L2,  ,  , VCC);


--AC3L3Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1]~DUPLICATE at FF_X11_Y6_N34
--register power-up is low

AC3L3Q = DFFEAS(AC3L4, GLOBAL(A1L123), CE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--U1L69Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~DUPLICATE at FF_X11_Y5_N22
--register power-up is low

U1L69Q = DFFEAS(U1L68, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ND1L186Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~DUPLICATE at FF_X16_Y6_N2
--register power-up is low

ND1L186Q = DFFEAS(ND1L185, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--AC3L10Q is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]~DUPLICATE at FF_X11_Y6_N7
--register power-up is low

AC3L10Q = DFFEAS(AC3L11, GLOBAL(A1L123), CE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--VC1L747Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot~DUPLICATE at FF_X24_Y7_N52
--register power-up is low

VC1L747Q = DFFEAS(VC1L246, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L485Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]~DUPLICATE at FF_X25_Y7_N25
--register power-up is low

VC1L485Q = DFFEAS(VC1L765, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L489Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]~DUPLICATE at FF_X25_Y7_N19
--register power-up is low

VC1L489Q = DFFEAS(VC1L768, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L524Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]~DUPLICATE at FF_X25_Y8_N10
--register power-up is low

VC1L524Q = DFFEAS(VC1L798, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FB1L88Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE at FF_X2_Y5_N37
--register power-up is low

FB1L88Q = AMPP_FUNCTION(A1L105, FB1L89, !N1_clr_reg);


--VC1L738Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld~DUPLICATE at FF_X22_Y7_N7
--register power-up is low

VC1L738Q = DFFEAS(VC1L229, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L730Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break~DUPLICATE at FF_X21_Y5_N4
--register power-up is low

VC1L730Q = DFFEAS(VC1L209, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L731Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br~DUPLICATE at FF_X22_Y5_N34
--register power-up is low

VC1L731Q = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  ,  , VC1L727,  ,  , VCC);


--ND1L128Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~DUPLICATE at FF_X8_Y4_N7
--register power-up is low

ND1L128Q = DFFEAS(ND1L127, GLOBAL(A1L123),  ,  ,  ,  ,  ,  ,  );


--VC1L1089Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~DUPLICATE at FF_X21_Y5_N16
--register power-up is low

VC1L1089Q = DFFEAS( , GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1_E_valid_from_R, VC1L1088,  ,  , VCC);


--VC1L931Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]~DUPLICATE at FF_X17_Y8_N25
--register power-up is low

VC1L931Q = DFFEAS(VC1L953, GLOBAL(A1L123), !BE1_r_sync_rst,  , VC1L934,  ,  ,  ,  );


--VC1L969Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]~DUPLICATE at FF_X17_Y7_N55
--register power-up is low

VC1L969Q = DFFEAS(VC1L979, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L1079Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]~DUPLICATE at FF_X19_Y8_N1
--register power-up is low

VC1L1079Q = DFFEAS(VC1L567, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L974Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]~DUPLICATE at FF_X17_Y7_N1
--register power-up is low

VC1L974Q = DFFEAS(VC1L990, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VC1L972Q is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]~DUPLICATE at FF_X17_Y7_N4
--register power-up is low

VC1L972Q = DFFEAS(VC1L987, GLOBAL(A1L123), !BE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--FB1L39Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~DUPLICATE at FF_X3_Y5_N52
--register power-up is low

FB1L39Q = AMPP_FUNCTION(A1L105, FB1L40, !N1_clr_reg, FB1L106);


--N1L74Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE at FF_X2_Y2_N58
--register power-up is low

N1L74Q = AMPP_FUNCTION(A1L105, N1L85, !N1_clr_reg, N1L73);


--P1L6Q is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE at FF_X1_Y1_N4
--register power-up is low

P1L6Q = AMPP_FUNCTION(A1L105, P1L14, GND, P1L8);


