# CNN Hardware Accelerator

This project implements a hardware accelerator for Convolutional Neural Networks (CNNs) using Verilog HDL.  
The design includes pipelined hardware modules for Convolution, ReLU activation, Max Pooling, and Quantization, making it suitable for FPGA-based deep-learning inference.

### Features

- 6×6 Convolution hardware architecture  
- ReLU activation hardware implementation  
- 2×2 Max Pooling block  
- Output quantization to reduce bit-width  
- Pipelined and modular structure for high throughput  
- FPGA-friendly design with parallel data paths  

### Applications

- Real-time video analytics  
- Embedded AI vision processing  
- Edge & IoT inference acceleration  
- Robotics and surveillance systems  
- Low-power CNN hardware for portable devices  
- Academic and research projects in FPGA-based ML  
