============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 21 2019  07:07:02 pm
  Module:                 MultBlock
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Pin                    Type      Fanout  Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(clock clk)                       launch                                   0 R 
(MultBlock.sdc_line_11_30_1)      ext delay                     +100     100 R 
X[1]                              in port         7 111.8    0    +0     100 R 
csa_tree_add_39_24_groupi/in_3[2] 
  g1367__3457/A                                                   +0     100   
  g1367__3457/Z                   NAND2_F         2  28.9   57   +53     153 F 
  g1363__2001/B                                                   +0     153   
  g1363__2001/Z                   OAI21_C         1  19.8  167  +102     254 R 
  g1361__6789/CIN                                                 +0     254   
  g1361__6789/COUT                ADDF_E          1  19.8  110  +157     411 R 
  g1360__1591/CIN                                                 +0     411   
  g1360__1591/COUT                ADDF_E          1  19.8  109  +152     563 R 
  g1359__9719/CIN                                                 +0     563   
  g1359__9719/COUT                ADDF_E          1  19.8  109  +152     716 R 
  g1358__3377/CIN                                                 +0     716   
  g1358__3377/COUT                ADDF_E          1  19.8  109  +152     868 R 
  g1357__9867/CIN                                                 +0     868   
  g1357__9867/COUT                ADDF_E          1  19.8  109  +152    1020 R 
  g1356__7765/CIN                                                 +0    1020   
  g1356__7765/COUT                ADDF_E          1  19.8  109  +152    1172 R 
  g1355__7547/CIN                                                 +0    1172   
  g1355__7547/COUT                ADDF_E          1  19.8  109  +152    1324 R 
  g1354__2833/CIN                                                 +0    1324   
  g1354__2833/COUT                ADDF_E          1  19.8  109  +152    1476 R 
  g1353__2006/CIN                                                 +0    1476   
  g1353__2006/COUT                ADDF_E          1  19.8  109  +152    1629 R 
  g1352__1297/CIN                                                 +0    1629   
  g1352__1297/COUT                ADDF_E          1  19.8  109  +152    1781 R 
  g1351__1237/CIN                                                 +0    1781   
  g1351__1237/COUT                ADDF_E          1  19.8  109  +152    1933 R 
  g1350__2007/CIN                                                 +0    1933   
  g1350__2007/COUT                ADDF_E          1  19.8  109  +152    2085 R 
  g1349__3779/CIN                                                 +0    2085   
  g1349__3779/COUT                ADDF_E          1  19.8  109  +152    2238 R 
  g1348__4599/CIN                                                 +0    2238   
  g1348__4599/COUT                ADDF_E          1  19.8  109  +152    2390 R 
  g1347__3717/CIN                                                 +0    2390   
  g1347__3717/COUT                ADDF_E          1  19.8  109  +152    2542 R 
  g1346__1377/CIN                                                 +0    2542   
  g1346__1377/COUT                ADDF_E          1  19.8  109  +152    2694 R 
  g1345__8867/CIN                                                 +0    2694   
  g1345__8867/COUT                ADDF_E          1  19.8  109  +152    2846 R 
  g1344__7654/CIN                                                 +0    2846   
  g1344__7654/COUT                ADDF_E          1  19.8  109  +152    2998 R 
  g1343__7557/CIN                                                 +0    2998   
  g1343__7557/COUT                ADDF_E          1  19.8  109  +152    3151 R 
  g1342__7837/CIN                                                 +0    3151   
  g1342__7837/COUT                ADDF_E          1  19.8  109  +152    3303 R 
  g1341__6179/CIN                                                 +0    3303   
  g1341__6179/COUT                ADDF_E          1  19.8  109  +152    3455 R 
  g1340__1279/CIN                                                 +0    3455   
  g1340__1279/COUT                ADDF_E          1  19.8  109  +152    3607 R 
  g1339__3457/CIN                                                 +0    3607   
  g1339__3457/COUT                ADDF_E          1  19.8  109  +152    3760 R 
  g1338__9771/CIN                                                 +0    3760   
  g1338__9771/COUT                ADDF_E          1  19.8  109  +152    3912 R 
  g1337__2005/CIN                                                 +0    3912   
  g1337__2005/COUT                ADDF_E          1  19.8  109  +152    4064 R 
  g1336__1122/CIN                                                 +0    4064   
  g1336__1122/COUT                ADDF_E          1  19.8  109  +152    4216 R 
  g1335__2001/CIN                                                 +0    4216   
  g1335__2001/COUT                ADDF_E          1  18.5  104  +150    4366 R 
  g1334__5927/B                                                   +0    4366   
  g1334__5927/Z                   XOR2_C          1   8.8  143   +88    4453 R 
csa_tree_add_39_24_groupi/out_0[30] 
Y[31]                        <<<  out port                        +0    4453 R 
(MultBlock.sdc_line_12)           ext delay                     +200    4653 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                       capture                              20000 R 
-------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   15347ps 
Start-point  : X[1]
End-point    : Y[31]
