// Seed: 2492182092
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    output wor id_2,
    output wor id_3,
    input tri0 id_4,
    input wor id_5,
    input uwire id_6,
    output uwire id_7,
    input supply0 id_8,
    input wand id_9,
    output tri0 id_10
);
  assign id_7 = id_6;
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  assign id_7 = id_6;
endmodule
