#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan  7 14:18:52 2024
# Process ID: 9032
# Current directory: C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.runs/synth_1/top.vds
# Journal file: C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16388
WARNING: [Synth 8-2611] redeclaration of ansi port pixel_addr is not allowed [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.srcs/sources_1/new/mem_addr_gen.v:10]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.srcs/sources_1/new/vga_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'Debounce' [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Hardware_Design_Code/Final_project/debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Debounce' (1#1) [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Hardware_Design_Code/Final_project/debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'OnePulse' [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Hardware_Design_Code/Final_project/onepulse.v:3]
INFO: [Synth 8-6155] done synthesizing module 'OnePulse' (2#1) [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Hardware_Design_Code/Final_project/onepulse.v:3]
INFO: [Synth 8-6157] synthesizing module 'state_control' [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Hardware_Design_Code/Final_project/state_control.v:3]
	Parameter IDLE bound to: 3'b000 
	Parameter PLAY bound to: 3'b001 
	Parameter FINISH bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'state_control' (3#1) [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Hardware_Design_Code/Final_project/state_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divisor' [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.srcs/sources_1/new/clock_divisor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divisor' (4#1) [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.srcs/sources_1/new/clock_divisor.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem_addr_gen' [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.srcs/sources_1/new/mem_addr_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_addr_gen' (5#1) [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.srcs/sources_1/new/mem_addr_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.runs/synth_1/.Xil/Vivado-9032-LAPTOP-QH3O2QNP/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (6#1) [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.runs/synth_1/.Xil/Vivado-9032-LAPTOP-QH3O2QNP/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.srcs/sources_1/new/vga.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (7#1) [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.srcs/sources_1/new/vga.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.srcs/sources_1/new/vga_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.645 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1017.645 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen_0_inst'
Finished Parsing XDC File [c:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen_0_inst'
Parsing XDC File [C:/Users/VivoBook/Downloads/VGA/DEMO/demo2/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/VivoBook/Downloads/VGA/DEMO/demo2/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/VivoBook/Downloads/VGA/DEMO/demo2/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1062.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1062.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1062.688 ; gain = 45.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1062.688 ; gain = 45.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for blk_mem_gen_0_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1062.688 ; gain = 45.043
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'state_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                              000
                 iSTATE0 |                                1 |                              001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'state_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1062.688 ; gain = 45.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Multipliers : 
	               9x32  Multipliers := 2     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 21    
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP pixel_addr1, operation Mode is: C+(D+(A:0x50))*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr3 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr1, operation Mode is: C+(D+(A:0x4b))*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr3 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr1, operation Mode is: C+(D+(A:0x46))*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr3 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr1, operation Mode is: C+(D+(A:0x73))*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr3 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr1, operation Mode is: C+(D+(A:0x6e))*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr3 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr1, operation Mode is: C+(D+(A:0x9b))*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr3 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr1, operation Mode is: C+(D+(A:0x96))*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr3 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr2, operation Mode is: (D+(A:0x64))*(B:0x140).
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr2.
DSP Report: operator pixel_addr3 is absorbed into DSP pixel_addr2.
DSP Report: Generating DSP pixel_addr1, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffff1).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1062.688 ; gain = 45.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mem_addr_gen | C+(D+(A:0x50))*(B:0x140)          | 7      | 9      | 10     | 9      | 20     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|mem_addr_gen | C+(D+(A:0x4b))*(B:0x140)          | 7      | 9      | 10     | 9      | 20     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|mem_addr_gen | C+(D+(A:0x46))*(B:0x140)          | 7      | 9      | 10     | 9      | 20     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|mem_addr_gen | C+(D+(A:0x73))*(B:0x140)          | 7      | 9      | 10     | 9      | 20     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|mem_addr_gen | C+(D+(A:0x6e))*(B:0x140)          | 7      | 9      | 10     | 9      | 20     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|mem_addr_gen | C+(D+(A:0x9b))*(B:0x140)          | 8      | 9      | 10     | 9      | 20     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|mem_addr_gen | C+(D+(A:0x96))*(B:0x140)          | 8      | 9      | 10     | 9      | 20     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|mem_addr_gen | (D+(A:0x64))*(B:0x140)            | 7      | 9      | -      | 9      | 19     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffff1) | 30     | 9      | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1101.664 ; gain = 84.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1122.770 ; gain = 105.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1143.551 ; gain = 125.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1157.875 ; gain = 140.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1157.875 ; gain = 140.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1157.875 ; gain = 140.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1157.875 ; gain = 140.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1157.875 ; gain = 140.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1157.875 ; gain = 140.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |   285|
|4     |DSP48E1     |     9|
|7     |LUT1        |   173|
|8     |LUT2        |   265|
|9     |LUT3        |   412|
|10    |LUT4        |   587|
|11    |LUT5        |   174|
|12    |LUT6        |   222|
|13    |FDCE        |     7|
|14    |FDRE        |    51|
|15    |FDSE        |     2|
|16    |IBUF        |     3|
|17    |OBUF        |    14|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1157.875 ; gain = 140.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1157.875 ; gain = 95.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1157.875 ; gain = 140.230
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1169.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 294 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1169.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1169.930 ; gain = 152.285
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/VivoBook/Desktop/Computer Science/Hardware_Design/Final_Project/Final_Project/final_project.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  7 14:19:23 2024...
