<stg><name>IDCT::thread</name>


<trans_list>

<trans id="1570" from="1" to="2">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="2" to="3">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="3" to="4">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="4" to="5">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="5" to="6">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="6" to="7">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="7" to="8">
<condition id="243">
<or_exp><and_exp><literal name="indvar1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="7" to="11">
<condition id="251">
<or_exp><and_exp><literal name="indvar1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="8" to="9">
<condition id="244">
<or_exp><and_exp><literal name="tmp_V" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="8" to="8">
<condition id="246">
<or_exp><and_exp><literal name="tmp_V" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="9" to="10">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="10" to="7">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="11" to="12">
<condition id="255">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="indvar" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="11" to="6">
<condition id="264">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="indvar" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="11" to="15">
<condition id="266">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="indvar" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="12" to="13">
<condition id="256">
<or_exp><and_exp><literal name="tmp_V_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="12" to="12">
<condition id="258">
<or_exp><and_exp><literal name="tmp_V_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="13" to="14">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="14" to="11">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="15" to="6">
<condition id="268">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="15" to="16">
<condition id="270">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="16" to="17">
<condition id="272">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="16" to="20">
<condition id="281">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="17" to="18">
<condition id="273">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="17" to="17">
<condition id="275">
<or_exp><and_exp><literal name="tmp_V_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="18" to="19">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="19" to="16">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="20" to="21">
<condition id="283">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="20" to="22">
<condition id="282">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="21" to="20">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="22" to="23">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="23" to="24">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="24" to="25">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="25" to="26">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="26" to="27">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="27" to="28">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="28" to="29">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="29" to="30">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="30" to="31">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="31" to="32">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="32" to="33">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="33" to="34">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="34" to="35">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="35" to="36">
<condition id="303">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="35" to="37">
<condition id="302">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="36" to="35">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="37" to="38">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="38" to="39">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1626" from="39" to="40">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1627" from="40" to="41">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="41" to="42">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="42" to="43">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="43" to="44">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="44" to="45">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="45" to="46">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="46" to="47">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="47" to="48">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="48" to="49">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="49" to="50">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="50" to="51">
<condition id="323">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="50" to="52">
<condition id="322">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="51" to="50">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="52" to="53">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="53" to="54">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="54" to="55">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="55" to="56">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="56" to="57">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="57" to="58">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="58" to="59">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="59" to="60">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="60" to="61">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="61" to="62">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="62" to="63">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="63" to="64">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="64" to="65">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="65" to="66">
<condition id="343">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="65" to="67">
<condition id="342">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="66" to="65">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="67" to="68">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="68" to="69">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="69" to="70">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="70" to="71">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="71" to="72">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="72" to="73">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="73" to="74">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="74" to="75">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="75" to="76">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="76" to="77">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="77" to="78">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="78" to="79">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="79" to="80">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="80" to="81">
<condition id="363">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="80" to="82">
<condition id="362">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="81" to="80">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="82" to="83">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="83" to="84">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="84" to="85">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="85" to="86">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="86" to="87">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="87" to="88">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="88" to="89">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="89" to="90">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="90" to="91">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="91" to="92">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="92" to="93">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="93" to="94">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="94" to="95">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="95" to="96">
<condition id="383">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="95" to="97">
<condition id="382">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1694" from="96" to="95">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1696" from="97" to="98">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1697" from="98" to="99">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="99" to="100">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1699" from="100" to="101">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1700" from="101" to="102">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1701" from="102" to="103">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="103" to="104">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="104" to="105">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1704" from="105" to="106">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1705" from="106" to="107">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1706" from="107" to="108">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1707" from="108" to="109">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="109" to="110">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1709" from="110" to="111">
<condition id="403">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1710" from="110" to="112">
<condition id="402">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1712" from="111" to="110">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1714" from="112" to="113">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1715" from="113" to="114">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1716" from="114" to="115">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1717" from="115" to="116">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="116" to="117">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1719" from="117" to="118">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1720" from="118" to="119">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1721" from="119" to="120">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="120" to="121">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="121" to="122">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="122" to="123">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="123" to="124">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="124" to="125">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="125" to="126">
<condition id="423">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="125" to="127">
<condition id="422">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1730" from="126" to="125">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="127" to="128">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="128" to="129">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="129" to="130">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1735" from="130" to="131">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="131" to="132">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1737" from="132" to="133">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1738" from="133" to="134">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1739" from="134" to="135">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1740" from="135" to="136">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1741" from="136" to="137">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="137" to="138">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="138" to="139">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1744" from="139" to="140">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1745" from="140" to="141">
<condition id="443">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="140" to="160">
<condition id="473">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1746" from="141" to="142">
<condition id="445">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="141" to="143">
<condition id="444">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="142" to="141">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="143" to="144">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="144" to="145">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="145" to="146">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="146" to="147">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="147" to="148">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="148" to="149">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="149" to="150">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="150" to="151">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="151" to="152">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="152" to="153">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="153" to="154">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="154" to="155">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="155" to="156">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="156" to="140">
<condition id="465">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="156" to="157">
<condition id="466">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="157" to="158">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="158" to="159">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="159" to="156">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="160" to="15">
<condition id="475">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="160" to="161">
<condition id="477">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="161" to="162">
<condition id="478">
<or_exp><and_exp><literal name="tmp_V_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="161" to="161">
<condition id="480">
<or_exp><and_exp><literal name="tmp_V_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="162" to="163">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="163" to="164">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="164" to="165">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1779" from="165" to="160">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:0  %NBLOCKS = alloca i32                           ; <i32*> [#uses=3]

]]></node>
<StgValue><ssdm name="NBLOCKS"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:1  %uiCommand = alloca i32                         ; <i32*> [#uses=3]

]]></node>
<StgValue><ssdm name="uiCommand"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:2  %Y = alloca [64 x i32], align 4                 ; <[64 x i32]*> [#uses=73]

]]></node>
<StgValue><ssdm name="Y"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="16" op_0_bw="32">
<![CDATA[
entry:3  %in = alloca [64 x i16], align 2                ; <[64 x i16]*> [#uses=10]

]]></node>
<StgValue><ssdm name="in"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="32">
<![CDATA[
entry:4  %Idct = alloca [64 x i8], align 1               ; <[64 x i8]*> [#uses=5]

]]></node>
<StgValue><ssdm name="Idct"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:5  %Yc = alloca [8 x i32], align 4                 ; <[8 x i32]*> [#uses=10]

]]></node>
<StgValue><ssdm name="Yc"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [7 x i8]* @p_str2, [11 x i8]* @p_str3, i32 0, i32 0, i1* %nResetPort) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [7 x i8]* @p_str2, [10 x i8]* @p_str4, i32 0, i32 0, i1* %ClockPort) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 1, [18 x i8]* @p_str5, [17 x i8]* @p_str6, i32 0, i32 0, i1* %ReadEnablePort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [18 x i8]* @p_str5, [16 x i8]* @p_str7, i32 0, i32 0, i1* %ReadEmptyPort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [19 x i8]* @p_str8, [15 x i8]* @p_str9, i32 0, i32 0, i32* %ReadDataPort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:11  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 1, [18 x i8]* @p_str5, [18 x i8]* @p_str10, i32 0, i32 0, i1* %WriteEnablePort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [18 x i8]* @p_str5, [16 x i8]* @p_str11, i32 0, i32 0, i1* %WriteFullPort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
entry:13  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 1, [19 x i8]* @p_str8, [16 x i8]* @p_str12, i32 0, i32 0, i32* %WriteDataPort_0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:14  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 1, [18 x i8]* @p_str5, [17 x i8]* @p_str13, i32 0, i32 0, i1* %ReadEnablePort_1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
entry:15  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [18 x i8]* @p_str5, [16 x i8]* @p_str14, i32 0, i32 0, i1* %ReadEmptyPort_1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecPort([5 x i8]* @p_str1, i32 0, [19 x i8]* @p_str8, [15 x i8]* @p_str15, i32 0, i32 0, i32* %ReadDataPort_1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="8">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecProcessDef([5 x i8]* @p_str1, i32 2, [7 x i8]* @p_str16) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:18  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str17) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_ssdm_reset_v"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:21  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:22  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_1, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry:23  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %WriteEnablePort_0, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:24  call void @_ssdm_op_WireWrite.volatile.i32P(i32* %WriteDataPort_0, i32 0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:25  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:28  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str17, i32 %tmp_1) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:29  %Yc_addr_9 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 0 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_addr_9"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:30  %Y_addr_9 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 0 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_9"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:31  %Y_addr = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 4 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:32  %Y_addr_1 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 6 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_1"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:33  %Y_addr_2 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 2 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_2"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:34  %Y_addr_3 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 1 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_3"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:35  %Y_addr_4 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 7 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_4"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:36  %Y_addr_5 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 3 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_5"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:37  %Y_addr_6 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 5 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_6"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:38  %Y_addr_18 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 8 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_18"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:39  %Y_addr_10 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 12 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_10"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:40  %Y_addr_11 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 14 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_11"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:41  %Y_addr_12 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 10 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_12"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:42  %Y_addr_13 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 9 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_13"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:43  %Y_addr_14 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 15 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_14"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:44  %Y_addr_15 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 11 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_15"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:45  %Y_addr_16 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 13 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_16"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:46  %Y_addr_27 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 16 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_27"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:47  %Y_addr_19 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 20 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_19"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:48  %Y_addr_20 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 22 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_20"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:49  %Y_addr_21 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 18 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_21"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:50  %Y_addr_22 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 17 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_22"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:51  %Y_addr_23 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 23 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_23"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:52  %Y_addr_24 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 19 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_24"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53  %Y_addr_25 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 21 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_25"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:54  %Y_addr_36 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 24 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_36"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:55  %Y_addr_28 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 28 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_28"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:56  %Y_addr_29 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 30 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_29"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:57  %Y_addr_30 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 26 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_30"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:58  %Y_addr_31 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 25 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_31"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:59  %Y_addr_32 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 31 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_32"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:60  %Y_addr_33 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 27 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_33"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61  %Y_addr_34 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 29 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_34"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:62  %Y_addr_45 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 32 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_45"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:63  %Y_addr_37 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 36 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_37"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:64  %Y_addr_38 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 38 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_38"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:65  %Y_addr_39 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 34 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_39"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:66  %Y_addr_40 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 33 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_40"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:67  %Y_addr_41 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 39 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_41"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:68  %Y_addr_42 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 35 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_42"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:69  %Y_addr_43 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 37 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_43"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:70  %Y_addr_54 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 40 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_54"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:71  %Y_addr_46 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 44 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_46"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:72  %Y_addr_47 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 46 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_47"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:73  %Y_addr_48 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 42 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_48"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:74  %Y_addr_49 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 41 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_49"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:75  %Y_addr_50 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 47 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_50"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:76  %Y_addr_51 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 43 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_51"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:77  %Y_addr_52 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 45 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_52"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:78  %Y_addr_63 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 48 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_63"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:79  %Y_addr_55 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 52 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_55"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:80  %Y_addr_56 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 54 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_56"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:81  %Y_addr_57 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 50 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_57"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:82  %Y_addr_58 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 49 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_58"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:83  %Y_addr_59 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 55 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_59"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:84  %Y_addr_60 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 51 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_60"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:85  %Y_addr_61 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 53 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_61"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:86  %Y_addr_72 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 56 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_72"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:87  %Y_addr_64 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 60 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_64"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:88  %Y_addr_65 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 62 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_65"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:89  %Y_addr_66 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 58 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_66"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:90  %Y_addr_67 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 57 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_67"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:91  %Y_addr_68 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 63 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_68"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:92  %Y_addr_69 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 59 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_69"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:93  %Y_addr_70 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 61 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_addr_70"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:94  %Yc_addr = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 4 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_addr"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:95  %Yc_addr_1 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 6 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_addr_1"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:96  %Yc_addr_2 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 2 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_addr_2"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:97  %Yc_addr_3 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 1 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_addr_3"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:98  %Yc_addr_4 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 7 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_addr_4"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:99  %Yc_addr_5 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 3 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_addr_5"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:100  %Yc_addr_6 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 5 ; <i32*> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_addr_6"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:101  store i32 0, i32* %NBLOCKS

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0">
<![CDATA[
entry:102  br label %bb

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32">
<![CDATA[
bb:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="loop_begin"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb:1  %val_V_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=0]

]]></node>
<StgValue><ssdm name="val_V_0"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0">
<![CDATA[
bb:2  br label %bb11.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
bb11.i:0  %indvar1 = phi i1 [ %indvar_next1, %bb7.i ], [ false, %bb ] ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb11.i:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb11.i:2  %indvar_next1 = xor i1 %indvar1, true           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb11.i:3  br i1 %indvar1, label %ModuleRead_1.exit, label %bb5.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="indvar1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32">
<![CDATA[
ModuleRead_1.exit:0  %uiCommand_load = load i32* %uiCommand          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="uiCommand_load"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="indvar1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ModuleRead_1.exit:1  %tmp_4 = icmp eq i32 %uiCommand_load, 1         ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="indvar1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ModuleRead_1.exit:2  br i1 %tmp_4, label %bb1, label %bb2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="indvar1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1:0  %val_V_1_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=0]

]]></node>
<StgValue><ssdm name="val_V_1_0"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="indvar1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0">
<![CDATA[
bb1:1  br label %bb11.i45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5.i:0  %tmp_V = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5.i:1  br i1 %tmp_V, label %bb.i65.i, label %bb7.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb.i65.i:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="0">
<![CDATA[
bb.i65.i:1  br label %bb5.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7.i:0  %val_V = call i32 @_ssdm_op_WireRead.volatile.i32P(i32* %ReadDataPort_0) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i:1  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 true) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7.i:5  store i32 %val_V, i32* %uiCommand

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="288" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i:3  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="0">
<![CDATA[
bb7.i:6  br label %bb11.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
bb11.i45:0  %indvar = phi i1 [ %indvar_next, %bb7.i38 ], [ false, %bb1 ] ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb11.i45:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb11.i45:2  %indvar_next = xor i1 %indvar, true             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb11.i45:3  br i1 %indvar, label %bb2, label %bb5.i36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="indvar" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32">
<![CDATA[
bb2:0  %uiCommand_load_1 = load i32* %uiCommand        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="uiCommand_load_1"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="indvar" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2:1  %tmp_8 = icmp eq i32 %uiCommand_load_1, 2       ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="indvar" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb2:2  br i1 %tmp_8, label %bb23.preheader, label %bb

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="indvar" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32">
<![CDATA[
bb23.preheader:0  %NBLOCKS_load = load i32* %NBLOCKS              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="NBLOCKS_load"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="indvar" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb23.preheader:1  %tmp1 = shl i32 %NBLOCKS_load, 1                ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="indvar" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="0">
<![CDATA[
bb23.preheader:2  br label %bb23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="302" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5.i36:0  %tmp_V_2 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5.i36:1  br i1 %tmp_V_2, label %bb.i65.i35, label %bb7.i38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb.i65.i35:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="0">
<![CDATA[
bb.i65.i35:1  br label %bb5.i36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7.i38:0  %val_V_1 = call i32 @_ssdm_op_WireRead.volatile.i32P(i32* %ReadDataPort_0) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="val_V_1"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i38:1  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 true) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7.i38:5  store i32 %val_V_1, i32* %NBLOCKS

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i38:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i38:3  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="311" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i38:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="0">
<![CDATA[
bb7.i38:6  br label %bb11.i45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb23:0  %block = phi i32 [ 0, %bb23.preheader ], [ %block_1, %bb8.i ] ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="block"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb23:1  %exitcond1 = icmp eq i32 %block, %tmp1          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb23:2  %block_1 = add i32 %block, 1                    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="block_1"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb23:3  br i1 %exitcond1, label %bb, label %bb4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb4:0  %val_V_4_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_1) nounwind ; <i1> [#uses=0]

]]></node>
<StgValue><ssdm name="val_V_4_0"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="0">
<![CDATA[
bb4:1  br label %bb9.i60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="319" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb9.i60:0  %i = phi i6 [ 0, %bb4 ], [ %i_1, %bb7.i57 ]     ; <i6> [#uses=4]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="7" op_0_bw="6">
<![CDATA[
bb9.i60:1  %i_4_cast = zext i6 %i to i7                    ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb9.i60:2  %ptData3_0_rec_i = shl i7 %i_4_cast, 1          ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData3_0_rec_i"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="7">
<![CDATA[
bb9.i60:3  %ptData3_0_rec_i_cast = zext i7 %ptData3_0_rec_i to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData3_0_rec_i_cast"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="6" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb9.i60:4  %ptData3_0_sum238241_i = call i7 @_ssdm_op_PartSet.i7.i7.i6.i32.i32(i7 1, i6 %i, i32 1, i32 6) ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData3_0_sum238241_i"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="7">
<![CDATA[
bb9.i60:5  %ptData3_0_sum238241_i_cast = zext i7 %ptData3_0_sum238241_i to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="ptData3_0_sum238241_i_cast"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb9.i60:6  %in_addr_8 = getelementptr [64 x i16]* %in, i32 0, i32 %ptData3_0_rec_i_cast ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_8"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb9.i60:7  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb9.i60:8  %exitcond2 = icmp eq i6 %i, -32                 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb9.i60:9  %i_1 = add i6 %i, 1                             ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb9.i60:10  br i1 %exitcond2, label %bb5.0, label %bb5.i56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb5.0:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str19) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="0" op_0_bw="0">
<![CDATA[
bb5.0:1  br label %bb7.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="332" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5.i56:0  %tmp_V_4 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_1) nounwind ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5.i56:1  br i1 %tmp_V_4, label %bb.i93.i, label %bb7.i57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb.i93.i:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="0">
<![CDATA[
bb.i93.i:1  br label %bb5.i56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb7.i57:0  %val_V_2 = call i32 @_ssdm_op_WireRead.volatile.i32P(i32* %ReadDataPort_1) nounwind ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="val_V_2"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="16" op_0_bw="32">
<![CDATA[
bb7.i57:1  %tmp_3 = trunc i32 %val_V_2 to i16              ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
bb7.i57:2  store i16 %tmp_3, i16* %in_addr_8, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb7.i57:3  %in_addr_9 = getelementptr inbounds [64 x i16]* %in, i32 0, i32 %ptData3_0_sum238241_i_cast ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_9"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb7.i57:4  %p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %val_V_2, i32 16, i32 31) ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
bb7.i57:5  store i16 %p_Result_1, i16* %in_addr_9, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_V_4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i57:6  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_1, i1 true) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="343" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i57:7  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i57:8  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_1, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="345" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i57:9  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="0">
<![CDATA[
bb7.i57:10  br label %bb9.i60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="347" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb7.0:0  %column_1 = phi i4 [ 0, %bb5.0 ], [ %column_2, %bb6.0 ] ; <i4> [#uses=3]

]]></node>
<StgValue><ssdm name="column_1"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="4">
<![CDATA[
bb7.0:1  %column_1_cast = zext i4 %column_1 to i32       ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="column_1_cast"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb7.0:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7.0:3  %exitcond3 = icmp eq i4 %column_1, -8           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7.0:4  %column_2 = add i4 %column_1, 1                 ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="column_2"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb7.0:5  br i1 %exitcond3, label %bb8.0, label %bb6.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6.0:0  %in_addr = getelementptr inbounds [64 x i16]* %in, i32 0, i32 %column_1_cast ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="16" op_0_bw="6">
<![CDATA[
bb6.0:1  %in_load = load i16* %in_addr, align 2          ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="6">
<![CDATA[
bb8.0:20  %Y_load_8 = load i32* %Y_addr_5, align 4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_8"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="6">
<![CDATA[
bb8.0:24  %Y_load_9 = load i32* %Y_addr_6, align 4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="357" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="16" op_0_bw="6">
<![CDATA[
bb6.0:1  %in_load = load i16* %in_addr, align 2          ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="19" op_0_bw="16">
<![CDATA[
bb6.0:2  %tmp_52_cast = zext i16 %in_load to i19         ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb6.0:3  %tmp_43 = shl i19 %tmp_52_cast, 3               ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="19">
<![CDATA[
bb6.0:4  %tmp_53_cast = sext i19 %tmp_43 to i32          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53_cast"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6.0:5  %Y_addr_7 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %column_1_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_addr_7"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb6.0:6  store i32 %tmp_53_cast, i32* %Y_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="0">
<![CDATA[
bb6.0:7  br label %bb7.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="364" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="6">
<![CDATA[
bb8.0:20  %Y_load_8 = load i32* %Y_addr_5, align 4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_8"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="6">
<![CDATA[
bb8.0:24  %Y_load_9 = load i32* %Y_addr_6, align 4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="366" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="6">
<![CDATA[
bb8.0:4  %Y_load_4 = load i32* %Y_addr_1, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_4"/></StgValue>
</operation>

<operation id="367" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="6">
<![CDATA[
bb8.0:5  %Y_load_10 = load i32* %Y_addr_2, align 4       ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_10"/></StgValue>
</operation>

<operation id="368" st_id="23" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:21  %tmp_14 = mul nsw i32 %Y_load_8, 23170          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="369" st_id="23" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:25  %tmp_16 = mul nsw i32 %Y_load_9, 23170          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="370" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="6">
<![CDATA[
bb8.0:4  %Y_load_4 = load i32* %Y_addr_1, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_4"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="6">
<![CDATA[
bb8.0:5  %Y_load_10 = load i32* %Y_addr_2, align 4       ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_10"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="6">
<![CDATA[
bb8.0:16  %Y_load_5 = load i32* %Y_addr_3, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_5"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="6">
<![CDATA[
bb8.0:17  %Y_load_6 = load i32* %Y_addr_4, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_6"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:21  %tmp_14 = mul nsw i32 %Y_load_8, 23170          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:25  %tmp_16 = mul nsw i32 %Y_load_9, 23170          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="376" st_id="25" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:6  %tmp_9 = mul nsw i32 %Y_load_10, 8867           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:7  %tmp_5 = mul nsw i32 %Y_load_4, 21407           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:11  %tmp_10 = mul nsw i32 %Y_load_10, 21407         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:12  %tmp_11 = mul nsw i32 %Y_load_4, 8867           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="6">
<![CDATA[
bb8.0:16  %Y_load_5 = load i32* %Y_addr_3, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_5"/></StgValue>
</operation>

<operation id="381" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="6">
<![CDATA[
bb8.0:17  %Y_load_6 = load i32* %Y_addr_4, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_6"/></StgValue>
</operation>

<operation id="382" st_id="25" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:21  %tmp_14 = mul nsw i32 %Y_load_8, 23170          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="383" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.0:22  %tmp_15 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_14, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="384" st_id="25" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:25  %tmp_16 = mul nsw i32 %Y_load_9, 23170          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="385" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.0:26  %tmp_17 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_16, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="386" st_id="26" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:6  %tmp_9 = mul nsw i32 %Y_load_10, 8867           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="387" st_id="26" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:7  %tmp_5 = mul nsw i32 %Y_load_4, 21407           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="388" st_id="26" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:11  %tmp_10 = mul nsw i32 %Y_load_10, 21407         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="389" st_id="26" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:12  %tmp_11 = mul nsw i32 %Y_load_4, 8867           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="390" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:18  %z1_4 = sub nsw i32 %Y_load_5, %Y_load_6        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_4"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:19  %z1_7 = add nsw i32 %Y_load_6, %Y_load_5        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_7"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="18">
<![CDATA[
bb8.0:23  %z1_5 = sext i18 %tmp_15 to i32                 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_5"/></StgValue>
</operation>

<operation id="393" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="18">
<![CDATA[
bb8.0:27  %z1_6 = sext i18 %tmp_17 to i32                 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_6"/></StgValue>
</operation>

<operation id="394" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:32  %y_assign_2 = sub nsw i32 %z1_4, %z1_6          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_2"/></StgValue>
</operation>

<operation id="395" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:33  %x_assign_1 = add nsw i32 %z1_4, %z1_6          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="396" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:34  %x_assign_2 = sub nsw i32 %z1_7, %z1_5          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="397" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:35  %y_assign_1 = add nsw i32 %z1_7, %z1_5          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="398" st_id="27" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:6  %tmp_9 = mul nsw i32 %Y_load_10, 8867           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:7  %tmp_5 = mul nsw i32 %Y_load_4, 21407           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:11  %tmp_10 = mul nsw i32 %Y_load_10, 21407         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:12  %tmp_11 = mul nsw i32 %Y_load_4, 8867           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="402" st_id="27" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:36  %tmp_18 = mul nsw i32 %x_assign_1, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="403" st_id="27" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:37  %tmp_19 = mul nsw i32 %y_assign_1, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="404" st_id="27" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:41  %tmp_22 = mul nsw i32 %x_assign_1, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:42  %tmp_23 = mul nsw i32 %y_assign_1, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="406" st_id="27" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:46  %tmp_26 = mul nsw i32 %x_assign_2, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:47  %tmp_27 = mul nsw i32 %y_assign_2, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:51  %tmp_30 = mul nsw i32 %x_assign_2, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:52  %tmp_31 = mul nsw i32 %y_assign_2, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="410" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="6">
<![CDATA[
bb8.0:0  %Y_load_3 = load i32* %Y_addr_9, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_3"/></StgValue>
</operation>

<operation id="411" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="6">
<![CDATA[
bb8.0:1  %Y_load = load i32* %Y_addr, align 4            ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load"/></StgValue>
</operation>

<operation id="412" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:8  %tmp_6 = sub nsw i32 %tmp_9, %tmp_5             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="413" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.0:9  %tmp_7 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_6, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:13  %tmp_12 = add nsw i32 %tmp_11, %tmp_10          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.0:14  %tmp_13 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_12, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:36  %tmp_18 = mul nsw i32 %x_assign_1, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:37  %tmp_19 = mul nsw i32 %y_assign_1, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="418" st_id="28" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:41  %tmp_22 = mul nsw i32 %x_assign_1, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="419" st_id="28" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:42  %tmp_23 = mul nsw i32 %y_assign_1, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:46  %tmp_26 = mul nsw i32 %x_assign_2, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:47  %tmp_27 = mul nsw i32 %y_assign_2, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:51  %tmp_30 = mul nsw i32 %x_assign_2, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:52  %tmp_31 = mul nsw i32 %y_assign_2, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="424" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="6">
<![CDATA[
bb8.0:0  %Y_load_3 = load i32* %Y_addr_9, align 4        ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_3"/></StgValue>
</operation>

<operation id="425" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="6">
<![CDATA[
bb8.0:1  %Y_load = load i32* %Y_addr, align 4            ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load"/></StgValue>
</operation>

<operation id="426" st_id="29" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:36  %tmp_18 = mul nsw i32 %x_assign_1, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="427" st_id="29" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:37  %tmp_19 = mul nsw i32 %y_assign_1, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="428" st_id="29" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:41  %tmp_22 = mul nsw i32 %x_assign_1, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="429" st_id="29" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:42  %tmp_23 = mul nsw i32 %y_assign_1, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="430" st_id="29" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:46  %tmp_26 = mul nsw i32 %x_assign_2, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="431" st_id="29" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:47  %tmp_27 = mul nsw i32 %y_assign_2, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="432" st_id="29" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:51  %tmp_30 = mul nsw i32 %x_assign_2, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="433" st_id="29" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:52  %tmp_31 = mul nsw i32 %y_assign_2, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="434" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:2  %z1_1 = sub nsw i32 %Y_load_3, %Y_load          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_1"/></StgValue>
</operation>

<operation id="435" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:3  %z1_0 = add nsw i32 %Y_load, %Y_load_3          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_0"/></StgValue>
</operation>

<operation id="436" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="18">
<![CDATA[
bb8.0:15  %z1_3 = sext i18 %tmp_13 to i32                 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_3"/></StgValue>
</operation>

<operation id="437" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:28  %z3_3 = sub nsw i32 %z1_0, %z1_3                ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_3"/></StgValue>
</operation>

<operation id="438" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:29  %z3_0 = add nsw i32 %z1_0, %z1_3                ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_0"/></StgValue>
</operation>

<operation id="439" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:38  %tmp_20 = sub nsw i32 %tmp_18, %tmp_19          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="440" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.0:39  %tmp_21 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_20, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="441" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:43  %tmp_24 = add nsw i32 %tmp_23, %tmp_22          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="442" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.0:44  %tmp_25 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_24, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="443" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:48  %tmp_28 = sub nsw i32 %tmp_26, %tmp_27          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="444" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.0:49  %tmp_29 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_28, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="445" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:53  %tmp_32 = add nsw i32 %tmp_31, %tmp_30          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="446" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.0:54  %tmp_33 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_32, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="447" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="18">
<![CDATA[
bb8.0:10  %z1_2 = sext i18 %tmp_7 to i32                  ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_2"/></StgValue>
</operation>

<operation id="448" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:30  %z3_2 = sub nsw i32 %z1_1, %z1_2                ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_2"/></StgValue>
</operation>

<operation id="449" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:31  %z3_1 = add nsw i32 %z1_1, %z1_2                ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_1"/></StgValue>
</operation>

<operation id="450" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="18">
<![CDATA[
bb8.0:45  %z3_7 = sext i18 %tmp_25 to i32                 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_7"/></StgValue>
</operation>

<operation id="451" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:56  %tmp_34 = sub nsw i32 %z3_0, %z3_7              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="452" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.0:57  store i32 %tmp_34, i32* %Y_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:58  %tmp_35 = add nsw i32 %z3_0, %z3_7              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="454" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.0:59  store i32 %tmp_35, i32* %Y_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="455" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="18">
<![CDATA[
bb8.0:55  %z3_6 = sext i18 %tmp_33 to i32                 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_6"/></StgValue>
</operation>

<operation id="456" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:60  %tmp_36 = sub nsw i32 %z3_1, %z3_6              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="457" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.0:61  store i32 %tmp_36, i32* %Y_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:62  %tmp_37 = add nsw i32 %z3_1, %z3_6              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="459" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.0:63  store i32 %tmp_37, i32* %Y_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="460" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="18">
<![CDATA[
bb8.0:50  %z3_5 = sext i18 %tmp_29 to i32                 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_5"/></StgValue>
</operation>

<operation id="461" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:64  %tmp_39 = sub nsw i32 %z3_2, %z3_5              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="462" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.0:65  store i32 %tmp_39, i32* %Y_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:66  %tmp_40 = add nsw i32 %z3_2, %z3_5              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="464" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.0:67  store i32 %tmp_40, i32* %Y_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="465" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="18">
<![CDATA[
bb8.0:40  %z3_4 = sext i18 %tmp_21 to i32                 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_4"/></StgValue>
</operation>

<operation id="466" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:68  %tmp_41 = sub nsw i32 %z3_3, %z3_4              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="467" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.0:69  store i32 %tmp_41, i32* %Y_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.0:70  %tmp_42 = add nsw i32 %z3_3, %z3_4              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="469" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.0:71  store i32 %tmp_42, i32* %Y_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb8.0:72  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str19, i32 %tmp_2) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="471" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb8.0:73  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str19) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="472" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="0" op_0_bw="0">
<![CDATA[
bb8.0:74  br label %bb7.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="473" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb7.1:0  %column_4 = phi i4 [ 0, %bb8.0 ], [ %column_5, %bb6.1 ] ; <i4> [#uses=3]

]]></node>
<StgValue><ssdm name="column_4"/></StgValue>
</operation>

<operation id="474" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb7.1:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="475" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7.1:2  %exitcond4 = icmp eq i4 %column_4, -8           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="476" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7.1:3  %column_5 = add i4 %column_4, 1                 ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="column_5"/></StgValue>
</operation>

<operation id="477" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb7.1:4  br i1 %exitcond4, label %bb8.1, label %bb6.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb6.1:0  %tmp_51_1 = xor i4 %column_4, -8                ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="479" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="4">
<![CDATA[
bb6.1:1  %tmp_51_1_cast = zext i4 %tmp_51_1 to i32       ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_51_1_cast"/></StgValue>
</operation>

<operation id="480" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6.1:2  %in_addr_1 = getelementptr inbounds [64 x i16]* %in, i32 0, i32 %tmp_51_1_cast ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_1"/></StgValue>
</operation>

<operation id="481" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="16" op_0_bw="6">
<![CDATA[
bb6.1:3  %in_load_1 = load i16* %in_addr_1, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="482" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="6">
<![CDATA[
bb8.1:20  %Y_load_14 = load i32* %Y_addr_15, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_14"/></StgValue>
</operation>

<operation id="483" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="6">
<![CDATA[
bb8.1:24  %Y_load_15 = load i32* %Y_addr_16, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_15"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="484" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="16" op_0_bw="6">
<![CDATA[
bb6.1:3  %in_load_1 = load i16* %in_addr_1, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_1"/></StgValue>
</operation>

<operation id="485" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="19" op_0_bw="16">
<![CDATA[
bb6.1:4  %tmp_52_1_cast = zext i16 %in_load_1 to i19     ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52_1_cast"/></StgValue>
</operation>

<operation id="486" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb6.1:5  %tmp_53_1 = shl i19 %tmp_52_1_cast, 3           ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="487" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="19">
<![CDATA[
bb6.1:6  %tmp_53_1_cast = sext i19 %tmp_53_1 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53_1_cast"/></StgValue>
</operation>

<operation id="488" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6.1:7  %Y_addr_17 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %tmp_51_1_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_addr_17"/></StgValue>
</operation>

<operation id="489" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb6.1:8  store i32 %tmp_53_1_cast, i32* %Y_addr_17, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="0" op_0_bw="0">
<![CDATA[
bb6.1:9  br label %bb7.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="491" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="6">
<![CDATA[
bb8.1:20  %Y_load_14 = load i32* %Y_addr_15, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_14"/></StgValue>
</operation>

<operation id="492" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="6">
<![CDATA[
bb8.1:24  %Y_load_15 = load i32* %Y_addr_16, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_15"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="493" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="6">
<![CDATA[
bb8.1:4  %Y_load_16 = load i32* %Y_addr_11, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_16"/></StgValue>
</operation>

<operation id="494" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="6">
<![CDATA[
bb8.1:5  %Y_load_17 = load i32* %Y_addr_12, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_17"/></StgValue>
</operation>

<operation id="495" st_id="38" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:21  %tmp_19_1 = mul nsw i32 %Y_load_14, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>

<operation id="496" st_id="38" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:25  %tmp_21_1 = mul nsw i32 %Y_load_15, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="497" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="6">
<![CDATA[
bb8.1:4  %Y_load_16 = load i32* %Y_addr_11, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_16"/></StgValue>
</operation>

<operation id="498" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="6">
<![CDATA[
bb8.1:5  %Y_load_17 = load i32* %Y_addr_12, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_17"/></StgValue>
</operation>

<operation id="499" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="6">
<![CDATA[
bb8.1:16  %Y_load_12 = load i32* %Y_addr_13, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_12"/></StgValue>
</operation>

<operation id="500" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="6">
<![CDATA[
bb8.1:17  %Y_load_13 = load i32* %Y_addr_14, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_13"/></StgValue>
</operation>

<operation id="501" st_id="39" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:21  %tmp_19_1 = mul nsw i32 %Y_load_14, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>

<operation id="502" st_id="39" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:25  %tmp_21_1 = mul nsw i32 %Y_load_15, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="503" st_id="40" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:6  %tmp_9_1 = mul nsw i32 %Y_load_17, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="504" st_id="40" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:7  %tmp_10_1 = mul nsw i32 %Y_load_16, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="505" st_id="40" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:11  %tmp_13_1 = mul nsw i32 %Y_load_17, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="506" st_id="40" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:12  %tmp_14_1 = mul nsw i32 %Y_load_16, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="507" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="6">
<![CDATA[
bb8.1:16  %Y_load_12 = load i32* %Y_addr_13, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_12"/></StgValue>
</operation>

<operation id="508" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="6">
<![CDATA[
bb8.1:17  %Y_load_13 = load i32* %Y_addr_14, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_13"/></StgValue>
</operation>

<operation id="509" st_id="40" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:21  %tmp_19_1 = mul nsw i32 %Y_load_14, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>

<operation id="510" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.1:22  %tmp_46 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_19_1, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="511" st_id="40" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:25  %tmp_21_1 = mul nsw i32 %Y_load_15, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_1"/></StgValue>
</operation>

<operation id="512" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.1:26  %tmp_47 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_21_1, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="513" st_id="41" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:6  %tmp_9_1 = mul nsw i32 %Y_load_17, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="514" st_id="41" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:7  %tmp_10_1 = mul nsw i32 %Y_load_16, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="515" st_id="41" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:11  %tmp_13_1 = mul nsw i32 %Y_load_17, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="516" st_id="41" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:12  %tmp_14_1 = mul nsw i32 %Y_load_16, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="517" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:18  %z1_4_1 = sub nsw i32 %Y_load_12, %Y_load_13    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_4_1"/></StgValue>
</operation>

<operation id="518" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:19  %z1_7_1 = add nsw i32 %Y_load_13, %Y_load_12    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_7_1"/></StgValue>
</operation>

<operation id="519" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="18">
<![CDATA[
bb8.1:23  %z1_5_1 = sext i18 %tmp_46 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_5_1"/></StgValue>
</operation>

<operation id="520" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="18">
<![CDATA[
bb8.1:27  %z1_6_1 = sext i18 %tmp_47 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_6_1"/></StgValue>
</operation>

<operation id="521" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:32  %y_assign_7 = sub nsw i32 %z1_4_1, %z1_6_1      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_7"/></StgValue>
</operation>

<operation id="522" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:33  %x_assign_6 = add nsw i32 %z1_4_1, %z1_6_1      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="523" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:34  %x_assign_7 = sub nsw i32 %z1_7_1, %z1_5_1      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="524" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:35  %y_assign_6 = add nsw i32 %z1_7_1, %z1_5_1      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="525" st_id="42" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:6  %tmp_9_1 = mul nsw i32 %Y_load_17, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="526" st_id="42" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:7  %tmp_10_1 = mul nsw i32 %Y_load_16, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="527" st_id="42" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:11  %tmp_13_1 = mul nsw i32 %Y_load_17, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="528" st_id="42" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:12  %tmp_14_1 = mul nsw i32 %Y_load_16, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="529" st_id="42" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:36  %tmp_27_1 = mul nsw i32 %x_assign_6, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="530" st_id="42" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:37  %tmp_28_1 = mul nsw i32 %y_assign_6, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="531" st_id="42" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:41  %tmp_31_1 = mul nsw i32 %x_assign_6, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="532" st_id="42" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:42  %tmp_32_1 = mul nsw i32 %y_assign_6, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="533" st_id="42" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:46  %tmp_35_1 = mul nsw i32 %x_assign_7, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="534" st_id="42" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:47  %tmp_36_1 = mul nsw i32 %y_assign_7, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="535" st_id="42" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:51  %tmp_39_1 = mul nsw i32 %x_assign_7, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="536" st_id="42" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:52  %tmp_40_1 = mul nsw i32 %y_assign_7, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="537" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="6">
<![CDATA[
bb8.1:0  %Y_load_11 = load i32* %Y_addr_18, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_11"/></StgValue>
</operation>

<operation id="538" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="6">
<![CDATA[
bb8.1:1  %Y_load_1 = load i32* %Y_addr_10, align 4       ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_1"/></StgValue>
</operation>

<operation id="539" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:8  %tmp_11_1 = sub nsw i32 %tmp_9_1, %tmp_10_1     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="540" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.1:9  %tmp_44 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_11_1, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="541" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:13  %tmp_15_1 = add nsw i32 %tmp_14_1, %tmp_13_1    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15_1"/></StgValue>
</operation>

<operation id="542" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.1:14  %tmp_45 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_15_1, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="543" st_id="43" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:36  %tmp_27_1 = mul nsw i32 %x_assign_6, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="544" st_id="43" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:37  %tmp_28_1 = mul nsw i32 %y_assign_6, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="545" st_id="43" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:41  %tmp_31_1 = mul nsw i32 %x_assign_6, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="546" st_id="43" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:42  %tmp_32_1 = mul nsw i32 %y_assign_6, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="547" st_id="43" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:46  %tmp_35_1 = mul nsw i32 %x_assign_7, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="548" st_id="43" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:47  %tmp_36_1 = mul nsw i32 %y_assign_7, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="549" st_id="43" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:51  %tmp_39_1 = mul nsw i32 %x_assign_7, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="550" st_id="43" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:52  %tmp_40_1 = mul nsw i32 %y_assign_7, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="551" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="6">
<![CDATA[
bb8.1:0  %Y_load_11 = load i32* %Y_addr_18, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_11"/></StgValue>
</operation>

<operation id="552" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="6">
<![CDATA[
bb8.1:1  %Y_load_1 = load i32* %Y_addr_10, align 4       ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_1"/></StgValue>
</operation>

<operation id="553" st_id="44" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:36  %tmp_27_1 = mul nsw i32 %x_assign_6, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_1"/></StgValue>
</operation>

<operation id="554" st_id="44" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:37  %tmp_28_1 = mul nsw i32 %y_assign_6, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="555" st_id="44" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:41  %tmp_31_1 = mul nsw i32 %x_assign_6, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="556" st_id="44" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:42  %tmp_32_1 = mul nsw i32 %y_assign_6, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="557" st_id="44" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:46  %tmp_35_1 = mul nsw i32 %x_assign_7, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="558" st_id="44" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:47  %tmp_36_1 = mul nsw i32 %y_assign_7, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="559" st_id="44" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:51  %tmp_39_1 = mul nsw i32 %x_assign_7, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="560" st_id="44" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:52  %tmp_40_1 = mul nsw i32 %y_assign_7, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="561" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:2  %z1_1_1 = sub nsw i32 %Y_load_11, %Y_load_1     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_1_1"/></StgValue>
</operation>

<operation id="562" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:3  %z1_0_1 = add nsw i32 %Y_load_1, %Y_load_11     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_0_1"/></StgValue>
</operation>

<operation id="563" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="18">
<![CDATA[
bb8.1:15  %z1_3_1 = sext i18 %tmp_45 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_3_1"/></StgValue>
</operation>

<operation id="564" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:28  %z3_3_1 = sub nsw i32 %z1_0_1, %z1_3_1          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_3_1"/></StgValue>
</operation>

<operation id="565" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:29  %z3_0_1 = add nsw i32 %z1_0_1, %z1_3_1          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_0_1"/></StgValue>
</operation>

<operation id="566" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:38  %tmp_29_1 = sub nsw i32 %tmp_27_1, %tmp_28_1    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="567" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.1:39  %tmp_48 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_29_1, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="568" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:43  %tmp_33_1 = add nsw i32 %tmp_32_1, %tmp_31_1    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="569" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.1:44  %tmp_49 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_33_1, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="570" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:48  %tmp_37_1 = sub nsw i32 %tmp_35_1, %tmp_36_1    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="571" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.1:49  %tmp_50 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_37_1, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="572" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:53  %tmp_41_1 = add nsw i32 %tmp_40_1, %tmp_39_1    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="573" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.1:54  %tmp_51 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_41_1, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="574" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="18">
<![CDATA[
bb8.1:10  %z1_2_1 = sext i18 %tmp_44 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_2_1"/></StgValue>
</operation>

<operation id="575" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:30  %z3_2_1 = sub nsw i32 %z1_1_1, %z1_2_1          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_2_1"/></StgValue>
</operation>

<operation id="576" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:31  %z3_1_1 = add nsw i32 %z1_1_1, %z1_2_1          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_1_1"/></StgValue>
</operation>

<operation id="577" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="18">
<![CDATA[
bb8.1:45  %z3_7_1 = sext i18 %tmp_49 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_7_1"/></StgValue>
</operation>

<operation id="578" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:56  %tmp_43_1 = sub nsw i32 %z3_0_1, %z3_7_1        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_43_1"/></StgValue>
</operation>

<operation id="579" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.1:57  store i32 %tmp_43_1, i32* %Y_addr_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:58  %tmp_44_1 = add nsw i32 %z3_0_1, %z3_7_1        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="581" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.1:59  store i32 %tmp_44_1, i32* %Y_addr_18, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="582" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="18">
<![CDATA[
bb8.1:55  %z3_6_1 = sext i18 %tmp_51 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_6_1"/></StgValue>
</operation>

<operation id="583" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:60  %tmp_45_1 = sub nsw i32 %z3_1_1, %z3_6_1        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_1"/></StgValue>
</operation>

<operation id="584" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.1:61  store i32 %tmp_45_1, i32* %Y_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:62  %tmp_46_1 = add nsw i32 %z3_1_1, %z3_6_1        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_46_1"/></StgValue>
</operation>

<operation id="586" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.1:63  store i32 %tmp_46_1, i32* %Y_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="587" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="18">
<![CDATA[
bb8.1:50  %z3_5_1 = sext i18 %tmp_50 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_5_1"/></StgValue>
</operation>

<operation id="588" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:64  %tmp_47_1 = sub nsw i32 %z3_2_1, %z3_5_1        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_47_1"/></StgValue>
</operation>

<operation id="589" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.1:65  store i32 %tmp_47_1, i32* %Y_addr_16, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:66  %tmp_48_1 = add nsw i32 %z3_2_1, %z3_5_1        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_48_1"/></StgValue>
</operation>

<operation id="591" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.1:67  store i32 %tmp_48_1, i32* %Y_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="592" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="18">
<![CDATA[
bb8.1:40  %z3_4_1 = sext i18 %tmp_48 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_4_1"/></StgValue>
</operation>

<operation id="593" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:68  %tmp_49_1 = sub nsw i32 %z3_3_1, %z3_4_1        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="594" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.1:69  store i32 %tmp_49_1, i32* %Y_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.1:70  %tmp_50_1 = add nsw i32 %z3_3_1, %z3_4_1        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="596" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.1:71  store i32 %tmp_50_1, i32* %Y_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb8.1:72  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str19, i32 %tmp_38) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="598" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb8.1:73  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str19) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="599" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="397" bw="0" op_0_bw="0">
<![CDATA[
bb8.1:74  br label %bb7.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="600" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb7.2:0  %column_6 = phi i4 [ 0, %bb8.1 ], [ %column_7, %bb6.2 ] ; <i4> [#uses=3]

]]></node>
<StgValue><ssdm name="column_6"/></StgValue>
</operation>

<operation id="601" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="5" op_0_bw="4">
<![CDATA[
bb7.2:1  %column_6_cast = zext i4 %column_6 to i5        ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="column_6_cast"/></StgValue>
</operation>

<operation id="602" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb7.2:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="603" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7.2:3  %exitcond5 = icmp eq i4 %column_6, -8           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="604" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7.2:4  %column_7 = add i4 %column_6, 1                 ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="column_7"/></StgValue>
</operation>

<operation id="605" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb7.2:5  br i1 %exitcond5, label %bb8.2, label %bb6.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb6.2:0  %tmp_51_s = or i5 %column_6_cast, -16           ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_51_s"/></StgValue>
</operation>

<operation id="607" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="5">
<![CDATA[
bb6.2:1  %tmp_51_2_cast = zext i5 %tmp_51_s to i32       ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_51_2_cast"/></StgValue>
</operation>

<operation id="608" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6.2:2  %in_addr_2 = getelementptr inbounds [64 x i16]* %in, i32 0, i32 %tmp_51_2_cast ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_2"/></StgValue>
</operation>

<operation id="609" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="16" op_0_bw="6">
<![CDATA[
bb6.2:3  %in_load_2 = load i16* %in_addr_2, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>

<operation id="610" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="6">
<![CDATA[
bb8.2:20  %Y_load_20 = load i32* %Y_addr_24, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_20"/></StgValue>
</operation>

<operation id="611" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="6">
<![CDATA[
bb8.2:24  %Y_load_21 = load i32* %Y_addr_25, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_21"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="612" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="16" op_0_bw="6">
<![CDATA[
bb6.2:3  %in_load_2 = load i16* %in_addr_2, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_2"/></StgValue>
</operation>

<operation id="613" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="19" op_0_bw="16">
<![CDATA[
bb6.2:4  %tmp_52_2_cast = zext i16 %in_load_2 to i19     ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52_2_cast"/></StgValue>
</operation>

<operation id="614" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb6.2:5  %tmp_53_2 = shl i19 %tmp_52_2_cast, 3           ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53_2"/></StgValue>
</operation>

<operation id="615" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="19">
<![CDATA[
bb6.2:6  %tmp_53_2_cast = sext i19 %tmp_53_2 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53_2_cast"/></StgValue>
</operation>

<operation id="616" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6.2:7  %Y_addr_26 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %tmp_51_2_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_addr_26"/></StgValue>
</operation>

<operation id="617" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb6.2:8  store i32 %tmp_53_2_cast, i32* %Y_addr_26, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="0" op_0_bw="0">
<![CDATA[
bb6.2:9  br label %bb7.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="619" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="6">
<![CDATA[
bb8.2:20  %Y_load_20 = load i32* %Y_addr_24, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_20"/></StgValue>
</operation>

<operation id="620" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="6">
<![CDATA[
bb8.2:24  %Y_load_21 = load i32* %Y_addr_25, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_21"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="621" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="6">
<![CDATA[
bb8.2:4  %Y_load_24 = load i32* %Y_addr_20, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_24"/></StgValue>
</operation>

<operation id="622" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="6">
<![CDATA[
bb8.2:5  %Y_load_30 = load i32* %Y_addr_21, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_30"/></StgValue>
</operation>

<operation id="623" st_id="53" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:21  %tmp_19_2 = mul nsw i32 %Y_load_20, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>

<operation id="624" st_id="53" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:25  %tmp_21_2 = mul nsw i32 %Y_load_21, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="625" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="6">
<![CDATA[
bb8.2:4  %Y_load_24 = load i32* %Y_addr_20, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_24"/></StgValue>
</operation>

<operation id="626" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="6">
<![CDATA[
bb8.2:5  %Y_load_30 = load i32* %Y_addr_21, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_30"/></StgValue>
</operation>

<operation id="627" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="6">
<![CDATA[
bb8.2:16  %Y_load_18 = load i32* %Y_addr_22, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_18"/></StgValue>
</operation>

<operation id="628" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="6">
<![CDATA[
bb8.2:17  %Y_load_19 = load i32* %Y_addr_23, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_19"/></StgValue>
</operation>

<operation id="629" st_id="54" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:21  %tmp_19_2 = mul nsw i32 %Y_load_20, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>

<operation id="630" st_id="54" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:25  %tmp_21_2 = mul nsw i32 %Y_load_21, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="631" st_id="55" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:6  %tmp_9_2 = mul nsw i32 %Y_load_30, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="632" st_id="55" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:7  %tmp_10_2 = mul nsw i32 %Y_load_24, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="633" st_id="55" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:11  %tmp_13_2 = mul nsw i32 %Y_load_30, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="634" st_id="55" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:12  %tmp_14_2 = mul nsw i32 %Y_load_24, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="635" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="6">
<![CDATA[
bb8.2:16  %Y_load_18 = load i32* %Y_addr_22, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_18"/></StgValue>
</operation>

<operation id="636" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="6">
<![CDATA[
bb8.2:17  %Y_load_19 = load i32* %Y_addr_23, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_19"/></StgValue>
</operation>

<operation id="637" st_id="55" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:21  %tmp_19_2 = mul nsw i32 %Y_load_20, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>

<operation id="638" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.2:22  %tmp_60 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_19_2, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="639" st_id="55" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:25  %tmp_21_2 = mul nsw i32 %Y_load_21, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_2"/></StgValue>
</operation>

<operation id="640" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.2:26  %tmp_61 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_21_2, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="641" st_id="56" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:6  %tmp_9_2 = mul nsw i32 %Y_load_30, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="642" st_id="56" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:7  %tmp_10_2 = mul nsw i32 %Y_load_24, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="643" st_id="56" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:11  %tmp_13_2 = mul nsw i32 %Y_load_30, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="644" st_id="56" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:12  %tmp_14_2 = mul nsw i32 %Y_load_24, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="645" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:18  %z1_4_2 = sub nsw i32 %Y_load_18, %Y_load_19    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_4_2"/></StgValue>
</operation>

<operation id="646" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:19  %z1_7_2 = add nsw i32 %Y_load_19, %Y_load_18    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_7_2"/></StgValue>
</operation>

<operation id="647" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="18">
<![CDATA[
bb8.2:23  %z1_5_2 = sext i18 %tmp_60 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_5_2"/></StgValue>
</operation>

<operation id="648" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="444" bw="32" op_0_bw="18">
<![CDATA[
bb8.2:27  %z1_6_2 = sext i18 %tmp_61 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_6_2"/></StgValue>
</operation>

<operation id="649" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:32  %y_assign_s = sub nsw i32 %z1_4_2, %z1_6_2      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_s"/></StgValue>
</operation>

<operation id="650" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:33  %x_assign_s = add nsw i32 %z1_4_2, %z1_6_2      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="651" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:34  %x_assign_9 = sub nsw i32 %z1_7_2, %z1_5_2      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="652" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:35  %y_assign_9 = add nsw i32 %z1_7_2, %z1_5_2      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="653" st_id="57" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:6  %tmp_9_2 = mul nsw i32 %Y_load_30, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="654" st_id="57" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:7  %tmp_10_2 = mul nsw i32 %Y_load_24, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="655" st_id="57" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:11  %tmp_13_2 = mul nsw i32 %Y_load_30, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="656" st_id="57" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:12  %tmp_14_2 = mul nsw i32 %Y_load_24, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="657" st_id="57" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:36  %tmp_27_2 = mul nsw i32 %x_assign_s, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_2"/></StgValue>
</operation>

<operation id="658" st_id="57" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:37  %tmp_28_2 = mul nsw i32 %y_assign_9, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="659" st_id="57" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:41  %tmp_31_2 = mul nsw i32 %x_assign_s, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_2"/></StgValue>
</operation>

<operation id="660" st_id="57" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:42  %tmp_32_2 = mul nsw i32 %y_assign_9, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="661" st_id="57" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:46  %tmp_35_2 = mul nsw i32 %x_assign_9, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="662" st_id="57" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:47  %tmp_36_2 = mul nsw i32 %y_assign_s, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="663" st_id="57" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:51  %tmp_39_2 = mul nsw i32 %x_assign_9, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="664" st_id="57" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:52  %tmp_40_2 = mul nsw i32 %y_assign_s, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="665" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="6">
<![CDATA[
bb8.2:0  %Y_load_23 = load i32* %Y_addr_27, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_23"/></StgValue>
</operation>

<operation id="666" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="6">
<![CDATA[
bb8.2:1  %Y_load_2 = load i32* %Y_addr_19, align 4       ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_2"/></StgValue>
</operation>

<operation id="667" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:8  %tmp_11_2 = sub nsw i32 %tmp_9_2, %tmp_10_2     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="668" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.2:9  %tmp_53 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_11_2, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="669" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:13  %tmp_15_2 = add nsw i32 %tmp_14_2, %tmp_13_2    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="670" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.2:14  %tmp_56 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_15_2, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="671" st_id="58" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:36  %tmp_27_2 = mul nsw i32 %x_assign_s, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_2"/></StgValue>
</operation>

<operation id="672" st_id="58" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:37  %tmp_28_2 = mul nsw i32 %y_assign_9, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="673" st_id="58" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:41  %tmp_31_2 = mul nsw i32 %x_assign_s, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_2"/></StgValue>
</operation>

<operation id="674" st_id="58" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:42  %tmp_32_2 = mul nsw i32 %y_assign_9, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="675" st_id="58" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:46  %tmp_35_2 = mul nsw i32 %x_assign_9, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="676" st_id="58" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:47  %tmp_36_2 = mul nsw i32 %y_assign_s, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="677" st_id="58" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:51  %tmp_39_2 = mul nsw i32 %x_assign_9, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="678" st_id="58" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:52  %tmp_40_2 = mul nsw i32 %y_assign_s, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="679" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="6">
<![CDATA[
bb8.2:0  %Y_load_23 = load i32* %Y_addr_27, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_23"/></StgValue>
</operation>

<operation id="680" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="6">
<![CDATA[
bb8.2:1  %Y_load_2 = load i32* %Y_addr_19, align 4       ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_2"/></StgValue>
</operation>

<operation id="681" st_id="59" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:36  %tmp_27_2 = mul nsw i32 %x_assign_s, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_2"/></StgValue>
</operation>

<operation id="682" st_id="59" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:37  %tmp_28_2 = mul nsw i32 %y_assign_9, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="683" st_id="59" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:41  %tmp_31_2 = mul nsw i32 %x_assign_s, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_2"/></StgValue>
</operation>

<operation id="684" st_id="59" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:42  %tmp_32_2 = mul nsw i32 %y_assign_9, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="685" st_id="59" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:46  %tmp_35_2 = mul nsw i32 %x_assign_9, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="686" st_id="59" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:47  %tmp_36_2 = mul nsw i32 %y_assign_s, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="687" st_id="59" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:51  %tmp_39_2 = mul nsw i32 %x_assign_9, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="688" st_id="59" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:52  %tmp_40_2 = mul nsw i32 %y_assign_s, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="689" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:2  %z1_1_2 = sub nsw i32 %Y_load_23, %Y_load_2     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_1_2"/></StgValue>
</operation>

<operation id="690" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:3  %z1_0_2 = add nsw i32 %Y_load_2, %Y_load_23     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_0_2"/></StgValue>
</operation>

<operation id="691" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="18">
<![CDATA[
bb8.2:15  %z1_3_2 = sext i18 %tmp_56 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_3_2"/></StgValue>
</operation>

<operation id="692" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:28  %z3_3_2 = sub nsw i32 %z1_0_2, %z1_3_2          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_3_2"/></StgValue>
</operation>

<operation id="693" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:29  %z3_0_2 = add nsw i32 %z1_0_2, %z1_3_2          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_0_2"/></StgValue>
</operation>

<operation id="694" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:38  %tmp_29_2 = sub nsw i32 %tmp_27_2, %tmp_28_2    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="695" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.2:39  %tmp_62 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_29_2, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="696" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:43  %tmp_33_2 = add nsw i32 %tmp_32_2, %tmp_31_2    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33_2"/></StgValue>
</operation>

<operation id="697" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.2:44  %tmp_64 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_33_2, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="698" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:48  %tmp_37_2 = sub nsw i32 %tmp_35_2, %tmp_36_2    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="699" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="466" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.2:49  %tmp_66 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_37_2, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="700" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:53  %tmp_41_2 = add nsw i32 %tmp_40_2, %tmp_39_2    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41_2"/></StgValue>
</operation>

<operation id="701" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.2:54  %tmp_67 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_41_2, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="702" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="18">
<![CDATA[
bb8.2:10  %z1_2_2 = sext i18 %tmp_53 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_2_2"/></StgValue>
</operation>

<operation id="703" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:30  %z3_2_2 = sub nsw i32 %z1_1_2, %z1_2_2          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_2_2"/></StgValue>
</operation>

<operation id="704" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:31  %z3_1_2 = add nsw i32 %z1_1_2, %z1_2_2          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_1_2"/></StgValue>
</operation>

<operation id="705" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="18">
<![CDATA[
bb8.2:45  %z3_7_2 = sext i18 %tmp_64 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_7_2"/></StgValue>
</operation>

<operation id="706" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:56  %tmp_43_2 = sub nsw i32 %z3_0_2, %z3_7_2        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_43_2"/></StgValue>
</operation>

<operation id="707" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.2:57  store i32 %tmp_43_2, i32* %Y_addr_23, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:58  %tmp_44_2 = add nsw i32 %z3_0_2, %z3_7_2        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_2"/></StgValue>
</operation>

<operation id="709" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.2:59  store i32 %tmp_44_2, i32* %Y_addr_27, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="710" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="18">
<![CDATA[
bb8.2:55  %z3_6_2 = sext i18 %tmp_67 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_6_2"/></StgValue>
</operation>

<operation id="711" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:60  %tmp_45_2 = sub nsw i32 %z3_1_2, %z3_6_2        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_2"/></StgValue>
</operation>

<operation id="712" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.2:61  store i32 %tmp_45_2, i32* %Y_addr_20, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:62  %tmp_46_2 = add nsw i32 %z3_1_2, %z3_6_2        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_46_2"/></StgValue>
</operation>

<operation id="714" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.2:63  store i32 %tmp_46_2, i32* %Y_addr_22, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="715" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="18">
<![CDATA[
bb8.2:50  %z3_5_2 = sext i18 %tmp_66 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_5_2"/></StgValue>
</operation>

<operation id="716" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:64  %tmp_47_2 = sub nsw i32 %z3_2_2, %z3_5_2        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_47_2"/></StgValue>
</operation>

<operation id="717" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.2:65  store i32 %tmp_47_2, i32* %Y_addr_25, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:66  %tmp_48_2 = add nsw i32 %z3_2_2, %z3_5_2        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_48_2"/></StgValue>
</operation>

<operation id="719" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.2:67  store i32 %tmp_48_2, i32* %Y_addr_21, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="720" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="18">
<![CDATA[
bb8.2:40  %z3_4_2 = sext i18 %tmp_62 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_4_2"/></StgValue>
</operation>

<operation id="721" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:68  %tmp_49_2 = sub nsw i32 %z3_3_2, %z3_4_2        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>

<operation id="722" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.2:69  store i32 %tmp_49_2, i32* %Y_addr_19, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.2:70  %tmp_50_2 = add nsw i32 %z3_3_2, %z3_4_2        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50_2"/></StgValue>
</operation>

<operation id="724" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.2:71  store i32 %tmp_50_2, i32* %Y_addr_24, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb8.2:72  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str19, i32 %tmp_52) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="726" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb8.2:73  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str19) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="727" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="0" op_0_bw="0">
<![CDATA[
bb8.2:74  br label %bb7.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="728" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb7.3:0  %column_8 = phi i4 [ 0, %bb8.2 ], [ %column_9, %bb6.3 ] ; <i4> [#uses=3]

]]></node>
<StgValue><ssdm name="column_8"/></StgValue>
</operation>

<operation id="729" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb7.3:1  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="730" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7.3:2  %exitcond6 = icmp eq i4 %column_8, -8           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="731" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7.3:3  %column_9 = add i4 %column_8, 1                 ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="column_9"/></StgValue>
</operation>

<operation id="732" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb7.3:4  br i1 %exitcond6, label %bb8.3, label %bb6.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb6.3:0  %tmp_51_3 = xor i4 %column_8, -8                ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_51_3"/></StgValue>
</operation>

<operation id="734" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="5" op_0_bw="4">
<![CDATA[
bb6.3:1  %tmp_51_3_cast1 = sext i4 %tmp_51_3 to i5       ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_51_3_cast1"/></StgValue>
</operation>

<operation id="735" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="5">
<![CDATA[
bb6.3:2  %tmp_51_3_cast = zext i5 %tmp_51_3_cast1 to i32 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_51_3_cast"/></StgValue>
</operation>

<operation id="736" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6.3:3  %in_addr_3 = getelementptr inbounds [64 x i16]* %in, i32 0, i32 %tmp_51_3_cast ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_3"/></StgValue>
</operation>

<operation id="737" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="16" op_0_bw="6">
<![CDATA[
bb6.3:4  %in_load_3 = load i16* %in_addr_3, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_3"/></StgValue>
</operation>

<operation id="738" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="6">
<![CDATA[
bb8.3:20  %Y_load_27 = load i32* %Y_addr_33, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_27"/></StgValue>
</operation>

<operation id="739" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="6">
<![CDATA[
bb8.3:24  %Y_load_28 = load i32* %Y_addr_34, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_28"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="740" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="16" op_0_bw="6">
<![CDATA[
bb6.3:4  %in_load_3 = load i16* %in_addr_3, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_3"/></StgValue>
</operation>

<operation id="741" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="19" op_0_bw="16">
<![CDATA[
bb6.3:5  %tmp_52_3_cast = zext i16 %in_load_3 to i19     ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52_3_cast"/></StgValue>
</operation>

<operation id="742" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb6.3:6  %tmp_53_3 = shl i19 %tmp_52_3_cast, 3           ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53_3"/></StgValue>
</operation>

<operation id="743" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="19">
<![CDATA[
bb6.3:7  %tmp_53_3_cast = sext i19 %tmp_53_3 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53_3_cast"/></StgValue>
</operation>

<operation id="744" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6.3:8  %Y_addr_35 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %tmp_51_3_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_addr_35"/></StgValue>
</operation>

<operation id="745" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb6.3:9  store i32 %tmp_53_3_cast, i32* %Y_addr_35, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="0" op_0_bw="0">
<![CDATA[
bb6.3:10  br label %bb7.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="747" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="6">
<![CDATA[
bb8.3:20  %Y_load_27 = load i32* %Y_addr_33, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_27"/></StgValue>
</operation>

<operation id="748" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="6">
<![CDATA[
bb8.3:24  %Y_load_28 = load i32* %Y_addr_34, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_28"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="749" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="6">
<![CDATA[
bb8.3:4  %Y_load_37 = load i32* %Y_addr_29, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_37"/></StgValue>
</operation>

<operation id="750" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="6">
<![CDATA[
bb8.3:5  %Y_load_38 = load i32* %Y_addr_30, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_38"/></StgValue>
</operation>

<operation id="751" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:21  %tmp_19_3 = mul nsw i32 %Y_load_27, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_3"/></StgValue>
</operation>

<operation id="752" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:25  %tmp_21_3 = mul nsw i32 %Y_load_28, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="753" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="6">
<![CDATA[
bb8.3:4  %Y_load_37 = load i32* %Y_addr_29, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_37"/></StgValue>
</operation>

<operation id="754" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="6">
<![CDATA[
bb8.3:5  %Y_load_38 = load i32* %Y_addr_30, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_38"/></StgValue>
</operation>

<operation id="755" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="6">
<![CDATA[
bb8.3:16  %Y_load_25 = load i32* %Y_addr_31, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_25"/></StgValue>
</operation>

<operation id="756" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="6">
<![CDATA[
bb8.3:17  %Y_load_26 = load i32* %Y_addr_32, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_26"/></StgValue>
</operation>

<operation id="757" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:21  %tmp_19_3 = mul nsw i32 %Y_load_27, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_3"/></StgValue>
</operation>

<operation id="758" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:25  %tmp_21_3 = mul nsw i32 %Y_load_28, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="759" st_id="70" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:6  %tmp_9_3 = mul nsw i32 %Y_load_38, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="760" st_id="70" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:7  %tmp_10_3 = mul nsw i32 %Y_load_37, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="761" st_id="70" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:11  %tmp_13_3 = mul nsw i32 %Y_load_38, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="762" st_id="70" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:12  %tmp_14_3 = mul nsw i32 %Y_load_37, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="763" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="6">
<![CDATA[
bb8.3:16  %Y_load_25 = load i32* %Y_addr_31, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_25"/></StgValue>
</operation>

<operation id="764" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="6">
<![CDATA[
bb8.3:17  %Y_load_26 = load i32* %Y_addr_32, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_26"/></StgValue>
</operation>

<operation id="765" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:21  %tmp_19_3 = mul nsw i32 %Y_load_27, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_3"/></StgValue>
</operation>

<operation id="766" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.3:22  %tmp_74 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_19_3, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="767" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:25  %tmp_21_3 = mul nsw i32 %Y_load_28, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_3"/></StgValue>
</operation>

<operation id="768" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.3:26  %tmp_78 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_21_3, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="769" st_id="71" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:6  %tmp_9_3 = mul nsw i32 %Y_load_38, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="770" st_id="71" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:7  %tmp_10_3 = mul nsw i32 %Y_load_37, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="771" st_id="71" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:11  %tmp_13_3 = mul nsw i32 %Y_load_38, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="772" st_id="71" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:12  %tmp_14_3 = mul nsw i32 %Y_load_37, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="773" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:18  %z1_4_3 = sub nsw i32 %Y_load_25, %Y_load_26    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_4_3"/></StgValue>
</operation>

<operation id="774" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:19  %z1_7_3 = add nsw i32 %Y_load_26, %Y_load_25    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_7_3"/></StgValue>
</operation>

<operation id="775" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="18">
<![CDATA[
bb8.3:23  %z1_5_3 = sext i18 %tmp_74 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_5_3"/></StgValue>
</operation>

<operation id="776" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="18">
<![CDATA[
bb8.3:27  %z1_6_3 = sext i18 %tmp_78 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_6_3"/></StgValue>
</operation>

<operation id="777" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:32  %y_assign_3 = sub nsw i32 %z1_4_3, %z1_6_3      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_3"/></StgValue>
</operation>

<operation id="778" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:33  %x_assign_3 = add nsw i32 %z1_4_3, %z1_6_3      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="779" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:34  %x_assign_8 = sub nsw i32 %z1_7_3, %z1_5_3      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="780" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:35  %y_assign_8 = add nsw i32 %z1_7_3, %z1_5_3      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_8"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="781" st_id="72" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:6  %tmp_9_3 = mul nsw i32 %Y_load_38, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="782" st_id="72" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:7  %tmp_10_3 = mul nsw i32 %Y_load_37, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="783" st_id="72" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:11  %tmp_13_3 = mul nsw i32 %Y_load_38, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="784" st_id="72" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:12  %tmp_14_3 = mul nsw i32 %Y_load_37, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="785" st_id="72" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:36  %tmp_27_3 = mul nsw i32 %x_assign_3, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_3"/></StgValue>
</operation>

<operation id="786" st_id="72" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:37  %tmp_28_3 = mul nsw i32 %y_assign_8, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_3"/></StgValue>
</operation>

<operation id="787" st_id="72" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:41  %tmp_31_3 = mul nsw i32 %x_assign_3, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_3"/></StgValue>
</operation>

<operation id="788" st_id="72" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:42  %tmp_32_3 = mul nsw i32 %y_assign_8, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="789" st_id="72" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:46  %tmp_35_3 = mul nsw i32 %x_assign_8, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="790" st_id="72" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:47  %tmp_36_3 = mul nsw i32 %y_assign_3, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="791" st_id="72" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:51  %tmp_39_3 = mul nsw i32 %x_assign_8, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="792" st_id="72" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:52  %tmp_40_3 = mul nsw i32 %y_assign_3, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="793" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="6">
<![CDATA[
bb8.3:0  %Y_load_31 = load i32* %Y_addr_36, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_31"/></StgValue>
</operation>

<operation id="794" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="6">
<![CDATA[
bb8.3:1  %Y_load_22 = load i32* %Y_addr_28, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_22"/></StgValue>
</operation>

<operation id="795" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:8  %tmp_11_3 = sub nsw i32 %tmp_9_3, %tmp_10_3     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="796" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="520" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.3:9  %tmp_69 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_11_3, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="797" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:13  %tmp_15_3 = add nsw i32 %tmp_14_3, %tmp_13_3    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15_3"/></StgValue>
</operation>

<operation id="798" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.3:14  %tmp_70 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_15_3, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="799" st_id="73" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:36  %tmp_27_3 = mul nsw i32 %x_assign_3, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_3"/></StgValue>
</operation>

<operation id="800" st_id="73" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:37  %tmp_28_3 = mul nsw i32 %y_assign_8, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_3"/></StgValue>
</operation>

<operation id="801" st_id="73" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:41  %tmp_31_3 = mul nsw i32 %x_assign_3, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_3"/></StgValue>
</operation>

<operation id="802" st_id="73" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:42  %tmp_32_3 = mul nsw i32 %y_assign_8, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="803" st_id="73" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:46  %tmp_35_3 = mul nsw i32 %x_assign_8, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="804" st_id="73" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:47  %tmp_36_3 = mul nsw i32 %y_assign_3, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="805" st_id="73" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:51  %tmp_39_3 = mul nsw i32 %x_assign_8, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="806" st_id="73" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:52  %tmp_40_3 = mul nsw i32 %y_assign_3, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="807" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="6">
<![CDATA[
bb8.3:0  %Y_load_31 = load i32* %Y_addr_36, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_31"/></StgValue>
</operation>

<operation id="808" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="6">
<![CDATA[
bb8.3:1  %Y_load_22 = load i32* %Y_addr_28, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_22"/></StgValue>
</operation>

<operation id="809" st_id="74" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:36  %tmp_27_3 = mul nsw i32 %x_assign_3, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_3"/></StgValue>
</operation>

<operation id="810" st_id="74" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:37  %tmp_28_3 = mul nsw i32 %y_assign_8, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_3"/></StgValue>
</operation>

<operation id="811" st_id="74" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:41  %tmp_31_3 = mul nsw i32 %x_assign_3, 9102       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_3"/></StgValue>
</operation>

<operation id="812" st_id="74" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:42  %tmp_32_3 = mul nsw i32 %y_assign_8, 13623      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="813" st_id="74" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:46  %tmp_35_3 = mul nsw i32 %x_assign_8, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="814" st_id="74" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:47  %tmp_36_3 = mul nsw i32 %y_assign_3, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="815" st_id="74" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:51  %tmp_39_3 = mul nsw i32 %x_assign_8, 3196       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="816" st_id="74" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:52  %tmp_40_3 = mul nsw i32 %y_assign_3, 16069      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="817" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:2  %z1_1_3 = sub nsw i32 %Y_load_31, %Y_load_22    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_1_3"/></StgValue>
</operation>

<operation id="818" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:3  %z1_0_3 = add nsw i32 %Y_load_22, %Y_load_31    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_0_3"/></StgValue>
</operation>

<operation id="819" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="18">
<![CDATA[
bb8.3:15  %z1_3_3 = sext i18 %tmp_70 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_3_3"/></StgValue>
</operation>

<operation id="820" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:28  %z3_3_3 = sub nsw i32 %z1_0_3, %z1_3_3          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_3_3"/></StgValue>
</operation>

<operation id="821" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:29  %z3_0_3 = add nsw i32 %z1_0_3, %z1_3_3          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_0_3"/></StgValue>
</operation>

<operation id="822" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:38  %tmp_29_3 = sub nsw i32 %tmp_27_3, %tmp_28_3    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="823" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.3:39  %tmp_82 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_29_3, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="824" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:43  %tmp_33_3 = add nsw i32 %tmp_32_3, %tmp_31_3    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33_3"/></StgValue>
</operation>

<operation id="825" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.3:44  %tmp_86 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_33_3, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="826" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:48  %tmp_37_3 = sub nsw i32 %tmp_35_3, %tmp_36_3    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="827" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.3:49  %tmp_97 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_37_3, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="828" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:53  %tmp_41_3 = add nsw i32 %tmp_40_3, %tmp_39_3    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41_3"/></StgValue>
</operation>

<operation id="829" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.3:54  %tmp_99 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_41_3, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="830" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="18">
<![CDATA[
bb8.3:10  %z1_2_3 = sext i18 %tmp_69 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_2_3"/></StgValue>
</operation>

<operation id="831" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:30  %z3_2_3 = sub nsw i32 %z1_1_3, %z1_2_3          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_2_3"/></StgValue>
</operation>

<operation id="832" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:31  %z3_1_3 = add nsw i32 %z1_1_3, %z1_2_3          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_1_3"/></StgValue>
</operation>

<operation id="833" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="18">
<![CDATA[
bb8.3:45  %z3_7_3 = sext i18 %tmp_86 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_7_3"/></StgValue>
</operation>

<operation id="834" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:56  %tmp_43_3 = sub nsw i32 %z3_0_3, %z3_7_3        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_43_3"/></StgValue>
</operation>

<operation id="835" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.3:57  store i32 %tmp_43_3, i32* %Y_addr_32, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:58  %tmp_44_3 = add nsw i32 %z3_0_3, %z3_7_3        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_3"/></StgValue>
</operation>

<operation id="837" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.3:59  store i32 %tmp_44_3, i32* %Y_addr_36, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="838" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="18">
<![CDATA[
bb8.3:55  %z3_6_3 = sext i18 %tmp_99 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_6_3"/></StgValue>
</operation>

<operation id="839" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:60  %tmp_45_3 = sub nsw i32 %z3_1_3, %z3_6_3        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_3"/></StgValue>
</operation>

<operation id="840" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.3:61  store i32 %tmp_45_3, i32* %Y_addr_29, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:62  %tmp_46_3 = add nsw i32 %z3_1_3, %z3_6_3        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_46_3"/></StgValue>
</operation>

<operation id="842" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="574" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.3:63  store i32 %tmp_46_3, i32* %Y_addr_31, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="843" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="18">
<![CDATA[
bb8.3:50  %z3_5_3 = sext i18 %tmp_97 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_5_3"/></StgValue>
</operation>

<operation id="844" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:64  %tmp_47_3 = sub nsw i32 %z3_2_3, %z3_5_3        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_47_3"/></StgValue>
</operation>

<operation id="845" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="576" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.3:65  store i32 %tmp_47_3, i32* %Y_addr_34, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:66  %tmp_48_3 = add nsw i32 %z3_2_3, %z3_5_3        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_48_3"/></StgValue>
</operation>

<operation id="847" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="578" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.3:67  store i32 %tmp_48_3, i32* %Y_addr_30, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="848" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="32" op_0_bw="18">
<![CDATA[
bb8.3:40  %z3_4_3 = sext i18 %tmp_82 to i32               ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_4_3"/></StgValue>
</operation>

<operation id="849" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:68  %tmp_49_3 = sub nsw i32 %z3_3_3, %z3_4_3        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_49_3"/></StgValue>
</operation>

<operation id="850" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.3:69  store i32 %tmp_49_3, i32* %Y_addr_28, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.3:70  %tmp_50_3 = add nsw i32 %z3_3_3, %z3_4_3        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50_3"/></StgValue>
</operation>

<operation id="852" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.3:71  store i32 %tmp_50_3, i32* %Y_addr_33, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb8.3:72  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str19, i32 %tmp_68) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="854" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="584" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb8.3:73  %tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str19) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="855" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="0" op_0_bw="0">
<![CDATA[
bb8.3:74  br label %bb7.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="856" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb7.4:0  %column_10 = phi i4 [ 0, %bb8.3 ], [ %column_11, %bb6.4 ] ; <i4> [#uses=3]

]]></node>
<StgValue><ssdm name="column_10"/></StgValue>
</operation>

<operation id="857" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="6" op_0_bw="4">
<![CDATA[
bb7.4:1  %column_10_cast = zext i4 %column_10 to i6      ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="column_10_cast"/></StgValue>
</operation>

<operation id="858" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb7.4:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="859" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7.4:3  %exitcond7 = icmp eq i4 %column_10, -8          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="860" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="591" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7.4:4  %column_11 = add i4 %column_10, 1               ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="column_11"/></StgValue>
</operation>

<operation id="861" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb7.4:5  br i1 %exitcond7, label %bb8.4, label %bb6.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="594" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb6.4:0  %tmp_51_2 = or i6 %column_10_cast, -32          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_51_2"/></StgValue>
</operation>

<operation id="863" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="32" op_0_bw="6">
<![CDATA[
bb6.4:1  %tmp_51_4_cast = zext i6 %tmp_51_2 to i32       ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_51_4_cast"/></StgValue>
</operation>

<operation id="864" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6.4:2  %in_addr_4 = getelementptr inbounds [64 x i16]* %in, i32 0, i32 %tmp_51_4_cast ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_4"/></StgValue>
</operation>

<operation id="865" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="597" bw="16" op_0_bw="6">
<![CDATA[
bb6.4:3  %in_load_4 = load i16* %in_addr_4, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_4"/></StgValue>
</operation>

<operation id="866" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="6">
<![CDATA[
bb8.4:20  %Y_load_34 = load i32* %Y_addr_42, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_34"/></StgValue>
</operation>

<operation id="867" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="6">
<![CDATA[
bb8.4:24  %Y_load_35 = load i32* %Y_addr_43, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_35"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="868" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="16" op_0_bw="6">
<![CDATA[
bb6.4:3  %in_load_4 = load i16* %in_addr_4, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_4"/></StgValue>
</operation>

<operation id="869" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="598" bw="19" op_0_bw="16">
<![CDATA[
bb6.4:4  %tmp_52_4_cast = zext i16 %in_load_4 to i19     ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52_4_cast"/></StgValue>
</operation>

<operation id="870" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb6.4:5  %tmp_53_4 = shl i19 %tmp_52_4_cast, 3           ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53_4"/></StgValue>
</operation>

<operation id="871" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="19">
<![CDATA[
bb6.4:6  %tmp_53_4_cast = sext i19 %tmp_53_4 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53_4_cast"/></StgValue>
</operation>

<operation id="872" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6.4:7  %Y_addr_44 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %tmp_51_4_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_addr_44"/></StgValue>
</operation>

<operation id="873" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb6.4:8  store i32 %tmp_53_4_cast, i32* %Y_addr_44, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="0" op_0_bw="0">
<![CDATA[
bb6.4:9  br label %bb7.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="875" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="32" op_0_bw="6">
<![CDATA[
bb8.4:20  %Y_load_34 = load i32* %Y_addr_42, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_34"/></StgValue>
</operation>

<operation id="876" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="6">
<![CDATA[
bb8.4:24  %Y_load_35 = load i32* %Y_addr_43, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_35"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="877" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="32" op_0_bw="6">
<![CDATA[
bb8.4:4  %Y_load_45 = load i32* %Y_addr_38, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_45"/></StgValue>
</operation>

<operation id="878" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="32" op_0_bw="6">
<![CDATA[
bb8.4:5  %Y_load_51 = load i32* %Y_addr_39, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_51"/></StgValue>
</operation>

<operation id="879" st_id="83" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:21  %tmp_19_4 = mul nsw i32 %Y_load_34, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_4"/></StgValue>
</operation>

<operation id="880" st_id="83" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:25  %tmp_21_4 = mul nsw i32 %Y_load_35, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_4"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="881" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="32" op_0_bw="6">
<![CDATA[
bb8.4:4  %Y_load_45 = load i32* %Y_addr_38, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_45"/></StgValue>
</operation>

<operation id="882" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="32" op_0_bw="6">
<![CDATA[
bb8.4:5  %Y_load_51 = load i32* %Y_addr_39, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_51"/></StgValue>
</operation>

<operation id="883" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="32" op_0_bw="6">
<![CDATA[
bb8.4:16  %Y_load_32 = load i32* %Y_addr_40, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_32"/></StgValue>
</operation>

<operation id="884" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="6">
<![CDATA[
bb8.4:17  %Y_load_33 = load i32* %Y_addr_41, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_33"/></StgValue>
</operation>

<operation id="885" st_id="84" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:21  %tmp_19_4 = mul nsw i32 %Y_load_34, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_4"/></StgValue>
</operation>

<operation id="886" st_id="84" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:25  %tmp_21_4 = mul nsw i32 %Y_load_35, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_4"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="887" st_id="85" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:6  %tmp_9_4 = mul nsw i32 %Y_load_51, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="888" st_id="85" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:7  %tmp_10_4 = mul nsw i32 %Y_load_45, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="889" st_id="85" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:11  %tmp_13_4 = mul nsw i32 %Y_load_51, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="890" st_id="85" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:12  %tmp_14_4 = mul nsw i32 %Y_load_45, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="891" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="32" op_0_bw="6">
<![CDATA[
bb8.4:16  %Y_load_32 = load i32* %Y_addr_40, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_32"/></StgValue>
</operation>

<operation id="892" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="6">
<![CDATA[
bb8.4:17  %Y_load_33 = load i32* %Y_addr_41, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_33"/></StgValue>
</operation>

<operation id="893" st_id="85" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:21  %tmp_19_4 = mul nsw i32 %Y_load_34, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_4"/></StgValue>
</operation>

<operation id="894" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.4:22  %tmp_107 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_19_4, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="895" st_id="85" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:25  %tmp_21_4 = mul nsw i32 %Y_load_35, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_4"/></StgValue>
</operation>

<operation id="896" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.4:26  %tmp_108 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_21_4, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="897" st_id="86" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:6  %tmp_9_4 = mul nsw i32 %Y_load_51, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="898" st_id="86" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:7  %tmp_10_4 = mul nsw i32 %Y_load_45, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="899" st_id="86" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:11  %tmp_13_4 = mul nsw i32 %Y_load_51, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="900" st_id="86" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:12  %tmp_14_4 = mul nsw i32 %Y_load_45, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="901" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:18  %z1_4_4 = sub nsw i32 %Y_load_32, %Y_load_33    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_4_4"/></StgValue>
</operation>

<operation id="902" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:19  %z1_7_4 = add nsw i32 %Y_load_33, %Y_load_32    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_7_4"/></StgValue>
</operation>

<operation id="903" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="628" bw="32" op_0_bw="18">
<![CDATA[
bb8.4:23  %z1_5_4 = sext i18 %tmp_107 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_5_4"/></StgValue>
</operation>

<operation id="904" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="32" op_0_bw="18">
<![CDATA[
bb8.4:27  %z1_6_4 = sext i18 %tmp_108 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_6_4"/></StgValue>
</operation>

<operation id="905" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:32  %y_assign_10 = sub nsw i32 %z1_4_4, %z1_6_4     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_10"/></StgValue>
</operation>

<operation id="906" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:33  %x_assign_10 = add nsw i32 %z1_4_4, %z1_6_4     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_10"/></StgValue>
</operation>

<operation id="907" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:34  %x_assign_11 = sub nsw i32 %z1_7_4, %z1_5_4     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_11"/></StgValue>
</operation>

<operation id="908" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:35  %y_assign_11 = add nsw i32 %z1_7_4, %z1_5_4     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_11"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="909" st_id="87" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:6  %tmp_9_4 = mul nsw i32 %Y_load_51, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="910" st_id="87" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:7  %tmp_10_4 = mul nsw i32 %Y_load_45, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="911" st_id="87" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:11  %tmp_13_4 = mul nsw i32 %Y_load_51, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="912" st_id="87" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:12  %tmp_14_4 = mul nsw i32 %Y_load_45, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="913" st_id="87" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:36  %tmp_27_4 = mul nsw i32 %x_assign_10, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_4"/></StgValue>
</operation>

<operation id="914" st_id="87" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:37  %tmp_28_4 = mul nsw i32 %y_assign_11, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_4"/></StgValue>
</operation>

<operation id="915" st_id="87" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:41  %tmp_31_4 = mul nsw i32 %x_assign_10, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_4"/></StgValue>
</operation>

<operation id="916" st_id="87" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:42  %tmp_32_4 = mul nsw i32 %y_assign_11, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="917" st_id="87" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:46  %tmp_35_4 = mul nsw i32 %x_assign_11, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_4"/></StgValue>
</operation>

<operation id="918" st_id="87" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:47  %tmp_36_4 = mul nsw i32 %y_assign_10, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="919" st_id="87" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:51  %tmp_39_4 = mul nsw i32 %x_assign_11, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="920" st_id="87" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:52  %tmp_40_4 = mul nsw i32 %y_assign_10, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="921" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="6">
<![CDATA[
bb8.4:0  %Y_load_44 = load i32* %Y_addr_45, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_44"/></StgValue>
</operation>

<operation id="922" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="606" bw="32" op_0_bw="6">
<![CDATA[
bb8.4:1  %Y_load_29 = load i32* %Y_addr_37, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_29"/></StgValue>
</operation>

<operation id="923" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:8  %tmp_11_4 = sub nsw i32 %tmp_9_4, %tmp_10_4     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="924" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="614" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.4:9  %tmp_105 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_11_4, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="925" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:13  %tmp_15_4 = add nsw i32 %tmp_14_4, %tmp_13_4    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15_4"/></StgValue>
</operation>

<operation id="926" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.4:14  %tmp_106 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_15_4, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="927" st_id="88" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:36  %tmp_27_4 = mul nsw i32 %x_assign_10, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_4"/></StgValue>
</operation>

<operation id="928" st_id="88" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:37  %tmp_28_4 = mul nsw i32 %y_assign_11, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_4"/></StgValue>
</operation>

<operation id="929" st_id="88" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:41  %tmp_31_4 = mul nsw i32 %x_assign_10, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_4"/></StgValue>
</operation>

<operation id="930" st_id="88" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:42  %tmp_32_4 = mul nsw i32 %y_assign_11, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="931" st_id="88" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:46  %tmp_35_4 = mul nsw i32 %x_assign_11, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_4"/></StgValue>
</operation>

<operation id="932" st_id="88" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:47  %tmp_36_4 = mul nsw i32 %y_assign_10, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="933" st_id="88" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:51  %tmp_39_4 = mul nsw i32 %x_assign_11, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="934" st_id="88" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:52  %tmp_40_4 = mul nsw i32 %y_assign_10, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="935" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="6">
<![CDATA[
bb8.4:0  %Y_load_44 = load i32* %Y_addr_45, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_44"/></StgValue>
</operation>

<operation id="936" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="606" bw="32" op_0_bw="6">
<![CDATA[
bb8.4:1  %Y_load_29 = load i32* %Y_addr_37, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_29"/></StgValue>
</operation>

<operation id="937" st_id="89" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:36  %tmp_27_4 = mul nsw i32 %x_assign_10, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_4"/></StgValue>
</operation>

<operation id="938" st_id="89" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:37  %tmp_28_4 = mul nsw i32 %y_assign_11, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_4"/></StgValue>
</operation>

<operation id="939" st_id="89" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:41  %tmp_31_4 = mul nsw i32 %x_assign_10, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_4"/></StgValue>
</operation>

<operation id="940" st_id="89" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:42  %tmp_32_4 = mul nsw i32 %y_assign_11, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="941" st_id="89" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:46  %tmp_35_4 = mul nsw i32 %x_assign_11, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_4"/></StgValue>
</operation>

<operation id="942" st_id="89" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:47  %tmp_36_4 = mul nsw i32 %y_assign_10, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="943" st_id="89" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:51  %tmp_39_4 = mul nsw i32 %x_assign_11, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="944" st_id="89" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:52  %tmp_40_4 = mul nsw i32 %y_assign_10, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="945" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:2  %z1_1_4 = sub nsw i32 %Y_load_44, %Y_load_29    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_1_4"/></StgValue>
</operation>

<operation id="946" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:3  %z1_0_4 = add nsw i32 %Y_load_29, %Y_load_44    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_0_4"/></StgValue>
</operation>

<operation id="947" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="32" op_0_bw="18">
<![CDATA[
bb8.4:15  %z1_3_4 = sext i18 %tmp_106 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_3_4"/></StgValue>
</operation>

<operation id="948" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:28  %z3_3_4 = sub nsw i32 %z1_0_4, %z1_3_4          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_3_4"/></StgValue>
</operation>

<operation id="949" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:29  %z3_0_4 = add nsw i32 %z1_0_4, %z1_3_4          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_0_4"/></StgValue>
</operation>

<operation id="950" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:38  %tmp_29_4 = sub nsw i32 %tmp_27_4, %tmp_28_4    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>

<operation id="951" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.4:39  %tmp_109 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_29_4, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="952" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:43  %tmp_33_4 = add nsw i32 %tmp_32_4, %tmp_31_4    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33_4"/></StgValue>
</operation>

<operation id="953" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.4:44  %tmp_110 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_33_4, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="954" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:48  %tmp_37_4 = sub nsw i32 %tmp_35_4, %tmp_36_4    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="955" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.4:49  %tmp_111 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_37_4, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="956" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:53  %tmp_41_4 = add nsw i32 %tmp_40_4, %tmp_39_4    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41_4"/></StgValue>
</operation>

<operation id="957" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.4:54  %tmp_112 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_41_4, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="958" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="32" op_0_bw="18">
<![CDATA[
bb8.4:10  %z1_2_4 = sext i18 %tmp_105 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_2_4"/></StgValue>
</operation>

<operation id="959" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:30  %z3_2_4 = sub nsw i32 %z1_1_4, %z1_2_4          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_2_4"/></StgValue>
</operation>

<operation id="960" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:31  %z3_1_4 = add nsw i32 %z1_1_4, %z1_2_4          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_1_4"/></StgValue>
</operation>

<operation id="961" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="32" op_0_bw="18">
<![CDATA[
bb8.4:45  %z3_7_4 = sext i18 %tmp_110 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_7_4"/></StgValue>
</operation>

<operation id="962" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:56  %tmp_43_4 = sub nsw i32 %z3_0_4, %z3_7_4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_43_4"/></StgValue>
</operation>

<operation id="963" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.4:57  store i32 %tmp_43_4, i32* %Y_addr_41, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="964" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:58  %tmp_44_4 = add nsw i32 %z3_0_4, %z3_7_4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="965" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.4:59  store i32 %tmp_44_4, i32* %Y_addr_45, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="966" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="32" op_0_bw="18">
<![CDATA[
bb8.4:55  %z3_6_4 = sext i18 %tmp_112 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_6_4"/></StgValue>
</operation>

<operation id="967" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:60  %tmp_45_4 = sub nsw i32 %z3_1_4, %z3_6_4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_4"/></StgValue>
</operation>

<operation id="968" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="666" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.4:61  store i32 %tmp_45_4, i32* %Y_addr_38, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="969" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:62  %tmp_46_4 = add nsw i32 %z3_1_4, %z3_6_4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_46_4"/></StgValue>
</operation>

<operation id="970" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.4:63  store i32 %tmp_46_4, i32* %Y_addr_40, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="971" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="32" op_0_bw="18">
<![CDATA[
bb8.4:50  %z3_5_4 = sext i18 %tmp_111 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_5_4"/></StgValue>
</operation>

<operation id="972" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:64  %tmp_47_4 = sub nsw i32 %z3_2_4, %z3_5_4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_47_4"/></StgValue>
</operation>

<operation id="973" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.4:65  store i32 %tmp_47_4, i32* %Y_addr_43, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:66  %tmp_48_4 = add nsw i32 %z3_2_4, %z3_5_4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_48_4"/></StgValue>
</operation>

<operation id="975" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="672" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.4:67  store i32 %tmp_48_4, i32* %Y_addr_39, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="976" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="32" op_0_bw="18">
<![CDATA[
bb8.4:40  %z3_4_4 = sext i18 %tmp_109 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_4_4"/></StgValue>
</operation>

<operation id="977" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:68  %tmp_49_4 = sub nsw i32 %z3_3_4, %z3_4_4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_49_4"/></StgValue>
</operation>

<operation id="978" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.4:69  store i32 %tmp_49_4, i32* %Y_addr_37, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="979" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.4:70  %tmp_50_4 = add nsw i32 %z3_3_4, %z3_4_4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50_4"/></StgValue>
</operation>

<operation id="980" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="676" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.4:71  store i32 %tmp_50_4, i32* %Y_addr_42, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="981" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb8.4:72  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str19, i32 %tmp_101) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="982" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="678" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb8.4:73  %tmp_113 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str19) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="983" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="0" op_0_bw="0">
<![CDATA[
bb8.4:74  br label %bb7.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="984" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb7.5:0  %column_12 = phi i4 [ 0, %bb8.4 ], [ %column_13, %bb6.5 ] ; <i4> [#uses=3]

]]></node>
<StgValue><ssdm name="column_12"/></StgValue>
</operation>

<operation id="985" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="6" op_0_bw="4">
<![CDATA[
bb7.5:1  %column_12_cast = zext i4 %column_12 to i6      ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="column_12_cast"/></StgValue>
</operation>

<operation id="986" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="683" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb7.5:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="987" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="684" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7.5:3  %exitcond8 = icmp eq i4 %column_12, -8          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="988" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7.5:4  %column_13 = add i4 %column_12, 1               ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="column_13"/></StgValue>
</operation>

<operation id="989" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb7.5:5  br i1 %exitcond8, label %bb8.5, label %bb6.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb6.5:0  %tmp_51_5 = add i6 %column_12_cast, -24         ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_51_5"/></StgValue>
</operation>

<operation id="991" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="6">
<![CDATA[
bb6.5:1  %tmp_51_5_cast = zext i6 %tmp_51_5 to i32       ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_51_5_cast"/></StgValue>
</operation>

<operation id="992" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6.5:2  %in_addr_5 = getelementptr inbounds [64 x i16]* %in, i32 0, i32 %tmp_51_5_cast ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_5"/></StgValue>
</operation>

<operation id="993" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="16" op_0_bw="6">
<![CDATA[
bb6.5:3  %in_load_5 = load i16* %in_addr_5, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_5"/></StgValue>
</operation>

<operation id="994" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="32" op_0_bw="6">
<![CDATA[
bb8.5:20  %Y_load_41 = load i32* %Y_addr_51, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_41"/></StgValue>
</operation>

<operation id="995" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="32" op_0_bw="6">
<![CDATA[
bb8.5:24  %Y_load_42 = load i32* %Y_addr_52, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_42"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="996" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="16" op_0_bw="6">
<![CDATA[
bb6.5:3  %in_load_5 = load i16* %in_addr_5, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_5"/></StgValue>
</operation>

<operation id="997" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="19" op_0_bw="16">
<![CDATA[
bb6.5:4  %tmp_52_5_cast = zext i16 %in_load_5 to i19     ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52_5_cast"/></StgValue>
</operation>

<operation id="998" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb6.5:5  %tmp_53_5 = shl i19 %tmp_52_5_cast, 3           ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53_5"/></StgValue>
</operation>

<operation id="999" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="694" bw="32" op_0_bw="19">
<![CDATA[
bb6.5:6  %tmp_53_5_cast = sext i19 %tmp_53_5 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53_5_cast"/></StgValue>
</operation>

<operation id="1000" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="695" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6.5:7  %Y_addr_53 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %tmp_51_5_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_addr_53"/></StgValue>
</operation>

<operation id="1001" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="696" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb6.5:8  store i32 %tmp_53_5_cast, i32* %Y_addr_53, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1002" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="697" bw="0" op_0_bw="0">
<![CDATA[
bb6.5:9  br label %bb7.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1003" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="719" bw="32" op_0_bw="6">
<![CDATA[
bb8.5:20  %Y_load_41 = load i32* %Y_addr_51, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_41"/></StgValue>
</operation>

<operation id="1004" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="32" op_0_bw="6">
<![CDATA[
bb8.5:24  %Y_load_42 = load i32* %Y_addr_52, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_42"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1005" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="32" op_0_bw="6">
<![CDATA[
bb8.5:4  %Y_load_57 = load i32* %Y_addr_47, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_57"/></StgValue>
</operation>

<operation id="1006" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="6">
<![CDATA[
bb8.5:5  %Y_load_58 = load i32* %Y_addr_48, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_58"/></StgValue>
</operation>

<operation id="1007" st_id="98" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:21  %tmp_19_5 = mul nsw i32 %Y_load_41, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_5"/></StgValue>
</operation>

<operation id="1008" st_id="98" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:25  %tmp_21_5 = mul nsw i32 %Y_load_42, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_5"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1009" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="32" op_0_bw="6">
<![CDATA[
bb8.5:4  %Y_load_57 = load i32* %Y_addr_47, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_57"/></StgValue>
</operation>

<operation id="1010" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="32" op_0_bw="6">
<![CDATA[
bb8.5:5  %Y_load_58 = load i32* %Y_addr_48, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_58"/></StgValue>
</operation>

<operation id="1011" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="6">
<![CDATA[
bb8.5:16  %Y_load_39 = load i32* %Y_addr_49, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_39"/></StgValue>
</operation>

<operation id="1012" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="6">
<![CDATA[
bb8.5:17  %Y_load_40 = load i32* %Y_addr_50, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_40"/></StgValue>
</operation>

<operation id="1013" st_id="99" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:21  %tmp_19_5 = mul nsw i32 %Y_load_41, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_5"/></StgValue>
</operation>

<operation id="1014" st_id="99" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:25  %tmp_21_5 = mul nsw i32 %Y_load_42, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_5"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1015" st_id="100" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:6  %tmp_9_5 = mul nsw i32 %Y_load_58, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="1016" st_id="100" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:7  %tmp_10_5 = mul nsw i32 %Y_load_57, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="1017" st_id="100" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:11  %tmp_13_5 = mul nsw i32 %Y_load_58, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>

<operation id="1018" st_id="100" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:12  %tmp_14_5 = mul nsw i32 %Y_load_57, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>

<operation id="1019" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="6">
<![CDATA[
bb8.5:16  %Y_load_39 = load i32* %Y_addr_49, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_39"/></StgValue>
</operation>

<operation id="1020" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="6">
<![CDATA[
bb8.5:17  %Y_load_40 = load i32* %Y_addr_50, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_40"/></StgValue>
</operation>

<operation id="1021" st_id="100" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="720" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:21  %tmp_19_5 = mul nsw i32 %Y_load_41, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_5"/></StgValue>
</operation>

<operation id="1022" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.5:22  %tmp_116 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_19_5, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1023" st_id="100" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:25  %tmp_21_5 = mul nsw i32 %Y_load_42, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_5"/></StgValue>
</operation>

<operation id="1024" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.5:26  %tmp_117 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_21_5, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1025" st_id="101" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:6  %tmp_9_5 = mul nsw i32 %Y_load_58, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="1026" st_id="101" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:7  %tmp_10_5 = mul nsw i32 %Y_load_57, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="1027" st_id="101" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:11  %tmp_13_5 = mul nsw i32 %Y_load_58, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>

<operation id="1028" st_id="101" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:12  %tmp_14_5 = mul nsw i32 %Y_load_57, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>

<operation id="1029" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:18  %z1_4_5 = sub nsw i32 %Y_load_39, %Y_load_40    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_4_5"/></StgValue>
</operation>

<operation id="1030" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:19  %z1_7_5 = add nsw i32 %Y_load_40, %Y_load_39    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_7_5"/></StgValue>
</operation>

<operation id="1031" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="32" op_0_bw="18">
<![CDATA[
bb8.5:23  %z1_5_5 = sext i18 %tmp_116 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_5_5"/></StgValue>
</operation>

<operation id="1032" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="32" op_0_bw="18">
<![CDATA[
bb8.5:27  %z1_6_5 = sext i18 %tmp_117 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_6_5"/></StgValue>
</operation>

<operation id="1033" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:32  %y_assign_12 = sub nsw i32 %z1_4_5, %z1_6_5     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_12"/></StgValue>
</operation>

<operation id="1034" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:33  %x_assign_12 = add nsw i32 %z1_4_5, %z1_6_5     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_12"/></StgValue>
</operation>

<operation id="1035" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:34  %x_assign_13 = sub nsw i32 %z1_7_5, %z1_5_5     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_13"/></StgValue>
</operation>

<operation id="1036" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:35  %y_assign_13 = add nsw i32 %z1_7_5, %z1_5_5     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_13"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1037" st_id="102" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:6  %tmp_9_5 = mul nsw i32 %Y_load_58, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="1038" st_id="102" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:7  %tmp_10_5 = mul nsw i32 %Y_load_57, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="1039" st_id="102" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:11  %tmp_13_5 = mul nsw i32 %Y_load_58, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>

<operation id="1040" st_id="102" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:12  %tmp_14_5 = mul nsw i32 %Y_load_57, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>

<operation id="1041" st_id="102" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:36  %tmp_27_5 = mul nsw i32 %x_assign_12, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_5"/></StgValue>
</operation>

<operation id="1042" st_id="102" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:37  %tmp_28_5 = mul nsw i32 %y_assign_13, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_5"/></StgValue>
</operation>

<operation id="1043" st_id="102" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:41  %tmp_31_5 = mul nsw i32 %x_assign_12, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_5"/></StgValue>
</operation>

<operation id="1044" st_id="102" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:42  %tmp_32_5 = mul nsw i32 %y_assign_13, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_5"/></StgValue>
</operation>

<operation id="1045" st_id="102" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:46  %tmp_35_5 = mul nsw i32 %x_assign_13, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_5"/></StgValue>
</operation>

<operation id="1046" st_id="102" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:47  %tmp_36_5 = mul nsw i32 %y_assign_12, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="1047" st_id="102" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:51  %tmp_39_5 = mul nsw i32 %x_assign_13, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="1048" st_id="102" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:52  %tmp_40_5 = mul nsw i32 %y_assign_12, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1049" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="699" bw="32" op_0_bw="6">
<![CDATA[
bb8.5:0  %Y_load_52 = load i32* %Y_addr_54, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_52"/></StgValue>
</operation>

<operation id="1050" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="6">
<![CDATA[
bb8.5:1  %Y_load_36 = load i32* %Y_addr_46, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_36"/></StgValue>
</operation>

<operation id="1051" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:8  %tmp_11_5 = sub nsw i32 %tmp_9_5, %tmp_10_5     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="1052" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="708" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.5:9  %tmp_114 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_11_5, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1053" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:13  %tmp_15_5 = add nsw i32 %tmp_14_5, %tmp_13_5    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15_5"/></StgValue>
</operation>

<operation id="1054" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.5:14  %tmp_115 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_15_5, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1055" st_id="103" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:36  %tmp_27_5 = mul nsw i32 %x_assign_12, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_5"/></StgValue>
</operation>

<operation id="1056" st_id="103" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:37  %tmp_28_5 = mul nsw i32 %y_assign_13, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_5"/></StgValue>
</operation>

<operation id="1057" st_id="103" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:41  %tmp_31_5 = mul nsw i32 %x_assign_12, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_5"/></StgValue>
</operation>

<operation id="1058" st_id="103" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:42  %tmp_32_5 = mul nsw i32 %y_assign_13, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_5"/></StgValue>
</operation>

<operation id="1059" st_id="103" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:46  %tmp_35_5 = mul nsw i32 %x_assign_13, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_5"/></StgValue>
</operation>

<operation id="1060" st_id="103" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:47  %tmp_36_5 = mul nsw i32 %y_assign_12, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="1061" st_id="103" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:51  %tmp_39_5 = mul nsw i32 %x_assign_13, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="1062" st_id="103" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:52  %tmp_40_5 = mul nsw i32 %y_assign_12, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1063" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="699" bw="32" op_0_bw="6">
<![CDATA[
bb8.5:0  %Y_load_52 = load i32* %Y_addr_54, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_52"/></StgValue>
</operation>

<operation id="1064" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="700" bw="32" op_0_bw="6">
<![CDATA[
bb8.5:1  %Y_load_36 = load i32* %Y_addr_46, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_36"/></StgValue>
</operation>

<operation id="1065" st_id="104" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:36  %tmp_27_5 = mul nsw i32 %x_assign_12, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_5"/></StgValue>
</operation>

<operation id="1066" st_id="104" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:37  %tmp_28_5 = mul nsw i32 %y_assign_13, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_5"/></StgValue>
</operation>

<operation id="1067" st_id="104" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:41  %tmp_31_5 = mul nsw i32 %x_assign_12, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_5"/></StgValue>
</operation>

<operation id="1068" st_id="104" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:42  %tmp_32_5 = mul nsw i32 %y_assign_13, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_5"/></StgValue>
</operation>

<operation id="1069" st_id="104" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:46  %tmp_35_5 = mul nsw i32 %x_assign_13, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_5"/></StgValue>
</operation>

<operation id="1070" st_id="104" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:47  %tmp_36_5 = mul nsw i32 %y_assign_12, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="1071" st_id="104" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:51  %tmp_39_5 = mul nsw i32 %x_assign_13, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="1072" st_id="104" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:52  %tmp_40_5 = mul nsw i32 %y_assign_12, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1073" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:2  %z1_1_5 = sub nsw i32 %Y_load_52, %Y_load_36    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_1_5"/></StgValue>
</operation>

<operation id="1074" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:3  %z1_0_5 = add nsw i32 %Y_load_36, %Y_load_52    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_0_5"/></StgValue>
</operation>

<operation id="1075" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="714" bw="32" op_0_bw="18">
<![CDATA[
bb8.5:15  %z1_3_5 = sext i18 %tmp_115 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_3_5"/></StgValue>
</operation>

<operation id="1076" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:28  %z3_3_5 = sub nsw i32 %z1_0_5, %z1_3_5          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_3_5"/></StgValue>
</operation>

<operation id="1077" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:29  %z3_0_5 = add nsw i32 %z1_0_5, %z1_3_5          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_0_5"/></StgValue>
</operation>

<operation id="1078" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:38  %tmp_29_5 = sub nsw i32 %tmp_27_5, %tmp_28_5    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>

<operation id="1079" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="738" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.5:39  %tmp_118 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_29_5, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1080" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:43  %tmp_33_5 = add nsw i32 %tmp_32_5, %tmp_31_5    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33_5"/></StgValue>
</operation>

<operation id="1081" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="743" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.5:44  %tmp_119 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_33_5, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1082" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:48  %tmp_37_5 = sub nsw i32 %tmp_35_5, %tmp_36_5    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="1083" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="748" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.5:49  %tmp_120 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_37_5, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1084" st_id="105" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:53  %tmp_41_5 = add nsw i32 %tmp_40_5, %tmp_39_5    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41_5"/></StgValue>
</operation>

<operation id="1085" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.5:54  %tmp_121 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_41_5, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1086" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="32" op_0_bw="18">
<![CDATA[
bb8.5:10  %z1_2_5 = sext i18 %tmp_114 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_2_5"/></StgValue>
</operation>

<operation id="1087" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:30  %z3_2_5 = sub nsw i32 %z1_1_5, %z1_2_5          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_2_5"/></StgValue>
</operation>

<operation id="1088" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:31  %z3_1_5 = add nsw i32 %z1_1_5, %z1_2_5          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_1_5"/></StgValue>
</operation>

<operation id="1089" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="744" bw="32" op_0_bw="18">
<![CDATA[
bb8.5:45  %z3_7_5 = sext i18 %tmp_119 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_7_5"/></StgValue>
</operation>

<operation id="1090" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:56  %tmp_43_5 = sub nsw i32 %z3_0_5, %z3_7_5        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_43_5"/></StgValue>
</operation>

<operation id="1091" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.5:57  store i32 %tmp_43_5, i32* %Y_addr_50, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1092" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:58  %tmp_44_5 = add nsw i32 %z3_0_5, %z3_7_5        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="1093" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.5:59  store i32 %tmp_44_5, i32* %Y_addr_54, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1094" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="32" op_0_bw="18">
<![CDATA[
bb8.5:55  %z3_6_5 = sext i18 %tmp_121 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_6_5"/></StgValue>
</operation>

<operation id="1095" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="759" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:60  %tmp_45_5 = sub nsw i32 %z3_1_5, %z3_6_5        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_5"/></StgValue>
</operation>

<operation id="1096" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="760" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.5:61  store i32 %tmp_45_5, i32* %Y_addr_47, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1097" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:62  %tmp_46_5 = add nsw i32 %z3_1_5, %z3_6_5        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_46_5"/></StgValue>
</operation>

<operation id="1098" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.5:63  store i32 %tmp_46_5, i32* %Y_addr_49, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1099" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="18">
<![CDATA[
bb8.5:50  %z3_5_5 = sext i18 %tmp_120 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_5_5"/></StgValue>
</operation>

<operation id="1100" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:64  %tmp_47_5 = sub nsw i32 %z3_2_5, %z3_5_5        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_47_5"/></StgValue>
</operation>

<operation id="1101" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.5:65  store i32 %tmp_47_5, i32* %Y_addr_52, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1102" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:66  %tmp_48_5 = add nsw i32 %z3_2_5, %z3_5_5        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_48_5"/></StgValue>
</operation>

<operation id="1103" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="766" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.5:67  store i32 %tmp_48_5, i32* %Y_addr_48, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1104" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="18">
<![CDATA[
bb8.5:40  %z3_4_5 = sext i18 %tmp_118 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_4_5"/></StgValue>
</operation>

<operation id="1105" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:68  %tmp_49_5 = sub nsw i32 %z3_3_5, %z3_4_5        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_49_5"/></StgValue>
</operation>

<operation id="1106" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="768" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.5:69  store i32 %tmp_49_5, i32* %Y_addr_46, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1107" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.5:70  %tmp_50_5 = add nsw i32 %z3_3_5, %z3_4_5        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50_5"/></StgValue>
</operation>

<operation id="1108" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.5:71  store i32 %tmp_50_5, i32* %Y_addr_51, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1109" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb8.5:72  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str19, i32 %tmp_113) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1110" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="772" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb8.5:73  %tmp_122 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str19) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1111" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="773" bw="0" op_0_bw="0">
<![CDATA[
bb8.5:74  br label %bb7.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1112" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb7.6:0  %column_14 = phi i4 [ 0, %bb8.5 ], [ %column_15, %bb6.6 ] ; <i4> [#uses=3]

]]></node>
<StgValue><ssdm name="column_14"/></StgValue>
</operation>

<operation id="1113" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="6" op_0_bw="4">
<![CDATA[
bb7.6:1  %column_14_cast = zext i4 %column_14 to i6      ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="column_14_cast"/></StgValue>
</operation>

<operation id="1114" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb7.6:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1115" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="778" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7.6:3  %exitcond9 = icmp eq i4 %column_14, -8          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="1116" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7.6:4  %column_15 = add i4 %column_14, 1               ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="column_15"/></StgValue>
</operation>

<operation id="1117" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="780" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb7.6:5  br i1 %exitcond9, label %bb8.6, label %bb6.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1118" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb6.6:0  %tmp_51_4 = or i6 %column_14_cast, -16          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_51_4"/></StgValue>
</operation>

<operation id="1119" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="32" op_0_bw="6">
<![CDATA[
bb6.6:1  %tmp_51_6_cast = zext i6 %tmp_51_4 to i32       ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_51_6_cast"/></StgValue>
</operation>

<operation id="1120" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6.6:2  %in_addr_6 = getelementptr inbounds [64 x i16]* %in, i32 0, i32 %tmp_51_6_cast ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_6"/></StgValue>
</operation>

<operation id="1121" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="16" op_0_bw="6">
<![CDATA[
bb6.6:3  %in_load_6 = load i16* %in_addr_6, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_6"/></StgValue>
</operation>

<operation id="1122" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="6">
<![CDATA[
bb8.6:20  %Y_load_48 = load i32* %Y_addr_60, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_48"/></StgValue>
</operation>

<operation id="1123" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="32" op_0_bw="6">
<![CDATA[
bb8.6:24  %Y_load_49 = load i32* %Y_addr_61, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_49"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1124" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="16" op_0_bw="6">
<![CDATA[
bb6.6:3  %in_load_6 = load i16* %in_addr_6, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_6"/></StgValue>
</operation>

<operation id="1125" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="786" bw="19" op_0_bw="16">
<![CDATA[
bb6.6:4  %tmp_52_6_cast = zext i16 %in_load_6 to i19     ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52_6_cast"/></StgValue>
</operation>

<operation id="1126" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb6.6:5  %tmp_53_6 = shl i19 %tmp_52_6_cast, 3           ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53_6"/></StgValue>
</operation>

<operation id="1127" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="19">
<![CDATA[
bb6.6:6  %tmp_53_6_cast = sext i19 %tmp_53_6 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53_6_cast"/></StgValue>
</operation>

<operation id="1128" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="789" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6.6:7  %Y_addr_62 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %tmp_51_6_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_addr_62"/></StgValue>
</operation>

<operation id="1129" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="790" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb6.6:8  store i32 %tmp_53_6_cast, i32* %Y_addr_62, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1130" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="791" bw="0" op_0_bw="0">
<![CDATA[
bb6.6:9  br label %bb7.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1131" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="6">
<![CDATA[
bb8.6:20  %Y_load_48 = load i32* %Y_addr_60, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_48"/></StgValue>
</operation>

<operation id="1132" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="32" op_0_bw="6">
<![CDATA[
bb8.6:24  %Y_load_49 = load i32* %Y_addr_61, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_49"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1133" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="6">
<![CDATA[
bb8.6:4  %Y_load_60 = load i32* %Y_addr_56, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_60"/></StgValue>
</operation>

<operation id="1134" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="798" bw="32" op_0_bw="6">
<![CDATA[
bb8.6:5  %Y_load_61 = load i32* %Y_addr_57, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_61"/></StgValue>
</operation>

<operation id="1135" st_id="113" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:21  %tmp_19_6 = mul nsw i32 %Y_load_48, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_6"/></StgValue>
</operation>

<operation id="1136" st_id="113" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:25  %tmp_21_6 = mul nsw i32 %Y_load_49, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_6"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1137" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="6">
<![CDATA[
bb8.6:4  %Y_load_60 = load i32* %Y_addr_56, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_60"/></StgValue>
</operation>

<operation id="1138" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="798" bw="32" op_0_bw="6">
<![CDATA[
bb8.6:5  %Y_load_61 = load i32* %Y_addr_57, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_61"/></StgValue>
</operation>

<operation id="1139" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="809" bw="32" op_0_bw="6">
<![CDATA[
bb8.6:16  %Y_load_46 = load i32* %Y_addr_58, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_46"/></StgValue>
</operation>

<operation id="1140" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="810" bw="32" op_0_bw="6">
<![CDATA[
bb8.6:17  %Y_load_47 = load i32* %Y_addr_59, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_47"/></StgValue>
</operation>

<operation id="1141" st_id="114" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:21  %tmp_19_6 = mul nsw i32 %Y_load_48, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_6"/></StgValue>
</operation>

<operation id="1142" st_id="114" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:25  %tmp_21_6 = mul nsw i32 %Y_load_49, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_6"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1143" st_id="115" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:6  %tmp_9_6 = mul nsw i32 %Y_load_61, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="1144" st_id="115" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:7  %tmp_10_6 = mul nsw i32 %Y_load_60, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="1145" st_id="115" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:11  %tmp_13_6 = mul nsw i32 %Y_load_61, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="1146" st_id="115" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:12  %tmp_14_6 = mul nsw i32 %Y_load_60, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>

<operation id="1147" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="809" bw="32" op_0_bw="6">
<![CDATA[
bb8.6:16  %Y_load_46 = load i32* %Y_addr_58, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_46"/></StgValue>
</operation>

<operation id="1148" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="810" bw="32" op_0_bw="6">
<![CDATA[
bb8.6:17  %Y_load_47 = load i32* %Y_addr_59, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_47"/></StgValue>
</operation>

<operation id="1149" st_id="115" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:21  %tmp_19_6 = mul nsw i32 %Y_load_48, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_6"/></StgValue>
</operation>

<operation id="1150" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.6:22  %tmp_125 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_19_6, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1151" st_id="115" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:25  %tmp_21_6 = mul nsw i32 %Y_load_49, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_6"/></StgValue>
</operation>

<operation id="1152" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.6:26  %tmp_126 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_21_6, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1153" st_id="116" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:6  %tmp_9_6 = mul nsw i32 %Y_load_61, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="1154" st_id="116" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:7  %tmp_10_6 = mul nsw i32 %Y_load_60, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="1155" st_id="116" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:11  %tmp_13_6 = mul nsw i32 %Y_load_61, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="1156" st_id="116" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:12  %tmp_14_6 = mul nsw i32 %Y_load_60, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>

<operation id="1157" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:18  %z1_4_6 = sub nsw i32 %Y_load_46, %Y_load_47    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_4_6"/></StgValue>
</operation>

<operation id="1158" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:19  %z1_7_6 = add nsw i32 %Y_load_47, %Y_load_46    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_7_6"/></StgValue>
</operation>

<operation id="1159" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="32" op_0_bw="18">
<![CDATA[
bb8.6:23  %z1_5_6 = sext i18 %tmp_125 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_5_6"/></StgValue>
</operation>

<operation id="1160" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="820" bw="32" op_0_bw="18">
<![CDATA[
bb8.6:27  %z1_6_6 = sext i18 %tmp_126 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_6_6"/></StgValue>
</operation>

<operation id="1161" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:32  %y_assign_14 = sub nsw i32 %z1_4_6, %z1_6_6     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_14"/></StgValue>
</operation>

<operation id="1162" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:33  %x_assign_14 = add nsw i32 %z1_4_6, %z1_6_6     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_14"/></StgValue>
</operation>

<operation id="1163" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:34  %x_assign_15 = sub nsw i32 %z1_7_6, %z1_5_6     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_15"/></StgValue>
</operation>

<operation id="1164" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:35  %y_assign_15 = add nsw i32 %z1_7_6, %z1_5_6     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_15"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1165" st_id="117" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:6  %tmp_9_6 = mul nsw i32 %Y_load_61, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="1166" st_id="117" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:7  %tmp_10_6 = mul nsw i32 %Y_load_60, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="1167" st_id="117" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:11  %tmp_13_6 = mul nsw i32 %Y_load_61, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="1168" st_id="117" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:12  %tmp_14_6 = mul nsw i32 %Y_load_60, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>

<operation id="1169" st_id="117" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:36  %tmp_27_6 = mul nsw i32 %x_assign_14, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_6"/></StgValue>
</operation>

<operation id="1170" st_id="117" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:37  %tmp_28_6 = mul nsw i32 %y_assign_15, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_6"/></StgValue>
</operation>

<operation id="1171" st_id="117" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:41  %tmp_31_6 = mul nsw i32 %x_assign_14, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_6"/></StgValue>
</operation>

<operation id="1172" st_id="117" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:42  %tmp_32_6 = mul nsw i32 %y_assign_15, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_6"/></StgValue>
</operation>

<operation id="1173" st_id="117" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:46  %tmp_35_6 = mul nsw i32 %x_assign_15, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_6"/></StgValue>
</operation>

<operation id="1174" st_id="117" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:47  %tmp_36_6 = mul nsw i32 %y_assign_14, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="1175" st_id="117" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:51  %tmp_39_6 = mul nsw i32 %x_assign_15, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="1176" st_id="117" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:52  %tmp_40_6 = mul nsw i32 %y_assign_14, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1177" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="32" op_0_bw="6">
<![CDATA[
bb8.6:0  %Y_load_59 = load i32* %Y_addr_63, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_59"/></StgValue>
</operation>

<operation id="1178" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="6">
<![CDATA[
bb8.6:1  %Y_load_43 = load i32* %Y_addr_55, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_43"/></StgValue>
</operation>

<operation id="1179" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:8  %tmp_11_6 = sub nsw i32 %tmp_9_6, %tmp_10_6     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="1180" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="802" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.6:9  %tmp_123 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_11_6, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1181" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:13  %tmp_15_6 = add nsw i32 %tmp_14_6, %tmp_13_6    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15_6"/></StgValue>
</operation>

<operation id="1182" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.6:14  %tmp_124 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_15_6, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1183" st_id="118" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:36  %tmp_27_6 = mul nsw i32 %x_assign_14, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_6"/></StgValue>
</operation>

<operation id="1184" st_id="118" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:37  %tmp_28_6 = mul nsw i32 %y_assign_15, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_6"/></StgValue>
</operation>

<operation id="1185" st_id="118" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:41  %tmp_31_6 = mul nsw i32 %x_assign_14, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_6"/></StgValue>
</operation>

<operation id="1186" st_id="118" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:42  %tmp_32_6 = mul nsw i32 %y_assign_15, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_6"/></StgValue>
</operation>

<operation id="1187" st_id="118" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:46  %tmp_35_6 = mul nsw i32 %x_assign_15, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_6"/></StgValue>
</operation>

<operation id="1188" st_id="118" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:47  %tmp_36_6 = mul nsw i32 %y_assign_14, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="1189" st_id="118" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:51  %tmp_39_6 = mul nsw i32 %x_assign_15, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="1190" st_id="118" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:52  %tmp_40_6 = mul nsw i32 %y_assign_14, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1191" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="32" op_0_bw="6">
<![CDATA[
bb8.6:0  %Y_load_59 = load i32* %Y_addr_63, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_59"/></StgValue>
</operation>

<operation id="1192" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="6">
<![CDATA[
bb8.6:1  %Y_load_43 = load i32* %Y_addr_55, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_43"/></StgValue>
</operation>

<operation id="1193" st_id="119" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:36  %tmp_27_6 = mul nsw i32 %x_assign_14, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_6"/></StgValue>
</operation>

<operation id="1194" st_id="119" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:37  %tmp_28_6 = mul nsw i32 %y_assign_15, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_6"/></StgValue>
</operation>

<operation id="1195" st_id="119" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:41  %tmp_31_6 = mul nsw i32 %x_assign_14, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_6"/></StgValue>
</operation>

<operation id="1196" st_id="119" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:42  %tmp_32_6 = mul nsw i32 %y_assign_15, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_6"/></StgValue>
</operation>

<operation id="1197" st_id="119" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:46  %tmp_35_6 = mul nsw i32 %x_assign_15, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_6"/></StgValue>
</operation>

<operation id="1198" st_id="119" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="840" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:47  %tmp_36_6 = mul nsw i32 %y_assign_14, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="1199" st_id="119" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:51  %tmp_39_6 = mul nsw i32 %x_assign_15, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="1200" st_id="119" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:52  %tmp_40_6 = mul nsw i32 %y_assign_14, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1201" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:2  %z1_1_6 = sub nsw i32 %Y_load_59, %Y_load_43    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_1_6"/></StgValue>
</operation>

<operation id="1202" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:3  %z1_0_6 = add nsw i32 %Y_load_43, %Y_load_59    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_0_6"/></StgValue>
</operation>

<operation id="1203" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="18">
<![CDATA[
bb8.6:15  %z1_3_6 = sext i18 %tmp_124 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_3_6"/></StgValue>
</operation>

<operation id="1204" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:28  %z3_3_6 = sub nsw i32 %z1_0_6, %z1_3_6          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_3_6"/></StgValue>
</operation>

<operation id="1205" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:29  %z3_0_6 = add nsw i32 %z1_0_6, %z1_3_6          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_0_6"/></StgValue>
</operation>

<operation id="1206" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:38  %tmp_29_6 = sub nsw i32 %tmp_27_6, %tmp_28_6    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>

<operation id="1207" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="832" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.6:39  %tmp_127 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_29_6, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1208" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:43  %tmp_33_6 = add nsw i32 %tmp_32_6, %tmp_31_6    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33_6"/></StgValue>
</operation>

<operation id="1209" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.6:44  %tmp_128 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_33_6, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1210" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="841" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:48  %tmp_37_6 = sub nsw i32 %tmp_35_6, %tmp_36_6    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="1211" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="842" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.6:49  %tmp_129 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_37_6, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1212" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="846" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:53  %tmp_41_6 = add nsw i32 %tmp_40_6, %tmp_39_6    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41_6"/></StgValue>
</operation>

<operation id="1213" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="847" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.6:54  %tmp_130 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_41_6, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1214" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="803" bw="32" op_0_bw="18">
<![CDATA[
bb8.6:10  %z1_2_6 = sext i18 %tmp_123 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_2_6"/></StgValue>
</operation>

<operation id="1215" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:30  %z3_2_6 = sub nsw i32 %z1_1_6, %z1_2_6          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_2_6"/></StgValue>
</operation>

<operation id="1216" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:31  %z3_1_6 = add nsw i32 %z1_1_6, %z1_2_6          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_1_6"/></StgValue>
</operation>

<operation id="1217" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="838" bw="32" op_0_bw="18">
<![CDATA[
bb8.6:45  %z3_7_6 = sext i18 %tmp_128 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_7_6"/></StgValue>
</operation>

<operation id="1218" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:56  %tmp_43_6 = sub nsw i32 %z3_0_6, %z3_7_6        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_43_6"/></StgValue>
</operation>

<operation id="1219" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="850" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.6:57  store i32 %tmp_43_6, i32* %Y_addr_59, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1220" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:58  %tmp_44_6 = add nsw i32 %z3_0_6, %z3_7_6        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="1221" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="852" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.6:59  store i32 %tmp_44_6, i32* %Y_addr_63, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1222" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="848" bw="32" op_0_bw="18">
<![CDATA[
bb8.6:55  %z3_6_6 = sext i18 %tmp_130 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_6_6"/></StgValue>
</operation>

<operation id="1223" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:60  %tmp_45_6 = sub nsw i32 %z3_1_6, %z3_6_6        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_6"/></StgValue>
</operation>

<operation id="1224" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.6:61  store i32 %tmp_45_6, i32* %Y_addr_56, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1225" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:62  %tmp_46_6 = add nsw i32 %z3_1_6, %z3_6_6        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_46_6"/></StgValue>
</operation>

<operation id="1226" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.6:63  store i32 %tmp_46_6, i32* %Y_addr_58, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1227" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="18">
<![CDATA[
bb8.6:50  %z3_5_6 = sext i18 %tmp_129 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_5_6"/></StgValue>
</operation>

<operation id="1228" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:64  %tmp_47_6 = sub nsw i32 %z3_2_6, %z3_5_6        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_47_6"/></StgValue>
</operation>

<operation id="1229" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.6:65  store i32 %tmp_47_6, i32* %Y_addr_61, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1230" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:66  %tmp_48_6 = add nsw i32 %z3_2_6, %z3_5_6        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_48_6"/></StgValue>
</operation>

<operation id="1231" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.6:67  store i32 %tmp_48_6, i32* %Y_addr_57, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1232" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="18">
<![CDATA[
bb8.6:40  %z3_4_6 = sext i18 %tmp_127 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_4_6"/></StgValue>
</operation>

<operation id="1233" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:68  %tmp_49_6 = sub nsw i32 %z3_3_6, %z3_4_6        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_49_6"/></StgValue>
</operation>

<operation id="1234" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="862" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.6:69  store i32 %tmp_49_6, i32* %Y_addr_55, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1235" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.6:70  %tmp_50_6 = add nsw i32 %z3_3_6, %z3_4_6        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50_6"/></StgValue>
</operation>

<operation id="1236" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="864" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.6:71  store i32 %tmp_50_6, i32* %Y_addr_60, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1237" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="865" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb8.6:72  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str19, i32 %tmp_122) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1238" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb8.6:73  %tmp_131 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str19) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1239" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="0" op_0_bw="0">
<![CDATA[
bb8.6:74  br label %bb7.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1240" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="869" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb7.7:0  %column_16 = phi i4 [ 0, %bb8.6 ], [ %column_17, %bb6.7 ] ; <i4> [#uses=3]

]]></node>
<StgValue><ssdm name="column_16"/></StgValue>
</operation>

<operation id="1241" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="870" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb7.7:1  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="1242" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="871" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7.7:2  %exitcond10 = icmp eq i4 %column_16, -8         ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="1243" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="872" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb7.7:3  %column_17 = add i4 %column_16, 1               ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="column_17"/></StgValue>
</operation>

<operation id="1244" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb7.7:4  br i1 %exitcond10, label %bb8.7, label %bb6.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1245" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb6.7:0  %tmp_51_7 = xor i4 %column_16, -8               ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_51_7"/></StgValue>
</operation>

<operation id="1246" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="6" op_0_bw="4">
<![CDATA[
bb6.7:1  %tmp_51_7_cast1 = sext i4 %tmp_51_7 to i6       ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_51_7_cast1"/></StgValue>
</operation>

<operation id="1247" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="6">
<![CDATA[
bb6.7:2  %tmp_51_7_cast = zext i6 %tmp_51_7_cast1 to i32 ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_51_7_cast"/></StgValue>
</operation>

<operation id="1248" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="6" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6.7:3  %in_addr_7 = getelementptr inbounds [64 x i16]* %in, i32 0, i32 %tmp_51_7_cast ; <i16*> [#uses=1]

]]></node>
<StgValue><ssdm name="in_addr_7"/></StgValue>
</operation>

<operation id="1249" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="16" op_0_bw="6">
<![CDATA[
bb6.7:4  %in_load_7 = load i16* %in_addr_7, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_7"/></StgValue>
</operation>

<operation id="1250" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="907" bw="32" op_0_bw="6">
<![CDATA[
bb8.7:20  %Y_load_55 = load i32* %Y_addr_69, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_55"/></StgValue>
</operation>

<operation id="1251" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="911" bw="32" op_0_bw="6">
<![CDATA[
bb8.7:24  %Y_load_56 = load i32* %Y_addr_70, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_56"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1252" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="16" op_0_bw="6">
<![CDATA[
bb6.7:4  %in_load_7 = load i16* %in_addr_7, align 2      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="in_load_7"/></StgValue>
</operation>

<operation id="1253" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="880" bw="19" op_0_bw="16">
<![CDATA[
bb6.7:5  %tmp_52_7_cast = zext i16 %in_load_7 to i19     ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_52_7_cast"/></StgValue>
</operation>

<operation id="1254" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb6.7:6  %tmp_53_7 = shl i19 %tmp_52_7_cast, 3           ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53_7"/></StgValue>
</operation>

<operation id="1255" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="882" bw="32" op_0_bw="19">
<![CDATA[
bb6.7:7  %tmp_53_7_cast = sext i19 %tmp_53_7 to i32      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_53_7_cast"/></StgValue>
</operation>

<operation id="1256" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="883" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb6.7:8  %Y_addr_71 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %tmp_51_7_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_addr_71"/></StgValue>
</operation>

<operation id="1257" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb6.7:9  store i32 %tmp_53_7_cast, i32* %Y_addr_71, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1258" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="0" op_0_bw="0">
<![CDATA[
bb6.7:10  br label %bb7.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1259" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="32" op_0_bw="6">
<![CDATA[
bb8.7:20  %Y_load_55 = load i32* %Y_addr_69, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_55"/></StgValue>
</operation>

<operation id="1260" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="911" bw="32" op_0_bw="6">
<![CDATA[
bb8.7:24  %Y_load_56 = load i32* %Y_addr_70, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_56"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1261" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="6">
<![CDATA[
bb8.7:4  %Y_load_63 = load i32* %Y_addr_65, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_63"/></StgValue>
</operation>

<operation id="1262" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="32" op_0_bw="6">
<![CDATA[
bb8.7:5  %Y_load_64 = load i32* %Y_addr_66, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_64"/></StgValue>
</operation>

<operation id="1263" st_id="128" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:21  %tmp_19_7 = mul nsw i32 %Y_load_55, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_7"/></StgValue>
</operation>

<operation id="1264" st_id="128" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:25  %tmp_21_7 = mul nsw i32 %Y_load_56, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_7"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1265" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="32" op_0_bw="6">
<![CDATA[
bb8.7:4  %Y_load_63 = load i32* %Y_addr_65, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_63"/></StgValue>
</operation>

<operation id="1266" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="32" op_0_bw="6">
<![CDATA[
bb8.7:5  %Y_load_64 = load i32* %Y_addr_66, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_64"/></StgValue>
</operation>

<operation id="1267" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="6">
<![CDATA[
bb8.7:16  %Y_load_53 = load i32* %Y_addr_67, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_53"/></StgValue>
</operation>

<operation id="1268" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="32" op_0_bw="6">
<![CDATA[
bb8.7:17  %Y_load_54 = load i32* %Y_addr_68, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_54"/></StgValue>
</operation>

<operation id="1269" st_id="129" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:21  %tmp_19_7 = mul nsw i32 %Y_load_55, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_7"/></StgValue>
</operation>

<operation id="1270" st_id="129" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:25  %tmp_21_7 = mul nsw i32 %Y_load_56, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_7"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1271" st_id="130" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:6  %tmp_9_7 = mul nsw i32 %Y_load_64, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>

<operation id="1272" st_id="130" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:7  %tmp_10_7 = mul nsw i32 %Y_load_63, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="1273" st_id="130" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:11  %tmp_13_7 = mul nsw i32 %Y_load_64, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_7"/></StgValue>
</operation>

<operation id="1274" st_id="130" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:12  %tmp_14_7 = mul nsw i32 %Y_load_63, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>

<operation id="1275" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="6">
<![CDATA[
bb8.7:16  %Y_load_53 = load i32* %Y_addr_67, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_53"/></StgValue>
</operation>

<operation id="1276" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="32" op_0_bw="6">
<![CDATA[
bb8.7:17  %Y_load_54 = load i32* %Y_addr_68, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_54"/></StgValue>
</operation>

<operation id="1277" st_id="130" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:21  %tmp_19_7 = mul nsw i32 %Y_load_55, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19_7"/></StgValue>
</operation>

<operation id="1278" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.7:22  %tmp_134 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_19_7, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1279" st_id="130" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:25  %tmp_21_7 = mul nsw i32 %Y_load_56, 23170       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21_7"/></StgValue>
</operation>

<operation id="1280" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.7:26  %tmp_135 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_21_7, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1281" st_id="131" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:6  %tmp_9_7 = mul nsw i32 %Y_load_64, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>

<operation id="1282" st_id="131" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:7  %tmp_10_7 = mul nsw i32 %Y_load_63, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="1283" st_id="131" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:11  %tmp_13_7 = mul nsw i32 %Y_load_64, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_7"/></StgValue>
</operation>

<operation id="1284" st_id="131" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:12  %tmp_14_7 = mul nsw i32 %Y_load_63, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>

<operation id="1285" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:18  %z1_4_7 = sub nsw i32 %Y_load_53, %Y_load_54    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_4_7"/></StgValue>
</operation>

<operation id="1286" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:19  %z1_7_7 = add nsw i32 %Y_load_54, %Y_load_53    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_7_7"/></StgValue>
</operation>

<operation id="1287" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="32" op_0_bw="18">
<![CDATA[
bb8.7:23  %z1_5_7 = sext i18 %tmp_134 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_5_7"/></StgValue>
</operation>

<operation id="1288" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="18">
<![CDATA[
bb8.7:27  %z1_6_7 = sext i18 %tmp_135 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_6_7"/></StgValue>
</operation>

<operation id="1289" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:32  %y_assign_16 = sub nsw i32 %z1_4_7, %z1_6_7     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_16"/></StgValue>
</operation>

<operation id="1290" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="920" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:33  %x_assign_16 = add nsw i32 %z1_4_7, %z1_6_7     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_16"/></StgValue>
</operation>

<operation id="1291" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:34  %x_assign_17 = sub nsw i32 %z1_7_7, %z1_5_7     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_17"/></StgValue>
</operation>

<operation id="1292" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:35  %y_assign_17 = add nsw i32 %z1_7_7, %z1_5_7     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_17"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1293" st_id="132" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:6  %tmp_9_7 = mul nsw i32 %Y_load_64, 8867         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>

<operation id="1294" st_id="132" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:7  %tmp_10_7 = mul nsw i32 %Y_load_63, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="1295" st_id="132" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:11  %tmp_13_7 = mul nsw i32 %Y_load_64, 21407       ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13_7"/></StgValue>
</operation>

<operation id="1296" st_id="132" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:12  %tmp_14_7 = mul nsw i32 %Y_load_63, 8867        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>

<operation id="1297" st_id="132" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:36  %tmp_27_7 = mul nsw i32 %x_assign_16, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_7"/></StgValue>
</operation>

<operation id="1298" st_id="132" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:37  %tmp_28_7 = mul nsw i32 %y_assign_17, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_7"/></StgValue>
</operation>

<operation id="1299" st_id="132" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:41  %tmp_31_7 = mul nsw i32 %x_assign_16, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_7"/></StgValue>
</operation>

<operation id="1300" st_id="132" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:42  %tmp_32_7 = mul nsw i32 %y_assign_17, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_7"/></StgValue>
</operation>

<operation id="1301" st_id="132" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:46  %tmp_35_7 = mul nsw i32 %x_assign_17, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_7"/></StgValue>
</operation>

<operation id="1302" st_id="132" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:47  %tmp_36_7 = mul nsw i32 %y_assign_16, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="1303" st_id="132" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:51  %tmp_39_7 = mul nsw i32 %x_assign_17, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="1304" st_id="132" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:52  %tmp_40_7 = mul nsw i32 %y_assign_16, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1305" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="887" bw="32" op_0_bw="6">
<![CDATA[
bb8.7:0  %Y_load_62 = load i32* %Y_addr_72, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_62"/></StgValue>
</operation>

<operation id="1306" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="888" bw="32" op_0_bw="6">
<![CDATA[
bb8.7:1  %Y_load_50 = load i32* %Y_addr_64, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_50"/></StgValue>
</operation>

<operation id="1307" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:8  %tmp_11_7 = sub nsw i32 %tmp_9_7, %tmp_10_7     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="1308" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.7:9  %tmp_132 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_11_7, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1309" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:13  %tmp_15_7 = add nsw i32 %tmp_14_7, %tmp_13_7    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_15_7"/></StgValue>
</operation>

<operation id="1310" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.7:14  %tmp_133 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_15_7, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1311" st_id="133" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:36  %tmp_27_7 = mul nsw i32 %x_assign_16, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_7"/></StgValue>
</operation>

<operation id="1312" st_id="133" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:37  %tmp_28_7 = mul nsw i32 %y_assign_17, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_7"/></StgValue>
</operation>

<operation id="1313" st_id="133" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:41  %tmp_31_7 = mul nsw i32 %x_assign_16, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_7"/></StgValue>
</operation>

<operation id="1314" st_id="133" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:42  %tmp_32_7 = mul nsw i32 %y_assign_17, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_7"/></StgValue>
</operation>

<operation id="1315" st_id="133" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:46  %tmp_35_7 = mul nsw i32 %x_assign_17, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_7"/></StgValue>
</operation>

<operation id="1316" st_id="133" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:47  %tmp_36_7 = mul nsw i32 %y_assign_16, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="1317" st_id="133" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:51  %tmp_39_7 = mul nsw i32 %x_assign_17, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="1318" st_id="133" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:52  %tmp_40_7 = mul nsw i32 %y_assign_16, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1319" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="887" bw="32" op_0_bw="6">
<![CDATA[
bb8.7:0  %Y_load_62 = load i32* %Y_addr_72, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_62"/></StgValue>
</operation>

<operation id="1320" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="888" bw="32" op_0_bw="6">
<![CDATA[
bb8.7:1  %Y_load_50 = load i32* %Y_addr_64, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Y_load_50"/></StgValue>
</operation>

<operation id="1321" st_id="134" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:36  %tmp_27_7 = mul nsw i32 %x_assign_16, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27_7"/></StgValue>
</operation>

<operation id="1322" st_id="134" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:37  %tmp_28_7 = mul nsw i32 %y_assign_17, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28_7"/></StgValue>
</operation>

<operation id="1323" st_id="134" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:41  %tmp_31_7 = mul nsw i32 %x_assign_16, 9102      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_31_7"/></StgValue>
</operation>

<operation id="1324" st_id="134" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:42  %tmp_32_7 = mul nsw i32 %y_assign_17, 13623     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_32_7"/></StgValue>
</operation>

<operation id="1325" st_id="134" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:46  %tmp_35_7 = mul nsw i32 %x_assign_17, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_35_7"/></StgValue>
</operation>

<operation id="1326" st_id="134" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:47  %tmp_36_7 = mul nsw i32 %y_assign_16, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="1327" st_id="134" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:51  %tmp_39_7 = mul nsw i32 %x_assign_17, 3196      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="1328" st_id="134" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:52  %tmp_40_7 = mul nsw i32 %y_assign_16, 16069     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1329" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="889" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:2  %z1_1_7 = sub nsw i32 %Y_load_62, %Y_load_50    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_1_7"/></StgValue>
</operation>

<operation id="1330" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="890" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:3  %z1_0_7 = add nsw i32 %Y_load_50, %Y_load_62    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_0_7"/></StgValue>
</operation>

<operation id="1331" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="32" op_0_bw="18">
<![CDATA[
bb8.7:15  %z1_3_7 = sext i18 %tmp_133 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_3_7"/></StgValue>
</operation>

<operation id="1332" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:28  %z3_3_7 = sub nsw i32 %z1_0_7, %z1_3_7          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_3_7"/></StgValue>
</operation>

<operation id="1333" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:29  %z3_0_7 = add nsw i32 %z1_0_7, %z1_3_7          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_0_7"/></StgValue>
</operation>

<operation id="1334" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:38  %tmp_29_7 = sub nsw i32 %tmp_27_7, %tmp_28_7    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>

<operation id="1335" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="926" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.7:39  %tmp_136 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_29_7, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1336" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:43  %tmp_33_7 = add nsw i32 %tmp_32_7, %tmp_31_7    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_33_7"/></StgValue>
</operation>

<operation id="1337" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.7:44  %tmp_137 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_33_7, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1338" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:48  %tmp_37_7 = sub nsw i32 %tmp_35_7, %tmp_36_7    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>

<operation id="1339" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.7:49  %tmp_138 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_37_7, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1340" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:53  %tmp_41_7 = add nsw i32 %tmp_40_7, %tmp_39_7    ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_41_7"/></StgValue>
</operation>

<operation id="1341" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="941" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb8.7:54  %tmp_139 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_41_7, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1342" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="18">
<![CDATA[
bb8.7:10  %z1_2_7 = sext i18 %tmp_132 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_2_7"/></StgValue>
</operation>

<operation id="1343" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:30  %z3_2_7 = sub nsw i32 %z1_1_7, %z1_2_7          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_2_7"/></StgValue>
</operation>

<operation id="1344" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:31  %z3_1_7 = add nsw i32 %z1_1_7, %z1_2_7          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_1_7"/></StgValue>
</operation>

<operation id="1345" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="18">
<![CDATA[
bb8.7:45  %z3_7_7 = sext i18 %tmp_137 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_7_7"/></StgValue>
</operation>

<operation id="1346" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:56  %tmp_43_7 = sub nsw i32 %z3_0_7, %z3_7_7        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_43_7"/></StgValue>
</operation>

<operation id="1347" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.7:57  store i32 %tmp_43_7, i32* %Y_addr_68, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1348" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:58  %tmp_44_7 = add nsw i32 %z3_0_7, %z3_7_7        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="1349" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.7:59  store i32 %tmp_44_7, i32* %Y_addr_72, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1350" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="32" op_0_bw="18">
<![CDATA[
bb8.7:55  %z3_6_7 = sext i18 %tmp_139 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_6_7"/></StgValue>
</operation>

<operation id="1351" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:60  %tmp_45_7 = sub nsw i32 %z3_1_7, %z3_6_7        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_45_7"/></StgValue>
</operation>

<operation id="1352" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="948" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.7:61  store i32 %tmp_45_7, i32* %Y_addr_65, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1353" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="949" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:62  %tmp_46_7 = add nsw i32 %z3_1_7, %z3_6_7        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_46_7"/></StgValue>
</operation>

<operation id="1354" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="950" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.7:63  store i32 %tmp_46_7, i32* %Y_addr_67, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1355" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="18">
<![CDATA[
bb8.7:50  %z3_5_7 = sext i18 %tmp_138 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_5_7"/></StgValue>
</operation>

<operation id="1356" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:64  %tmp_47_7 = sub nsw i32 %z3_2_7, %z3_5_7        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_47_7"/></StgValue>
</operation>

<operation id="1357" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="952" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.7:65  store i32 %tmp_47_7, i32* %Y_addr_70, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1358" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="953" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:66  %tmp_48_7 = add nsw i32 %z3_2_7, %z3_5_7        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_48_7"/></StgValue>
</operation>

<operation id="1359" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="954" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.7:67  store i32 %tmp_48_7, i32* %Y_addr_66, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1360" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="18">
<![CDATA[
bb8.7:40  %z3_4_7 = sext i18 %tmp_136 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_4_7"/></StgValue>
</operation>

<operation id="1361" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:68  %tmp_49_7 = sub nsw i32 %z3_3_7, %z3_4_7        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_49_7"/></StgValue>
</operation>

<operation id="1362" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="956" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.7:69  store i32 %tmp_49_7, i32* %Y_addr_64, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1363" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb8.7:70  %tmp_50_7 = add nsw i32 %z3_3_7, %z3_4_7        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_50_7"/></StgValue>
</operation>

<operation id="1364" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
bb8.7:71  store i32 %tmp_50_7, i32* %Y_addr_69, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1365" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb8.7:72  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str19, i32 %tmp_131) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="1366" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="0" op_0_bw="0">
<![CDATA[
bb8.7:73  br label %bb21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1367" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb21:0  %column = phi i4 [ 0, %bb8.7 ], [ %column_3, %bb19 ] ; <i4> [#uses=3]

]]></node>
<StgValue><ssdm name="column"/></StgValue>
</operation>

<operation id="1368" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="6" op_0_bw="4">
<![CDATA[
bb21:1  %column_cast = zext i4 %column to i6            ; <i6> [#uses=2]

]]></node>
<StgValue><ssdm name="column_cast"/></StgValue>
</operation>

<operation id="1369" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb21:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="1370" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb21:3  %exitcond = icmp eq i4 %column, -8              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="1371" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb21:4  %column_3 = add i4 %column, 1                   ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="column_3"/></StgValue>
</operation>

<operation id="1372" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="967" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb21:5  br i1 %exitcond, label %bb22, label %bb13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1373" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb22:0  %val_V_6_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %WriteFullPort_0) nounwind ; <i1> [#uses=0]

]]></node>
<StgValue><ssdm name="val_V_6_0"/></StgValue>
</operation>

<operation id="1374" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="0" op_0_bw="0">
<![CDATA[
bb22:1  br label %bb8.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1375" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb13:0  %row = phi i4 [ %row_1, %bb12 ], [ 0, %bb21 ]   ; <i4> [#uses=4]

]]></node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="1376" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="6" op_0_bw="4">
<![CDATA[
bb13:1  %row_cast1 = zext i4 %row to i6                 ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="row_cast1"/></StgValue>
</operation>

<operation id="1377" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="32" op_0_bw="4">
<![CDATA[
bb13:2  %row_cast = zext i4 %row to i32                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="row_cast"/></StgValue>
</operation>

<operation id="1378" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="972" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb13:3  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="1379" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="973" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb13:4  %exitcond11 = icmp eq i4 %row, -8               ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="1380" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="974" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb13:5  %row_1 = add i4 %row, 1                         ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="1381" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb13:6  br i1 %exitcond11, label %bb14, label %bb12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1382" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb12:0  %tmp_95 = shl i6 %row_cast1, 3                  ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1383" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb12:1  %tmp_96 = add i6 %tmp_95, %column_cast          ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1384" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="979" bw="32" op_0_bw="6">
<![CDATA[
bb12:2  %tmp_96_cast = zext i6 %tmp_96 to i32           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_96_cast"/></StgValue>
</operation>

<operation id="1385" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb12:3  %Y_addr_8 = getelementptr inbounds [64 x i32]* %Y, i32 0, i32 %tmp_96_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_addr_8"/></StgValue>
</operation>

<operation id="1386" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="6">
<![CDATA[
bb12:4  %Y_load_7 = load i32* %Y_addr_8, align 4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_7"/></StgValue>
</operation>

<operation id="1387" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="3">
<![CDATA[
bb14:20  %Yc_load_5 = load i32* %Yc_addr_5, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Yc_load_5"/></StgValue>
</operation>

<operation id="1388" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="32" op_0_bw="3">
<![CDATA[
bb14:24  %Yc_load_6 = load i32* %Yc_addr_6, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Yc_load_6"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1389" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="6">
<![CDATA[
bb12:4  %Y_load_7 = load i32* %Y_addr_8, align 4        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Y_load_7"/></StgValue>
</operation>

<operation id="1390" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb12:5  %Yc_addr_7 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 %row_cast ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="Yc_addr_7"/></StgValue>
</operation>

<operation id="1391" st_id="142" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="983" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb12:6  store i32 %Y_load_7, i32* %Yc_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1392" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="984" bw="0" op_0_bw="0">
<![CDATA[
bb12:7  br label %bb13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1393" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="3">
<![CDATA[
bb14:20  %Yc_load_5 = load i32* %Yc_addr_5, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Yc_load_5"/></StgValue>
</operation>

<operation id="1394" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1010" bw="32" op_0_bw="3">
<![CDATA[
bb14:24  %Yc_load_6 = load i32* %Yc_addr_6, align 4      ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="Yc_load_6"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1395" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="990" bw="32" op_0_bw="3">
<![CDATA[
bb14:4  %Yc_load_2 = load i32* %Yc_addr_1, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_2"/></StgValue>
</operation>

<operation id="1396" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="3">
<![CDATA[
bb14:5  %Yc_load_8 = load i32* %Yc_addr_2, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_8"/></StgValue>
</operation>

<operation id="1397" st_id="144" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:21  %tmp_63 = mul nsw i32 %Yc_load_5, 23170         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1398" st_id="144" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:25  %tmp_65 = mul nsw i32 %Yc_load_6, 23170         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1399" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="990" bw="32" op_0_bw="3">
<![CDATA[
bb14:4  %Yc_load_2 = load i32* %Yc_addr_1, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_2"/></StgValue>
</operation>

<operation id="1400" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="32" op_0_bw="3">
<![CDATA[
bb14:5  %Yc_load_8 = load i32* %Yc_addr_2, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_8"/></StgValue>
</operation>

<operation id="1401" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="32" op_0_bw="3">
<![CDATA[
bb14:16  %Yc_load_3 = load i32* %Yc_addr_3, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_3"/></StgValue>
</operation>

<operation id="1402" st_id="145" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="32" op_0_bw="3">
<![CDATA[
bb14:17  %Yc_load_4 = load i32* %Yc_addr_4, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_4"/></StgValue>
</operation>

<operation id="1403" st_id="145" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:21  %tmp_63 = mul nsw i32 %Yc_load_5, 23170         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1404" st_id="145" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:25  %tmp_65 = mul nsw i32 %Yc_load_6, 23170         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1405" st_id="146" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:6  %tmp_s = mul nsw i32 %Yc_load_8, 8867           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1406" st_id="146" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:7  %tmp_54 = mul nsw i32 %Yc_load_2, 21407         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1407" st_id="146" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:11  %tmp_57 = mul nsw i32 %Yc_load_8, 21407         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1408" st_id="146" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:12  %tmp_58 = mul nsw i32 %Yc_load_2, 8867          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1409" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="32" op_0_bw="3">
<![CDATA[
bb14:16  %Yc_load_3 = load i32* %Yc_addr_3, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_3"/></StgValue>
</operation>

<operation id="1410" st_id="146" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="32" op_0_bw="3">
<![CDATA[
bb14:17  %Yc_load_4 = load i32* %Yc_addr_4, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_4"/></StgValue>
</operation>

<operation id="1411" st_id="146" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:21  %tmp_63 = mul nsw i32 %Yc_load_5, 23170         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1412" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1008" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb14:22  %tmp_142 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_63, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1413" st_id="146" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:25  %tmp_65 = mul nsw i32 %Yc_load_6, 23170         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1414" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1012" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb14:26  %tmp_143 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_65, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1415" st_id="147" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:6  %tmp_s = mul nsw i32 %Yc_load_8, 8867           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1416" st_id="147" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:7  %tmp_54 = mul nsw i32 %Yc_load_2, 21407         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1417" st_id="147" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:11  %tmp_57 = mul nsw i32 %Yc_load_8, 21407         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1418" st_id="147" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:12  %tmp_58 = mul nsw i32 %Yc_load_2, 8867          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1419" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1004" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:18  %z1_4_8 = sub nsw i32 %Yc_load_3, %Yc_load_4    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_4_8"/></StgValue>
</operation>

<operation id="1420" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:19  %z1_7_8 = add nsw i32 %Yc_load_4, %Yc_load_3    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_7_8"/></StgValue>
</operation>

<operation id="1421" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1009" bw="32" op_0_bw="18">
<![CDATA[
bb14:23  %z1_5_8 = sext i18 %tmp_142 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_5_8"/></StgValue>
</operation>

<operation id="1422" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="32" op_0_bw="18">
<![CDATA[
bb14:27  %z1_6_8 = sext i18 %tmp_143 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_6_8"/></StgValue>
</operation>

<operation id="1423" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:32  %y_assign_5 = sub nsw i32 %z1_4_8, %z1_6_8      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_5"/></StgValue>
</operation>

<operation id="1424" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:33  %x_assign_4 = add nsw i32 %z1_4_8, %z1_6_8      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="1425" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:34  %x_assign_5 = sub nsw i32 %z1_7_8, %z1_5_8      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="1426" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:35  %y_assign_4 = add nsw i32 %z1_7_8, %z1_5_8      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="y_assign_4"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1427" st_id="148" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:6  %tmp_s = mul nsw i32 %Yc_load_8, 8867           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1428" st_id="148" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:7  %tmp_54 = mul nsw i32 %Yc_load_2, 21407         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1429" st_id="148" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="997" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:11  %tmp_57 = mul nsw i32 %Yc_load_8, 21407         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1430" st_id="148" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:12  %tmp_58 = mul nsw i32 %Yc_load_2, 8867          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1431" st_id="148" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:36  %tmp_71 = mul nsw i32 %x_assign_4, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1432" st_id="148" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:37  %tmp_72 = mul nsw i32 %y_assign_4, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1433" st_id="148" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:41  %tmp_75 = mul nsw i32 %x_assign_4, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1434" st_id="148" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:42  %tmp_76 = mul nsw i32 %y_assign_4, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1435" st_id="148" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:46  %tmp_79 = mul nsw i32 %x_assign_5, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1436" st_id="148" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:47  %tmp_80 = mul nsw i32 %y_assign_5, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1437" st_id="148" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:51  %tmp_83 = mul nsw i32 %x_assign_5, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1438" st_id="148" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:52  %tmp_84 = mul nsw i32 %y_assign_5, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1439" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="3">
<![CDATA[
bb14:0  %Yc_load_1 = load i32* %Yc_addr_9, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_1"/></StgValue>
</operation>

<operation id="1440" st_id="149" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="3">
<![CDATA[
bb14:1  %Yc_load = load i32* %Yc_addr, align 4          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load"/></StgValue>
</operation>

<operation id="1441" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:8  %tmp_55 = sub nsw i32 %tmp_s, %tmp_54           ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1442" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb14:9  %tmp_140 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_55, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1443" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:13  %tmp_59 = add nsw i32 %tmp_58, %tmp_57          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1444" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1000" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb14:14  %tmp_141 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_59, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1445" st_id="149" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:36  %tmp_71 = mul nsw i32 %x_assign_4, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1446" st_id="149" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:37  %tmp_72 = mul nsw i32 %y_assign_4, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1447" st_id="149" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:41  %tmp_75 = mul nsw i32 %x_assign_4, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1448" st_id="149" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:42  %tmp_76 = mul nsw i32 %y_assign_4, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1449" st_id="149" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:46  %tmp_79 = mul nsw i32 %x_assign_5, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1450" st_id="149" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:47  %tmp_80 = mul nsw i32 %y_assign_5, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1451" st_id="149" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:51  %tmp_83 = mul nsw i32 %x_assign_5, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1452" st_id="149" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:52  %tmp_84 = mul nsw i32 %y_assign_5, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1453" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="32" op_0_bw="3">
<![CDATA[
bb14:0  %Yc_load_1 = load i32* %Yc_addr_9, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_1"/></StgValue>
</operation>

<operation id="1454" st_id="150" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="32" op_0_bw="3">
<![CDATA[
bb14:1  %Yc_load = load i32* %Yc_addr, align 4          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load"/></StgValue>
</operation>

<operation id="1455" st_id="150" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:36  %tmp_71 = mul nsw i32 %x_assign_4, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1456" st_id="150" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:37  %tmp_72 = mul nsw i32 %y_assign_4, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1457" st_id="150" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:41  %tmp_75 = mul nsw i32 %x_assign_4, 9102         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1458" st_id="150" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:42  %tmp_76 = mul nsw i32 %y_assign_4, 13623        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1459" st_id="150" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:46  %tmp_79 = mul nsw i32 %x_assign_5, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1460" st_id="150" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:47  %tmp_80 = mul nsw i32 %y_assign_5, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1461" st_id="150" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:51  %tmp_83 = mul nsw i32 %x_assign_5, 3196         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1462" st_id="150" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:52  %tmp_84 = mul nsw i32 %y_assign_5, 16069        ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1463" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:2  %z1_1_8 = sub nsw i32 %Yc_load_1, %Yc_load      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_1_8"/></StgValue>
</operation>

<operation id="1464" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:3  %z1_0_8 = add nsw i32 %Yc_load, %Yc_load_1      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_0_8"/></StgValue>
</operation>

<operation id="1465" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="32" op_0_bw="18">
<![CDATA[
bb14:15  %z1_3_8 = sext i18 %tmp_141 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_3_8"/></StgValue>
</operation>

<operation id="1466" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:28  %z3_3_8 = sub nsw i32 %z1_0_8, %z1_3_8          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_3_8"/></StgValue>
</operation>

<operation id="1467" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:29  %z3_0_8 = add nsw i32 %z1_0_8, %z1_3_8          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_0_8"/></StgValue>
</operation>

<operation id="1468" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:38  %tmp_73 = sub nsw i32 %tmp_71, %tmp_72          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1469" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1025" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb14:39  %tmp_144 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_73, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1470" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:43  %tmp_77 = add nsw i32 %tmp_76, %tmp_75          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1471" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1030" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb14:44  %tmp_145 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_77, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1472" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:48  %tmp_81 = sub nsw i32 %tmp_79, %tmp_80          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1473" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb14:49  %tmp_146 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_81, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1474" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:53  %tmp_85 = add nsw i32 %tmp_84, %tmp_83          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1475" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb14:54  %tmp_147 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_85, i32 14, i32 31) ; <i18> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1476" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="996" bw="32" op_0_bw="18">
<![CDATA[
bb14:10  %z1_2_8 = sext i18 %tmp_140 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z1_2_8"/></StgValue>
</operation>

<operation id="1477" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1016" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:30  %z3_2_8 = sub nsw i32 %z1_1_8, %z1_2_8          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_2_8"/></StgValue>
</operation>

<operation id="1478" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:31  %z3_1_8 = add nsw i32 %z1_1_8, %z1_2_8          ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_1_8"/></StgValue>
</operation>

<operation id="1479" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1031" bw="32" op_0_bw="18">
<![CDATA[
bb14:45  %z3_7_8 = sext i18 %tmp_145 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_7_8"/></StgValue>
</operation>

<operation id="1480" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1042" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:56  %tmp_87 = sub nsw i32 %z3_0_8, %z3_7_8          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1481" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1043" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb14:57  store i32 %tmp_87, i32* %Yc_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1482" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1044" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:58  %tmp_88 = add nsw i32 %z3_0_8, %z3_7_8          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1483" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1045" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb14:59  store i32 %tmp_88, i32* %Yc_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1484" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="32" op_0_bw="18">
<![CDATA[
bb14:55  %z3_6_8 = sext i18 %tmp_147 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_6_8"/></StgValue>
</operation>

<operation id="1485" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1046" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:60  %tmp_89 = sub nsw i32 %z3_1_8, %z3_6_8          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1486" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb14:61  store i32 %tmp_89, i32* %Yc_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1487" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:62  %tmp_90 = add nsw i32 %z3_1_8, %z3_6_8          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1488" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb14:63  store i32 %tmp_90, i32* %Yc_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1489" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1036" bw="32" op_0_bw="18">
<![CDATA[
bb14:50  %z3_5_8 = sext i18 %tmp_146 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_5_8"/></StgValue>
</operation>

<operation id="1490" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:64  %tmp_91 = sub nsw i32 %z3_2_8, %z3_5_8          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1491" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1051" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb14:65  store i32 %tmp_91, i32* %Yc_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1492" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:66  %tmp_92 = add nsw i32 %z3_2_8, %z3_5_8          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1493" st_id="154" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb14:67  store i32 %tmp_92, i32* %Yc_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1494" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1026" bw="32" op_0_bw="18">
<![CDATA[
bb14:40  %z3_4_8 = sext i18 %tmp_144 to i32              ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="z3_4_8"/></StgValue>
</operation>

<operation id="1495" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1054" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:68  %tmp_93 = sub nsw i32 %z3_3_8, %z3_4_8          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1496" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1055" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb14:69  store i32 %tmp_93, i32* %Yc_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1497" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb14:70  %tmp_94 = add nsw i32 %z3_3_8, %z3_4_8          ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1498" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1057" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
bb14:71  store i32 %tmp_94, i32* %Yc_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1499" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="0" op_0_bw="0">
<![CDATA[
bb14:72  br label %bb19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1500" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
bb19:0  %row_2 = phi i4 [ 0, %bb14 ], [ %row_3, %bb15_ifconv ] ; <i4> [#uses=4]

]]></node>
<StgValue><ssdm name="row_2"/></StgValue>
</operation>

<operation id="1501" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="32" op_0_bw="4">
<![CDATA[
bb19:1  %row_2_cast1 = zext i4 %row_2 to i32            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="row_2_cast1"/></StgValue>
</operation>

<operation id="1502" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1062" bw="6" op_0_bw="4">
<![CDATA[
bb19:2  %row_2_cast = zext i4 %row_2 to i6              ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="row_2_cast"/></StgValue>
</operation>

<operation id="1503" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1063" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb19:3  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="1504" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1064" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb19:4  %exitcond13 = icmp eq i4 %row_2, -8             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="1505" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb19:5  %row_3 = add i4 %row_2, 1                       ; <i4> [#uses=1]

]]></node>
<StgValue><ssdm name="row_3"/></StgValue>
</operation>

<operation id="1506" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1066" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb19:6  br i1 %exitcond13, label %bb21, label %bb15_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1507" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1068" bw="3" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb15_ifconv:0  %Yc_addr_8 = getelementptr inbounds [8 x i32]* %Yc, i32 0, i32 %row_2_cast1 ; <i32*> [#uses=1]

]]></node>
<StgValue><ssdm name="Yc_addr_8"/></StgValue>
</operation>

<operation id="1508" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1069" bw="32" op_0_bw="3">
<![CDATA[
bb15_ifconv:1  %Yc_load_7 = load i32* %Yc_addr_8, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_7"/></StgValue>
</operation>

<operation id="1509" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1084" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb15_ifconv:16  %tmp_103 = shl i6 %row_2_cast, 3                ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1510" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1085" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb15_ifconv:17  %tmp_104 = add i6 %tmp_103, %column_cast        ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1511" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1069" bw="32" op_0_bw="3">
<![CDATA[
bb15_ifconv:1  %Yc_load_7 = load i32* %Yc_addr_8, align 4      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="Yc_load_7"/></StgValue>
</operation>

<operation id="1512" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb15_ifconv:2  %tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %Yc_load_7, i32 31) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1513" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1071" bw="6" op_0_bw="1">
<![CDATA[
bb15_ifconv:3  %p_lobit_neg_cast = sext i1 %tmp_149 to i6      ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="p_lobit_neg_cast"/></StgValue>
</operation>

<operation id="1514" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1072" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb15_ifconv:4  %tmp = xor i6 %p_lobit_neg_cast, -32            ; <i6> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1515" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1073" bw="32" op_0_bw="6">
<![CDATA[
bb15_ifconv:5  %tmp_cast = zext i6 %tmp to i32                 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="1516" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1074" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb15_ifconv:6  %tmp_98 = add i32 %tmp_cast, %Yc_load_7         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1517" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1075" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb15_ifconv:7  %tmp_150 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_98, i32 6, i32 31) ; <i26> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1518" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1076" bw="27" op_0_bw="26">
<![CDATA[
bb15_ifconv:8  %tmp_99_cast = sext i26 %tmp_150 to i27         ; <i27> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_99_cast"/></StgValue>
</operation>

<operation id="1519" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1077" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
bb15_ifconv:9  %r = add i27 %tmp_99_cast, 128                  ; <i27> [#uses=3]

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="1520" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1078" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
bb15_ifconv:10  %tmp_100 = icmp sgt i27 %r, 0                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1521" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1079" bw="19" op_0_bw="19" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb15_ifconv:11  %tmp_151 = call i19 @_ssdm_op_PartSelect.i19.i27.i32.i32(i27 %r, i32 8, i32 26) ; <i19> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1522" st_id="158" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
bb15_ifconv:12  %icmp = icmp slt i19 %tmp_151, 1                ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="1523" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1081" bw="8" op_0_bw="27">
<![CDATA[
bb15_ifconv:13  %tmp_102 = trunc i27 %r to i8                   ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1524" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1082" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb15_ifconv:14  %phitmp = select i1 %icmp, i8 %tmp_102, i8 -1   ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1525" st_id="159" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb15_ifconv:15  %iftmp_s = select i1 %tmp_100, i8 %phitmp, i8 0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="iftmp_s"/></StgValue>
</operation>

<operation id="1526" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1086" bw="32" op_0_bw="6">
<![CDATA[
bb15_ifconv:18  %tmp_104_cast = zext i6 %tmp_104 to i32         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_104_cast"/></StgValue>
</operation>

<operation id="1527" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1087" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb15_ifconv:19  %Idct_addr = getelementptr inbounds [64 x i8]* %Idct, i32 0, i32 %tmp_104_cast ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_addr"/></StgValue>
</operation>

<operation id="1528" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1088" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
bb15_ifconv:20  store i8 %iftmp_s, i8* %Idct_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1529" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="0" op_0_bw="0">
<![CDATA[
bb15_ifconv:21  br label %bb19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1530" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1094" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
bb8.i:0  %i_2 = phi i5 [ %i_3, %bb7.i69 ], [ 0, %bb22 ]  ; <i5> [#uses=6]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1531" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1095" bw="7" op_0_bw="5">
<![CDATA[
bb8.i:1  %i_6_cast = zext i5 %i_2 to i7                  ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="i_6_cast"/></StgValue>
</operation>

<operation id="1532" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1096" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb8.i:2  %tmp_i = shl i7 %i_6_cast, 2                    ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="1533" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1097" bw="32" op_0_bw="7">
<![CDATA[
bb8.i:3  %tmp_i_cast = zext i7 %tmp_i to i32             ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="1534" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1098" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="5" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb8.i:4  %tmp332338_i = call i7 @_ssdm_op_PartSet.i7.i7.i5.i32.i32(i7 3, i5 %i_2, i32 2, i32 6) ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp332338_i"/></StgValue>
</operation>

<operation id="1535" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1099" bw="32" op_0_bw="7">
<![CDATA[
bb8.i:5  %tmp332338_i_cast = zext i7 %tmp332338_i to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp332338_i_cast"/></StgValue>
</operation>

<operation id="1536" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1100" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb8.i:6  %Idct_addr_1 = getelementptr [64 x i8]* %Idct, i32 0, i32 %tmp332338_i_cast ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_addr_1"/></StgValue>
</operation>

<operation id="1537" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1101" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="5" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb8.i:7  %tmp333339_i = call i7 @_ssdm_op_PartSet.i7.i7.i5.i32.i32(i7 2, i5 %i_2, i32 2, i32 6) ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp333339_i"/></StgValue>
</operation>

<operation id="1538" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="32" op_0_bw="7">
<![CDATA[
bb8.i:8  %tmp333339_i_cast = zext i7 %tmp333339_i to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp333339_i_cast"/></StgValue>
</operation>

<operation id="1539" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1103" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb8.i:9  %Idct_addr_2 = getelementptr [64 x i8]* %Idct, i32 0, i32 %tmp333339_i_cast ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_addr_2"/></StgValue>
</operation>

<operation id="1540" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="5" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb8.i:10  %tmp335340_i = call i7 @_ssdm_op_PartSet.i7.i7.i5.i32.i32(i7 1, i5 %i_2, i32 2, i32 6) ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp335340_i"/></StgValue>
</operation>

<operation id="1541" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1105" bw="32" op_0_bw="7">
<![CDATA[
bb8.i:11  %tmp335340_i_cast = zext i7 %tmp335340_i to i32 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp335340_i_cast"/></StgValue>
</operation>

<operation id="1542" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1106" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb8.i:12  %Idct_addr_3 = getelementptr [64 x i8]* %Idct, i32 0, i32 %tmp335340_i_cast ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_addr_3"/></StgValue>
</operation>

<operation id="1543" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1107" bw="6" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb8.i:13  %Idct_addr_4 = getelementptr [64 x i8]* %Idct, i32 0, i32 %tmp_i_cast ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_addr_4"/></StgValue>
</operation>

<operation id="1544" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb8.i:14  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="1545" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb8.i:15  %exitcond12 = icmp eq i5 %i_2, -16              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="1546" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1110" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb8.i:16  %i_3 = add i5 %i_2, 1                           ; <i5> [#uses=1]

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="1547" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb8.i:17  br i1 %exitcond12, label %bb23, label %bb5.i68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1548" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5.i68:0  %tmp_V_6 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %WriteFullPort_0) nounwind ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="1549" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb5.i68:1  br i1 %tmp_V_6, label %bb.i166.i, label %bb7.i69

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1550" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_V_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1116" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb.i166.i:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1551" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_V_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1117" bw="0" op_0_bw="0">
<![CDATA[
bb.i166.i:1  br label %bb5.i68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1552" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_V_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1119" bw="8" op_0_bw="6">
<![CDATA[
bb7.i69:0  %Idct_load = load i8* %Idct_addr_4, align 1     ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_load"/></StgValue>
</operation>

<operation id="1553" st_id="161" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_V_6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="8" op_0_bw="6">
<![CDATA[
bb7.i69:2  %Idct_load_1 = load i8* %Idct_addr_3, align 1   ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_load_1"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1554" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1119" bw="8" op_0_bw="6">
<![CDATA[
bb7.i69:0  %Idct_load = load i8* %Idct_addr_4, align 1     ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_load"/></StgValue>
</operation>

<operation id="1555" st_id="162" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1121" bw="8" op_0_bw="6">
<![CDATA[
bb7.i69:2  %Idct_load_1 = load i8* %Idct_addr_3, align 1   ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_load_1"/></StgValue>
</operation>

<operation id="1556" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1122" bw="8" op_0_bw="6">
<![CDATA[
bb7.i69:3  %Idct_load_2 = load i8* %Idct_addr_2, align 1   ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_load_2"/></StgValue>
</operation>

<operation id="1557" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1123" bw="8" op_0_bw="6">
<![CDATA[
bb7.i69:4  %Idct_load_3 = load i8* %Idct_addr_1, align 1   ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_load_3"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1558" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1120" bw="32" op_0_bw="8">
<![CDATA[
bb7.i69:1  %p_Result_s = zext i8 %Idct_load to i32         ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="1559" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1122" bw="8" op_0_bw="6">
<![CDATA[
bb7.i69:3  %Idct_load_2 = load i8* %Idct_addr_2, align 1   ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_load_2"/></StgValue>
</operation>

<operation id="1560" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1123" bw="8" op_0_bw="6">
<![CDATA[
bb7.i69:4  %Idct_load_3 = load i8* %Idct_addr_1, align 1   ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="Idct_load_3"/></StgValue>
</operation>

<operation id="1561" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1124" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
bb7.i69:5  %tmp_148 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %Idct_load_3, i8 %Idct_load_2, i8 %Idct_load_1) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1562" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1125" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="24" op_3_bw="32" op_4_bw="32">
<![CDATA[
bb7.i69:6  %p_Result_2 = call i32 @_ssdm_op_PartSet.i32.i32.i24.i32.i32(i32 %p_Result_s, i24 %tmp_148, i32 8, i32 31) ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="1563" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb7.i69:7  call void @_ssdm_op_WireWrite.volatile.i32P(i32* %WriteDataPort_0, i32 %p_Result_2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1564" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i69:8  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %WriteEnablePort_0, i1 true) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1565" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i69:9  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1566" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb7.i69:10  call void @_ssdm_op_WireWrite.volatile.i32P(i32* %WriteDataPort_0, i32 0) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1567" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1130" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb7.i69:11  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %WriteEnablePort_0, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1568" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1131" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
bb7.i69:12  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1569" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1132" bw="0" op_0_bw="0">
<![CDATA[
bb7.i69:13  br label %bb8.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
