// Seed: 2593205367
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  inout id_7;
  output id_6;
  output id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  defparam id_8.id_9 = 1;
  generate
    tri0 id_10 = id_3;
    if (id_10[1'b0]) begin : id_11
      always @(posedge 1 + 1 or posedge 1) begin
        id_2 <= 1;
      end
    end
  endgenerate
endmodule
