# Reading pref.tcl
# do {C:/Users/Labas/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/sadasdasd/sadasdasd.mdo}
# Loading project sadasdasd
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 18:19:06 on Mar 28,2022
# vcom -reportprogress 300 -work work C:/Users/Labas/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package components
# -- Compiling entity ANTRLD
# -- Compiling architecture SCHEMATIC of ANTRLD
# End time: 18:19:06 on Mar 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_xp2 ANTRLD 
# Start time: 18:19:06 on Mar 28,2022
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading xp2.components(body)
# Loading work.antrld(schematic)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading xp2.xnor2(v)
# Loading xp2.nd4(v)
# Loading xp2.xor2(v)
# Loading xp2.or2(v)
# Loading xp2.and2(v)
# Loading xp2.nd3(v)
# Loading xp2.nd2(v)
# Loading xp2.inv(v)
# .main_pane.wave.interior.cs.body.pw.wf
force -freeze sim:/antrld/res 0 0
force -freeze sim:/antrld/ENABLE 1 0
force -freeze sim:/antrld/x1 1 0, 0 {50 ps} -r 100
force -freeze sim:/antrld/x2 0 0
force -freeze sim:/antrld/x3 0 0
force -freeze sim:/antrld/x4 0 0
run
force -freeze sim:/antrld/res 1 0
run
run
force -freeze sim:/antrld/x2 1 0
force -freeze sim:/antrld/x3 1 0
force -freeze sim:/antrld/x4 1 0
run
run
run
run
force -freeze sim:/antrld/x2 0 0
force -freeze sim:/antrld/x3 0 0
force -freeze sim:/antrld/x4 0 0
run
run
run
force -freeze sim:/antrld/x3 1 0
run
run
force -freeze sim:/antrld/x3 0 0
force -freeze sim:/antrld/x4 1 0
force -freeze sim:/antrld/x2 1 0
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
restart -f
force -freeze sim:/AntrLD/Res 0 0, 1 25 ps
force -freeze sim:/AntrLD/x1 1 0, 0 {50 ps} -r 100
force -freeze sim:/AntrLD/ENABLE 1 0, 0 225, 1 325, 0 525, 1 625
force -freeze sim:/AntrLD/x2 0 0, 0 125, 0 225, 0 325, 1 425, 1 525, 1 625, 1 725, 0 825
force -freeze sim:/AntrLD/x3 1 0, 0 125, 1 225, 0 325, 0 425, 1 525, 1 625, 0 725, 1 825
force -freeze sim:/AntrLD/x4 0 0, 1 125, 1 225, 0 325, 1 425, 0 525, 1 625, 0 725, 0 825
run 1000
# WARNING: No extended dataflow license exists
# End time: 18:44:00 on Mar 28,2022, Elapsed time: 0:24:54
# Errors: 0, Warnings: 1
