# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_Salsa20_time_synth.v" \

sv xil_defaultlib  \
"../../../../../salsa20.srcs/sources_1/new/pkg_salsa.sv" \
"../../../../../salsa20.srcs/sim_1/new/tb_Salsa20.sv" \

# Do not sort compile order
nosort
