// Seed: 4145756199
module module_0;
  wire id_1, id_2, id_3;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    output wand  id_2,
    output wand  id_3,
    output tri0  id_4
    , id_10,
    input  wand  id_5,
    output tri1  id_6,
    input  tri1  id_7,
    input  wand  id_8
);
  wire id_11;
  module_0 modCall_1 ();
endmodule
module module_0 (
    input wand module_2,
    output supply0 id_1,
    input wor id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri id_5,
    output tri1 id_6
);
  id_8 :
  assert property (@(negedge id_0 / 1) id_5)
  else $display(1'b0, 1'b0 + id_3);
  wire id_9;
  assign id_1 = 1;
  module_0 modCall_1 ();
  wire id_10;
  assign id_6 = id_0;
  wire id_11;
  wire id_12;
  wire id_13, id_14, id_15, id_16, id_17, id_18;
  wire id_19;
endmodule
