
IS1300-PROject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006094  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  08006224  08006224  00016224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064ac  080064ac  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080064ac  080064ac  000164ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080064b4  080064b4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064b4  080064b4  000164b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080064b8  080064b8  000164b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080064bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000014c  20000074  08006530  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001c0  08006530  000201c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000167e1  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f5d  00000000  00000000  00036885  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e08  00000000  00000000  000397e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cb0  00000000  00000000  0003a5f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028795  00000000  00000000  0003b2a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013b25  00000000  00000000  00063a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2b70  00000000  00000000  0007755a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016a0ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f4c  00000000  00000000  0016a120  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800620c 	.word	0x0800620c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800620c 	.word	0x0800620c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <start_clock>:


/**
 * @brief start the RTC clock
 */
void start_clock (uint8_t hours, uint8_t minutes, uint8_t seconds) {
 8000578:	b580      	push	{r7, lr}
 800057a:	b088      	sub	sp, #32
 800057c:	af00      	add	r7, sp, #0
 800057e:	4603      	mov	r3, r0
 8000580:	71fb      	strb	r3, [r7, #7]
 8000582:	460b      	mov	r3, r1
 8000584:	71bb      	strb	r3, [r7, #6]
 8000586:	4613      	mov	r3, r2
 8000588:	717b      	strb	r3, [r7, #5]
    RTC_TimeTypeDef time;
    time.Hours = hours;
 800058a:	79fb      	ldrb	r3, [r7, #7]
 800058c:	733b      	strb	r3, [r7, #12]
    time.Minutes = minutes;
 800058e:	79bb      	ldrb	r3, [r7, #6]
 8000590:	737b      	strb	r3, [r7, #13]
    time.Seconds = seconds;
 8000592:	797b      	ldrb	r3, [r7, #5]
 8000594:	73bb      	strb	r3, [r7, #14]

    /* date has to be set to start the clock */
    HAL_RTC_SetDate(&hrtc, NULL, 0);
 8000596:	2200      	movs	r2, #0
 8000598:	2100      	movs	r1, #0
 800059a:	4807      	ldr	r0, [pc, #28]	; (80005b8 <start_clock+0x40>)
 800059c:	f002 feb2 	bl	8003304 <HAL_RTC_SetDate>
    HAL_RTC_SetTime(&hrtc, &time, RTC_FORMAT_BIN);
 80005a0:	f107 030c 	add.w	r3, r7, #12
 80005a4:	2200      	movs	r2, #0
 80005a6:	4619      	mov	r1, r3
 80005a8:	4803      	ldr	r0, [pc, #12]	; (80005b8 <start_clock+0x40>)
 80005aa:	f002 fdb2 	bl	8003112 <HAL_RTC_SetTime>
}
 80005ae:	bf00      	nop
 80005b0:	3720      	adds	r7, #32
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	200000a0 	.word	0x200000a0

080005bc <get_time>:

/**
 * @brief Get the current RTC time
 * @return Pointer to the time struct
 */
void get_time (RTC_TimeTypeDef *time) {
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
    HAL_RTC_GetTime(&hrtc, time, RTC_FORMAT_BIN);
 80005c4:	2200      	movs	r2, #0
 80005c6:	6879      	ldr	r1, [r7, #4]
 80005c8:	4803      	ldr	r0, [pc, #12]	; (80005d8 <get_time+0x1c>)
 80005ca:	f002 fe3f 	bl	800324c <HAL_RTC_GetTime>
    /* sad but the RTC started counting beyond :( */
//    if (time->Hours == 24) {
//        time->Hours = 0;
//        HAL_RTC_SetTime(&hrtc, time, RTC_FORMAT_BIN);
//    }
}
 80005ce:	bf00      	nop
 80005d0:	3708      	adds	r7, #8
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	200000a0 	.word	0x200000a0

080005dc <hardware_reset>:


/**
 * @brief Perform a hardware reset on the display
 */
void hardware_reset () {
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
    HAL_Delay(5);
 80005e0:	2005      	movs	r0, #5
 80005e2:	f000 fe99 	bl	8001318 <HAL_Delay>
    HAL_GPIO_WritePin(Disp_Reset_GPIO_Port, Disp_Reset_Pin, GPIO_PIN_RESET);
 80005e6:	2200      	movs	r2, #0
 80005e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005f0:	f001 f9f0 	bl	80019d4 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80005f4:	200a      	movs	r0, #10
 80005f6:	f000 fe8f 	bl	8001318 <HAL_Delay>
    HAL_GPIO_WritePin(Disp_Reset_GPIO_Port, Disp_Reset_Pin, GPIO_PIN_SET);
 80005fa:	2201      	movs	r2, #1
 80005fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000600:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000604:	f001 f9e6 	bl	80019d4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000608:	2001      	movs	r0, #1
 800060a:	f000 fe85 	bl	8001318 <HAL_Delay>
}
 800060e:	bf00      	nop
 8000610:	bd80      	pop	{r7, pc}
	...

08000614 <test_backlight>:


/**
 * @brief Test all backlight colors
 */
void test_backlight () {
 8000614:	b580      	push	{r7, lr}
 8000616:	b086      	sub	sp, #24
 8000618:	af00      	add	r7, sp, #0
    GPIO_TypeDef* ports[] = {Disp_White_GPIO_Port, Disp_Green_GPIO_Port, Disp_Red_GPIO_Port};
 800061a:	4a21      	ldr	r2, [pc, #132]	; (80006a0 <test_backlight+0x8c>)
 800061c:	f107 0308 	add.w	r3, r7, #8
 8000620:	ca07      	ldmia	r2, {r0, r1, r2}
 8000622:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    uint16_t pins[] = {Disp_White_Pin, Disp_Green_Pin, Disp_Red_Pin};
 8000626:	4a1f      	ldr	r2, [pc, #124]	; (80006a4 <test_backlight+0x90>)
 8000628:	463b      	mov	r3, r7
 800062a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800062e:	6018      	str	r0, [r3, #0]
 8000630:	3304      	adds	r3, #4
 8000632:	8019      	strh	r1, [r3, #0]
    for (int i = 0; i < 3; ++i) {
 8000634:	2300      	movs	r3, #0
 8000636:	617b      	str	r3, [r7, #20]
 8000638:	e029      	b.n	800068e <test_backlight+0x7a>
        HAL_GPIO_WritePin(ports[i], pins[i], GPIO_PIN_SET);
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	009b      	lsls	r3, r3, #2
 800063e:	f107 0218 	add.w	r2, r7, #24
 8000642:	4413      	add	r3, r2
 8000644:	f853 0c10 	ldr.w	r0, [r3, #-16]
 8000648:	697b      	ldr	r3, [r7, #20]
 800064a:	005b      	lsls	r3, r3, #1
 800064c:	f107 0218 	add.w	r2, r7, #24
 8000650:	4413      	add	r3, r2
 8000652:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8000656:	2201      	movs	r2, #1
 8000658:	4619      	mov	r1, r3
 800065a:	f001 f9bb 	bl	80019d4 <HAL_GPIO_WritePin>
        HAL_Delay(200);
 800065e:	20c8      	movs	r0, #200	; 0xc8
 8000660:	f000 fe5a 	bl	8001318 <HAL_Delay>
        HAL_GPIO_WritePin(ports[i], pins[i], GPIO_PIN_RESET);
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	009b      	lsls	r3, r3, #2
 8000668:	f107 0218 	add.w	r2, r7, #24
 800066c:	4413      	add	r3, r2
 800066e:	f853 0c10 	ldr.w	r0, [r3, #-16]
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	005b      	lsls	r3, r3, #1
 8000676:	f107 0218 	add.w	r2, r7, #24
 800067a:	4413      	add	r3, r2
 800067c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8000680:	2200      	movs	r2, #0
 8000682:	4619      	mov	r1, r3
 8000684:	f001 f9a6 	bl	80019d4 <HAL_GPIO_WritePin>
    for (int i = 0; i < 3; ++i) {
 8000688:	697b      	ldr	r3, [r7, #20]
 800068a:	3301      	adds	r3, #1
 800068c:	617b      	str	r3, [r7, #20]
 800068e:	697b      	ldr	r3, [r7, #20]
 8000690:	2b02      	cmp	r3, #2
 8000692:	ddd2      	ble.n	800063a <test_backlight+0x26>
    }
}
 8000694:	bf00      	nop
 8000696:	bf00      	nop
 8000698:	3718      	adds	r7, #24
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	08006224 	.word	0x08006224
 80006a4:	08006230 	.word	0x08006230

080006a8 <init_backlight>:


/**
 * @brief Run through all colors and set the backlight to white
 */
void init_backlight () {
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
    test_backlight();
 80006ac:	f7ff ffb2 	bl	8000614 <test_backlight>
    HAL_GPIO_WritePin(Disp_White_GPIO_Port, Disp_White_Pin, GPIO_PIN_SET);
 80006b0:	2201      	movs	r2, #1
 80006b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006b6:	4802      	ldr	r0, [pc, #8]	; (80006c0 <init_backlight+0x18>)
 80006b8:	f001 f98c 	bl	80019d4 <HAL_GPIO_WritePin>
}
 80006bc:	bf00      	nop
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	48000800 	.word	0x48000800

080006c4 <split_byte>:
/**
 * @brief Split a byte to send to the display
 * @param[in] byte The byte to split into two
 * @param[out] buffer Where to place the two new bytes
 */
void split_byte (uint8_t byte, uint8_t *buffer) {
 80006c4:	b480      	push	{r7}
 80006c6:	b083      	sub	sp, #12
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	4603      	mov	r3, r0
 80006cc:	6039      	str	r1, [r7, #0]
 80006ce:	71fb      	strb	r3, [r7, #7]
    buffer[0] = byte & 0x0F;            // lower bits first
 80006d0:	79fb      	ldrb	r3, [r7, #7]
 80006d2:	f003 030f 	and.w	r3, r3, #15
 80006d6:	b2da      	uxtb	r2, r3
 80006d8:	683b      	ldr	r3, [r7, #0]
 80006da:	701a      	strb	r2, [r3, #0]
    buffer[1] = (byte & 0xF0) >> 4;     // upper bits second
 80006dc:	683b      	ldr	r3, [r7, #0]
 80006de:	3301      	adds	r3, #1
 80006e0:	79fa      	ldrb	r2, [r7, #7]
 80006e2:	0912      	lsrs	r2, r2, #4
 80006e4:	b2d2      	uxtb	r2, r2
 80006e6:	701a      	strb	r2, [r3, #0]
}
 80006e8:	bf00      	nop
 80006ea:	370c      	adds	r7, #12
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr

080006f4 <display_transmit>:
 * @brief Send the display data or instructions
 * @param[in] startbyte The byte setting that initiates the transmit
 * @param[in] bytes The bytes that will be sent to the display
 * @param[in] length The number of bytes to send
 */
int display_transmit (uint8_t startbyte, uint8_t *bytes, uint16_t length) {
 80006f4:	b5b0      	push	{r4, r5, r7, lr}
 80006f6:	b088      	sub	sp, #32
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	6039      	str	r1, [r7, #0]
 80006fe:	71fb      	strb	r3, [r7, #7]
 8000700:	4613      	mov	r3, r2
 8000702:	80bb      	strh	r3, [r7, #4]
 8000704:	466b      	mov	r3, sp
 8000706:	461d      	mov	r5, r3
    /* create message to transmit */
    uint16_t mes_length = length*2 +1; // +1 for start byte
 8000708:	88bb      	ldrh	r3, [r7, #4]
 800070a:	005b      	lsls	r3, r3, #1
 800070c:	b29b      	uxth	r3, r3
 800070e:	3301      	adds	r3, #1
 8000710:	837b      	strh	r3, [r7, #26]
    uint8_t message[mes_length];
 8000712:	8b7c      	ldrh	r4, [r7, #26]
 8000714:	4623      	mov	r3, r4
 8000716:	3b01      	subs	r3, #1
 8000718:	617b      	str	r3, [r7, #20]
 800071a:	b2a0      	uxth	r0, r4
 800071c:	f04f 0100 	mov.w	r1, #0
 8000720:	f04f 0200 	mov.w	r2, #0
 8000724:	f04f 0300 	mov.w	r3, #0
 8000728:	00cb      	lsls	r3, r1, #3
 800072a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800072e:	00c2      	lsls	r2, r0, #3
 8000730:	b2a0      	uxth	r0, r4
 8000732:	f04f 0100 	mov.w	r1, #0
 8000736:	f04f 0200 	mov.w	r2, #0
 800073a:	f04f 0300 	mov.w	r3, #0
 800073e:	00cb      	lsls	r3, r1, #3
 8000740:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000744:	00c2      	lsls	r2, r0, #3
 8000746:	4623      	mov	r3, r4
 8000748:	3307      	adds	r3, #7
 800074a:	08db      	lsrs	r3, r3, #3
 800074c:	00db      	lsls	r3, r3, #3
 800074e:	ebad 0d03 	sub.w	sp, sp, r3
 8000752:	466b      	mov	r3, sp
 8000754:	3300      	adds	r3, #0
 8000756:	613b      	str	r3, [r7, #16]

    message[0] = startbyte;  // start byte
 8000758:	693b      	ldr	r3, [r7, #16]
 800075a:	79fa      	ldrb	r2, [r7, #7]
 800075c:	701a      	strb	r2, [r3, #0]

    uint8_t divided[2]; // for splitting a byte into two
    for (int i = 0; i < length; ++i) {
 800075e:	2300      	movs	r3, #0
 8000760:	61fb      	str	r3, [r7, #28]
 8000762:	e018      	b.n	8000796 <display_transmit+0xa2>
        split_byte(bytes[i], divided);
 8000764:	69fb      	ldr	r3, [r7, #28]
 8000766:	683a      	ldr	r2, [r7, #0]
 8000768:	4413      	add	r3, r2
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	f107 020c 	add.w	r2, r7, #12
 8000770:	4611      	mov	r1, r2
 8000772:	4618      	mov	r0, r3
 8000774:	f7ff ffa6 	bl	80006c4 <split_byte>
        message[1 + i*2] = divided[0];
 8000778:	69fb      	ldr	r3, [r7, #28]
 800077a:	005b      	lsls	r3, r3, #1
 800077c:	3301      	adds	r3, #1
 800077e:	7b39      	ldrb	r1, [r7, #12]
 8000780:	693a      	ldr	r2, [r7, #16]
 8000782:	54d1      	strb	r1, [r2, r3]
        message[1 + i*2 +1] = divided[1];
 8000784:	69fb      	ldr	r3, [r7, #28]
 8000786:	3301      	adds	r3, #1
 8000788:	005b      	lsls	r3, r3, #1
 800078a:	7b79      	ldrb	r1, [r7, #13]
 800078c:	693a      	ldr	r2, [r7, #16]
 800078e:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < length; ++i) {
 8000790:	69fb      	ldr	r3, [r7, #28]
 8000792:	3301      	adds	r3, #1
 8000794:	61fb      	str	r3, [r7, #28]
 8000796:	88bb      	ldrh	r3, [r7, #4]
 8000798:	69fa      	ldr	r2, [r7, #28]
 800079a:	429a      	cmp	r2, r3
 800079c:	dbe2      	blt.n	8000764 <display_transmit+0x70>
    }

    if (HAL_SPI_Transmit(&hspi2, message, mes_length, 100) != HAL_OK) {
 800079e:	6939      	ldr	r1, [r7, #16]
 80007a0:	8b7a      	ldrh	r2, [r7, #26]
 80007a2:	2364      	movs	r3, #100	; 0x64
 80007a4:	4806      	ldr	r0, [pc, #24]	; (80007c0 <display_transmit+0xcc>)
 80007a6:	f002 ffa8 	bl	80036fa <HAL_SPI_Transmit>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <display_transmit+0xc0>
        return 1;
 80007b0:	2301      	movs	r3, #1
 80007b2:	e000      	b.n	80007b6 <display_transmit+0xc2>
    }
    return 0;
 80007b4:	2300      	movs	r3, #0
 80007b6:	46ad      	mov	sp, r5
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	3720      	adds	r7, #32
 80007bc:	46bd      	mov	sp, r7
 80007be:	bdb0      	pop	{r4, r5, r7, pc}
 80007c0:	200000c4 	.word	0x200000c4

080007c4 <display_send_instruction>:
/**
 * @brief Send instruction bytes via spi to the display
 * @param[in] instructions A pointer to the instructions to send to the display
 * @param[in] length The number of instructions
 */
int display_send_instruction (uint8_t *instructions, uint16_t length) {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	460b      	mov	r3, r1
 80007ce:	807b      	strh	r3, [r7, #2]
    return display_transmit(0x1F, instructions, length);
 80007d0:	887b      	ldrh	r3, [r7, #2]
 80007d2:	461a      	mov	r2, r3
 80007d4:	6879      	ldr	r1, [r7, #4]
 80007d6:	201f      	movs	r0, #31
 80007d8:	f7ff ff8c 	bl	80006f4 <display_transmit>
 80007dc:	4603      	mov	r3, r0
}
 80007de:	4618      	mov	r0, r3
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}

080007e6 <display_write>:
/**
 * @brief Write characters to the display where the cursor currently are
 * @param characters The characters to write
 * @param length The number of characters
 */
int display_write (char *characters, uint16_t length) {
 80007e6:	b580      	push	{r7, lr}
 80007e8:	b082      	sub	sp, #8
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	6078      	str	r0, [r7, #4]
 80007ee:	460b      	mov	r3, r1
 80007f0:	807b      	strh	r3, [r7, #2]
    return display_transmit(0b01011111, (uint8_t*)characters, length);
 80007f2:	887b      	ldrh	r3, [r7, #2]
 80007f4:	461a      	mov	r2, r3
 80007f6:	6879      	ldr	r1, [r7, #4]
 80007f8:	205f      	movs	r0, #95	; 0x5f
 80007fa:	f7ff ff7b 	bl	80006f4 <display_transmit>
 80007fe:	4603      	mov	r3, r0
}
 8000800:	4618      	mov	r0, r3
 8000802:	3708      	adds	r7, #8
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}

08000808 <set_row>:
uint8_t rows[] = {0b10000000, 0b10100000, 0b11000000, 0b11100000};
/**
 * @brief Set the cursor on the display
 * @param row The row to write to
 */
int set_row (uint8_t row) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	71fb      	strb	r3, [r7, #7]
    /* the address range of DDARM is 00H-13H, 20H-33H, 40H53H, 60H-73H */
    return display_send_instruction(&rows[row], 1);
 8000812:	79fb      	ldrb	r3, [r7, #7]
 8000814:	4a05      	ldr	r2, [pc, #20]	; (800082c <set_row+0x24>)
 8000816:	4413      	add	r3, r2
 8000818:	2101      	movs	r1, #1
 800081a:	4618      	mov	r0, r3
 800081c:	f7ff ffd2 	bl	80007c4 <display_send_instruction>
 8000820:	4603      	mov	r3, r0
}
 8000822:	4618      	mov	r0, r3
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	20000000 	.word	0x20000000

08000830 <display_write_row>:
 * @brief Write text to a specific row on the display
 * @param characters The characters to write
 * @param length The number of characters
 * @param row The row to write to
 */
int display_write_row (char *characters, uint16_t length, uint8_t row) {
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
 8000838:	460b      	mov	r3, r1
 800083a:	807b      	strh	r3, [r7, #2]
 800083c:	4613      	mov	r3, r2
 800083e:	707b      	strb	r3, [r7, #1]
    set_row(row);
 8000840:	787b      	ldrb	r3, [r7, #1]
 8000842:	4618      	mov	r0, r3
 8000844:	f7ff ffe0 	bl	8000808 <set_row>
    return display_write(characters, length);
 8000848:	887b      	ldrh	r3, [r7, #2]
 800084a:	4619      	mov	r1, r3
 800084c:	6878      	ldr	r0, [r7, #4]
 800084e:	f7ff ffca 	bl	80007e6 <display_write>
 8000852:	4603      	mov	r3, r0
}
 8000854:	4618      	mov	r0, r3
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}

0800085c <clear_display>:

/**
 * @brief Clears the display
 */
int clear_display () {
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
    uint8_t ins = 0x01;
 8000862:	2301      	movs	r3, #1
 8000864:	71fb      	strb	r3, [r7, #7]
    return display_send_instruction(&ins, 1);
 8000866:	1dfb      	adds	r3, r7, #7
 8000868:	2101      	movs	r1, #1
 800086a:	4618      	mov	r0, r3
 800086c:	f7ff ffaa 	bl	80007c4 <display_send_instruction>
 8000870:	4603      	mov	r3, r0
}
 8000872:	4618      	mov	r0, r3
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
	...

0800087c <init_display>:

/**
 * @brief Initialise the display
 */
void init_display () {
 800087c:	b580      	push	{r7, lr}
 800087e:	b086      	sub	sp, #24
 8000880:	af00      	add	r7, sp, #0
    hardware_reset();
 8000882:	f7ff feab 	bl	80005dc <hardware_reset>

    init_backlight();
 8000886:	f7ff ff0f 	bl	80006a8 <init_backlight>

    uint16_t ins_length = 12;
 800088a:	230c      	movs	r3, #12
 800088c:	827b      	strh	r3, [r7, #18]
    uint8_t instructions[] = {
 800088e:	4a19      	ldr	r2, [pc, #100]	; (80008f4 <init_display+0x78>)
 8000890:	1d3b      	adds	r3, r7, #4
 8000892:	ca07      	ldmia	r2, {r0, r1, r2}
 8000894:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0x01,
        0x38,
        0x0F,
    };

    if (display_send_instruction(instructions, ins_length))
 8000898:	8a7a      	ldrh	r2, [r7, #18]
 800089a:	1d3b      	adds	r3, r7, #4
 800089c:	4611      	mov	r1, r2
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff ff90 	bl	80007c4 <display_send_instruction>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <init_display+0x32>
        handle_error();
 80008aa:	f000 f827 	bl	80008fc <handle_error>

    HAL_Delay(10);
 80008ae:	200a      	movs	r0, #10
 80008b0:	f000 fd32 	bl	8001318 <HAL_Delay>

    for (int i = 0; i < 4; ++i) {
 80008b4:	2300      	movs	r3, #0
 80008b6:	617b      	str	r3, [r7, #20]
 80008b8:	e00b      	b.n	80008d2 <init_display+0x56>
        set_row(i);
 80008ba:	697b      	ldr	r3, [r7, #20]
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	4618      	mov	r0, r3
 80008c0:	f7ff ffa2 	bl	8000808 <set_row>
        display_write("0123456789", 10);
 80008c4:	210a      	movs	r1, #10
 80008c6:	480c      	ldr	r0, [pc, #48]	; (80008f8 <init_display+0x7c>)
 80008c8:	f7ff ff8d 	bl	80007e6 <display_write>
    for (int i = 0; i < 4; ++i) {
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	3301      	adds	r3, #1
 80008d0:	617b      	str	r3, [r7, #20]
 80008d2:	697b      	ldr	r3, [r7, #20]
 80008d4:	2b03      	cmp	r3, #3
 80008d6:	ddf0      	ble.n	80008ba <init_display+0x3e>
    }

    HAL_Delay(1000);
 80008d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80008dc:	f000 fd1c 	bl	8001318 <HAL_Delay>

    clear_display();
 80008e0:	f7ff ffbc 	bl	800085c <clear_display>

//    display_write("bababoey", 8);

    HAL_Delay(10);
 80008e4:	200a      	movs	r0, #10
 80008e6:	f000 fd17 	bl	8001318 <HAL_Delay>
}
 80008ea:	bf00      	nop
 80008ec:	3718      	adds	r7, #24
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	08006244 	.word	0x08006244
 80008f8:	08006238 	.word	0x08006238

080008fc <handle_error>:
 *      Author: Dell
 */

#include "main.h"

void handle_error( void ) {
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000900:	b672      	cpsid	i
}
 8000902:	bf00      	nop
    __disable_irq();
    HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000904:	2201      	movs	r2, #1
 8000906:	2120      	movs	r1, #32
 8000908:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800090c:	f001 f862 	bl	80019d4 <HAL_GPIO_WritePin>
    while (1)
 8000910:	e7fe      	b.n	8000910 <handle_error+0x14>
	...

08000914 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b08a      	sub	sp, #40	; 0x28
 8000918:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091a:	f107 0314 	add.w	r3, r7, #20
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]
 8000924:	609a      	str	r2, [r3, #8]
 8000926:	60da      	str	r2, [r3, #12]
 8000928:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800092a:	4b40      	ldr	r3, [pc, #256]	; (8000a2c <MX_GPIO_Init+0x118>)
 800092c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800092e:	4a3f      	ldr	r2, [pc, #252]	; (8000a2c <MX_GPIO_Init+0x118>)
 8000930:	f043 0304 	orr.w	r3, r3, #4
 8000934:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000936:	4b3d      	ldr	r3, [pc, #244]	; (8000a2c <MX_GPIO_Init+0x118>)
 8000938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800093a:	f003 0304 	and.w	r3, r3, #4
 800093e:	613b      	str	r3, [r7, #16]
 8000940:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000942:	4b3a      	ldr	r3, [pc, #232]	; (8000a2c <MX_GPIO_Init+0x118>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000946:	4a39      	ldr	r2, [pc, #228]	; (8000a2c <MX_GPIO_Init+0x118>)
 8000948:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800094c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800094e:	4b37      	ldr	r3, [pc, #220]	; (8000a2c <MX_GPIO_Init+0x118>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000956:	60fb      	str	r3, [r7, #12]
 8000958:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800095a:	4b34      	ldr	r3, [pc, #208]	; (8000a2c <MX_GPIO_Init+0x118>)
 800095c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800095e:	4a33      	ldr	r2, [pc, #204]	; (8000a2c <MX_GPIO_Init+0x118>)
 8000960:	f043 0301 	orr.w	r3, r3, #1
 8000964:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000966:	4b31      	ldr	r3, [pc, #196]	; (8000a2c <MX_GPIO_Init+0x118>)
 8000968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800096a:	f003 0301 	and.w	r3, r3, #1
 800096e:	60bb      	str	r3, [r7, #8]
 8000970:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000972:	4b2e      	ldr	r3, [pc, #184]	; (8000a2c <MX_GPIO_Init+0x118>)
 8000974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000976:	4a2d      	ldr	r2, [pc, #180]	; (8000a2c <MX_GPIO_Init+0x118>)
 8000978:	f043 0302 	orr.w	r3, r3, #2
 800097c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800097e:	4b2b      	ldr	r3, [pc, #172]	; (8000a2c <MX_GPIO_Init+0x118>)
 8000980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000982:	f003 0302 	and.w	r3, r3, #2
 8000986:	607b      	str	r3, [r7, #4]
 8000988:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800098a:	4b28      	ldr	r3, [pc, #160]	; (8000a2c <MX_GPIO_Init+0x118>)
 800098c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800098e:	4a27      	ldr	r2, [pc, #156]	; (8000a2c <MX_GPIO_Init+0x118>)
 8000990:	f043 0308 	orr.w	r3, r3, #8
 8000994:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000996:	4b25      	ldr	r3, [pc, #148]	; (8000a2c <MX_GPIO_Init+0x118>)
 8000998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800099a:	f003 0308 	and.w	r3, r3, #8
 800099e:	603b      	str	r3, [r7, #0]
 80009a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009a2:	2200      	movs	r2, #0
 80009a4:	2120      	movs	r1, #32
 80009a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009aa:	f001 f813 	bl	80019d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Disp_Red_Pin|Disp_Green_Pin|Disp_White_Pin, GPIO_PIN_RESET);
 80009ae:	2200      	movs	r2, #0
 80009b0:	f44f 6148 	mov.w	r1, #3200	; 0xc80
 80009b4:	481e      	ldr	r0, [pc, #120]	; (8000a30 <MX_GPIO_Init+0x11c>)
 80009b6:	f001 f80d 	bl	80019d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Disp_Reset_GPIO_Port, Disp_Reset_Pin, GPIO_PIN_SET);
 80009ba:	2201      	movs	r2, #1
 80009bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009c4:	f001 f806 	bl	80019d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009ce:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80009d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	2300      	movs	r3, #0
 80009d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009d8:	f107 0314 	add.w	r3, r7, #20
 80009dc:	4619      	mov	r1, r3
 80009de:	4814      	ldr	r0, [pc, #80]	; (8000a30 <MX_GPIO_Init+0x11c>)
 80009e0:	f000 fe4e 	bl	8001680 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|Disp_Reset_Pin;
 80009e4:	f248 0320 	movw	r3, #32800	; 0x8020
 80009e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ea:	2301      	movs	r3, #1
 80009ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	2300      	movs	r3, #0
 80009f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f2:	2300      	movs	r3, #0
 80009f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f6:	f107 0314 	add.w	r3, r7, #20
 80009fa:	4619      	mov	r1, r3
 80009fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a00:	f000 fe3e 	bl	8001680 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = Disp_Red_Pin|Disp_Green_Pin|Disp_White_Pin;
 8000a04:	f44f 6348 	mov.w	r3, #3200	; 0xc80
 8000a08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a12:	2300      	movs	r3, #0
 8000a14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a16:	f107 0314 	add.w	r3, r7, #20
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4804      	ldr	r0, [pc, #16]	; (8000a30 <MX_GPIO_Init+0x11c>)
 8000a1e:	f000 fe2f 	bl	8001680 <HAL_GPIO_Init>

}
 8000a22:	bf00      	nop
 8000a24:	3728      	adds	r7, #40	; 0x28
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	40021000 	.word	0x40021000
 8000a30:	48000800 	.word	0x48000800

08000a34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a34:	b590      	push	{r4, r7, lr}
 8000a36:	b08f      	sub	sp, #60	; 0x3c
 8000a38:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a3a:	f000 fbf1 	bl	8001220 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a3e:	f000 f88d 	bl	8000b5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a42:	f7ff ff67 	bl	8000914 <MX_GPIO_Init>
  MX_UART5_Init();
 8000a46:	f000 fb07 	bl	8001058 <MX_UART5_Init>
  MX_SPI2_Init();
 8000a4a:	f000 f94b 	bl	8000ce4 <MX_SPI2_Init>
  MX_RTC_Init();
 8000a4e:	f000 f8ef 	bl	8000c30 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  init_display();
 8000a52:	f7ff ff13 	bl	800087c <init_display>

  uart_println("Hello World!");
 8000a56:	483d      	ldr	r0, [pc, #244]	; (8000b4c <main+0x118>)
 8000a58:	f000 faac 	bl	8000fb4 <uart_println>


  uint8_t buf_len = 8;
 8000a5c:	2308      	movs	r3, #8
 8000a5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  char buf[buf_len];
 8000a62:	f897 402f 	ldrb.w	r4, [r7, #47]	; 0x2f
 8000a66:	4623      	mov	r3, r4
 8000a68:	3b01      	subs	r3, #1
 8000a6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a6c:	b2e0      	uxtb	r0, r4
 8000a6e:	f04f 0100 	mov.w	r1, #0
 8000a72:	f04f 0200 	mov.w	r2, #0
 8000a76:	f04f 0300 	mov.w	r3, #0
 8000a7a:	00cb      	lsls	r3, r1, #3
 8000a7c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000a80:	00c2      	lsls	r2, r0, #3
 8000a82:	b2e0      	uxtb	r0, r4
 8000a84:	f04f 0100 	mov.w	r1, #0
 8000a88:	f04f 0200 	mov.w	r2, #0
 8000a8c:	f04f 0300 	mov.w	r3, #0
 8000a90:	00cb      	lsls	r3, r1, #3
 8000a92:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000a96:	00c2      	lsls	r2, r0, #3
 8000a98:	4623      	mov	r3, r4
 8000a9a:	3307      	adds	r3, #7
 8000a9c:	08db      	lsrs	r3, r3, #3
 8000a9e:	00db      	lsls	r3, r3, #3
 8000aa0:	ebad 0d03 	sub.w	sp, sp, r3
 8000aa4:	ab02      	add	r3, sp, #8
 8000aa6:	3300      	adds	r3, #0
 8000aa8:	627b      	str	r3, [r7, #36]	; 0x24
  /* initialise time */
  int h;
  int m;
  int s;
//  h = m = s = 23;
  uart_get_clock_input(buf);
 8000aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aac:	4618      	mov	r0, r3
 8000aae:	f000 fa99 	bl	8000fe4 <uart_get_clock_input>
  uart_println("");
 8000ab2:	4827      	ldr	r0, [pc, #156]	; (8000b50 <main+0x11c>)
 8000ab4:	f000 fa7e 	bl	8000fb4 <uart_println>
  uart_println(buf);
 8000ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aba:	4618      	mov	r0, r3
 8000abc:	f000 fa7a 	bl	8000fb4 <uart_println>
  sscanf(buf, "%02d:%02d:%02d", &h, &m, &s);
 8000ac0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000ac2:	f107 011c 	add.w	r1, r7, #28
 8000ac6:	f107 0220 	add.w	r2, r7, #32
 8000aca:	f107 0318 	add.w	r3, r7, #24
 8000ace:	9300      	str	r3, [sp, #0]
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	4920      	ldr	r1, [pc, #128]	; (8000b54 <main+0x120>)
 8000ad4:	f004 fac8 	bl	8005068 <siscanf>
  start_clock(h, m, s);
 8000ad8:	6a3b      	ldr	r3, [r7, #32]
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	69fa      	ldr	r2, [r7, #28]
 8000ade:	b2d1      	uxtb	r1, r2
 8000ae0:	69ba      	ldr	r2, [r7, #24]
 8000ae2:	b2d2      	uxtb	r2, r2
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff fd47 	bl	8000578 <start_clock>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      uart_receive(&c, 1);
 8000aea:	f107 0317 	add.w	r3, r7, #23
 8000aee:	2101      	movs	r1, #1
 8000af0:	4618      	mov	r0, r3
 8000af2:	f000 fa4b 	bl	8000f8c <uart_receive>
      if (c == '\r')
 8000af6:	7dfb      	ldrb	r3, [r7, #23]
 8000af8:	2b0d      	cmp	r3, #13
 8000afa:	d104      	bne.n	8000b06 <main+0xd2>
          uart_send("\r\n", 2);
 8000afc:	2102      	movs	r1, #2
 8000afe:	4816      	ldr	r0, [pc, #88]	; (8000b58 <main+0x124>)
 8000b00:	f000 fa30 	bl	8000f64 <uart_send>
 8000b04:	e005      	b.n	8000b12 <main+0xde>
      else
          uart_send(&c, 1);
 8000b06:	f107 0317 	add.w	r3, r7, #23
 8000b0a:	2101      	movs	r1, #1
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f000 fa29 	bl	8000f64 <uart_send>


      /* get and write time */
      get_time(&time);
 8000b12:	463b      	mov	r3, r7
 8000b14:	4618      	mov	r0, r3
 8000b16:	f7ff fd51 	bl	80005bc <get_time>
      sprintf(buf, "%02d:%02d:%02d", time.Hours, time.Minutes, time.Seconds);
 8000b1a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000b1c:	783b      	ldrb	r3, [r7, #0]
 8000b1e:	461a      	mov	r2, r3
 8000b20:	787b      	ldrb	r3, [r7, #1]
 8000b22:	4619      	mov	r1, r3
 8000b24:	78bb      	ldrb	r3, [r7, #2]
 8000b26:	9300      	str	r3, [sp, #0]
 8000b28:	460b      	mov	r3, r1
 8000b2a:	490a      	ldr	r1, [pc, #40]	; (8000b54 <main+0x120>)
 8000b2c:	f004 fa7c 	bl	8005028 <siprintf>
      uart_println(buf);
 8000b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b32:	4618      	mov	r0, r3
 8000b34:	f000 fa3e 	bl	8000fb4 <uart_println>
      display_write_row(buf, buf_len, 0);
 8000b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b3a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8000b3e:	b291      	uxth	r1, r2
 8000b40:	2200      	movs	r2, #0
 8000b42:	4618      	mov	r0, r3
 8000b44:	f7ff fe74 	bl	8000830 <display_write_row>
      uart_receive(&c, 1);
 8000b48:	e7cf      	b.n	8000aea <main+0xb6>
 8000b4a:	bf00      	nop
 8000b4c:	08006250 	.word	0x08006250
 8000b50:	08006260 	.word	0x08006260
 8000b54:	08006264 	.word	0x08006264
 8000b58:	08006274 	.word	0x08006274

08000b5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b096      	sub	sp, #88	; 0x58
 8000b60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b62:	f107 0314 	add.w	r3, r7, #20
 8000b66:	2244      	movs	r2, #68	; 0x44
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f004 fa54 	bl	8005018 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b70:	463b      	mov	r3, r7
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	605a      	str	r2, [r3, #4]
 8000b78:	609a      	str	r2, [r3, #8]
 8000b7a:	60da      	str	r2, [r3, #12]
 8000b7c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b7e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000b82:	f000 ff4d 	bl	8001a20 <HAL_PWREx_ControlVoltageScaling>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000b8c:	f000 f84a 	bl	8000c24 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000b90:	230a      	movs	r3, #10
 8000b92:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b94:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b98:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b9a:	2310      	movs	r3, #16
 8000b9c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000baa:	2301      	movs	r3, #1
 8000bac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000bae:	230a      	movs	r3, #10
 8000bb0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000bb2:	2307      	movs	r3, #7
 8000bb4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000bb6:	2302      	movs	r3, #2
 8000bb8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bbe:	f107 0314 	add.w	r3, r7, #20
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f000 ff82 	bl	8001acc <HAL_RCC_OscConfig>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000bce:	f000 f829 	bl	8000c24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bd2:	230f      	movs	r3, #15
 8000bd4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bd6:	2303      	movs	r3, #3
 8000bd8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bde:	2300      	movs	r3, #0
 8000be0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000be2:	2300      	movs	r3, #0
 8000be4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000be6:	463b      	mov	r3, r7
 8000be8:	2104      	movs	r1, #4
 8000bea:	4618      	mov	r0, r3
 8000bec:	f001 fb54 	bl	8002298 <HAL_RCC_ClockConfig>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000bf6:	f000 f815 	bl	8000c24 <Error_Handler>
  }
}
 8000bfa:	bf00      	nop
 8000bfc:	3758      	adds	r7, #88	; 0x58
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
	...

08000c04 <HAL_UART_TxCpltCallback>:
* @note This example shows a simple way to report end of IT Tx transfer, and
* you can add your own implementation.
* @retval None
*/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
    /* Set transmission flag: transfer complete*/
    uartReady = SET;
 8000c0c:	4b04      	ldr	r3, [pc, #16]	; (8000c20 <HAL_UART_TxCpltCallback+0x1c>)
 8000c0e:	2201      	movs	r2, #1
 8000c10:	701a      	strb	r2, [r3, #0]
}
 8000c12:	bf00      	nop
 8000c14:	370c      	adds	r7, #12
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop
 8000c20:	20000090 	.word	0x20000090

08000c24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
    handle_error();
 8000c28:	f7ff fe68 	bl	80008fc <handle_error>
  /* USER CODE END Error_Handler_Debug */
}
 8000c2c:	bf00      	nop
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000c34:	4b10      	ldr	r3, [pc, #64]	; (8000c78 <MX_RTC_Init+0x48>)
 8000c36:	4a11      	ldr	r2, [pc, #68]	; (8000c7c <MX_RTC_Init+0x4c>)
 8000c38:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000c3a:	4b0f      	ldr	r3, [pc, #60]	; (8000c78 <MX_RTC_Init+0x48>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000c40:	4b0d      	ldr	r3, [pc, #52]	; (8000c78 <MX_RTC_Init+0x48>)
 8000c42:	227f      	movs	r2, #127	; 0x7f
 8000c44:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000c46:	4b0c      	ldr	r3, [pc, #48]	; (8000c78 <MX_RTC_Init+0x48>)
 8000c48:	22ff      	movs	r2, #255	; 0xff
 8000c4a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000c4c:	4b0a      	ldr	r3, [pc, #40]	; (8000c78 <MX_RTC_Init+0x48>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000c52:	4b09      	ldr	r3, [pc, #36]	; (8000c78 <MX_RTC_Init+0x48>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000c58:	4b07      	ldr	r3, [pc, #28]	; (8000c78 <MX_RTC_Init+0x48>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c5e:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <MX_RTC_Init+0x48>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c64:	4804      	ldr	r0, [pc, #16]	; (8000c78 <MX_RTC_Init+0x48>)
 8000c66:	f002 f9d9 	bl	800301c <HAL_RTC_Init>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8000c70:	f7ff ffd8 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000c74:	bf00      	nop
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	200000a0 	.word	0x200000a0
 8000c7c:	40002800 	.word	0x40002800

08000c80 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b0a4      	sub	sp, #144	; 0x90
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c88:	f107 0308 	add.w	r3, r7, #8
 8000c8c:	2288      	movs	r2, #136	; 0x88
 8000c8e:	2100      	movs	r1, #0
 8000c90:	4618      	mov	r0, r3
 8000c92:	f004 f9c1 	bl	8005018 <memset>
  if(rtcHandle->Instance==RTC)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a10      	ldr	r2, [pc, #64]	; (8000cdc <HAL_RTC_MspInit+0x5c>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d118      	bne.n	8000cd2 <HAL_RTC_MspInit+0x52>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000ca0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ca4:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000ca6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000caa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cae:	f107 0308 	add.w	r3, r7, #8
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f001 fcf6 	bl	80026a4 <HAL_RCCEx_PeriphCLKConfig>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000cbe:	f7ff ffb1 	bl	8000c24 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000cc2:	4b07      	ldr	r3, [pc, #28]	; (8000ce0 <HAL_RTC_MspInit+0x60>)
 8000cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000cc8:	4a05      	ldr	r2, [pc, #20]	; (8000ce0 <HAL_RTC_MspInit+0x60>)
 8000cca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000cce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000cd2:	bf00      	nop
 8000cd4:	3790      	adds	r7, #144	; 0x90
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	40002800 	.word	0x40002800
 8000ce0:	40021000 	.word	0x40021000

08000ce4 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000ce8:	4b1b      	ldr	r3, [pc, #108]	; (8000d58 <MX_SPI2_Init+0x74>)
 8000cea:	4a1c      	ldr	r2, [pc, #112]	; (8000d5c <MX_SPI2_Init+0x78>)
 8000cec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000cee:	4b1a      	ldr	r3, [pc, #104]	; (8000d58 <MX_SPI2_Init+0x74>)
 8000cf0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000cf4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 8000cf6:	4b18      	ldr	r3, [pc, #96]	; (8000d58 <MX_SPI2_Init+0x74>)
 8000cf8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000cfc:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cfe:	4b16      	ldr	r3, [pc, #88]	; (8000d58 <MX_SPI2_Init+0x74>)
 8000d00:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000d04:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000d06:	4b14      	ldr	r3, [pc, #80]	; (8000d58 <MX_SPI2_Init+0x74>)
 8000d08:	2202      	movs	r2, #2
 8000d0a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000d0c:	4b12      	ldr	r3, [pc, #72]	; (8000d58 <MX_SPI2_Init+0x74>)
 8000d0e:	2201      	movs	r2, #1
 8000d10:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000d12:	4b11      	ldr	r3, [pc, #68]	; (8000d58 <MX_SPI2_Init+0x74>)
 8000d14:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000d18:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000d1a:	4b0f      	ldr	r3, [pc, #60]	; (8000d58 <MX_SPI2_Init+0x74>)
 8000d1c:	2230      	movs	r2, #48	; 0x30
 8000d1e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8000d20:	4b0d      	ldr	r3, [pc, #52]	; (8000d58 <MX_SPI2_Init+0x74>)
 8000d22:	2280      	movs	r2, #128	; 0x80
 8000d24:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d26:	4b0c      	ldr	r3, [pc, #48]	; (8000d58 <MX_SPI2_Init+0x74>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d2c:	4b0a      	ldr	r3, [pc, #40]	; (8000d58 <MX_SPI2_Init+0x74>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000d32:	4b09      	ldr	r3, [pc, #36]	; (8000d58 <MX_SPI2_Init+0x74>)
 8000d34:	2207      	movs	r2, #7
 8000d36:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d38:	4b07      	ldr	r3, [pc, #28]	; (8000d58 <MX_SPI2_Init+0x74>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000d3e:	4b06      	ldr	r3, [pc, #24]	; (8000d58 <MX_SPI2_Init+0x74>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000d44:	4804      	ldr	r0, [pc, #16]	; (8000d58 <MX_SPI2_Init+0x74>)
 8000d46:	f002 fc35 	bl	80035b4 <HAL_SPI_Init>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 8000d50:	f7ff ff68 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000d54:	bf00      	nop
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	200000c4 	.word	0x200000c4
 8000d5c:	40003800 	.word	0x40003800

08000d60 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08a      	sub	sp, #40	; 0x28
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d68:	f107 0314 	add.w	r3, r7, #20
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	601a      	str	r2, [r3, #0]
 8000d70:	605a      	str	r2, [r3, #4]
 8000d72:	609a      	str	r2, [r3, #8]
 8000d74:	60da      	str	r2, [r3, #12]
 8000d76:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a25      	ldr	r2, [pc, #148]	; (8000e14 <HAL_SPI_MspInit+0xb4>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d144      	bne.n	8000e0c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000d82:	4b25      	ldr	r3, [pc, #148]	; (8000e18 <HAL_SPI_MspInit+0xb8>)
 8000d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d86:	4a24      	ldr	r2, [pc, #144]	; (8000e18 <HAL_SPI_MspInit+0xb8>)
 8000d88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d8c:	6593      	str	r3, [r2, #88]	; 0x58
 8000d8e:	4b22      	ldr	r3, [pc, #136]	; (8000e18 <HAL_SPI_MspInit+0xb8>)
 8000d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d96:	613b      	str	r3, [r7, #16]
 8000d98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d9a:	4b1f      	ldr	r3, [pc, #124]	; (8000e18 <HAL_SPI_MspInit+0xb8>)
 8000d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9e:	4a1e      	ldr	r2, [pc, #120]	; (8000e18 <HAL_SPI_MspInit+0xb8>)
 8000da0:	f043 0304 	orr.w	r3, r3, #4
 8000da4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000da6:	4b1c      	ldr	r3, [pc, #112]	; (8000e18 <HAL_SPI_MspInit+0xb8>)
 8000da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000daa:	f003 0304 	and.w	r3, r3, #4
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db2:	4b19      	ldr	r3, [pc, #100]	; (8000e18 <HAL_SPI_MspInit+0xb8>)
 8000db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000db6:	4a18      	ldr	r2, [pc, #96]	; (8000e18 <HAL_SPI_MspInit+0xb8>)
 8000db8:	f043 0302 	orr.w	r3, r3, #2
 8000dbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dbe:	4b16      	ldr	r3, [pc, #88]	; (8000e18 <HAL_SPI_MspInit+0xb8>)
 8000dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dc2:	f003 0302 	and.w	r3, r3, #2
 8000dc6:	60bb      	str	r3, [r7, #8]
 8000dc8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    PB12     ------> SPI2_NSS
    */
    GPIO_InitStruct.Pin = Display_OUT_Pin;
 8000dca:	2308      	movs	r3, #8
 8000dcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000dda:	2305      	movs	r3, #5
 8000ddc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Display_OUT_GPIO_Port, &GPIO_InitStruct);
 8000dde:	f107 0314 	add.w	r3, r7, #20
 8000de2:	4619      	mov	r1, r3
 8000de4:	480d      	ldr	r0, [pc, #52]	; (8000e1c <HAL_SPI_MspInit+0xbc>)
 8000de6:	f000 fc4b 	bl	8001680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Dispay_CLK_Pin|Display_CS_Pin;
 8000dea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000dee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df0:	2302      	movs	r3, #2
 8000df2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000dfc:	2305      	movs	r3, #5
 8000dfe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e00:	f107 0314 	add.w	r3, r7, #20
 8000e04:	4619      	mov	r1, r3
 8000e06:	4806      	ldr	r0, [pc, #24]	; (8000e20 <HAL_SPI_MspInit+0xc0>)
 8000e08:	f000 fc3a 	bl	8001680 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000e0c:	bf00      	nop
 8000e0e:	3728      	adds	r7, #40	; 0x28
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	40003800 	.word	0x40003800
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	48000800 	.word	0x48000800
 8000e20:	48000400 	.word	0x48000400

08000e24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e2a:	4b0f      	ldr	r3, [pc, #60]	; (8000e68 <HAL_MspInit+0x44>)
 8000e2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e2e:	4a0e      	ldr	r2, [pc, #56]	; (8000e68 <HAL_MspInit+0x44>)
 8000e30:	f043 0301 	orr.w	r3, r3, #1
 8000e34:	6613      	str	r3, [r2, #96]	; 0x60
 8000e36:	4b0c      	ldr	r3, [pc, #48]	; (8000e68 <HAL_MspInit+0x44>)
 8000e38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e3a:	f003 0301 	and.w	r3, r3, #1
 8000e3e:	607b      	str	r3, [r7, #4]
 8000e40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e42:	4b09      	ldr	r3, [pc, #36]	; (8000e68 <HAL_MspInit+0x44>)
 8000e44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e46:	4a08      	ldr	r2, [pc, #32]	; (8000e68 <HAL_MspInit+0x44>)
 8000e48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e4c:	6593      	str	r3, [r2, #88]	; 0x58
 8000e4e:	4b06      	ldr	r3, [pc, #24]	; (8000e68 <HAL_MspInit+0x44>)
 8000e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e56:	603b      	str	r3, [r7, #0]
 8000e58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e5a:	bf00      	nop
 8000e5c:	370c      	adds	r7, #12
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	40021000 	.word	0x40021000

08000e6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e70:	e7fe      	b.n	8000e70 <NMI_Handler+0x4>

08000e72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e72:	b480      	push	{r7}
 8000e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e76:	e7fe      	b.n	8000e76 <HardFault_Handler+0x4>

08000e78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e7c:	e7fe      	b.n	8000e7c <MemManage_Handler+0x4>

08000e7e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e82:	e7fe      	b.n	8000e82 <BusFault_Handler+0x4>

08000e84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e88:	e7fe      	b.n	8000e88 <UsageFault_Handler+0x4>

08000e8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e8a:	b480      	push	{r7}
 8000e8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e8e:	bf00      	nop
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr

08000e98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr

08000ea6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eb8:	f000 fa0e 	bl	80012d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8000ec4:	4802      	ldr	r0, [pc, #8]	; (8000ed0 <UART5_IRQHandler+0x10>)
 8000ec6:	f003 f89f 	bl	8004008 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	20000128 	.word	0x20000128

08000ed4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000edc:	4a14      	ldr	r2, [pc, #80]	; (8000f30 <_sbrk+0x5c>)
 8000ede:	4b15      	ldr	r3, [pc, #84]	; (8000f34 <_sbrk+0x60>)
 8000ee0:	1ad3      	subs	r3, r2, r3
 8000ee2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ee8:	4b13      	ldr	r3, [pc, #76]	; (8000f38 <_sbrk+0x64>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d102      	bne.n	8000ef6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ef0:	4b11      	ldr	r3, [pc, #68]	; (8000f38 <_sbrk+0x64>)
 8000ef2:	4a12      	ldr	r2, [pc, #72]	; (8000f3c <_sbrk+0x68>)
 8000ef4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ef6:	4b10      	ldr	r3, [pc, #64]	; (8000f38 <_sbrk+0x64>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	4413      	add	r3, r2
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	429a      	cmp	r2, r3
 8000f02:	d207      	bcs.n	8000f14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f04:	f004 f85e 	bl	8004fc4 <__errno>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	220c      	movs	r2, #12
 8000f0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f12:	e009      	b.n	8000f28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f14:	4b08      	ldr	r3, [pc, #32]	; (8000f38 <_sbrk+0x64>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f1a:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <_sbrk+0x64>)
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4413      	add	r3, r2
 8000f22:	4a05      	ldr	r2, [pc, #20]	; (8000f38 <_sbrk+0x64>)
 8000f24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f26:	68fb      	ldr	r3, [r7, #12]
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	3718      	adds	r7, #24
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20018000 	.word	0x20018000
 8000f34:	00000400 	.word	0x00000400
 8000f38:	20000094 	.word	0x20000094
 8000f3c:	200001c0 	.word	0x200001c0

08000f40 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f44:	4b06      	ldr	r3, [pc, #24]	; (8000f60 <SystemInit+0x20>)
 8000f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f4a:	4a05      	ldr	r2, [pc, #20]	; (8000f60 <SystemInit+0x20>)
 8000f4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000f54:	bf00      	nop
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop
 8000f60:	e000ed00 	.word	0xe000ed00

08000f64 <uart_send>:

/**
 * @brief Send a string over uart
 * @param[in] message The character array to send
 */
int uart_send (char *buffer, uint16_t length) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	807b      	strh	r3, [r7, #2]
    return HAL_UART_Transmit(&huart5, (uint8_t*)buffer, length, TIMEOUT);
 8000f70:	887a      	ldrh	r2, [r7, #2]
 8000f72:	f04f 33ff 	mov.w	r3, #4294967295
 8000f76:	6879      	ldr	r1, [r7, #4]
 8000f78:	4803      	ldr	r0, [pc, #12]	; (8000f88 <uart_send+0x24>)
 8000f7a:	f002 fedf 	bl	8003d3c <HAL_UART_Transmit>
 8000f7e:	4603      	mov	r3, r0
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	20000128 	.word	0x20000128

08000f8c <uart_receive>:
/**
 * @brief Recieve a string over uart
 * @param[out] buffer The place to write the recieved string
 * @param[in] length The amount of data to read
 */
int uart_receive (char *buffer, uint16_t length) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	460b      	mov	r3, r1
 8000f96:	807b      	strh	r3, [r7, #2]
    return HAL_UART_Receive(&huart5, (uint8_t *)buffer, length, TIMEOUT);
 8000f98:	887a      	ldrh	r2, [r7, #2]
 8000f9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f9e:	6879      	ldr	r1, [r7, #4]
 8000fa0:	4803      	ldr	r0, [pc, #12]	; (8000fb0 <uart_receive+0x24>)
 8000fa2:	f002 ff5f 	bl	8003e64 <HAL_UART_Receive>
 8000fa6:	4603      	mov	r3, r0
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20000128 	.word	0x20000128

08000fb4 <uart_println>:

/**
 * @brief send a string line to uart
 * @param[in] string The string to send
 */
int uart_println (char *string) {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
    uart_send(string, strlen(string));
 8000fbc:	6878      	ldr	r0, [r7, #4]
 8000fbe:	f7ff f907 	bl	80001d0 <strlen>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	6878      	ldr	r0, [r7, #4]
 8000fca:	f7ff ffcb 	bl	8000f64 <uart_send>
    return uart_send("\r\n", 2);
 8000fce:	2102      	movs	r1, #2
 8000fd0:	4803      	ldr	r0, [pc, #12]	; (8000fe0 <uart_println+0x2c>)
 8000fd2:	f7ff ffc7 	bl	8000f64 <uart_send>
 8000fd6:	4603      	mov	r3, r0
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	08006278 	.word	0x08006278

08000fe4 <uart_get_clock_input>:

/**
 * @brief Let user input the time
 * @param[out] buffer The buffer to write to
 */
void uart_get_clock_input (char *buffer) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
    uart_println("Please enter the time in HH:MM:SS format!");
 8000fec:	4819      	ldr	r0, [pc, #100]	; (8001054 <uart_get_clock_input+0x70>)
 8000fee:	f7ff ffe1 	bl	8000fb4 <uart_println>

    char c;
    uint8_t i = 0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	73fb      	strb	r3, [r7, #15]
    while (1) {
        uart_receive(&c, 1);
 8000ff6:	f107 030e 	add.w	r3, r7, #14
 8000ffa:	2101      	movs	r1, #1
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff ffc5 	bl	8000f8c <uart_receive>
        /* as long as i < 8 and c != \r
         * If a char 127 (backspace) is written
         * move cursor back */

        /* check if done */
        if (i == 8) {
 8001002:	7bfb      	ldrb	r3, [r7, #15]
 8001004:	2b08      	cmp	r3, #8
 8001006:	d105      	bne.n	8001014 <uart_get_clock_input+0x30>
            if (c == '\r')
 8001008:	7bbb      	ldrb	r3, [r7, #14]
 800100a:	2b0d      	cmp	r3, #13
 800100c:	d01d      	beq.n	800104a <uart_get_clock_input+0x66>
                break;
            else if (c != 127)
 800100e:	7bbb      	ldrb	r3, [r7, #14]
 8001010:	2b7f      	cmp	r3, #127	; 0x7f
 8001012:	d118      	bne.n	8001046 <uart_get_clock_input+0x62>
                continue;
        }

        uart_send(&c, 1);
 8001014:	f107 030e 	add.w	r3, r7, #14
 8001018:	2101      	movs	r1, #1
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff ffa2 	bl	8000f64 <uart_send>

        /* write to buffer */
        if (c == 127) {
 8001020:	7bbb      	ldrb	r3, [r7, #14]
 8001022:	2b7f      	cmp	r3, #127	; 0x7f
 8001024:	d106      	bne.n	8001034 <uart_get_clock_input+0x50>
            if (i != 0)
 8001026:	7bfb      	ldrb	r3, [r7, #15]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d0e4      	beq.n	8000ff6 <uart_get_clock_input+0x12>
                --i;
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	3b01      	subs	r3, #1
 8001030:	73fb      	strb	r3, [r7, #15]
 8001032:	e7e0      	b.n	8000ff6 <uart_get_clock_input+0x12>
        }
        else
            buffer[i++] = c;
 8001034:	7bfb      	ldrb	r3, [r7, #15]
 8001036:	1c5a      	adds	r2, r3, #1
 8001038:	73fa      	strb	r2, [r7, #15]
 800103a:	461a      	mov	r2, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	4413      	add	r3, r2
 8001040:	7bba      	ldrb	r2, [r7, #14]
 8001042:	701a      	strb	r2, [r3, #0]
 8001044:	e7d7      	b.n	8000ff6 <uart_get_clock_input+0x12>
                continue;
 8001046:	bf00      	nop
        uart_receive(&c, 1);
 8001048:	e7d5      	b.n	8000ff6 <uart_get_clock_input+0x12>
                break;
 800104a:	bf00      	nop
    }
}
 800104c:	bf00      	nop
 800104e:	3710      	adds	r7, #16
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	0800627c 	.word	0x0800627c

08001058 <MX_UART5_Init>:

UART_HandleTypeDef huart5;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800105c:	4b14      	ldr	r3, [pc, #80]	; (80010b0 <MX_UART5_Init+0x58>)
 800105e:	4a15      	ldr	r2, [pc, #84]	; (80010b4 <MX_UART5_Init+0x5c>)
 8001060:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001062:	4b13      	ldr	r3, [pc, #76]	; (80010b0 <MX_UART5_Init+0x58>)
 8001064:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001068:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800106a:	4b11      	ldr	r3, [pc, #68]	; (80010b0 <MX_UART5_Init+0x58>)
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001070:	4b0f      	ldr	r3, [pc, #60]	; (80010b0 <MX_UART5_Init+0x58>)
 8001072:	2200      	movs	r2, #0
 8001074:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001076:	4b0e      	ldr	r3, [pc, #56]	; (80010b0 <MX_UART5_Init+0x58>)
 8001078:	2200      	movs	r2, #0
 800107a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800107c:	4b0c      	ldr	r3, [pc, #48]	; (80010b0 <MX_UART5_Init+0x58>)
 800107e:	220c      	movs	r2, #12
 8001080:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001082:	4b0b      	ldr	r3, [pc, #44]	; (80010b0 <MX_UART5_Init+0x58>)
 8001084:	2200      	movs	r2, #0
 8001086:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001088:	4b09      	ldr	r3, [pc, #36]	; (80010b0 <MX_UART5_Init+0x58>)
 800108a:	2200      	movs	r2, #0
 800108c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800108e:	4b08      	ldr	r3, [pc, #32]	; (80010b0 <MX_UART5_Init+0x58>)
 8001090:	2200      	movs	r2, #0
 8001092:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001094:	4b06      	ldr	r3, [pc, #24]	; (80010b0 <MX_UART5_Init+0x58>)
 8001096:	2200      	movs	r2, #0
 8001098:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800109a:	4805      	ldr	r0, [pc, #20]	; (80010b0 <MX_UART5_Init+0x58>)
 800109c:	f002 fe00 	bl	8003ca0 <HAL_UART_Init>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_UART5_Init+0x52>
  {
    Error_Handler();
 80010a6:	f7ff fdbd 	bl	8000c24 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000128 	.word	0x20000128
 80010b4:	40005000 	.word	0x40005000

080010b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b0ac      	sub	sp, #176	; 0xb0
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	605a      	str	r2, [r3, #4]
 80010ca:	609a      	str	r2, [r3, #8]
 80010cc:	60da      	str	r2, [r3, #12]
 80010ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010d0:	f107 0314 	add.w	r3, r7, #20
 80010d4:	2288      	movs	r2, #136	; 0x88
 80010d6:	2100      	movs	r1, #0
 80010d8:	4618      	mov	r0, r3
 80010da:	f003 ff9d 	bl	8005018 <memset>
  if(uartHandle->Instance==UART5)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a36      	ldr	r2, [pc, #216]	; (80011bc <HAL_UART_MspInit+0x104>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d164      	bne.n	80011b2 <HAL_UART_MspInit+0xfa>
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80010e8:	2310      	movs	r3, #16
 80010ea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80010ec:	2300      	movs	r3, #0
 80010ee:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	4618      	mov	r0, r3
 80010f6:	f001 fad5 	bl	80026a4 <HAL_RCCEx_PeriphCLKConfig>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001100:	f7ff fd90 	bl	8000c24 <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001104:	4b2e      	ldr	r3, [pc, #184]	; (80011c0 <HAL_UART_MspInit+0x108>)
 8001106:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001108:	4a2d      	ldr	r2, [pc, #180]	; (80011c0 <HAL_UART_MspInit+0x108>)
 800110a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800110e:	6593      	str	r3, [r2, #88]	; 0x58
 8001110:	4b2b      	ldr	r3, [pc, #172]	; (80011c0 <HAL_UART_MspInit+0x108>)
 8001112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001114:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001118:	613b      	str	r3, [r7, #16]
 800111a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800111c:	4b28      	ldr	r3, [pc, #160]	; (80011c0 <HAL_UART_MspInit+0x108>)
 800111e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001120:	4a27      	ldr	r2, [pc, #156]	; (80011c0 <HAL_UART_MspInit+0x108>)
 8001122:	f043 0304 	orr.w	r3, r3, #4
 8001126:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001128:	4b25      	ldr	r3, [pc, #148]	; (80011c0 <HAL_UART_MspInit+0x108>)
 800112a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800112c:	f003 0304 	and.w	r3, r3, #4
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001134:	4b22      	ldr	r3, [pc, #136]	; (80011c0 <HAL_UART_MspInit+0x108>)
 8001136:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001138:	4a21      	ldr	r2, [pc, #132]	; (80011c0 <HAL_UART_MspInit+0x108>)
 800113a:	f043 0308 	orr.w	r3, r3, #8
 800113e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001140:	4b1f      	ldr	r3, [pc, #124]	; (80011c0 <HAL_UART_MspInit+0x108>)
 8001142:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001144:	f003 0308 	and.w	r3, r3, #8
 8001148:	60bb      	str	r3, [r7, #8]
 800114a:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800114c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001150:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001154:	2302      	movs	r3, #2
 8001156:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001160:	2303      	movs	r3, #3
 8001162:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001166:	2308      	movs	r3, #8
 8001168:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800116c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001170:	4619      	mov	r1, r3
 8001172:	4814      	ldr	r0, [pc, #80]	; (80011c4 <HAL_UART_MspInit+0x10c>)
 8001174:	f000 fa84 	bl	8001680 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001178:	2304      	movs	r3, #4
 800117a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800117e:	2302      	movs	r3, #2
 8001180:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800118a:	2303      	movs	r3, #3
 800118c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001190:	2308      	movs	r3, #8
 8001192:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001196:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800119a:	4619      	mov	r1, r3
 800119c:	480a      	ldr	r0, [pc, #40]	; (80011c8 <HAL_UART_MspInit+0x110>)
 800119e:	f000 fa6f 	bl	8001680 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80011a2:	2200      	movs	r2, #0
 80011a4:	2100      	movs	r1, #0
 80011a6:	2035      	movs	r0, #53	; 0x35
 80011a8:	f000 f9b5 	bl	8001516 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80011ac:	2035      	movs	r0, #53	; 0x35
 80011ae:	f000 f9ce 	bl	800154e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 80011b2:	bf00      	nop
 80011b4:	37b0      	adds	r7, #176	; 0xb0
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40005000 	.word	0x40005000
 80011c0:	40021000 	.word	0x40021000
 80011c4:	48000800 	.word	0x48000800
 80011c8:	48000c00 	.word	0x48000c00

080011cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80011cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001204 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011d0:	f7ff feb6 	bl	8000f40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011d4:	480c      	ldr	r0, [pc, #48]	; (8001208 <LoopForever+0x6>)
  ldr r1, =_edata
 80011d6:	490d      	ldr	r1, [pc, #52]	; (800120c <LoopForever+0xa>)
  ldr r2, =_sidata
 80011d8:	4a0d      	ldr	r2, [pc, #52]	; (8001210 <LoopForever+0xe>)
  movs r3, #0
 80011da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011dc:	e002      	b.n	80011e4 <LoopCopyDataInit>

080011de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011e2:	3304      	adds	r3, #4

080011e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011e8:	d3f9      	bcc.n	80011de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ea:	4a0a      	ldr	r2, [pc, #40]	; (8001214 <LoopForever+0x12>)
  ldr r4, =_ebss
 80011ec:	4c0a      	ldr	r4, [pc, #40]	; (8001218 <LoopForever+0x16>)
  movs r3, #0
 80011ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011f0:	e001      	b.n	80011f6 <LoopFillZerobss>

080011f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011f4:	3204      	adds	r2, #4

080011f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011f8:	d3fb      	bcc.n	80011f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011fa:	f003 fee9 	bl	8004fd0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80011fe:	f7ff fc19 	bl	8000a34 <main>

08001202 <LoopForever>:

LoopForever:
    b LoopForever
 8001202:	e7fe      	b.n	8001202 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001204:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001208:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800120c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001210:	080064bc 	.word	0x080064bc
  ldr r2, =_sbss
 8001214:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001218:	200001c0 	.word	0x200001c0

0800121c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800121c:	e7fe      	b.n	800121c <ADC1_2_IRQHandler>
	...

08001220 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001226:	2300      	movs	r3, #0
 8001228:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800122a:	4b0c      	ldr	r3, [pc, #48]	; (800125c <HAL_Init+0x3c>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a0b      	ldr	r2, [pc, #44]	; (800125c <HAL_Init+0x3c>)
 8001230:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001234:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001236:	2003      	movs	r0, #3
 8001238:	f000 f962 	bl	8001500 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800123c:	2000      	movs	r0, #0
 800123e:	f000 f80f 	bl	8001260 <HAL_InitTick>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d002      	beq.n	800124e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001248:	2301      	movs	r3, #1
 800124a:	71fb      	strb	r3, [r7, #7]
 800124c:	e001      	b.n	8001252 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800124e:	f7ff fde9 	bl	8000e24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001252:	79fb      	ldrb	r3, [r7, #7]
}
 8001254:	4618      	mov	r0, r3
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	40022000 	.word	0x40022000

08001260 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001268:	2300      	movs	r3, #0
 800126a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800126c:	4b17      	ldr	r3, [pc, #92]	; (80012cc <HAL_InitTick+0x6c>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d023      	beq.n	80012bc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001274:	4b16      	ldr	r3, [pc, #88]	; (80012d0 <HAL_InitTick+0x70>)
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	4b14      	ldr	r3, [pc, #80]	; (80012cc <HAL_InitTick+0x6c>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	4619      	mov	r1, r3
 800127e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001282:	fbb3 f3f1 	udiv	r3, r3, r1
 8001286:	fbb2 f3f3 	udiv	r3, r2, r3
 800128a:	4618      	mov	r0, r3
 800128c:	f000 f96d 	bl	800156a <HAL_SYSTICK_Config>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d10f      	bne.n	80012b6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2b0f      	cmp	r3, #15
 800129a:	d809      	bhi.n	80012b0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800129c:	2200      	movs	r2, #0
 800129e:	6879      	ldr	r1, [r7, #4]
 80012a0:	f04f 30ff 	mov.w	r0, #4294967295
 80012a4:	f000 f937 	bl	8001516 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012a8:	4a0a      	ldr	r2, [pc, #40]	; (80012d4 <HAL_InitTick+0x74>)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6013      	str	r3, [r2, #0]
 80012ae:	e007      	b.n	80012c0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	73fb      	strb	r3, [r7, #15]
 80012b4:	e004      	b.n	80012c0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	73fb      	strb	r3, [r7, #15]
 80012ba:	e001      	b.n	80012c0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80012bc:	2301      	movs	r3, #1
 80012be:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80012c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	3710      	adds	r7, #16
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	2000000c 	.word	0x2000000c
 80012d0:	20000004 	.word	0x20000004
 80012d4:	20000008 	.word	0x20000008

080012d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012dc:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <HAL_IncTick+0x20>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	461a      	mov	r2, r3
 80012e2:	4b06      	ldr	r3, [pc, #24]	; (80012fc <HAL_IncTick+0x24>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4413      	add	r3, r2
 80012e8:	4a04      	ldr	r2, [pc, #16]	; (80012fc <HAL_IncTick+0x24>)
 80012ea:	6013      	str	r3, [r2, #0]
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	2000000c 	.word	0x2000000c
 80012fc:	200001ac 	.word	0x200001ac

08001300 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  return uwTick;
 8001304:	4b03      	ldr	r3, [pc, #12]	; (8001314 <HAL_GetTick+0x14>)
 8001306:	681b      	ldr	r3, [r3, #0]
}
 8001308:	4618      	mov	r0, r3
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	200001ac 	.word	0x200001ac

08001318 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001320:	f7ff ffee 	bl	8001300 <HAL_GetTick>
 8001324:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001330:	d005      	beq.n	800133e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001332:	4b0a      	ldr	r3, [pc, #40]	; (800135c <HAL_Delay+0x44>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	461a      	mov	r2, r3
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	4413      	add	r3, r2
 800133c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800133e:	bf00      	nop
 8001340:	f7ff ffde 	bl	8001300 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	68fa      	ldr	r2, [r7, #12]
 800134c:	429a      	cmp	r2, r3
 800134e:	d8f7      	bhi.n	8001340 <HAL_Delay+0x28>
  {
  }
}
 8001350:	bf00      	nop
 8001352:	bf00      	nop
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	2000000c 	.word	0x2000000c

08001360 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f003 0307 	and.w	r3, r3, #7
 800136e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001370:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001376:	68ba      	ldr	r2, [r7, #8]
 8001378:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800137c:	4013      	ands	r3, r2
 800137e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001388:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800138c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001390:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001392:	4a04      	ldr	r2, [pc, #16]	; (80013a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	60d3      	str	r3, [r2, #12]
}
 8001398:	bf00      	nop
 800139a:	3714      	adds	r7, #20
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	e000ed00 	.word	0xe000ed00

080013a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013ac:	4b04      	ldr	r3, [pc, #16]	; (80013c0 <__NVIC_GetPriorityGrouping+0x18>)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	0a1b      	lsrs	r3, r3, #8
 80013b2:	f003 0307 	and.w	r3, r3, #7
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	e000ed00 	.word	0xe000ed00

080013c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	db0b      	blt.n	80013ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	f003 021f 	and.w	r2, r3, #31
 80013dc:	4907      	ldr	r1, [pc, #28]	; (80013fc <__NVIC_EnableIRQ+0x38>)
 80013de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e2:	095b      	lsrs	r3, r3, #5
 80013e4:	2001      	movs	r0, #1
 80013e6:	fa00 f202 	lsl.w	r2, r0, r2
 80013ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	e000e100 	.word	0xe000e100

08001400 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	6039      	str	r1, [r7, #0]
 800140a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800140c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001410:	2b00      	cmp	r3, #0
 8001412:	db0a      	blt.n	800142a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	b2da      	uxtb	r2, r3
 8001418:	490c      	ldr	r1, [pc, #48]	; (800144c <__NVIC_SetPriority+0x4c>)
 800141a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141e:	0112      	lsls	r2, r2, #4
 8001420:	b2d2      	uxtb	r2, r2
 8001422:	440b      	add	r3, r1
 8001424:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001428:	e00a      	b.n	8001440 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	b2da      	uxtb	r2, r3
 800142e:	4908      	ldr	r1, [pc, #32]	; (8001450 <__NVIC_SetPriority+0x50>)
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	f003 030f 	and.w	r3, r3, #15
 8001436:	3b04      	subs	r3, #4
 8001438:	0112      	lsls	r2, r2, #4
 800143a:	b2d2      	uxtb	r2, r2
 800143c:	440b      	add	r3, r1
 800143e:	761a      	strb	r2, [r3, #24]
}
 8001440:	bf00      	nop
 8001442:	370c      	adds	r7, #12
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr
 800144c:	e000e100 	.word	0xe000e100
 8001450:	e000ed00 	.word	0xe000ed00

08001454 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001454:	b480      	push	{r7}
 8001456:	b089      	sub	sp, #36	; 0x24
 8001458:	af00      	add	r7, sp, #0
 800145a:	60f8      	str	r0, [r7, #12]
 800145c:	60b9      	str	r1, [r7, #8]
 800145e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	f003 0307 	and.w	r3, r3, #7
 8001466:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	f1c3 0307 	rsb	r3, r3, #7
 800146e:	2b04      	cmp	r3, #4
 8001470:	bf28      	it	cs
 8001472:	2304      	movcs	r3, #4
 8001474:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	3304      	adds	r3, #4
 800147a:	2b06      	cmp	r3, #6
 800147c:	d902      	bls.n	8001484 <NVIC_EncodePriority+0x30>
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	3b03      	subs	r3, #3
 8001482:	e000      	b.n	8001486 <NVIC_EncodePriority+0x32>
 8001484:	2300      	movs	r3, #0
 8001486:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001488:	f04f 32ff 	mov.w	r2, #4294967295
 800148c:	69bb      	ldr	r3, [r7, #24]
 800148e:	fa02 f303 	lsl.w	r3, r2, r3
 8001492:	43da      	mvns	r2, r3
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	401a      	ands	r2, r3
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800149c:	f04f 31ff 	mov.w	r1, #4294967295
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	fa01 f303 	lsl.w	r3, r1, r3
 80014a6:	43d9      	mvns	r1, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014ac:	4313      	orrs	r3, r2
         );
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3724      	adds	r7, #36	; 0x24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
	...

080014bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3b01      	subs	r3, #1
 80014c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014cc:	d301      	bcc.n	80014d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014ce:	2301      	movs	r3, #1
 80014d0:	e00f      	b.n	80014f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014d2:	4a0a      	ldr	r2, [pc, #40]	; (80014fc <SysTick_Config+0x40>)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	3b01      	subs	r3, #1
 80014d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014da:	210f      	movs	r1, #15
 80014dc:	f04f 30ff 	mov.w	r0, #4294967295
 80014e0:	f7ff ff8e 	bl	8001400 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014e4:	4b05      	ldr	r3, [pc, #20]	; (80014fc <SysTick_Config+0x40>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ea:	4b04      	ldr	r3, [pc, #16]	; (80014fc <SysTick_Config+0x40>)
 80014ec:	2207      	movs	r2, #7
 80014ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	e000e010 	.word	0xe000e010

08001500 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001508:	6878      	ldr	r0, [r7, #4]
 800150a:	f7ff ff29 	bl	8001360 <__NVIC_SetPriorityGrouping>
}
 800150e:	bf00      	nop
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}

08001516 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	b086      	sub	sp, #24
 800151a:	af00      	add	r7, sp, #0
 800151c:	4603      	mov	r3, r0
 800151e:	60b9      	str	r1, [r7, #8]
 8001520:	607a      	str	r2, [r7, #4]
 8001522:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001524:	2300      	movs	r3, #0
 8001526:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001528:	f7ff ff3e 	bl	80013a8 <__NVIC_GetPriorityGrouping>
 800152c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	68b9      	ldr	r1, [r7, #8]
 8001532:	6978      	ldr	r0, [r7, #20]
 8001534:	f7ff ff8e 	bl	8001454 <NVIC_EncodePriority>
 8001538:	4602      	mov	r2, r0
 800153a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800153e:	4611      	mov	r1, r2
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff ff5d 	bl	8001400 <__NVIC_SetPriority>
}
 8001546:	bf00      	nop
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800154e:	b580      	push	{r7, lr}
 8001550:	b082      	sub	sp, #8
 8001552:	af00      	add	r7, sp, #0
 8001554:	4603      	mov	r3, r0
 8001556:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff ff31 	bl	80013c4 <__NVIC_EnableIRQ>
}
 8001562:	bf00      	nop
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800156a:	b580      	push	{r7, lr}
 800156c:	b082      	sub	sp, #8
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f7ff ffa2 	bl	80014bc <SysTick_Config>
 8001578:	4603      	mov	r3, r0
}
 800157a:	4618      	mov	r0, r3
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001582:	b480      	push	{r7}
 8001584:	b085      	sub	sp, #20
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800158a:	2300      	movs	r3, #0
 800158c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001594:	b2db      	uxtb	r3, r3
 8001596:	2b02      	cmp	r3, #2
 8001598:	d008      	beq.n	80015ac <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2204      	movs	r2, #4
 800159e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2200      	movs	r2, #0
 80015a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	e022      	b.n	80015f2 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f022 020e 	bic.w	r2, r2, #14
 80015ba:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f022 0201 	bic.w	r2, r2, #1
 80015ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015d0:	f003 021c 	and.w	r2, r3, #28
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d8:	2101      	movs	r1, #1
 80015da:	fa01 f202 	lsl.w	r2, r1, r2
 80015de:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2201      	movs	r2, #1
 80015e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2200      	movs	r2, #0
 80015ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80015f0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3714      	adds	r7, #20
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr

080015fe <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80015fe:	b580      	push	{r7, lr}
 8001600:	b084      	sub	sp, #16
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001606:	2300      	movs	r3, #0
 8001608:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b02      	cmp	r3, #2
 8001614:	d005      	beq.n	8001622 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2204      	movs	r2, #4
 800161a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800161c:	2301      	movs	r3, #1
 800161e:	73fb      	strb	r3, [r7, #15]
 8001620:	e029      	b.n	8001676 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f022 020e 	bic.w	r2, r2, #14
 8001630:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f022 0201 	bic.w	r2, r2, #1
 8001640:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001646:	f003 021c 	and.w	r2, r3, #28
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	2101      	movs	r1, #1
 8001650:	fa01 f202 	lsl.w	r2, r1, r2
 8001654:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2201      	movs	r2, #1
 800165a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2200      	movs	r2, #0
 8001662:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800166a:	2b00      	cmp	r3, #0
 800166c:	d003      	beq.n	8001676 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	4798      	blx	r3
    }
  }
  return status;
 8001676:	7bfb      	ldrb	r3, [r7, #15]
}
 8001678:	4618      	mov	r0, r3
 800167a:	3710      	adds	r7, #16
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001680:	b480      	push	{r7}
 8001682:	b087      	sub	sp, #28
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800168a:	2300      	movs	r3, #0
 800168c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800168e:	e17f      	b.n	8001990 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	2101      	movs	r1, #1
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	fa01 f303 	lsl.w	r3, r1, r3
 800169c:	4013      	ands	r3, r2
 800169e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	f000 8171 	beq.w	800198a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f003 0303 	and.w	r3, r3, #3
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d005      	beq.n	80016c0 <HAL_GPIO_Init+0x40>
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f003 0303 	and.w	r3, r3, #3
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d130      	bne.n	8001722 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	005b      	lsls	r3, r3, #1
 80016ca:	2203      	movs	r2, #3
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	43db      	mvns	r3, r3
 80016d2:	693a      	ldr	r2, [r7, #16]
 80016d4:	4013      	ands	r3, r2
 80016d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	68da      	ldr	r2, [r3, #12]
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	fa02 f303 	lsl.w	r3, r2, r3
 80016e4:	693a      	ldr	r2, [r7, #16]
 80016e6:	4313      	orrs	r3, r2
 80016e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	693a      	ldr	r2, [r7, #16]
 80016ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016f6:	2201      	movs	r2, #1
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	fa02 f303 	lsl.w	r3, r2, r3
 80016fe:	43db      	mvns	r3, r3
 8001700:	693a      	ldr	r2, [r7, #16]
 8001702:	4013      	ands	r3, r2
 8001704:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	091b      	lsrs	r3, r3, #4
 800170c:	f003 0201 	and.w	r2, r3, #1
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	fa02 f303 	lsl.w	r3, r2, r3
 8001716:	693a      	ldr	r2, [r7, #16]
 8001718:	4313      	orrs	r3, r2
 800171a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	f003 0303 	and.w	r3, r3, #3
 800172a:	2b03      	cmp	r3, #3
 800172c:	d118      	bne.n	8001760 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001732:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001734:	2201      	movs	r2, #1
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	fa02 f303 	lsl.w	r3, r2, r3
 800173c:	43db      	mvns	r3, r3
 800173e:	693a      	ldr	r2, [r7, #16]
 8001740:	4013      	ands	r3, r2
 8001742:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	08db      	lsrs	r3, r3, #3
 800174a:	f003 0201 	and.w	r2, r3, #1
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	fa02 f303 	lsl.w	r3, r2, r3
 8001754:	693a      	ldr	r2, [r7, #16]
 8001756:	4313      	orrs	r3, r2
 8001758:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f003 0303 	and.w	r3, r3, #3
 8001768:	2b03      	cmp	r3, #3
 800176a:	d017      	beq.n	800179c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	2203      	movs	r2, #3
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	43db      	mvns	r3, r3
 800177e:	693a      	ldr	r2, [r7, #16]
 8001780:	4013      	ands	r3, r2
 8001782:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	689a      	ldr	r2, [r3, #8]
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	fa02 f303 	lsl.w	r3, r2, r3
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	4313      	orrs	r3, r2
 8001794:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	693a      	ldr	r2, [r7, #16]
 800179a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f003 0303 	and.w	r3, r3, #3
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d123      	bne.n	80017f0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	08da      	lsrs	r2, r3, #3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	3208      	adds	r2, #8
 80017b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	f003 0307 	and.w	r3, r3, #7
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	220f      	movs	r2, #15
 80017c0:	fa02 f303 	lsl.w	r3, r2, r3
 80017c4:	43db      	mvns	r3, r3
 80017c6:	693a      	ldr	r2, [r7, #16]
 80017c8:	4013      	ands	r3, r2
 80017ca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	691a      	ldr	r2, [r3, #16]
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	f003 0307 	and.w	r3, r3, #7
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	fa02 f303 	lsl.w	r3, r2, r3
 80017dc:	693a      	ldr	r2, [r7, #16]
 80017de:	4313      	orrs	r3, r2
 80017e0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	08da      	lsrs	r2, r3, #3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	3208      	adds	r2, #8
 80017ea:	6939      	ldr	r1, [r7, #16]
 80017ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	005b      	lsls	r3, r3, #1
 80017fa:	2203      	movs	r2, #3
 80017fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001800:	43db      	mvns	r3, r3
 8001802:	693a      	ldr	r2, [r7, #16]
 8001804:	4013      	ands	r3, r2
 8001806:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f003 0203 	and.w	r2, r3, #3
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	005b      	lsls	r3, r3, #1
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	693a      	ldr	r2, [r7, #16]
 800181a:	4313      	orrs	r3, r2
 800181c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	693a      	ldr	r2, [r7, #16]
 8001822:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800182c:	2b00      	cmp	r3, #0
 800182e:	f000 80ac 	beq.w	800198a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001832:	4b5f      	ldr	r3, [pc, #380]	; (80019b0 <HAL_GPIO_Init+0x330>)
 8001834:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001836:	4a5e      	ldr	r2, [pc, #376]	; (80019b0 <HAL_GPIO_Init+0x330>)
 8001838:	f043 0301 	orr.w	r3, r3, #1
 800183c:	6613      	str	r3, [r2, #96]	; 0x60
 800183e:	4b5c      	ldr	r3, [pc, #368]	; (80019b0 <HAL_GPIO_Init+0x330>)
 8001840:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001842:	f003 0301 	and.w	r3, r3, #1
 8001846:	60bb      	str	r3, [r7, #8]
 8001848:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800184a:	4a5a      	ldr	r2, [pc, #360]	; (80019b4 <HAL_GPIO_Init+0x334>)
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	089b      	lsrs	r3, r3, #2
 8001850:	3302      	adds	r3, #2
 8001852:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001856:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	f003 0303 	and.w	r3, r3, #3
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	220f      	movs	r2, #15
 8001862:	fa02 f303 	lsl.w	r3, r2, r3
 8001866:	43db      	mvns	r3, r3
 8001868:	693a      	ldr	r2, [r7, #16]
 800186a:	4013      	ands	r3, r2
 800186c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001874:	d025      	beq.n	80018c2 <HAL_GPIO_Init+0x242>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4a4f      	ldr	r2, [pc, #316]	; (80019b8 <HAL_GPIO_Init+0x338>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d01f      	beq.n	80018be <HAL_GPIO_Init+0x23e>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4a4e      	ldr	r2, [pc, #312]	; (80019bc <HAL_GPIO_Init+0x33c>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d019      	beq.n	80018ba <HAL_GPIO_Init+0x23a>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4a4d      	ldr	r2, [pc, #308]	; (80019c0 <HAL_GPIO_Init+0x340>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d013      	beq.n	80018b6 <HAL_GPIO_Init+0x236>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a4c      	ldr	r2, [pc, #304]	; (80019c4 <HAL_GPIO_Init+0x344>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d00d      	beq.n	80018b2 <HAL_GPIO_Init+0x232>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a4b      	ldr	r2, [pc, #300]	; (80019c8 <HAL_GPIO_Init+0x348>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d007      	beq.n	80018ae <HAL_GPIO_Init+0x22e>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a4a      	ldr	r2, [pc, #296]	; (80019cc <HAL_GPIO_Init+0x34c>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d101      	bne.n	80018aa <HAL_GPIO_Init+0x22a>
 80018a6:	2306      	movs	r3, #6
 80018a8:	e00c      	b.n	80018c4 <HAL_GPIO_Init+0x244>
 80018aa:	2307      	movs	r3, #7
 80018ac:	e00a      	b.n	80018c4 <HAL_GPIO_Init+0x244>
 80018ae:	2305      	movs	r3, #5
 80018b0:	e008      	b.n	80018c4 <HAL_GPIO_Init+0x244>
 80018b2:	2304      	movs	r3, #4
 80018b4:	e006      	b.n	80018c4 <HAL_GPIO_Init+0x244>
 80018b6:	2303      	movs	r3, #3
 80018b8:	e004      	b.n	80018c4 <HAL_GPIO_Init+0x244>
 80018ba:	2302      	movs	r3, #2
 80018bc:	e002      	b.n	80018c4 <HAL_GPIO_Init+0x244>
 80018be:	2301      	movs	r3, #1
 80018c0:	e000      	b.n	80018c4 <HAL_GPIO_Init+0x244>
 80018c2:	2300      	movs	r3, #0
 80018c4:	697a      	ldr	r2, [r7, #20]
 80018c6:	f002 0203 	and.w	r2, r2, #3
 80018ca:	0092      	lsls	r2, r2, #2
 80018cc:	4093      	lsls	r3, r2
 80018ce:	693a      	ldr	r2, [r7, #16]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80018d4:	4937      	ldr	r1, [pc, #220]	; (80019b4 <HAL_GPIO_Init+0x334>)
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	089b      	lsrs	r3, r3, #2
 80018da:	3302      	adds	r3, #2
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80018e2:	4b3b      	ldr	r3, [pc, #236]	; (80019d0 <HAL_GPIO_Init+0x350>)
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	43db      	mvns	r3, r3
 80018ec:	693a      	ldr	r2, [r7, #16]
 80018ee:	4013      	ands	r3, r2
 80018f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d003      	beq.n	8001906 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80018fe:	693a      	ldr	r2, [r7, #16]
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	4313      	orrs	r3, r2
 8001904:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001906:	4a32      	ldr	r2, [pc, #200]	; (80019d0 <HAL_GPIO_Init+0x350>)
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800190c:	4b30      	ldr	r3, [pc, #192]	; (80019d0 <HAL_GPIO_Init+0x350>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	43db      	mvns	r3, r3
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	4013      	ands	r3, r2
 800191a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001924:	2b00      	cmp	r3, #0
 8001926:	d003      	beq.n	8001930 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001928:	693a      	ldr	r2, [r7, #16]
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	4313      	orrs	r3, r2
 800192e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001930:	4a27      	ldr	r2, [pc, #156]	; (80019d0 <HAL_GPIO_Init+0x350>)
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001936:	4b26      	ldr	r3, [pc, #152]	; (80019d0 <HAL_GPIO_Init+0x350>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	43db      	mvns	r3, r3
 8001940:	693a      	ldr	r2, [r7, #16]
 8001942:	4013      	ands	r3, r2
 8001944:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800194e:	2b00      	cmp	r3, #0
 8001950:	d003      	beq.n	800195a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001952:	693a      	ldr	r2, [r7, #16]
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	4313      	orrs	r3, r2
 8001958:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800195a:	4a1d      	ldr	r2, [pc, #116]	; (80019d0 <HAL_GPIO_Init+0x350>)
 800195c:	693b      	ldr	r3, [r7, #16]
 800195e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001960:	4b1b      	ldr	r3, [pc, #108]	; (80019d0 <HAL_GPIO_Init+0x350>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	43db      	mvns	r3, r3
 800196a:	693a      	ldr	r2, [r7, #16]
 800196c:	4013      	ands	r3, r2
 800196e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d003      	beq.n	8001984 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800197c:	693a      	ldr	r2, [r7, #16]
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	4313      	orrs	r3, r2
 8001982:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001984:	4a12      	ldr	r2, [pc, #72]	; (80019d0 <HAL_GPIO_Init+0x350>)
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	3301      	adds	r3, #1
 800198e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	fa22 f303 	lsr.w	r3, r2, r3
 800199a:	2b00      	cmp	r3, #0
 800199c:	f47f ae78 	bne.w	8001690 <HAL_GPIO_Init+0x10>
  }
}
 80019a0:	bf00      	nop
 80019a2:	bf00      	nop
 80019a4:	371c      	adds	r7, #28
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	40021000 	.word	0x40021000
 80019b4:	40010000 	.word	0x40010000
 80019b8:	48000400 	.word	0x48000400
 80019bc:	48000800 	.word	0x48000800
 80019c0:	48000c00 	.word	0x48000c00
 80019c4:	48001000 	.word	0x48001000
 80019c8:	48001400 	.word	0x48001400
 80019cc:	48001800 	.word	0x48001800
 80019d0:	40010400 	.word	0x40010400

080019d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	460b      	mov	r3, r1
 80019de:	807b      	strh	r3, [r7, #2]
 80019e0:	4613      	mov	r3, r2
 80019e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019e4:	787b      	ldrb	r3, [r7, #1]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d003      	beq.n	80019f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80019ea:	887a      	ldrh	r2, [r7, #2]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80019f0:	e002      	b.n	80019f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019f2:	887a      	ldrh	r2, [r7, #2]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80019f8:	bf00      	nop
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001a08:	4b04      	ldr	r3, [pc, #16]	; (8001a1c <HAL_PWREx_GetVoltageRange+0x18>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	40007000 	.word	0x40007000

08001a20 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b085      	sub	sp, #20
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a2e:	d130      	bne.n	8001a92 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a30:	4b23      	ldr	r3, [pc, #140]	; (8001ac0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a3c:	d038      	beq.n	8001ab0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a3e:	4b20      	ldr	r3, [pc, #128]	; (8001ac0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a46:	4a1e      	ldr	r2, [pc, #120]	; (8001ac0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a48:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a4c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a4e:	4b1d      	ldr	r3, [pc, #116]	; (8001ac4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	2232      	movs	r2, #50	; 0x32
 8001a54:	fb02 f303 	mul.w	r3, r2, r3
 8001a58:	4a1b      	ldr	r2, [pc, #108]	; (8001ac8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a5e:	0c9b      	lsrs	r3, r3, #18
 8001a60:	3301      	adds	r3, #1
 8001a62:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a64:	e002      	b.n	8001a6c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	3b01      	subs	r3, #1
 8001a6a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a6c:	4b14      	ldr	r3, [pc, #80]	; (8001ac0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a6e:	695b      	ldr	r3, [r3, #20]
 8001a70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a78:	d102      	bne.n	8001a80 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d1f2      	bne.n	8001a66 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a80:	4b0f      	ldr	r3, [pc, #60]	; (8001ac0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a82:	695b      	ldr	r3, [r3, #20]
 8001a84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a8c:	d110      	bne.n	8001ab0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e00f      	b.n	8001ab2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a92:	4b0b      	ldr	r3, [pc, #44]	; (8001ac0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a9e:	d007      	beq.n	8001ab0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001aa0:	4b07      	ldr	r3, [pc, #28]	; (8001ac0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001aa8:	4a05      	ldr	r2, [pc, #20]	; (8001ac0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001aaa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001aae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3714      	adds	r7, #20
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	40007000 	.word	0x40007000
 8001ac4:	20000004 	.word	0x20000004
 8001ac8:	431bde83 	.word	0x431bde83

08001acc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b088      	sub	sp, #32
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d101      	bne.n	8001ade <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e3d4      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ade:	4ba1      	ldr	r3, [pc, #644]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f003 030c 	and.w	r3, r3, #12
 8001ae6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ae8:	4b9e      	ldr	r3, [pc, #632]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	f003 0303 	and.w	r3, r3, #3
 8001af0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 0310 	and.w	r3, r3, #16
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	f000 80e4 	beq.w	8001cc8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001b00:	69bb      	ldr	r3, [r7, #24]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d007      	beq.n	8001b16 <HAL_RCC_OscConfig+0x4a>
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	2b0c      	cmp	r3, #12
 8001b0a:	f040 808b 	bne.w	8001c24 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	f040 8087 	bne.w	8001c24 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001b16:	4b93      	ldr	r3, [pc, #588]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d005      	beq.n	8001b2e <HAL_RCC_OscConfig+0x62>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	699b      	ldr	r3, [r3, #24]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e3ac      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6a1a      	ldr	r2, [r3, #32]
 8001b32:	4b8c      	ldr	r3, [pc, #560]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0308 	and.w	r3, r3, #8
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d004      	beq.n	8001b48 <HAL_RCC_OscConfig+0x7c>
 8001b3e:	4b89      	ldr	r3, [pc, #548]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b46:	e005      	b.n	8001b54 <HAL_RCC_OscConfig+0x88>
 8001b48:	4b86      	ldr	r3, [pc, #536]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001b4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b4e:	091b      	lsrs	r3, r3, #4
 8001b50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d223      	bcs.n	8001ba0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6a1b      	ldr	r3, [r3, #32]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f000 fd41 	bl	80025e4 <RCC_SetFlashLatencyFromMSIRange>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e38d      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b6c:	4b7d      	ldr	r3, [pc, #500]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a7c      	ldr	r2, [pc, #496]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001b72:	f043 0308 	orr.w	r3, r3, #8
 8001b76:	6013      	str	r3, [r2, #0]
 8001b78:	4b7a      	ldr	r3, [pc, #488]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6a1b      	ldr	r3, [r3, #32]
 8001b84:	4977      	ldr	r1, [pc, #476]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001b86:	4313      	orrs	r3, r2
 8001b88:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b8a:	4b76      	ldr	r3, [pc, #472]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	021b      	lsls	r3, r3, #8
 8001b98:	4972      	ldr	r1, [pc, #456]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	604b      	str	r3, [r1, #4]
 8001b9e:	e025      	b.n	8001bec <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ba0:	4b70      	ldr	r3, [pc, #448]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a6f      	ldr	r2, [pc, #444]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001ba6:	f043 0308 	orr.w	r3, r3, #8
 8001baa:	6013      	str	r3, [r2, #0]
 8001bac:	4b6d      	ldr	r3, [pc, #436]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6a1b      	ldr	r3, [r3, #32]
 8001bb8:	496a      	ldr	r1, [pc, #424]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001bbe:	4b69      	ldr	r3, [pc, #420]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	69db      	ldr	r3, [r3, #28]
 8001bca:	021b      	lsls	r3, r3, #8
 8001bcc:	4965      	ldr	r1, [pc, #404]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d109      	bne.n	8001bec <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6a1b      	ldr	r3, [r3, #32]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f000 fd01 	bl	80025e4 <RCC_SetFlashLatencyFromMSIRange>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e34d      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001bec:	f000 fc36 	bl	800245c <HAL_RCC_GetSysClockFreq>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	4b5c      	ldr	r3, [pc, #368]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	091b      	lsrs	r3, r3, #4
 8001bf8:	f003 030f 	and.w	r3, r3, #15
 8001bfc:	495a      	ldr	r1, [pc, #360]	; (8001d68 <HAL_RCC_OscConfig+0x29c>)
 8001bfe:	5ccb      	ldrb	r3, [r1, r3]
 8001c00:	f003 031f 	and.w	r3, r3, #31
 8001c04:	fa22 f303 	lsr.w	r3, r2, r3
 8001c08:	4a58      	ldr	r2, [pc, #352]	; (8001d6c <HAL_RCC_OscConfig+0x2a0>)
 8001c0a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001c0c:	4b58      	ldr	r3, [pc, #352]	; (8001d70 <HAL_RCC_OscConfig+0x2a4>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff fb25 	bl	8001260 <HAL_InitTick>
 8001c16:	4603      	mov	r3, r0
 8001c18:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001c1a:	7bfb      	ldrb	r3, [r7, #15]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d052      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001c20:	7bfb      	ldrb	r3, [r7, #15]
 8001c22:	e331      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d032      	beq.n	8001c92 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001c2c:	4b4d      	ldr	r3, [pc, #308]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a4c      	ldr	r2, [pc, #304]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001c32:	f043 0301 	orr.w	r3, r3, #1
 8001c36:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c38:	f7ff fb62 	bl	8001300 <HAL_GetTick>
 8001c3c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c3e:	e008      	b.n	8001c52 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c40:	f7ff fb5e 	bl	8001300 <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e31a      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c52:	4b44      	ldr	r3, [pc, #272]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0302 	and.w	r3, r3, #2
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d0f0      	beq.n	8001c40 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c5e:	4b41      	ldr	r3, [pc, #260]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a40      	ldr	r2, [pc, #256]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001c64:	f043 0308 	orr.w	r3, r3, #8
 8001c68:	6013      	str	r3, [r2, #0]
 8001c6a:	4b3e      	ldr	r3, [pc, #248]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6a1b      	ldr	r3, [r3, #32]
 8001c76:	493b      	ldr	r1, [pc, #236]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c7c:	4b39      	ldr	r3, [pc, #228]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	69db      	ldr	r3, [r3, #28]
 8001c88:	021b      	lsls	r3, r3, #8
 8001c8a:	4936      	ldr	r1, [pc, #216]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	604b      	str	r3, [r1, #4]
 8001c90:	e01a      	b.n	8001cc8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c92:	4b34      	ldr	r3, [pc, #208]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a33      	ldr	r2, [pc, #204]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001c98:	f023 0301 	bic.w	r3, r3, #1
 8001c9c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c9e:	f7ff fb2f 	bl	8001300 <HAL_GetTick>
 8001ca2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ca4:	e008      	b.n	8001cb8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ca6:	f7ff fb2b 	bl	8001300 <HAL_GetTick>
 8001caa:	4602      	mov	r2, r0
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d901      	bls.n	8001cb8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e2e7      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001cb8:	4b2a      	ldr	r3, [pc, #168]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 0302 	and.w	r3, r3, #2
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d1f0      	bne.n	8001ca6 <HAL_RCC_OscConfig+0x1da>
 8001cc4:	e000      	b.n	8001cc8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001cc6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0301 	and.w	r3, r3, #1
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d074      	beq.n	8001dbe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	2b08      	cmp	r3, #8
 8001cd8:	d005      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x21a>
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	2b0c      	cmp	r3, #12
 8001cde:	d10e      	bne.n	8001cfe <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	2b03      	cmp	r3, #3
 8001ce4:	d10b      	bne.n	8001cfe <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ce6:	4b1f      	ldr	r3, [pc, #124]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d064      	beq.n	8001dbc <HAL_RCC_OscConfig+0x2f0>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d160      	bne.n	8001dbc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e2c4      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d06:	d106      	bne.n	8001d16 <HAL_RCC_OscConfig+0x24a>
 8001d08:	4b16      	ldr	r3, [pc, #88]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a15      	ldr	r2, [pc, #84]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001d0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d12:	6013      	str	r3, [r2, #0]
 8001d14:	e01d      	b.n	8001d52 <HAL_RCC_OscConfig+0x286>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d1e:	d10c      	bne.n	8001d3a <HAL_RCC_OscConfig+0x26e>
 8001d20:	4b10      	ldr	r3, [pc, #64]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a0f      	ldr	r2, [pc, #60]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001d26:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d2a:	6013      	str	r3, [r2, #0]
 8001d2c:	4b0d      	ldr	r3, [pc, #52]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a0c      	ldr	r2, [pc, #48]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001d32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d36:	6013      	str	r3, [r2, #0]
 8001d38:	e00b      	b.n	8001d52 <HAL_RCC_OscConfig+0x286>
 8001d3a:	4b0a      	ldr	r3, [pc, #40]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a09      	ldr	r2, [pc, #36]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001d40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d44:	6013      	str	r3, [r2, #0]
 8001d46:	4b07      	ldr	r3, [pc, #28]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a06      	ldr	r2, [pc, #24]	; (8001d64 <HAL_RCC_OscConfig+0x298>)
 8001d4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d50:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d01c      	beq.n	8001d94 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d5a:	f7ff fad1 	bl	8001300 <HAL_GetTick>
 8001d5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d60:	e011      	b.n	8001d86 <HAL_RCC_OscConfig+0x2ba>
 8001d62:	bf00      	nop
 8001d64:	40021000 	.word	0x40021000
 8001d68:	080062b4 	.word	0x080062b4
 8001d6c:	20000004 	.word	0x20000004
 8001d70:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d74:	f7ff fac4 	bl	8001300 <HAL_GetTick>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	2b64      	cmp	r3, #100	; 0x64
 8001d80:	d901      	bls.n	8001d86 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e280      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d86:	4baf      	ldr	r3, [pc, #700]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d0f0      	beq.n	8001d74 <HAL_RCC_OscConfig+0x2a8>
 8001d92:	e014      	b.n	8001dbe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d94:	f7ff fab4 	bl	8001300 <HAL_GetTick>
 8001d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d9a:	e008      	b.n	8001dae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d9c:	f7ff fab0 	bl	8001300 <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b64      	cmp	r3, #100	; 0x64
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e26c      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001dae:	4ba5      	ldr	r3, [pc, #660]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1f0      	bne.n	8001d9c <HAL_RCC_OscConfig+0x2d0>
 8001dba:	e000      	b.n	8001dbe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0302 	and.w	r3, r3, #2
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d060      	beq.n	8001e8c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	2b04      	cmp	r3, #4
 8001dce:	d005      	beq.n	8001ddc <HAL_RCC_OscConfig+0x310>
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	2b0c      	cmp	r3, #12
 8001dd4:	d119      	bne.n	8001e0a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d116      	bne.n	8001e0a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ddc:	4b99      	ldr	r3, [pc, #612]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d005      	beq.n	8001df4 <HAL_RCC_OscConfig+0x328>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d101      	bne.n	8001df4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	e249      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001df4:	4b93      	ldr	r3, [pc, #588]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	691b      	ldr	r3, [r3, #16]
 8001e00:	061b      	lsls	r3, r3, #24
 8001e02:	4990      	ldr	r1, [pc, #576]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001e04:	4313      	orrs	r3, r2
 8001e06:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e08:	e040      	b.n	8001e8c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d023      	beq.n	8001e5a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e12:	4b8c      	ldr	r3, [pc, #560]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a8b      	ldr	r2, [pc, #556]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001e18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e1e:	f7ff fa6f 	bl	8001300 <HAL_GetTick>
 8001e22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e24:	e008      	b.n	8001e38 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e26:	f7ff fa6b 	bl	8001300 <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e227      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e38:	4b82      	ldr	r3, [pc, #520]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d0f0      	beq.n	8001e26 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e44:	4b7f      	ldr	r3, [pc, #508]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	691b      	ldr	r3, [r3, #16]
 8001e50:	061b      	lsls	r3, r3, #24
 8001e52:	497c      	ldr	r1, [pc, #496]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001e54:	4313      	orrs	r3, r2
 8001e56:	604b      	str	r3, [r1, #4]
 8001e58:	e018      	b.n	8001e8c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e5a:	4b7a      	ldr	r3, [pc, #488]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a79      	ldr	r2, [pc, #484]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001e60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e66:	f7ff fa4b 	bl	8001300 <HAL_GetTick>
 8001e6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e6c:	e008      	b.n	8001e80 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e6e:	f7ff fa47 	bl	8001300 <HAL_GetTick>
 8001e72:	4602      	mov	r2, r0
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d901      	bls.n	8001e80 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e203      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e80:	4b70      	ldr	r3, [pc, #448]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d1f0      	bne.n	8001e6e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0308 	and.w	r3, r3, #8
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d03c      	beq.n	8001f12 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	695b      	ldr	r3, [r3, #20]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d01c      	beq.n	8001eda <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ea0:	4b68      	ldr	r3, [pc, #416]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001ea2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ea6:	4a67      	ldr	r2, [pc, #412]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001ea8:	f043 0301 	orr.w	r3, r3, #1
 8001eac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eb0:	f7ff fa26 	bl	8001300 <HAL_GetTick>
 8001eb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001eb6:	e008      	b.n	8001eca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001eb8:	f7ff fa22 	bl	8001300 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e1de      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001eca:	4b5e      	ldr	r3, [pc, #376]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001ecc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ed0:	f003 0302 	and.w	r3, r3, #2
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d0ef      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x3ec>
 8001ed8:	e01b      	b.n	8001f12 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001eda:	4b5a      	ldr	r3, [pc, #360]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001edc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ee0:	4a58      	ldr	r2, [pc, #352]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001ee2:	f023 0301 	bic.w	r3, r3, #1
 8001ee6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eea:	f7ff fa09 	bl	8001300 <HAL_GetTick>
 8001eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ef0:	e008      	b.n	8001f04 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ef2:	f7ff fa05 	bl	8001300 <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d901      	bls.n	8001f04 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001f00:	2303      	movs	r3, #3
 8001f02:	e1c1      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001f04:	4b4f      	ldr	r3, [pc, #316]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001f06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1ef      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 0304 	and.w	r3, r3, #4
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f000 80a6 	beq.w	800206c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f20:	2300      	movs	r3, #0
 8001f22:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001f24:	4b47      	ldr	r3, [pc, #284]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001f26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d10d      	bne.n	8001f4c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f30:	4b44      	ldr	r3, [pc, #272]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001f32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f34:	4a43      	ldr	r2, [pc, #268]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001f36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f3a:	6593      	str	r3, [r2, #88]	; 0x58
 8001f3c:	4b41      	ldr	r3, [pc, #260]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001f3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f44:	60bb      	str	r3, [r7, #8]
 8001f46:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f4c:	4b3e      	ldr	r3, [pc, #248]	; (8002048 <HAL_RCC_OscConfig+0x57c>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d118      	bne.n	8001f8a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f58:	4b3b      	ldr	r3, [pc, #236]	; (8002048 <HAL_RCC_OscConfig+0x57c>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a3a      	ldr	r2, [pc, #232]	; (8002048 <HAL_RCC_OscConfig+0x57c>)
 8001f5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f62:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f64:	f7ff f9cc 	bl	8001300 <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f6c:	f7ff f9c8 	bl	8001300 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e184      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f7e:	4b32      	ldr	r3, [pc, #200]	; (8002048 <HAL_RCC_OscConfig+0x57c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d0f0      	beq.n	8001f6c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d108      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x4d8>
 8001f92:	4b2c      	ldr	r3, [pc, #176]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f98:	4a2a      	ldr	r2, [pc, #168]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001f9a:	f043 0301 	orr.w	r3, r3, #1
 8001f9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fa2:	e024      	b.n	8001fee <HAL_RCC_OscConfig+0x522>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	2b05      	cmp	r3, #5
 8001faa:	d110      	bne.n	8001fce <HAL_RCC_OscConfig+0x502>
 8001fac:	4b25      	ldr	r3, [pc, #148]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fb2:	4a24      	ldr	r2, [pc, #144]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001fb4:	f043 0304 	orr.w	r3, r3, #4
 8001fb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fbc:	4b21      	ldr	r3, [pc, #132]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fc2:	4a20      	ldr	r2, [pc, #128]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001fc4:	f043 0301 	orr.w	r3, r3, #1
 8001fc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fcc:	e00f      	b.n	8001fee <HAL_RCC_OscConfig+0x522>
 8001fce:	4b1d      	ldr	r3, [pc, #116]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fd4:	4a1b      	ldr	r2, [pc, #108]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001fd6:	f023 0301 	bic.w	r3, r3, #1
 8001fda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fde:	4b19      	ldr	r3, [pc, #100]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fe4:	4a17      	ldr	r2, [pc, #92]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8001fe6:	f023 0304 	bic.w	r3, r3, #4
 8001fea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d016      	beq.n	8002024 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ff6:	f7ff f983 	bl	8001300 <HAL_GetTick>
 8001ffa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ffc:	e00a      	b.n	8002014 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ffe:	f7ff f97f 	bl	8001300 <HAL_GetTick>
 8002002:	4602      	mov	r2, r0
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	f241 3288 	movw	r2, #5000	; 0x1388
 800200c:	4293      	cmp	r3, r2
 800200e:	d901      	bls.n	8002014 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002010:	2303      	movs	r3, #3
 8002012:	e139      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002014:	4b0b      	ldr	r3, [pc, #44]	; (8002044 <HAL_RCC_OscConfig+0x578>)
 8002016:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d0ed      	beq.n	8001ffe <HAL_RCC_OscConfig+0x532>
 8002022:	e01a      	b.n	800205a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002024:	f7ff f96c 	bl	8001300 <HAL_GetTick>
 8002028:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800202a:	e00f      	b.n	800204c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800202c:	f7ff f968 	bl	8001300 <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	f241 3288 	movw	r2, #5000	; 0x1388
 800203a:	4293      	cmp	r3, r2
 800203c:	d906      	bls.n	800204c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e122      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
 8002042:	bf00      	nop
 8002044:	40021000 	.word	0x40021000
 8002048:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800204c:	4b90      	ldr	r3, [pc, #576]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 800204e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002052:	f003 0302 	and.w	r3, r3, #2
 8002056:	2b00      	cmp	r3, #0
 8002058:	d1e8      	bne.n	800202c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800205a:	7ffb      	ldrb	r3, [r7, #31]
 800205c:	2b01      	cmp	r3, #1
 800205e:	d105      	bne.n	800206c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002060:	4b8b      	ldr	r3, [pc, #556]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 8002062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002064:	4a8a      	ldr	r2, [pc, #552]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 8002066:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800206a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002070:	2b00      	cmp	r3, #0
 8002072:	f000 8108 	beq.w	8002286 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207a:	2b02      	cmp	r3, #2
 800207c:	f040 80d0 	bne.w	8002220 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002080:	4b83      	ldr	r3, [pc, #524]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	f003 0203 	and.w	r2, r3, #3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002090:	429a      	cmp	r2, r3
 8002092:	d130      	bne.n	80020f6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209e:	3b01      	subs	r3, #1
 80020a0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d127      	bne.n	80020f6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020b0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d11f      	bne.n	80020f6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020bc:	687a      	ldr	r2, [r7, #4]
 80020be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80020c0:	2a07      	cmp	r2, #7
 80020c2:	bf14      	ite	ne
 80020c4:	2201      	movne	r2, #1
 80020c6:	2200      	moveq	r2, #0
 80020c8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d113      	bne.n	80020f6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020d8:	085b      	lsrs	r3, r3, #1
 80020da:	3b01      	subs	r3, #1
 80020dc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80020de:	429a      	cmp	r2, r3
 80020e0:	d109      	bne.n	80020f6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ec:	085b      	lsrs	r3, r3, #1
 80020ee:	3b01      	subs	r3, #1
 80020f0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d06e      	beq.n	80021d4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	2b0c      	cmp	r3, #12
 80020fa:	d069      	beq.n	80021d0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80020fc:	4b64      	ldr	r3, [pc, #400]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002104:	2b00      	cmp	r3, #0
 8002106:	d105      	bne.n	8002114 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002108:	4b61      	ldr	r3, [pc, #388]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e0b7      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002118:	4b5d      	ldr	r3, [pc, #372]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a5c      	ldr	r2, [pc, #368]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 800211e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002122:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002124:	f7ff f8ec 	bl	8001300 <HAL_GetTick>
 8002128:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800212a:	e008      	b.n	800213e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800212c:	f7ff f8e8 	bl	8001300 <HAL_GetTick>
 8002130:	4602      	mov	r2, r0
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e0a4      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800213e:	4b54      	ldr	r3, [pc, #336]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1f0      	bne.n	800212c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800214a:	4b51      	ldr	r3, [pc, #324]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 800214c:	68da      	ldr	r2, [r3, #12]
 800214e:	4b51      	ldr	r3, [pc, #324]	; (8002294 <HAL_RCC_OscConfig+0x7c8>)
 8002150:	4013      	ands	r3, r2
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800215a:	3a01      	subs	r2, #1
 800215c:	0112      	lsls	r2, r2, #4
 800215e:	4311      	orrs	r1, r2
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002164:	0212      	lsls	r2, r2, #8
 8002166:	4311      	orrs	r1, r2
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800216c:	0852      	lsrs	r2, r2, #1
 800216e:	3a01      	subs	r2, #1
 8002170:	0552      	lsls	r2, r2, #21
 8002172:	4311      	orrs	r1, r2
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002178:	0852      	lsrs	r2, r2, #1
 800217a:	3a01      	subs	r2, #1
 800217c:	0652      	lsls	r2, r2, #25
 800217e:	4311      	orrs	r1, r2
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002184:	0912      	lsrs	r2, r2, #4
 8002186:	0452      	lsls	r2, r2, #17
 8002188:	430a      	orrs	r2, r1
 800218a:	4941      	ldr	r1, [pc, #260]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 800218c:	4313      	orrs	r3, r2
 800218e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002190:	4b3f      	ldr	r3, [pc, #252]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a3e      	ldr	r2, [pc, #248]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 8002196:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800219a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800219c:	4b3c      	ldr	r3, [pc, #240]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	4a3b      	ldr	r2, [pc, #236]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 80021a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021a6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80021a8:	f7ff f8aa 	bl	8001300 <HAL_GetTick>
 80021ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021b0:	f7ff f8a6 	bl	8001300 <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e062      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021c2:	4b33      	ldr	r3, [pc, #204]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d0f0      	beq.n	80021b0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021ce:	e05a      	b.n	8002286 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e059      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021d4:	4b2e      	ldr	r3, [pc, #184]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d152      	bne.n	8002286 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80021e0:	4b2b      	ldr	r3, [pc, #172]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a2a      	ldr	r2, [pc, #168]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 80021e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021ea:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021ec:	4b28      	ldr	r3, [pc, #160]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	4a27      	ldr	r2, [pc, #156]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 80021f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021f6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80021f8:	f7ff f882 	bl	8001300 <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021fe:	e008      	b.n	8002212 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002200:	f7ff f87e 	bl	8001300 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b02      	cmp	r3, #2
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e03a      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002212:	4b1f      	ldr	r3, [pc, #124]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800221a:	2b00      	cmp	r3, #0
 800221c:	d0f0      	beq.n	8002200 <HAL_RCC_OscConfig+0x734>
 800221e:	e032      	b.n	8002286 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002220:	69bb      	ldr	r3, [r7, #24]
 8002222:	2b0c      	cmp	r3, #12
 8002224:	d02d      	beq.n	8002282 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002226:	4b1a      	ldr	r3, [pc, #104]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a19      	ldr	r2, [pc, #100]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 800222c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002230:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002232:	4b17      	ldr	r3, [pc, #92]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d105      	bne.n	800224a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800223e:	4b14      	ldr	r3, [pc, #80]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	4a13      	ldr	r2, [pc, #76]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 8002244:	f023 0303 	bic.w	r3, r3, #3
 8002248:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800224a:	4b11      	ldr	r3, [pc, #68]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 800224c:	68db      	ldr	r3, [r3, #12]
 800224e:	4a10      	ldr	r2, [pc, #64]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 8002250:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002254:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002258:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800225a:	f7ff f851 	bl	8001300 <HAL_GetTick>
 800225e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002260:	e008      	b.n	8002274 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002262:	f7ff f84d 	bl	8001300 <HAL_GetTick>
 8002266:	4602      	mov	r2, r0
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	1ad3      	subs	r3, r2, r3
 800226c:	2b02      	cmp	r3, #2
 800226e:	d901      	bls.n	8002274 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e009      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002274:	4b06      	ldr	r3, [pc, #24]	; (8002290 <HAL_RCC_OscConfig+0x7c4>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d1f0      	bne.n	8002262 <HAL_RCC_OscConfig+0x796>
 8002280:	e001      	b.n	8002286 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002282:	2301      	movs	r3, #1
 8002284:	e000      	b.n	8002288 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002286:	2300      	movs	r3, #0
}
 8002288:	4618      	mov	r0, r3
 800228a:	3720      	adds	r7, #32
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	40021000 	.word	0x40021000
 8002294:	f99d808c 	.word	0xf99d808c

08002298 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d101      	bne.n	80022ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e0c8      	b.n	800243e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022ac:	4b66      	ldr	r3, [pc, #408]	; (8002448 <HAL_RCC_ClockConfig+0x1b0>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 0307 	and.w	r3, r3, #7
 80022b4:	683a      	ldr	r2, [r7, #0]
 80022b6:	429a      	cmp	r2, r3
 80022b8:	d910      	bls.n	80022dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ba:	4b63      	ldr	r3, [pc, #396]	; (8002448 <HAL_RCC_ClockConfig+0x1b0>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f023 0207 	bic.w	r2, r3, #7
 80022c2:	4961      	ldr	r1, [pc, #388]	; (8002448 <HAL_RCC_ClockConfig+0x1b0>)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ca:	4b5f      	ldr	r3, [pc, #380]	; (8002448 <HAL_RCC_ClockConfig+0x1b0>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 0307 	and.w	r3, r3, #7
 80022d2:	683a      	ldr	r2, [r7, #0]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d001      	beq.n	80022dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e0b0      	b.n	800243e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0301 	and.w	r3, r3, #1
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d04c      	beq.n	8002382 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	2b03      	cmp	r3, #3
 80022ee:	d107      	bne.n	8002300 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022f0:	4b56      	ldr	r3, [pc, #344]	; (800244c <HAL_RCC_ClockConfig+0x1b4>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d121      	bne.n	8002340 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e09e      	b.n	800243e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	2b02      	cmp	r3, #2
 8002306:	d107      	bne.n	8002318 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002308:	4b50      	ldr	r3, [pc, #320]	; (800244c <HAL_RCC_ClockConfig+0x1b4>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002310:	2b00      	cmp	r3, #0
 8002312:	d115      	bne.n	8002340 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e092      	b.n	800243e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d107      	bne.n	8002330 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002320:	4b4a      	ldr	r3, [pc, #296]	; (800244c <HAL_RCC_ClockConfig+0x1b4>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0302 	and.w	r3, r3, #2
 8002328:	2b00      	cmp	r3, #0
 800232a:	d109      	bne.n	8002340 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e086      	b.n	800243e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002330:	4b46      	ldr	r3, [pc, #280]	; (800244c <HAL_RCC_ClockConfig+0x1b4>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002338:	2b00      	cmp	r3, #0
 800233a:	d101      	bne.n	8002340 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e07e      	b.n	800243e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002340:	4b42      	ldr	r3, [pc, #264]	; (800244c <HAL_RCC_ClockConfig+0x1b4>)
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	f023 0203 	bic.w	r2, r3, #3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	493f      	ldr	r1, [pc, #252]	; (800244c <HAL_RCC_ClockConfig+0x1b4>)
 800234e:	4313      	orrs	r3, r2
 8002350:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002352:	f7fe ffd5 	bl	8001300 <HAL_GetTick>
 8002356:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002358:	e00a      	b.n	8002370 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800235a:	f7fe ffd1 	bl	8001300 <HAL_GetTick>
 800235e:	4602      	mov	r2, r0
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	f241 3288 	movw	r2, #5000	; 0x1388
 8002368:	4293      	cmp	r3, r2
 800236a:	d901      	bls.n	8002370 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e066      	b.n	800243e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002370:	4b36      	ldr	r3, [pc, #216]	; (800244c <HAL_RCC_ClockConfig+0x1b4>)
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	f003 020c 	and.w	r2, r3, #12
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	429a      	cmp	r2, r3
 8002380:	d1eb      	bne.n	800235a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0302 	and.w	r3, r3, #2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d008      	beq.n	80023a0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800238e:	4b2f      	ldr	r3, [pc, #188]	; (800244c <HAL_RCC_ClockConfig+0x1b4>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	492c      	ldr	r1, [pc, #176]	; (800244c <HAL_RCC_ClockConfig+0x1b4>)
 800239c:	4313      	orrs	r3, r2
 800239e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023a0:	4b29      	ldr	r3, [pc, #164]	; (8002448 <HAL_RCC_ClockConfig+0x1b0>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0307 	and.w	r3, r3, #7
 80023a8:	683a      	ldr	r2, [r7, #0]
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d210      	bcs.n	80023d0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ae:	4b26      	ldr	r3, [pc, #152]	; (8002448 <HAL_RCC_ClockConfig+0x1b0>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f023 0207 	bic.w	r2, r3, #7
 80023b6:	4924      	ldr	r1, [pc, #144]	; (8002448 <HAL_RCC_ClockConfig+0x1b0>)
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023be:	4b22      	ldr	r3, [pc, #136]	; (8002448 <HAL_RCC_ClockConfig+0x1b0>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	683a      	ldr	r2, [r7, #0]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d001      	beq.n	80023d0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e036      	b.n	800243e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0304 	and.w	r3, r3, #4
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d008      	beq.n	80023ee <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023dc:	4b1b      	ldr	r3, [pc, #108]	; (800244c <HAL_RCC_ClockConfig+0x1b4>)
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	4918      	ldr	r1, [pc, #96]	; (800244c <HAL_RCC_ClockConfig+0x1b4>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0308 	and.w	r3, r3, #8
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d009      	beq.n	800240e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023fa:	4b14      	ldr	r3, [pc, #80]	; (800244c <HAL_RCC_ClockConfig+0x1b4>)
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	00db      	lsls	r3, r3, #3
 8002408:	4910      	ldr	r1, [pc, #64]	; (800244c <HAL_RCC_ClockConfig+0x1b4>)
 800240a:	4313      	orrs	r3, r2
 800240c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800240e:	f000 f825 	bl	800245c <HAL_RCC_GetSysClockFreq>
 8002412:	4602      	mov	r2, r0
 8002414:	4b0d      	ldr	r3, [pc, #52]	; (800244c <HAL_RCC_ClockConfig+0x1b4>)
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	091b      	lsrs	r3, r3, #4
 800241a:	f003 030f 	and.w	r3, r3, #15
 800241e:	490c      	ldr	r1, [pc, #48]	; (8002450 <HAL_RCC_ClockConfig+0x1b8>)
 8002420:	5ccb      	ldrb	r3, [r1, r3]
 8002422:	f003 031f 	and.w	r3, r3, #31
 8002426:	fa22 f303 	lsr.w	r3, r2, r3
 800242a:	4a0a      	ldr	r2, [pc, #40]	; (8002454 <HAL_RCC_ClockConfig+0x1bc>)
 800242c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800242e:	4b0a      	ldr	r3, [pc, #40]	; (8002458 <HAL_RCC_ClockConfig+0x1c0>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4618      	mov	r0, r3
 8002434:	f7fe ff14 	bl	8001260 <HAL_InitTick>
 8002438:	4603      	mov	r3, r0
 800243a:	72fb      	strb	r3, [r7, #11]

  return status;
 800243c:	7afb      	ldrb	r3, [r7, #11]
}
 800243e:	4618      	mov	r0, r3
 8002440:	3710      	adds	r7, #16
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40022000 	.word	0x40022000
 800244c:	40021000 	.word	0x40021000
 8002450:	080062b4 	.word	0x080062b4
 8002454:	20000004 	.word	0x20000004
 8002458:	20000008 	.word	0x20000008

0800245c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800245c:	b480      	push	{r7}
 800245e:	b089      	sub	sp, #36	; 0x24
 8002460:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002462:	2300      	movs	r3, #0
 8002464:	61fb      	str	r3, [r7, #28]
 8002466:	2300      	movs	r3, #0
 8002468:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800246a:	4b3e      	ldr	r3, [pc, #248]	; (8002564 <HAL_RCC_GetSysClockFreq+0x108>)
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f003 030c 	and.w	r3, r3, #12
 8002472:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002474:	4b3b      	ldr	r3, [pc, #236]	; (8002564 <HAL_RCC_GetSysClockFreq+0x108>)
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	f003 0303 	and.w	r3, r3, #3
 800247c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d005      	beq.n	8002490 <HAL_RCC_GetSysClockFreq+0x34>
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	2b0c      	cmp	r3, #12
 8002488:	d121      	bne.n	80024ce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2b01      	cmp	r3, #1
 800248e:	d11e      	bne.n	80024ce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002490:	4b34      	ldr	r3, [pc, #208]	; (8002564 <HAL_RCC_GetSysClockFreq+0x108>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f003 0308 	and.w	r3, r3, #8
 8002498:	2b00      	cmp	r3, #0
 800249a:	d107      	bne.n	80024ac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800249c:	4b31      	ldr	r3, [pc, #196]	; (8002564 <HAL_RCC_GetSysClockFreq+0x108>)
 800249e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024a2:	0a1b      	lsrs	r3, r3, #8
 80024a4:	f003 030f 	and.w	r3, r3, #15
 80024a8:	61fb      	str	r3, [r7, #28]
 80024aa:	e005      	b.n	80024b8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80024ac:	4b2d      	ldr	r3, [pc, #180]	; (8002564 <HAL_RCC_GetSysClockFreq+0x108>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	091b      	lsrs	r3, r3, #4
 80024b2:	f003 030f 	and.w	r3, r3, #15
 80024b6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80024b8:	4a2b      	ldr	r2, [pc, #172]	; (8002568 <HAL_RCC_GetSysClockFreq+0x10c>)
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024c0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d10d      	bne.n	80024e4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024cc:	e00a      	b.n	80024e4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	2b04      	cmp	r3, #4
 80024d2:	d102      	bne.n	80024da <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80024d4:	4b25      	ldr	r3, [pc, #148]	; (800256c <HAL_RCC_GetSysClockFreq+0x110>)
 80024d6:	61bb      	str	r3, [r7, #24]
 80024d8:	e004      	b.n	80024e4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	2b08      	cmp	r3, #8
 80024de:	d101      	bne.n	80024e4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80024e0:	4b23      	ldr	r3, [pc, #140]	; (8002570 <HAL_RCC_GetSysClockFreq+0x114>)
 80024e2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	2b0c      	cmp	r3, #12
 80024e8:	d134      	bne.n	8002554 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80024ea:	4b1e      	ldr	r3, [pc, #120]	; (8002564 <HAL_RCC_GetSysClockFreq+0x108>)
 80024ec:	68db      	ldr	r3, [r3, #12]
 80024ee:	f003 0303 	and.w	r3, r3, #3
 80024f2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d003      	beq.n	8002502 <HAL_RCC_GetSysClockFreq+0xa6>
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	2b03      	cmp	r3, #3
 80024fe:	d003      	beq.n	8002508 <HAL_RCC_GetSysClockFreq+0xac>
 8002500:	e005      	b.n	800250e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002502:	4b1a      	ldr	r3, [pc, #104]	; (800256c <HAL_RCC_GetSysClockFreq+0x110>)
 8002504:	617b      	str	r3, [r7, #20]
      break;
 8002506:	e005      	b.n	8002514 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002508:	4b19      	ldr	r3, [pc, #100]	; (8002570 <HAL_RCC_GetSysClockFreq+0x114>)
 800250a:	617b      	str	r3, [r7, #20]
      break;
 800250c:	e002      	b.n	8002514 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	617b      	str	r3, [r7, #20]
      break;
 8002512:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002514:	4b13      	ldr	r3, [pc, #76]	; (8002564 <HAL_RCC_GetSysClockFreq+0x108>)
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	091b      	lsrs	r3, r3, #4
 800251a:	f003 0307 	and.w	r3, r3, #7
 800251e:	3301      	adds	r3, #1
 8002520:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002522:	4b10      	ldr	r3, [pc, #64]	; (8002564 <HAL_RCC_GetSysClockFreq+0x108>)
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	0a1b      	lsrs	r3, r3, #8
 8002528:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800252c:	697a      	ldr	r2, [r7, #20]
 800252e:	fb02 f203 	mul.w	r2, r2, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	fbb2 f3f3 	udiv	r3, r2, r3
 8002538:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800253a:	4b0a      	ldr	r3, [pc, #40]	; (8002564 <HAL_RCC_GetSysClockFreq+0x108>)
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	0e5b      	lsrs	r3, r3, #25
 8002540:	f003 0303 	and.w	r3, r3, #3
 8002544:	3301      	adds	r3, #1
 8002546:	005b      	lsls	r3, r3, #1
 8002548:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800254a:	697a      	ldr	r2, [r7, #20]
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002552:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002554:	69bb      	ldr	r3, [r7, #24]
}
 8002556:	4618      	mov	r0, r3
 8002558:	3724      	adds	r7, #36	; 0x24
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	40021000 	.word	0x40021000
 8002568:	080062cc 	.word	0x080062cc
 800256c:	00f42400 	.word	0x00f42400
 8002570:	007a1200 	.word	0x007a1200

08002574 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002578:	4b03      	ldr	r3, [pc, #12]	; (8002588 <HAL_RCC_GetHCLKFreq+0x14>)
 800257a:	681b      	ldr	r3, [r3, #0]
}
 800257c:	4618      	mov	r0, r3
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
 8002586:	bf00      	nop
 8002588:	20000004 	.word	0x20000004

0800258c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002590:	f7ff fff0 	bl	8002574 <HAL_RCC_GetHCLKFreq>
 8002594:	4602      	mov	r2, r0
 8002596:	4b06      	ldr	r3, [pc, #24]	; (80025b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	0a1b      	lsrs	r3, r3, #8
 800259c:	f003 0307 	and.w	r3, r3, #7
 80025a0:	4904      	ldr	r1, [pc, #16]	; (80025b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80025a2:	5ccb      	ldrb	r3, [r1, r3]
 80025a4:	f003 031f 	and.w	r3, r3, #31
 80025a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	40021000 	.word	0x40021000
 80025b4:	080062c4 	.word	0x080062c4

080025b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80025bc:	f7ff ffda 	bl	8002574 <HAL_RCC_GetHCLKFreq>
 80025c0:	4602      	mov	r2, r0
 80025c2:	4b06      	ldr	r3, [pc, #24]	; (80025dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	0adb      	lsrs	r3, r3, #11
 80025c8:	f003 0307 	and.w	r3, r3, #7
 80025cc:	4904      	ldr	r1, [pc, #16]	; (80025e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80025ce:	5ccb      	ldrb	r3, [r1, r3]
 80025d0:	f003 031f 	and.w	r3, r3, #31
 80025d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025d8:	4618      	mov	r0, r3
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40021000 	.word	0x40021000
 80025e0:	080062c4 	.word	0x080062c4

080025e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80025ec:	2300      	movs	r3, #0
 80025ee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80025f0:	4b2a      	ldr	r3, [pc, #168]	; (800269c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d003      	beq.n	8002604 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80025fc:	f7ff fa02 	bl	8001a04 <HAL_PWREx_GetVoltageRange>
 8002600:	6178      	str	r0, [r7, #20]
 8002602:	e014      	b.n	800262e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002604:	4b25      	ldr	r3, [pc, #148]	; (800269c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002608:	4a24      	ldr	r2, [pc, #144]	; (800269c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800260a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800260e:	6593      	str	r3, [r2, #88]	; 0x58
 8002610:	4b22      	ldr	r3, [pc, #136]	; (800269c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002612:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002614:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002618:	60fb      	str	r3, [r7, #12]
 800261a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800261c:	f7ff f9f2 	bl	8001a04 <HAL_PWREx_GetVoltageRange>
 8002620:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002622:	4b1e      	ldr	r3, [pc, #120]	; (800269c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002626:	4a1d      	ldr	r2, [pc, #116]	; (800269c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002628:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800262c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002634:	d10b      	bne.n	800264e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2b80      	cmp	r3, #128	; 0x80
 800263a:	d919      	bls.n	8002670 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2ba0      	cmp	r3, #160	; 0xa0
 8002640:	d902      	bls.n	8002648 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002642:	2302      	movs	r3, #2
 8002644:	613b      	str	r3, [r7, #16]
 8002646:	e013      	b.n	8002670 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002648:	2301      	movs	r3, #1
 800264a:	613b      	str	r3, [r7, #16]
 800264c:	e010      	b.n	8002670 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2b80      	cmp	r3, #128	; 0x80
 8002652:	d902      	bls.n	800265a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002654:	2303      	movs	r3, #3
 8002656:	613b      	str	r3, [r7, #16]
 8002658:	e00a      	b.n	8002670 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2b80      	cmp	r3, #128	; 0x80
 800265e:	d102      	bne.n	8002666 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002660:	2302      	movs	r3, #2
 8002662:	613b      	str	r3, [r7, #16]
 8002664:	e004      	b.n	8002670 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2b70      	cmp	r3, #112	; 0x70
 800266a:	d101      	bne.n	8002670 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800266c:	2301      	movs	r3, #1
 800266e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002670:	4b0b      	ldr	r3, [pc, #44]	; (80026a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f023 0207 	bic.w	r2, r3, #7
 8002678:	4909      	ldr	r1, [pc, #36]	; (80026a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	4313      	orrs	r3, r2
 800267e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002680:	4b07      	ldr	r3, [pc, #28]	; (80026a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0307 	and.w	r3, r3, #7
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	429a      	cmp	r2, r3
 800268c:	d001      	beq.n	8002692 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e000      	b.n	8002694 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002692:	2300      	movs	r3, #0
}
 8002694:	4618      	mov	r0, r3
 8002696:	3718      	adds	r7, #24
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	40021000 	.word	0x40021000
 80026a0:	40022000 	.word	0x40022000

080026a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b086      	sub	sp, #24
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80026ac:	2300      	movs	r3, #0
 80026ae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80026b0:	2300      	movs	r3, #0
 80026b2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d041      	beq.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80026c4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80026c8:	d02a      	beq.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80026ca:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80026ce:	d824      	bhi.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80026d0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80026d4:	d008      	beq.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80026d6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80026da:	d81e      	bhi.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d00a      	beq.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80026e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80026e4:	d010      	beq.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80026e6:	e018      	b.n	800271a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80026e8:	4b86      	ldr	r3, [pc, #536]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	4a85      	ldr	r2, [pc, #532]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026f2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80026f4:	e015      	b.n	8002722 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	3304      	adds	r3, #4
 80026fa:	2100      	movs	r1, #0
 80026fc:	4618      	mov	r0, r3
 80026fe:	f000 fabb 	bl	8002c78 <RCCEx_PLLSAI1_Config>
 8002702:	4603      	mov	r3, r0
 8002704:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002706:	e00c      	b.n	8002722 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	3320      	adds	r3, #32
 800270c:	2100      	movs	r1, #0
 800270e:	4618      	mov	r0, r3
 8002710:	f000 fba6 	bl	8002e60 <RCCEx_PLLSAI2_Config>
 8002714:	4603      	mov	r3, r0
 8002716:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002718:	e003      	b.n	8002722 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	74fb      	strb	r3, [r7, #19]
      break;
 800271e:	e000      	b.n	8002722 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002720:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002722:	7cfb      	ldrb	r3, [r7, #19]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d10b      	bne.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002728:	4b76      	ldr	r3, [pc, #472]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800272a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800272e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002736:	4973      	ldr	r1, [pc, #460]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002738:	4313      	orrs	r3, r2
 800273a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800273e:	e001      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002740:	7cfb      	ldrb	r3, [r7, #19]
 8002742:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d041      	beq.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002754:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002758:	d02a      	beq.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800275a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800275e:	d824      	bhi.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002760:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002764:	d008      	beq.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002766:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800276a:	d81e      	bhi.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 800276c:	2b00      	cmp	r3, #0
 800276e:	d00a      	beq.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002770:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002774:	d010      	beq.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002776:	e018      	b.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002778:	4b62      	ldr	r3, [pc, #392]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	4a61      	ldr	r2, [pc, #388]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800277e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002782:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002784:	e015      	b.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	3304      	adds	r3, #4
 800278a:	2100      	movs	r1, #0
 800278c:	4618      	mov	r0, r3
 800278e:	f000 fa73 	bl	8002c78 <RCCEx_PLLSAI1_Config>
 8002792:	4603      	mov	r3, r0
 8002794:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002796:	e00c      	b.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	3320      	adds	r3, #32
 800279c:	2100      	movs	r1, #0
 800279e:	4618      	mov	r0, r3
 80027a0:	f000 fb5e 	bl	8002e60 <RCCEx_PLLSAI2_Config>
 80027a4:	4603      	mov	r3, r0
 80027a6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80027a8:	e003      	b.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	74fb      	strb	r3, [r7, #19]
      break;
 80027ae:	e000      	b.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80027b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80027b2:	7cfb      	ldrb	r3, [r7, #19]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d10b      	bne.n	80027d0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80027b8:	4b52      	ldr	r3, [pc, #328]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027be:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80027c6:	494f      	ldr	r1, [pc, #316]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027c8:	4313      	orrs	r3, r2
 80027ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80027ce:	e001      	b.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027d0:	7cfb      	ldrb	r3, [r7, #19]
 80027d2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027dc:	2b00      	cmp	r3, #0
 80027de:	f000 80a0 	beq.w	8002922 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027e2:	2300      	movs	r3, #0
 80027e4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80027e6:	4b47      	ldr	r3, [pc, #284]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80027f2:	2301      	movs	r3, #1
 80027f4:	e000      	b.n	80027f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80027f6:	2300      	movs	r3, #0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d00d      	beq.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027fc:	4b41      	ldr	r3, [pc, #260]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80027fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002800:	4a40      	ldr	r2, [pc, #256]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002802:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002806:	6593      	str	r3, [r2, #88]	; 0x58
 8002808:	4b3e      	ldr	r3, [pc, #248]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800280a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800280c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002810:	60bb      	str	r3, [r7, #8]
 8002812:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002814:	2301      	movs	r3, #1
 8002816:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002818:	4b3b      	ldr	r3, [pc, #236]	; (8002908 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a3a      	ldr	r2, [pc, #232]	; (8002908 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800281e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002822:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002824:	f7fe fd6c 	bl	8001300 <HAL_GetTick>
 8002828:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800282a:	e009      	b.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800282c:	f7fe fd68 	bl	8001300 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b02      	cmp	r3, #2
 8002838:	d902      	bls.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	74fb      	strb	r3, [r7, #19]
        break;
 800283e:	e005      	b.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002840:	4b31      	ldr	r3, [pc, #196]	; (8002908 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002848:	2b00      	cmp	r3, #0
 800284a:	d0ef      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800284c:	7cfb      	ldrb	r3, [r7, #19]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d15c      	bne.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002852:	4b2c      	ldr	r3, [pc, #176]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002854:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002858:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800285c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d01f      	beq.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800286a:	697a      	ldr	r2, [r7, #20]
 800286c:	429a      	cmp	r2, r3
 800286e:	d019      	beq.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002870:	4b24      	ldr	r3, [pc, #144]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002872:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002876:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800287a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800287c:	4b21      	ldr	r3, [pc, #132]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800287e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002882:	4a20      	ldr	r2, [pc, #128]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002884:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002888:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800288c:	4b1d      	ldr	r3, [pc, #116]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800288e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002892:	4a1c      	ldr	r2, [pc, #112]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002894:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002898:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800289c:	4a19      	ldr	r2, [pc, #100]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	f003 0301 	and.w	r3, r3, #1
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d016      	beq.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028ae:	f7fe fd27 	bl	8001300 <HAL_GetTick>
 80028b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028b4:	e00b      	b.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028b6:	f7fe fd23 	bl	8001300 <HAL_GetTick>
 80028ba:	4602      	mov	r2, r0
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	1ad3      	subs	r3, r2, r3
 80028c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d902      	bls.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80028c8:	2303      	movs	r3, #3
 80028ca:	74fb      	strb	r3, [r7, #19]
            break;
 80028cc:	e006      	b.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028ce:	4b0d      	ldr	r3, [pc, #52]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028d4:	f003 0302 	and.w	r3, r3, #2
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d0ec      	beq.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80028dc:	7cfb      	ldrb	r3, [r7, #19]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10c      	bne.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028e2:	4b08      	ldr	r3, [pc, #32]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028f2:	4904      	ldr	r1, [pc, #16]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80028fa:	e009      	b.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80028fc:	7cfb      	ldrb	r3, [r7, #19]
 80028fe:	74bb      	strb	r3, [r7, #18]
 8002900:	e006      	b.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002902:	bf00      	nop
 8002904:	40021000 	.word	0x40021000
 8002908:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800290c:	7cfb      	ldrb	r3, [r7, #19]
 800290e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002910:	7c7b      	ldrb	r3, [r7, #17]
 8002912:	2b01      	cmp	r3, #1
 8002914:	d105      	bne.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002916:	4b9e      	ldr	r3, [pc, #632]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800291a:	4a9d      	ldr	r2, [pc, #628]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800291c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002920:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	2b00      	cmp	r3, #0
 800292c:	d00a      	beq.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800292e:	4b98      	ldr	r3, [pc, #608]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002930:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002934:	f023 0203 	bic.w	r2, r3, #3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800293c:	4994      	ldr	r1, [pc, #592]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800293e:	4313      	orrs	r3, r2
 8002940:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0302 	and.w	r3, r3, #2
 800294c:	2b00      	cmp	r3, #0
 800294e:	d00a      	beq.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002950:	4b8f      	ldr	r3, [pc, #572]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002956:	f023 020c 	bic.w	r2, r3, #12
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800295e:	498c      	ldr	r1, [pc, #560]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002960:	4313      	orrs	r3, r2
 8002962:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0304 	and.w	r3, r3, #4
 800296e:	2b00      	cmp	r3, #0
 8002970:	d00a      	beq.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002972:	4b87      	ldr	r3, [pc, #540]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002974:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002978:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002980:	4983      	ldr	r1, [pc, #524]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002982:	4313      	orrs	r3, r2
 8002984:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0308 	and.w	r3, r3, #8
 8002990:	2b00      	cmp	r3, #0
 8002992:	d00a      	beq.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002994:	4b7e      	ldr	r3, [pc, #504]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002996:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800299a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a2:	497b      	ldr	r1, [pc, #492]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0310 	and.w	r3, r3, #16
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d00a      	beq.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029b6:	4b76      	ldr	r3, [pc, #472]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029c4:	4972      	ldr	r1, [pc, #456]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029c6:	4313      	orrs	r3, r2
 80029c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0320 	and.w	r3, r3, #32
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d00a      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80029d8:	4b6d      	ldr	r3, [pc, #436]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029de:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029e6:	496a      	ldr	r1, [pc, #424]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d00a      	beq.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80029fa:	4b65      	ldr	r3, [pc, #404]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80029fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a00:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a08:	4961      	ldr	r1, [pc, #388]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d00a      	beq.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002a1c:	4b5c      	ldr	r3, [pc, #368]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a22:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a2a:	4959      	ldr	r1, [pc, #356]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d00a      	beq.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a3e:	4b54      	ldr	r3, [pc, #336]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a44:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a4c:	4950      	ldr	r1, [pc, #320]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d00a      	beq.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a60:	4b4b      	ldr	r3, [pc, #300]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a66:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a6e:	4948      	ldr	r1, [pc, #288]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a70:	4313      	orrs	r3, r2
 8002a72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d00a      	beq.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a82:	4b43      	ldr	r3, [pc, #268]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a88:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a90:	493f      	ldr	r1, [pc, #252]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002a92:	4313      	orrs	r3, r2
 8002a94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d028      	beq.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002aa4:	4b3a      	ldr	r3, [pc, #232]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002aaa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ab2:	4937      	ldr	r1, [pc, #220]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002abe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ac2:	d106      	bne.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ac4:	4b32      	ldr	r3, [pc, #200]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	4a31      	ldr	r2, [pc, #196]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002aca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ace:	60d3      	str	r3, [r2, #12]
 8002ad0:	e011      	b.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ad6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002ada:	d10c      	bne.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	3304      	adds	r3, #4
 8002ae0:	2101      	movs	r1, #1
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f000 f8c8 	bl	8002c78 <RCCEx_PLLSAI1_Config>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002aec:	7cfb      	ldrb	r3, [r7, #19]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002af2:	7cfb      	ldrb	r3, [r7, #19]
 8002af4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d028      	beq.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002b02:	4b23      	ldr	r3, [pc, #140]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b08:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b10:	491f      	ldr	r1, [pc, #124]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b12:	4313      	orrs	r3, r2
 8002b14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b1c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b20:	d106      	bne.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b22:	4b1b      	ldr	r3, [pc, #108]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	4a1a      	ldr	r2, [pc, #104]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b28:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b2c:	60d3      	str	r3, [r2, #12]
 8002b2e:	e011      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b34:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b38:	d10c      	bne.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	3304      	adds	r3, #4
 8002b3e:	2101      	movs	r1, #1
 8002b40:	4618      	mov	r0, r3
 8002b42:	f000 f899 	bl	8002c78 <RCCEx_PLLSAI1_Config>
 8002b46:	4603      	mov	r3, r0
 8002b48:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002b4a:	7cfb      	ldrb	r3, [r7, #19]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d001      	beq.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002b50:	7cfb      	ldrb	r3, [r7, #19]
 8002b52:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d02b      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002b60:	4b0b      	ldr	r3, [pc, #44]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b66:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b6e:	4908      	ldr	r1, [pc, #32]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b70:	4313      	orrs	r3, r2
 8002b72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b7a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002b7e:	d109      	bne.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002b80:	4b03      	ldr	r3, [pc, #12]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	4a02      	ldr	r2, [pc, #8]	; (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b86:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002b8a:	60d3      	str	r3, [r2, #12]
 8002b8c:	e014      	b.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002b8e:	bf00      	nop
 8002b90:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b98:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b9c:	d10c      	bne.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	3304      	adds	r3, #4
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f000 f867 	bl	8002c78 <RCCEx_PLLSAI1_Config>
 8002baa:	4603      	mov	r3, r0
 8002bac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002bae:	7cfb      	ldrb	r3, [r7, #19]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002bb4:	7cfb      	ldrb	r3, [r7, #19]
 8002bb6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d02f      	beq.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002bc4:	4b2b      	ldr	r3, [pc, #172]	; (8002c74 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002bd2:	4928      	ldr	r1, [pc, #160]	; (8002c74 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002bde:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002be2:	d10d      	bne.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	3304      	adds	r3, #4
 8002be8:	2102      	movs	r1, #2
 8002bea:	4618      	mov	r0, r3
 8002bec:	f000 f844 	bl	8002c78 <RCCEx_PLLSAI1_Config>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002bf4:	7cfb      	ldrb	r3, [r7, #19]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d014      	beq.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002bfa:	7cfb      	ldrb	r3, [r7, #19]
 8002bfc:	74bb      	strb	r3, [r7, #18]
 8002bfe:	e011      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c08:	d10c      	bne.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	3320      	adds	r3, #32
 8002c0e:	2102      	movs	r1, #2
 8002c10:	4618      	mov	r0, r3
 8002c12:	f000 f925 	bl	8002e60 <RCCEx_PLLSAI2_Config>
 8002c16:	4603      	mov	r3, r0
 8002c18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002c1a:	7cfb      	ldrb	r3, [r7, #19]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d001      	beq.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002c20:	7cfb      	ldrb	r3, [r7, #19]
 8002c22:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d00a      	beq.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002c30:	4b10      	ldr	r3, [pc, #64]	; (8002c74 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c36:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002c3e:	490d      	ldr	r1, [pc, #52]	; (8002c74 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c40:	4313      	orrs	r3, r2
 8002c42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d00b      	beq.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002c52:	4b08      	ldr	r3, [pc, #32]	; (8002c74 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c58:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c62:	4904      	ldr	r1, [pc, #16]	; (8002c74 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002c6a:	7cbb      	ldrb	r3, [r7, #18]
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3718      	adds	r7, #24
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	40021000 	.word	0x40021000

08002c78 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002c82:	2300      	movs	r3, #0
 8002c84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002c86:	4b75      	ldr	r3, [pc, #468]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	f003 0303 	and.w	r3, r3, #3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d018      	beq.n	8002cc4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002c92:	4b72      	ldr	r3, [pc, #456]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	f003 0203 	and.w	r2, r3, #3
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d10d      	bne.n	8002cbe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
       ||
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d009      	beq.n	8002cbe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002caa:	4b6c      	ldr	r3, [pc, #432]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	091b      	lsrs	r3, r3, #4
 8002cb0:	f003 0307 	and.w	r3, r3, #7
 8002cb4:	1c5a      	adds	r2, r3, #1
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
       ||
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d047      	beq.n	8002d4e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	73fb      	strb	r3, [r7, #15]
 8002cc2:	e044      	b.n	8002d4e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2b03      	cmp	r3, #3
 8002cca:	d018      	beq.n	8002cfe <RCCEx_PLLSAI1_Config+0x86>
 8002ccc:	2b03      	cmp	r3, #3
 8002cce:	d825      	bhi.n	8002d1c <RCCEx_PLLSAI1_Config+0xa4>
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d002      	beq.n	8002cda <RCCEx_PLLSAI1_Config+0x62>
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d009      	beq.n	8002cec <RCCEx_PLLSAI1_Config+0x74>
 8002cd8:	e020      	b.n	8002d1c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002cda:	4b60      	ldr	r3, [pc, #384]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d11d      	bne.n	8002d22 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cea:	e01a      	b.n	8002d22 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002cec:	4b5b      	ldr	r3, [pc, #364]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d116      	bne.n	8002d26 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cfc:	e013      	b.n	8002d26 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002cfe:	4b57      	ldr	r3, [pc, #348]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d10f      	bne.n	8002d2a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002d0a:	4b54      	ldr	r3, [pc, #336]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d109      	bne.n	8002d2a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002d1a:	e006      	b.n	8002d2a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d20:	e004      	b.n	8002d2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d22:	bf00      	nop
 8002d24:	e002      	b.n	8002d2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d26:	bf00      	nop
 8002d28:	e000      	b.n	8002d2c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002d2a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002d2c:	7bfb      	ldrb	r3, [r7, #15]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10d      	bne.n	8002d4e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002d32:	4b4a      	ldr	r3, [pc, #296]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6819      	ldr	r1, [r3, #0]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	3b01      	subs	r3, #1
 8002d44:	011b      	lsls	r3, r3, #4
 8002d46:	430b      	orrs	r3, r1
 8002d48:	4944      	ldr	r1, [pc, #272]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002d4e:	7bfb      	ldrb	r3, [r7, #15]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d17d      	bne.n	8002e50 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002d54:	4b41      	ldr	r3, [pc, #260]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a40      	ldr	r2, [pc, #256]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d5a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002d5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d60:	f7fe face 	bl	8001300 <HAL_GetTick>
 8002d64:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002d66:	e009      	b.n	8002d7c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002d68:	f7fe faca 	bl	8001300 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b02      	cmp	r3, #2
 8002d74:	d902      	bls.n	8002d7c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	73fb      	strb	r3, [r7, #15]
        break;
 8002d7a:	e005      	b.n	8002d88 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002d7c:	4b37      	ldr	r3, [pc, #220]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d1ef      	bne.n	8002d68 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002d88:	7bfb      	ldrb	r3, [r7, #15]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d160      	bne.n	8002e50 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d111      	bne.n	8002db8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002d94:	4b31      	ldr	r3, [pc, #196]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002d96:	691b      	ldr	r3, [r3, #16]
 8002d98:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002d9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	6892      	ldr	r2, [r2, #8]
 8002da4:	0211      	lsls	r1, r2, #8
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	68d2      	ldr	r2, [r2, #12]
 8002daa:	0912      	lsrs	r2, r2, #4
 8002dac:	0452      	lsls	r2, r2, #17
 8002dae:	430a      	orrs	r2, r1
 8002db0:	492a      	ldr	r1, [pc, #168]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	610b      	str	r3, [r1, #16]
 8002db6:	e027      	b.n	8002e08 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d112      	bne.n	8002de4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002dbe:	4b27      	ldr	r3, [pc, #156]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002dc6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	6892      	ldr	r2, [r2, #8]
 8002dce:	0211      	lsls	r1, r2, #8
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	6912      	ldr	r2, [r2, #16]
 8002dd4:	0852      	lsrs	r2, r2, #1
 8002dd6:	3a01      	subs	r2, #1
 8002dd8:	0552      	lsls	r2, r2, #21
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	491f      	ldr	r1, [pc, #124]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002dde:	4313      	orrs	r3, r2
 8002de0:	610b      	str	r3, [r1, #16]
 8002de2:	e011      	b.n	8002e08 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002de4:	4b1d      	ldr	r3, [pc, #116]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002de6:	691b      	ldr	r3, [r3, #16]
 8002de8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002dec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002df0:	687a      	ldr	r2, [r7, #4]
 8002df2:	6892      	ldr	r2, [r2, #8]
 8002df4:	0211      	lsls	r1, r2, #8
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	6952      	ldr	r2, [r2, #20]
 8002dfa:	0852      	lsrs	r2, r2, #1
 8002dfc:	3a01      	subs	r2, #1
 8002dfe:	0652      	lsls	r2, r2, #25
 8002e00:	430a      	orrs	r2, r1
 8002e02:	4916      	ldr	r1, [pc, #88]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e04:	4313      	orrs	r3, r2
 8002e06:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002e08:	4b14      	ldr	r3, [pc, #80]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a13      	ldr	r2, [pc, #76]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e0e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002e12:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e14:	f7fe fa74 	bl	8001300 <HAL_GetTick>
 8002e18:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e1a:	e009      	b.n	8002e30 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002e1c:	f7fe fa70 	bl	8001300 <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d902      	bls.n	8002e30 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	73fb      	strb	r3, [r7, #15]
          break;
 8002e2e:	e005      	b.n	8002e3c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002e30:	4b0a      	ldr	r3, [pc, #40]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d0ef      	beq.n	8002e1c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002e3c:	7bfb      	ldrb	r3, [r7, #15]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d106      	bne.n	8002e50 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002e42:	4b06      	ldr	r3, [pc, #24]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e44:	691a      	ldr	r2, [r3, #16]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	4904      	ldr	r1, [pc, #16]	; (8002e5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	40021000 	.word	0x40021000

08002e60 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002e6e:	4b6a      	ldr	r3, [pc, #424]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e70:	68db      	ldr	r3, [r3, #12]
 8002e72:	f003 0303 	and.w	r3, r3, #3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d018      	beq.n	8002eac <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002e7a:	4b67      	ldr	r3, [pc, #412]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e7c:	68db      	ldr	r3, [r3, #12]
 8002e7e:	f003 0203 	and.w	r2, r3, #3
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d10d      	bne.n	8002ea6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
       ||
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d009      	beq.n	8002ea6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002e92:	4b61      	ldr	r3, [pc, #388]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	091b      	lsrs	r3, r3, #4
 8002e98:	f003 0307 	and.w	r3, r3, #7
 8002e9c:	1c5a      	adds	r2, r3, #1
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685b      	ldr	r3, [r3, #4]
       ||
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d047      	beq.n	8002f36 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	73fb      	strb	r3, [r7, #15]
 8002eaa:	e044      	b.n	8002f36 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2b03      	cmp	r3, #3
 8002eb2:	d018      	beq.n	8002ee6 <RCCEx_PLLSAI2_Config+0x86>
 8002eb4:	2b03      	cmp	r3, #3
 8002eb6:	d825      	bhi.n	8002f04 <RCCEx_PLLSAI2_Config+0xa4>
 8002eb8:	2b01      	cmp	r3, #1
 8002eba:	d002      	beq.n	8002ec2 <RCCEx_PLLSAI2_Config+0x62>
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d009      	beq.n	8002ed4 <RCCEx_PLLSAI2_Config+0x74>
 8002ec0:	e020      	b.n	8002f04 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002ec2:	4b55      	ldr	r3, [pc, #340]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d11d      	bne.n	8002f0a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ed2:	e01a      	b.n	8002f0a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ed4:	4b50      	ldr	r3, [pc, #320]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d116      	bne.n	8002f0e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ee4:	e013      	b.n	8002f0e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002ee6:	4b4c      	ldr	r3, [pc, #304]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d10f      	bne.n	8002f12 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002ef2:	4b49      	ldr	r3, [pc, #292]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d109      	bne.n	8002f12 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002f02:	e006      	b.n	8002f12 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	73fb      	strb	r3, [r7, #15]
      break;
 8002f08:	e004      	b.n	8002f14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f0a:	bf00      	nop
 8002f0c:	e002      	b.n	8002f14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f0e:	bf00      	nop
 8002f10:	e000      	b.n	8002f14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002f12:	bf00      	nop
    }

    if(status == HAL_OK)
 8002f14:	7bfb      	ldrb	r3, [r7, #15]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d10d      	bne.n	8002f36 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002f1a:	4b3f      	ldr	r3, [pc, #252]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6819      	ldr	r1, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	011b      	lsls	r3, r3, #4
 8002f2e:	430b      	orrs	r3, r1
 8002f30:	4939      	ldr	r1, [pc, #228]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f32:	4313      	orrs	r3, r2
 8002f34:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d167      	bne.n	800300c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002f3c:	4b36      	ldr	r3, [pc, #216]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a35      	ldr	r2, [pc, #212]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f48:	f7fe f9da 	bl	8001300 <HAL_GetTick>
 8002f4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f4e:	e009      	b.n	8002f64 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002f50:	f7fe f9d6 	bl	8001300 <HAL_GetTick>
 8002f54:	4602      	mov	r2, r0
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d902      	bls.n	8002f64 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	73fb      	strb	r3, [r7, #15]
        break;
 8002f62:	e005      	b.n	8002f70 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f64:	4b2c      	ldr	r3, [pc, #176]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d1ef      	bne.n	8002f50 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002f70:	7bfb      	ldrb	r3, [r7, #15]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d14a      	bne.n	800300c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d111      	bne.n	8002fa0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002f7c:	4b26      	ldr	r3, [pc, #152]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f7e:	695b      	ldr	r3, [r3, #20]
 8002f80:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002f84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f88:	687a      	ldr	r2, [r7, #4]
 8002f8a:	6892      	ldr	r2, [r2, #8]
 8002f8c:	0211      	lsls	r1, r2, #8
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	68d2      	ldr	r2, [r2, #12]
 8002f92:	0912      	lsrs	r2, r2, #4
 8002f94:	0452      	lsls	r2, r2, #17
 8002f96:	430a      	orrs	r2, r1
 8002f98:	491f      	ldr	r1, [pc, #124]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	614b      	str	r3, [r1, #20]
 8002f9e:	e011      	b.n	8002fc4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002fa0:	4b1d      	ldr	r3, [pc, #116]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002fa8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	6892      	ldr	r2, [r2, #8]
 8002fb0:	0211      	lsls	r1, r2, #8
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	6912      	ldr	r2, [r2, #16]
 8002fb6:	0852      	lsrs	r2, r2, #1
 8002fb8:	3a01      	subs	r2, #1
 8002fba:	0652      	lsls	r2, r2, #25
 8002fbc:	430a      	orrs	r2, r1
 8002fbe:	4916      	ldr	r1, [pc, #88]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002fc4:	4b14      	ldr	r3, [pc, #80]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a13      	ldr	r2, [pc, #76]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fd0:	f7fe f996 	bl	8001300 <HAL_GetTick>
 8002fd4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002fd6:	e009      	b.n	8002fec <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002fd8:	f7fe f992 	bl	8001300 <HAL_GetTick>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d902      	bls.n	8002fec <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002fe6:	2303      	movs	r3, #3
 8002fe8:	73fb      	strb	r3, [r7, #15]
          break;
 8002fea:	e005      	b.n	8002ff8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002fec:	4b0a      	ldr	r3, [pc, #40]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d0ef      	beq.n	8002fd8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002ff8:	7bfb      	ldrb	r3, [r7, #15]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d106      	bne.n	800300c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002ffe:	4b06      	ldr	r3, [pc, #24]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003000:	695a      	ldr	r2, [r3, #20]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	695b      	ldr	r3, [r3, #20]
 8003006:	4904      	ldr	r1, [pc, #16]	; (8003018 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003008:	4313      	orrs	r3, r2
 800300a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800300c:	7bfb      	ldrb	r3, [r7, #15]
}
 800300e:	4618      	mov	r0, r3
 8003010:	3710      	adds	r7, #16
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	40021000 	.word	0x40021000

0800301c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d06c      	beq.n	8003108 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003034:	b2db      	uxtb	r3, r3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d106      	bne.n	8003048 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f7fd fe1c 	bl	8000c80 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2202      	movs	r2, #2
 800304c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	22ca      	movs	r2, #202	; 0xca
 8003056:	625a      	str	r2, [r3, #36]	; 0x24
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2253      	movs	r2, #83	; 0x53
 800305e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	f000 f9fc 	bl	800345e <RTC_EnterInitMode>
 8003066:	4603      	mov	r3, r0
 8003068:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800306a:	7bfb      	ldrb	r3, [r7, #15]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d14b      	bne.n	8003108 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	6812      	ldr	r2, [r2, #0]
 800307a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800307e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003082:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	6899      	ldr	r1, [r3, #8]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685a      	ldr	r2, [r3, #4]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	431a      	orrs	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	699b      	ldr	r3, [r3, #24]
 8003098:	431a      	orrs	r2, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	430a      	orrs	r2, r1
 80030a0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	68d2      	ldr	r2, [r2, #12]
 80030aa:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6919      	ldr	r1, [r3, #16]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	041a      	lsls	r2, r3, #16
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	430a      	orrs	r2, r1
 80030be:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f000 f9ff 	bl	80034c4 <RTC_ExitInitMode>
 80030c6:	4603      	mov	r3, r0
 80030c8:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80030ca:	7bfb      	ldrb	r3, [r7, #15]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d11b      	bne.n	8003108 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f022 0203 	bic.w	r2, r2, #3
 80030de:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	69da      	ldr	r2, [r3, #28]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	695b      	ldr	r3, [r3, #20]
 80030ee:	431a      	orrs	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	430a      	orrs	r2, r1
 80030f6:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	22ff      	movs	r2, #255	; 0xff
 80030fe:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8003108:	7bfb      	ldrb	r3, [r7, #15]
}
 800310a:	4618      	mov	r0, r3
 800310c:	3710      	adds	r7, #16
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003112:	b590      	push	{r4, r7, lr}
 8003114:	b087      	sub	sp, #28
 8003116:	af00      	add	r7, sp, #0
 8003118:	60f8      	str	r0, [r7, #12]
 800311a:	60b9      	str	r1, [r7, #8]
 800311c:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d101      	bne.n	800312c <HAL_RTC_SetTime+0x1a>
 8003128:	2302      	movs	r3, #2
 800312a:	e08b      	b.n	8003244 <HAL_RTC_SetTime+0x132>
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2201      	movs	r2, #1
 8003130:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2202      	movs	r2, #2
 8003138:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	22ca      	movs	r2, #202	; 0xca
 8003142:	625a      	str	r2, [r3, #36]	; 0x24
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2253      	movs	r2, #83	; 0x53
 800314a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800314c:	68f8      	ldr	r0, [r7, #12]
 800314e:	f000 f986 	bl	800345e <RTC_EnterInitMode>
 8003152:	4603      	mov	r3, r0
 8003154:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8003156:	7cfb      	ldrb	r3, [r7, #19]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d163      	bne.n	8003224 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d126      	bne.n	80031b0 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800316c:	2b00      	cmp	r3, #0
 800316e:	d102      	bne.n	8003176 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	2200      	movs	r2, #0
 8003174:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	4618      	mov	r0, r3
 800317c:	f000 f9e0 	bl	8003540 <RTC_ByteToBcd2>
 8003180:	4603      	mov	r3, r0
 8003182:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	785b      	ldrb	r3, [r3, #1]
 8003188:	4618      	mov	r0, r3
 800318a:	f000 f9d9 	bl	8003540 <RTC_ByteToBcd2>
 800318e:	4603      	mov	r3, r0
 8003190:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003192:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	789b      	ldrb	r3, [r3, #2]
 8003198:	4618      	mov	r0, r3
 800319a:	f000 f9d1 	bl	8003540 <RTC_ByteToBcd2>
 800319e:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80031a0:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	78db      	ldrb	r3, [r3, #3]
 80031a8:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80031aa:	4313      	orrs	r3, r2
 80031ac:	617b      	str	r3, [r7, #20]
 80031ae:	e018      	b.n	80031e2 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d102      	bne.n	80031c4 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	2200      	movs	r2, #0
 80031c2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80031c4:	68bb      	ldr	r3, [r7, #8]
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	785b      	ldrb	r3, [r3, #1]
 80031ce:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80031d0:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80031d2:	68ba      	ldr	r2, [r7, #8]
 80031d4:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80031d6:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	78db      	ldrb	r3, [r3, #3]
 80031dc:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80031de:	4313      	orrs	r3, r2
 80031e0:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80031ec:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80031f0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	689a      	ldr	r2, [r3, #8]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003200:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	6899      	ldr	r1, [r3, #8]
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	68da      	ldr	r2, [r3, #12]
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	691b      	ldr	r3, [r3, #16]
 8003210:	431a      	orrs	r2, r3
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	430a      	orrs	r2, r1
 8003218:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800321a:	68f8      	ldr	r0, [r7, #12]
 800321c:	f000 f952 	bl	80034c4 <RTC_ExitInitMode>
 8003220:	4603      	mov	r3, r0
 8003222:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	22ff      	movs	r2, #255	; 0xff
 800322a:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800322c:	7cfb      	ldrb	r3, [r7, #19]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d103      	bne.n	800323a <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2201      	movs	r2, #1
 8003236:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8003242:	7cfb      	ldrb	r3, [r7, #19]
}
 8003244:	4618      	mov	r0, r3
 8003246:	371c      	adds	r7, #28
 8003248:	46bd      	mov	sp, r7
 800324a:	bd90      	pop	{r4, r7, pc}

0800324c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b086      	sub	sp, #24
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	691b      	ldr	r3, [r3, #16]
 8003268:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800327a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800327e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	0c1b      	lsrs	r3, r3, #16
 8003284:	b2db      	uxtb	r3, r3
 8003286:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800328a:	b2da      	uxtb	r2, r3
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	0a1b      	lsrs	r3, r3, #8
 8003294:	b2db      	uxtb	r3, r3
 8003296:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800329a:	b2da      	uxtb	r2, r3
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032a8:	b2da      	uxtb	r2, r3
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	0d9b      	lsrs	r3, r3, #22
 80032b2:	b2db      	uxtb	r3, r3
 80032b4:	f003 0301 	and.w	r3, r3, #1
 80032b8:	b2da      	uxtb	r2, r3
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d11a      	bne.n	80032fa <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	4618      	mov	r0, r3
 80032ca:	f000 f959 	bl	8003580 <RTC_Bcd2ToByte>
 80032ce:	4603      	mov	r3, r0
 80032d0:	461a      	mov	r2, r3
 80032d2:	68bb      	ldr	r3, [r7, #8]
 80032d4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	785b      	ldrb	r3, [r3, #1]
 80032da:	4618      	mov	r0, r3
 80032dc:	f000 f950 	bl	8003580 <RTC_Bcd2ToByte>
 80032e0:	4603      	mov	r3, r0
 80032e2:	461a      	mov	r2, r3
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	789b      	ldrb	r3, [r3, #2]
 80032ec:	4618      	mov	r0, r3
 80032ee:	f000 f947 	bl	8003580 <RTC_Bcd2ToByte>
 80032f2:	4603      	mov	r3, r0
 80032f4:	461a      	mov	r2, r3
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80032fa:	2300      	movs	r3, #0
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	3718      	adds	r7, #24
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003304:	b590      	push	{r4, r7, lr}
 8003306:	b087      	sub	sp, #28
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003316:	2b01      	cmp	r3, #1
 8003318:	d101      	bne.n	800331e <HAL_RTC_SetDate+0x1a>
 800331a:	2302      	movs	r3, #2
 800331c:	e075      	b.n	800340a <HAL_RTC_SetDate+0x106>
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2201      	movs	r2, #1
 8003322:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2202      	movs	r2, #2
 800332a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d10e      	bne.n	8003352 <HAL_RTC_SetDate+0x4e>
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	785b      	ldrb	r3, [r3, #1]
 8003338:	f003 0310 	and.w	r3, r3, #16
 800333c:	2b00      	cmp	r3, #0
 800333e:	d008      	beq.n	8003352 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	785b      	ldrb	r3, [r3, #1]
 8003344:	f023 0310 	bic.w	r3, r3, #16
 8003348:	b2db      	uxtb	r3, r3
 800334a:	330a      	adds	r3, #10
 800334c:	b2da      	uxtb	r2, r3
 800334e:	68bb      	ldr	r3, [r7, #8]
 8003350:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d11c      	bne.n	8003392 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	78db      	ldrb	r3, [r3, #3]
 800335c:	4618      	mov	r0, r3
 800335e:	f000 f8ef 	bl	8003540 <RTC_ByteToBcd2>
 8003362:	4603      	mov	r3, r0
 8003364:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	785b      	ldrb	r3, [r3, #1]
 800336a:	4618      	mov	r0, r3
 800336c:	f000 f8e8 	bl	8003540 <RTC_ByteToBcd2>
 8003370:	4603      	mov	r3, r0
 8003372:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8003374:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	789b      	ldrb	r3, [r3, #2]
 800337a:	4618      	mov	r0, r3
 800337c:	f000 f8e0 	bl	8003540 <RTC_ByteToBcd2>
 8003380:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003382:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800338c:	4313      	orrs	r3, r2
 800338e:	617b      	str	r3, [r7, #20]
 8003390:	e00e      	b.n	80033b0 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	78db      	ldrb	r3, [r3, #3]
 8003396:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	785b      	ldrb	r3, [r3, #1]
 800339c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800339e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80033a0:	68ba      	ldr	r2, [r7, #8]
 80033a2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80033a4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80033ac:	4313      	orrs	r3, r2
 80033ae:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	22ca      	movs	r2, #202	; 0xca
 80033b6:	625a      	str	r2, [r3, #36]	; 0x24
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2253      	movs	r2, #83	; 0x53
 80033be:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80033c0:	68f8      	ldr	r0, [r7, #12]
 80033c2:	f000 f84c 	bl	800345e <RTC_EnterInitMode>
 80033c6:	4603      	mov	r3, r0
 80033c8:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80033ca:	7cfb      	ldrb	r3, [r7, #19]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d10c      	bne.n	80033ea <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80033da:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80033de:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	f000 f86f 	bl	80034c4 <RTC_ExitInitMode>
 80033e6:	4603      	mov	r3, r0
 80033e8:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	22ff      	movs	r2, #255	; 0xff
 80033f0:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80033f2:	7cfb      	ldrb	r3, [r7, #19]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d103      	bne.n	8003400 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8003408:	7cfb      	ldrb	r3, [r7, #19]
}
 800340a:	4618      	mov	r0, r3
 800340c:	371c      	adds	r7, #28
 800340e:	46bd      	mov	sp, r7
 8003410:	bd90      	pop	{r4, r7, pc}

08003412 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003412:	b580      	push	{r7, lr}
 8003414:	b084      	sub	sp, #16
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68da      	ldr	r2, [r3, #12]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003428:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800342a:	f7fd ff69 	bl	8001300 <HAL_GetTick>
 800342e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003430:	e009      	b.n	8003446 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003432:	f7fd ff65 	bl	8001300 <HAL_GetTick>
 8003436:	4602      	mov	r2, r0
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003440:	d901      	bls.n	8003446 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e007      	b.n	8003456 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	f003 0320 	and.w	r3, r3, #32
 8003450:	2b00      	cmp	r3, #0
 8003452:	d0ee      	beq.n	8003432 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8003454:	2300      	movs	r3, #0
}
 8003456:	4618      	mov	r0, r3
 8003458:	3710      	adds	r7, #16
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}

0800345e <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800345e:	b580      	push	{r7, lr}
 8003460:	b084      	sub	sp, #16
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003466:	2300      	movs	r3, #0
 8003468:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003474:	2b00      	cmp	r3, #0
 8003476:	d120      	bne.n	80034ba <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f04f 32ff 	mov.w	r2, #4294967295
 8003480:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003482:	f7fd ff3d 	bl	8001300 <HAL_GetTick>
 8003486:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003488:	e00d      	b.n	80034a6 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800348a:	f7fd ff39 	bl	8001300 <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003498:	d905      	bls.n	80034a6 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2203      	movs	r2, #3
 80034a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d102      	bne.n	80034ba <RTC_EnterInitMode+0x5c>
 80034b4:	7bfb      	ldrb	r3, [r7, #15]
 80034b6:	2b03      	cmp	r3, #3
 80034b8:	d1e7      	bne.n	800348a <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 80034ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3710      	adds	r7, #16
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034cc:	2300      	movs	r3, #0
 80034ce:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80034d0:	4b1a      	ldr	r3, [pc, #104]	; (800353c <RTC_ExitInitMode+0x78>)
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	4a19      	ldr	r2, [pc, #100]	; (800353c <RTC_ExitInitMode+0x78>)
 80034d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034da:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80034dc:	4b17      	ldr	r3, [pc, #92]	; (800353c <RTC_ExitInitMode+0x78>)
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f003 0320 	and.w	r3, r3, #32
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d10c      	bne.n	8003502 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	f7ff ff92 	bl	8003412 <HAL_RTC_WaitForSynchro>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d01e      	beq.n	8003532 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2203      	movs	r2, #3
 80034f8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	73fb      	strb	r3, [r7, #15]
 8003500:	e017      	b.n	8003532 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003502:	4b0e      	ldr	r3, [pc, #56]	; (800353c <RTC_ExitInitMode+0x78>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	4a0d      	ldr	r2, [pc, #52]	; (800353c <RTC_ExitInitMode+0x78>)
 8003508:	f023 0320 	bic.w	r3, r3, #32
 800350c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f7ff ff7f 	bl	8003412 <HAL_RTC_WaitForSynchro>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d005      	beq.n	8003526 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2203      	movs	r2, #3
 800351e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003526:	4b05      	ldr	r3, [pc, #20]	; (800353c <RTC_ExitInitMode+0x78>)
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	4a04      	ldr	r2, [pc, #16]	; (800353c <RTC_ExitInitMode+0x78>)
 800352c:	f043 0320 	orr.w	r3, r3, #32
 8003530:	6093      	str	r3, [r2, #8]
  }

  return status;
 8003532:	7bfb      	ldrb	r3, [r7, #15]
}
 8003534:	4618      	mov	r0, r3
 8003536:	3710      	adds	r7, #16
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	40002800 	.word	0x40002800

08003540 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	4603      	mov	r3, r0
 8003548:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800354a:	2300      	movs	r3, #0
 800354c:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800354e:	79fb      	ldrb	r3, [r7, #7]
 8003550:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8003552:	e005      	b.n	8003560 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	3301      	adds	r3, #1
 8003558:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800355a:	7afb      	ldrb	r3, [r7, #11]
 800355c:	3b0a      	subs	r3, #10
 800355e:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8003560:	7afb      	ldrb	r3, [r7, #11]
 8003562:	2b09      	cmp	r3, #9
 8003564:	d8f6      	bhi.n	8003554 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	b2db      	uxtb	r3, r3
 800356a:	011b      	lsls	r3, r3, #4
 800356c:	b2da      	uxtb	r2, r3
 800356e:	7afb      	ldrb	r3, [r7, #11]
 8003570:	4313      	orrs	r3, r2
 8003572:	b2db      	uxtb	r3, r3
}
 8003574:	4618      	mov	r0, r3
 8003576:	3714      	adds	r7, #20
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr

08003580 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003580:	b480      	push	{r7}
 8003582:	b085      	sub	sp, #20
 8003584:	af00      	add	r7, sp, #0
 8003586:	4603      	mov	r3, r0
 8003588:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800358a:	79fb      	ldrb	r3, [r7, #7]
 800358c:	091b      	lsrs	r3, r3, #4
 800358e:	b2db      	uxtb	r3, r3
 8003590:	461a      	mov	r2, r3
 8003592:	0092      	lsls	r2, r2, #2
 8003594:	4413      	add	r3, r2
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800359a:	79fb      	ldrb	r3, [r7, #7]
 800359c:	f003 030f 	and.w	r3, r3, #15
 80035a0:	b2da      	uxtb	r2, r3
 80035a2:	7bfb      	ldrb	r3, [r7, #15]
 80035a4:	4413      	add	r3, r2
 80035a6:	b2db      	uxtb	r3, r3
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3714      	adds	r7, #20
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e095      	b.n	80036f2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d108      	bne.n	80035e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035d6:	d009      	beq.n	80035ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	61da      	str	r2, [r3, #28]
 80035de:	e005      	b.n	80035ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2200      	movs	r2, #0
 80035e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d106      	bne.n	800360c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f7fd fbaa 	bl	8000d60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2202      	movs	r2, #2
 8003610:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003622:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800362c:	d902      	bls.n	8003634 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800362e:	2300      	movs	r3, #0
 8003630:	60fb      	str	r3, [r7, #12]
 8003632:	e002      	b.n	800363a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003634:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003638:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003642:	d007      	beq.n	8003654 <HAL_SPI_Init+0xa0>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800364c:	d002      	beq.n	8003654 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2200      	movs	r2, #0
 8003652:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003664:	431a      	orrs	r2, r3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	431a      	orrs	r2, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	695b      	ldr	r3, [r3, #20]
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	431a      	orrs	r2, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003682:	431a      	orrs	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	69db      	ldr	r3, [r3, #28]
 8003688:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800368c:	431a      	orrs	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a1b      	ldr	r3, [r3, #32]
 8003692:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003696:	ea42 0103 	orr.w	r1, r2, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800369e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	430a      	orrs	r2, r1
 80036a8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	699b      	ldr	r3, [r3, #24]
 80036ae:	0c1b      	lsrs	r3, r3, #16
 80036b0:	f003 0204 	and.w	r2, r3, #4
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b8:	f003 0310 	and.w	r3, r3, #16
 80036bc:	431a      	orrs	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036c2:	f003 0308 	and.w	r3, r3, #8
 80036c6:	431a      	orrs	r2, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80036d0:	ea42 0103 	orr.w	r1, r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3710      	adds	r7, #16
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}

080036fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036fa:	b580      	push	{r7, lr}
 80036fc:	b088      	sub	sp, #32
 80036fe:	af00      	add	r7, sp, #0
 8003700:	60f8      	str	r0, [r7, #12]
 8003702:	60b9      	str	r1, [r7, #8]
 8003704:	603b      	str	r3, [r7, #0]
 8003706:	4613      	mov	r3, r2
 8003708:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800370a:	2300      	movs	r3, #0
 800370c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003714:	2b01      	cmp	r3, #1
 8003716:	d101      	bne.n	800371c <HAL_SPI_Transmit+0x22>
 8003718:	2302      	movs	r3, #2
 800371a:	e158      	b.n	80039ce <HAL_SPI_Transmit+0x2d4>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003724:	f7fd fdec 	bl	8001300 <HAL_GetTick>
 8003728:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800372a:	88fb      	ldrh	r3, [r7, #6]
 800372c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003734:	b2db      	uxtb	r3, r3
 8003736:	2b01      	cmp	r3, #1
 8003738:	d002      	beq.n	8003740 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800373a:	2302      	movs	r3, #2
 800373c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800373e:	e13d      	b.n	80039bc <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d002      	beq.n	800374c <HAL_SPI_Transmit+0x52>
 8003746:	88fb      	ldrh	r3, [r7, #6]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d102      	bne.n	8003752 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003750:	e134      	b.n	80039bc <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2203      	movs	r2, #3
 8003756:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2200      	movs	r2, #0
 800375e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	68ba      	ldr	r2, [r7, #8]
 8003764:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	88fa      	ldrh	r2, [r7, #6]
 800376a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	88fa      	ldrh	r2, [r7, #6]
 8003770:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2200      	movs	r2, #0
 8003784:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2200      	movs	r2, #0
 8003792:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800379c:	d10f      	bne.n	80037be <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80037bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037c8:	2b40      	cmp	r3, #64	; 0x40
 80037ca:	d007      	beq.n	80037dc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80037da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80037e4:	d94b      	bls.n	800387e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d002      	beq.n	80037f4 <HAL_SPI_Transmit+0xfa>
 80037ee:	8afb      	ldrh	r3, [r7, #22]
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d13e      	bne.n	8003872 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037f8:	881a      	ldrh	r2, [r3, #0]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003804:	1c9a      	adds	r2, r3, #2
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800380e:	b29b      	uxth	r3, r3
 8003810:	3b01      	subs	r3, #1
 8003812:	b29a      	uxth	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003818:	e02b      	b.n	8003872 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b02      	cmp	r3, #2
 8003826:	d112      	bne.n	800384e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800382c:	881a      	ldrh	r2, [r3, #0]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003838:	1c9a      	adds	r2, r3, #2
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003842:	b29b      	uxth	r3, r3
 8003844:	3b01      	subs	r3, #1
 8003846:	b29a      	uxth	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800384c:	e011      	b.n	8003872 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800384e:	f7fd fd57 	bl	8001300 <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	69bb      	ldr	r3, [r7, #24]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	683a      	ldr	r2, [r7, #0]
 800385a:	429a      	cmp	r2, r3
 800385c:	d803      	bhi.n	8003866 <HAL_SPI_Transmit+0x16c>
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003864:	d102      	bne.n	800386c <HAL_SPI_Transmit+0x172>
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d102      	bne.n	8003872 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003870:	e0a4      	b.n	80039bc <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003876:	b29b      	uxth	r3, r3
 8003878:	2b00      	cmp	r3, #0
 800387a:	d1ce      	bne.n	800381a <HAL_SPI_Transmit+0x120>
 800387c:	e07c      	b.n	8003978 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d002      	beq.n	800388c <HAL_SPI_Transmit+0x192>
 8003886:	8afb      	ldrh	r3, [r7, #22]
 8003888:	2b01      	cmp	r3, #1
 800388a:	d170      	bne.n	800396e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003890:	b29b      	uxth	r3, r3
 8003892:	2b01      	cmp	r3, #1
 8003894:	d912      	bls.n	80038bc <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800389a:	881a      	ldrh	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038a6:	1c9a      	adds	r2, r3, #2
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	3b02      	subs	r3, #2
 80038b4:	b29a      	uxth	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80038ba:	e058      	b.n	800396e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	330c      	adds	r3, #12
 80038c6:	7812      	ldrb	r2, [r2, #0]
 80038c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ce:	1c5a      	adds	r2, r3, #1
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038d8:	b29b      	uxth	r3, r3
 80038da:	3b01      	subs	r3, #1
 80038dc:	b29a      	uxth	r2, r3
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80038e2:	e044      	b.n	800396e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f003 0302 	and.w	r3, r3, #2
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d12b      	bne.n	800394a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d912      	bls.n	8003922 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003900:	881a      	ldrh	r2, [r3, #0]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800390c:	1c9a      	adds	r2, r3, #2
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003916:	b29b      	uxth	r3, r3
 8003918:	3b02      	subs	r3, #2
 800391a:	b29a      	uxth	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003920:	e025      	b.n	800396e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	330c      	adds	r3, #12
 800392c:	7812      	ldrb	r2, [r2, #0]
 800392e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003934:	1c5a      	adds	r2, r3, #1
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800393e:	b29b      	uxth	r3, r3
 8003940:	3b01      	subs	r3, #1
 8003942:	b29a      	uxth	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003948:	e011      	b.n	800396e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800394a:	f7fd fcd9 	bl	8001300 <HAL_GetTick>
 800394e:	4602      	mov	r2, r0
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	683a      	ldr	r2, [r7, #0]
 8003956:	429a      	cmp	r2, r3
 8003958:	d803      	bhi.n	8003962 <HAL_SPI_Transmit+0x268>
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003960:	d102      	bne.n	8003968 <HAL_SPI_Transmit+0x26e>
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d102      	bne.n	800396e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800396c:	e026      	b.n	80039bc <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003972:	b29b      	uxth	r3, r3
 8003974:	2b00      	cmp	r3, #0
 8003976:	d1b5      	bne.n	80038e4 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	6839      	ldr	r1, [r7, #0]
 800397c:	68f8      	ldr	r0, [r7, #12]
 800397e:	f000 f949 	bl	8003c14 <SPI_EndRxTxTransaction>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d002      	beq.n	800398e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2220      	movs	r2, #32
 800398c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10a      	bne.n	80039ac <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003996:	2300      	movs	r3, #0
 8003998:	613b      	str	r3, [r7, #16]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	613b      	str	r3, [r7, #16]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	613b      	str	r3, [r7, #16]
 80039aa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d002      	beq.n	80039ba <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	77fb      	strb	r3, [r7, #31]
 80039b8:	e000      	b.n	80039bc <HAL_SPI_Transmit+0x2c2>
  }

error:
 80039ba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2201      	movs	r2, #1
 80039c0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80039cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3720      	adds	r7, #32
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
	...

080039d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b088      	sub	sp, #32
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	603b      	str	r3, [r7, #0]
 80039e4:	4613      	mov	r3, r2
 80039e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80039e8:	f7fd fc8a 	bl	8001300 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039f0:	1a9b      	subs	r3, r3, r2
 80039f2:	683a      	ldr	r2, [r7, #0]
 80039f4:	4413      	add	r3, r2
 80039f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80039f8:	f7fd fc82 	bl	8001300 <HAL_GetTick>
 80039fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80039fe:	4b39      	ldr	r3, [pc, #228]	; (8003ae4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	015b      	lsls	r3, r3, #5
 8003a04:	0d1b      	lsrs	r3, r3, #20
 8003a06:	69fa      	ldr	r2, [r7, #28]
 8003a08:	fb02 f303 	mul.w	r3, r2, r3
 8003a0c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a0e:	e054      	b.n	8003aba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a16:	d050      	beq.n	8003aba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a18:	f7fd fc72 	bl	8001300 <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	69fa      	ldr	r2, [r7, #28]
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d902      	bls.n	8003a2e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d13d      	bne.n	8003aaa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	685a      	ldr	r2, [r3, #4]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003a3c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a46:	d111      	bne.n	8003a6c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a50:	d004      	beq.n	8003a5c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a5a:	d107      	bne.n	8003a6c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a6a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a74:	d10f      	bne.n	8003a96 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a84:	601a      	str	r2, [r3, #0]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a94:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e017      	b.n	8003ada <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	689a      	ldr	r2, [r3, #8]
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	68ba      	ldr	r2, [r7, #8]
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	bf0c      	ite	eq
 8003aca:	2301      	moveq	r3, #1
 8003acc:	2300      	movne	r3, #0
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	79fb      	ldrb	r3, [r7, #7]
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d19b      	bne.n	8003a10 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003ad8:	2300      	movs	r3, #0
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3720      	adds	r7, #32
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	20000004 	.word	0x20000004

08003ae8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b08a      	sub	sp, #40	; 0x28
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
 8003af4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003af6:	2300      	movs	r3, #0
 8003af8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003afa:	f7fd fc01 	bl	8001300 <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b02:	1a9b      	subs	r3, r3, r2
 8003b04:	683a      	ldr	r2, [r7, #0]
 8003b06:	4413      	add	r3, r2
 8003b08:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003b0a:	f7fd fbf9 	bl	8001300 <HAL_GetTick>
 8003b0e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	330c      	adds	r3, #12
 8003b16:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003b18:	4b3d      	ldr	r3, [pc, #244]	; (8003c10 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	4413      	add	r3, r2
 8003b22:	00da      	lsls	r2, r3, #3
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	0d1b      	lsrs	r3, r3, #20
 8003b28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b2a:	fb02 f303 	mul.w	r3, r2, r3
 8003b2e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003b30:	e060      	b.n	8003bf4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003b38:	d107      	bne.n	8003b4a <SPI_WaitFifoStateUntilTimeout+0x62>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d104      	bne.n	8003b4a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003b48:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b50:	d050      	beq.n	8003bf4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b52:	f7fd fbd5 	bl	8001300 <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	6a3b      	ldr	r3, [r7, #32]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d902      	bls.n	8003b68 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d13d      	bne.n	8003be4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	685a      	ldr	r2, [r3, #4]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003b76:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b80:	d111      	bne.n	8003ba6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b8a:	d004      	beq.n	8003b96 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b94:	d107      	bne.n	8003ba6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ba4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003baa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bae:	d10f      	bne.n	8003bd0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003bbe:	601a      	str	r2, [r3, #0]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	681a      	ldr	r2, [r3, #0]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003bce:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e010      	b.n	8003c06 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d101      	bne.n	8003bee <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003bea:	2300      	movs	r3, #0
 8003bec:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	689a      	ldr	r2, [r3, #8]
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	429a      	cmp	r2, r3
 8003c02:	d196      	bne.n	8003b32 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003c04:	2300      	movs	r3, #0
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3728      	adds	r7, #40	; 0x28
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	20000004 	.word	0x20000004

08003c14 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b086      	sub	sp, #24
 8003c18:	af02      	add	r7, sp, #8
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	9300      	str	r3, [sp, #0]
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	f7ff ff5b 	bl	8003ae8 <SPI_WaitFifoStateUntilTimeout>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d007      	beq.n	8003c48 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c3c:	f043 0220 	orr.w	r2, r3, #32
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e027      	b.n	8003c98 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	9300      	str	r3, [sp, #0]
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	2180      	movs	r1, #128	; 0x80
 8003c52:	68f8      	ldr	r0, [r7, #12]
 8003c54:	f7ff fec0 	bl	80039d8 <SPI_WaitFlagStateUntilTimeout>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d007      	beq.n	8003c6e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c62:	f043 0220 	orr.w	r2, r3, #32
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e014      	b.n	8003c98 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003c7a:	68f8      	ldr	r0, [r7, #12]
 8003c7c:	f7ff ff34 	bl	8003ae8 <SPI_WaitFifoStateUntilTimeout>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d007      	beq.n	8003c96 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c8a:	f043 0220 	orr.w	r2, r3, #32
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e000      	b.n	8003c98 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003c96:	2300      	movs	r3, #0
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3710      	adds	r7, #16
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}

08003ca0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d101      	bne.n	8003cb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e040      	b.n	8003d34 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d106      	bne.n	8003cc8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f7fd f9f8 	bl	80010b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2224      	movs	r2, #36	; 0x24
 8003ccc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f022 0201 	bic.w	r2, r2, #1
 8003cdc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 fc8a 	bl	80045f8 <UART_SetConfig>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d101      	bne.n	8003cee <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e022      	b.n	8003d34 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d002      	beq.n	8003cfc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	f000 ff08 	bl	8004b0c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	685a      	ldr	r2, [r3, #4]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d0a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	689a      	ldr	r2, [r3, #8]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d1a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f042 0201 	orr.w	r2, r2, #1
 8003d2a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d2c:	6878      	ldr	r0, [r7, #4]
 8003d2e:	f000 ff8f 	bl	8004c50 <UART_CheckIdleState>
 8003d32:	4603      	mov	r3, r0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3708      	adds	r7, #8
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b08a      	sub	sp, #40	; 0x28
 8003d40:	af02      	add	r7, sp, #8
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	603b      	str	r3, [r7, #0]
 8003d48:	4613      	mov	r3, r2
 8003d4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d50:	2b20      	cmp	r3, #32
 8003d52:	f040 8082 	bne.w	8003e5a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d002      	beq.n	8003d62 <HAL_UART_Transmit+0x26>
 8003d5c:	88fb      	ldrh	r3, [r7, #6]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d101      	bne.n	8003d66 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e07a      	b.n	8003e5c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d101      	bne.n	8003d74 <HAL_UART_Transmit+0x38>
 8003d70:	2302      	movs	r3, #2
 8003d72:	e073      	b.n	8003e5c <HAL_UART_Transmit+0x120>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2221      	movs	r2, #33	; 0x21
 8003d88:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d8a:	f7fd fab9 	bl	8001300 <HAL_GetTick>
 8003d8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	88fa      	ldrh	r2, [r7, #6]
 8003d94:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	88fa      	ldrh	r2, [r7, #6]
 8003d9c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003da8:	d108      	bne.n	8003dbc <HAL_UART_Transmit+0x80>
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d104      	bne.n	8003dbc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003db2:	2300      	movs	r3, #0
 8003db4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	61bb      	str	r3, [r7, #24]
 8003dba:	e003      	b.n	8003dc4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003dcc:	e02d      	b.n	8003e2a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	9300      	str	r3, [sp, #0]
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	2180      	movs	r1, #128	; 0x80
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f000 ff82 	bl	8004ce2 <UART_WaitOnFlagUntilTimeout>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d001      	beq.n	8003de8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e039      	b.n	8003e5c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10b      	bne.n	8003e06 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	881a      	ldrh	r2, [r3, #0]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003dfa:	b292      	uxth	r2, r2
 8003dfc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	3302      	adds	r3, #2
 8003e02:	61bb      	str	r3, [r7, #24]
 8003e04:	e008      	b.n	8003e18 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	781a      	ldrb	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	b292      	uxth	r2, r2
 8003e10:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	3301      	adds	r3, #1
 8003e16:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	3b01      	subs	r3, #1
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1cb      	bne.n	8003dce <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	9300      	str	r3, [sp, #0]
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	2140      	movs	r1, #64	; 0x40
 8003e40:	68f8      	ldr	r0, [r7, #12]
 8003e42:	f000 ff4e 	bl	8004ce2 <UART_WaitOnFlagUntilTimeout>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d001      	beq.n	8003e50 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003e4c:	2303      	movs	r3, #3
 8003e4e:	e005      	b.n	8003e5c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2220      	movs	r2, #32
 8003e54:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003e56:	2300      	movs	r3, #0
 8003e58:	e000      	b.n	8003e5c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003e5a:	2302      	movs	r3, #2
  }
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3720      	adds	r7, #32
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b08a      	sub	sp, #40	; 0x28
 8003e68:	af02      	add	r7, sp, #8
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	603b      	str	r3, [r7, #0]
 8003e70:	4613      	mov	r3, r2
 8003e72:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e78:	2b20      	cmp	r3, #32
 8003e7a:	f040 80bf 	bne.w	8003ffc <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d002      	beq.n	8003e8a <HAL_UART_Receive+0x26>
 8003e84:	88fb      	ldrh	r3, [r7, #6]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d101      	bne.n	8003e8e <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e0b7      	b.n	8003ffe <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d101      	bne.n	8003e9c <HAL_UART_Receive+0x38>
 8003e98:	2302      	movs	r3, #2
 8003e9a:	e0b0      	b.n	8003ffe <HAL_UART_Receive+0x19a>
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2222      	movs	r2, #34	; 0x22
 8003eb0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003eb8:	f7fd fa22 	bl	8001300 <HAL_GetTick>
 8003ebc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	88fa      	ldrh	r2, [r7, #6]
 8003ec2:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	88fa      	ldrh	r2, [r7, #6]
 8003eca:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ed6:	d10e      	bne.n	8003ef6 <HAL_UART_Receive+0x92>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	691b      	ldr	r3, [r3, #16]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d105      	bne.n	8003eec <HAL_UART_Receive+0x88>
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003ee6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003eea:	e02d      	b.n	8003f48 <HAL_UART_Receive+0xe4>
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	22ff      	movs	r2, #255	; 0xff
 8003ef0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003ef4:	e028      	b.n	8003f48 <HAL_UART_Receive+0xe4>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d10d      	bne.n	8003f1a <HAL_UART_Receive+0xb6>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	691b      	ldr	r3, [r3, #16]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d104      	bne.n	8003f10 <HAL_UART_Receive+0xac>
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	22ff      	movs	r2, #255	; 0xff
 8003f0a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f0e:	e01b      	b.n	8003f48 <HAL_UART_Receive+0xe4>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	227f      	movs	r2, #127	; 0x7f
 8003f14:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f18:	e016      	b.n	8003f48 <HAL_UART_Receive+0xe4>
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f22:	d10d      	bne.n	8003f40 <HAL_UART_Receive+0xdc>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d104      	bne.n	8003f36 <HAL_UART_Receive+0xd2>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	227f      	movs	r2, #127	; 0x7f
 8003f30:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f34:	e008      	b.n	8003f48 <HAL_UART_Receive+0xe4>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	223f      	movs	r2, #63	; 0x3f
 8003f3a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f3e:	e003      	b.n	8003f48 <HAL_UART_Receive+0xe4>
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003f4e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f58:	d108      	bne.n	8003f6c <HAL_UART_Receive+0x108>
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	691b      	ldr	r3, [r3, #16]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d104      	bne.n	8003f6c <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8003f62:	2300      	movs	r3, #0
 8003f64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	61bb      	str	r3, [r7, #24]
 8003f6a:	e003      	b.n	8003f74 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f70:	2300      	movs	r3, #0
 8003f72:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003f7c:	e033      	b.n	8003fe6 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	9300      	str	r3, [sp, #0]
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	2200      	movs	r2, #0
 8003f86:	2120      	movs	r1, #32
 8003f88:	68f8      	ldr	r0, [r7, #12]
 8003f8a:	f000 feaa 	bl	8004ce2 <UART_WaitOnFlagUntilTimeout>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d001      	beq.n	8003f98 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	e032      	b.n	8003ffe <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8003f98:	69fb      	ldr	r3, [r7, #28]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d10c      	bne.n	8003fb8 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003fa4:	b29a      	uxth	r2, r3
 8003fa6:	8a7b      	ldrh	r3, [r7, #18]
 8003fa8:	4013      	ands	r3, r2
 8003faa:	b29a      	uxth	r2, r3
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	3302      	adds	r3, #2
 8003fb4:	61bb      	str	r3, [r7, #24]
 8003fb6:	e00d      	b.n	8003fd4 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	b2da      	uxtb	r2, r3
 8003fc2:	8a7b      	ldrh	r3, [r7, #18]
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	b2da      	uxtb	r2, r3
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	b29a      	uxth	r2, r3
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1c5      	bne.n	8003f7e <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2220      	movs	r2, #32
 8003ff6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	e000      	b.n	8003ffe <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8003ffc:	2302      	movs	r3, #2
  }
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3720      	adds	r7, #32
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
	...

08004008 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b0ba      	sub	sp, #232	; 0xe8
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	69db      	ldr	r3, [r3, #28]
 8004016:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800402e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8004032:	f640 030f 	movw	r3, #2063	; 0x80f
 8004036:	4013      	ands	r3, r2
 8004038:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800403c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004040:	2b00      	cmp	r3, #0
 8004042:	d115      	bne.n	8004070 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004044:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004048:	f003 0320 	and.w	r3, r3, #32
 800404c:	2b00      	cmp	r3, #0
 800404e:	d00f      	beq.n	8004070 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004050:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004054:	f003 0320 	and.w	r3, r3, #32
 8004058:	2b00      	cmp	r3, #0
 800405a:	d009      	beq.n	8004070 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004060:	2b00      	cmp	r3, #0
 8004062:	f000 82a6 	beq.w	80045b2 <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	4798      	blx	r3
      }
      return;
 800406e:	e2a0      	b.n	80045b2 <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004070:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004074:	2b00      	cmp	r3, #0
 8004076:	f000 8117 	beq.w	80042a8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800407a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800407e:	f003 0301 	and.w	r3, r3, #1
 8004082:	2b00      	cmp	r3, #0
 8004084:	d106      	bne.n	8004094 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004086:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800408a:	4b85      	ldr	r3, [pc, #532]	; (80042a0 <HAL_UART_IRQHandler+0x298>)
 800408c:	4013      	ands	r3, r2
 800408e:	2b00      	cmp	r3, #0
 8004090:	f000 810a 	beq.w	80042a8 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004094:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004098:	f003 0301 	and.w	r3, r3, #1
 800409c:	2b00      	cmp	r3, #0
 800409e:	d011      	beq.n	80040c4 <HAL_UART_IRQHandler+0xbc>
 80040a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d00b      	beq.n	80040c4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2201      	movs	r2, #1
 80040b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80040ba:	f043 0201 	orr.w	r2, r3, #1
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80040c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040c8:	f003 0302 	and.w	r3, r3, #2
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d011      	beq.n	80040f4 <HAL_UART_IRQHandler+0xec>
 80040d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80040d4:	f003 0301 	and.w	r3, r3, #1
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00b      	beq.n	80040f4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2202      	movs	r2, #2
 80040e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80040ea:	f043 0204 	orr.w	r2, r3, #4
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80040f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040f8:	f003 0304 	and.w	r3, r3, #4
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d011      	beq.n	8004124 <HAL_UART_IRQHandler+0x11c>
 8004100:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004104:	f003 0301 	and.w	r3, r3, #1
 8004108:	2b00      	cmp	r3, #0
 800410a:	d00b      	beq.n	8004124 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2204      	movs	r2, #4
 8004112:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800411a:	f043 0202 	orr.w	r2, r3, #2
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004124:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004128:	f003 0308 	and.w	r3, r3, #8
 800412c:	2b00      	cmp	r3, #0
 800412e:	d017      	beq.n	8004160 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004130:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004134:	f003 0320 	and.w	r3, r3, #32
 8004138:	2b00      	cmp	r3, #0
 800413a:	d105      	bne.n	8004148 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800413c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004140:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004144:	2b00      	cmp	r3, #0
 8004146:	d00b      	beq.n	8004160 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2208      	movs	r2, #8
 800414e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004156:	f043 0208 	orr.w	r2, r3, #8
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004160:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004164:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004168:	2b00      	cmp	r3, #0
 800416a:	d012      	beq.n	8004192 <HAL_UART_IRQHandler+0x18a>
 800416c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004170:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004174:	2b00      	cmp	r3, #0
 8004176:	d00c      	beq.n	8004192 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004180:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004188:	f043 0220 	orr.w	r2, r3, #32
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004198:	2b00      	cmp	r3, #0
 800419a:	f000 820c 	beq.w	80045b6 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800419e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041a2:	f003 0320 	and.w	r3, r3, #32
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d00d      	beq.n	80041c6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80041aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041ae:	f003 0320 	and.w	r3, r3, #32
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d007      	beq.n	80041c6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d003      	beq.n	80041c6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80041cc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041da:	2b40      	cmp	r3, #64	; 0x40
 80041dc:	d005      	beq.n	80041ea <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80041de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80041e2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d04f      	beq.n	800428a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 fe3d 	bl	8004e6a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041fa:	2b40      	cmp	r3, #64	; 0x40
 80041fc:	d141      	bne.n	8004282 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	3308      	adds	r3, #8
 8004204:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004208:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800420c:	e853 3f00 	ldrex	r3, [r3]
 8004210:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004214:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004218:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800421c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	3308      	adds	r3, #8
 8004226:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800422a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800422e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004232:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004236:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800423a:	e841 2300 	strex	r3, r2, [r1]
 800423e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004242:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1d9      	bne.n	80041fe <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800424e:	2b00      	cmp	r3, #0
 8004250:	d013      	beq.n	800427a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004256:	4a13      	ldr	r2, [pc, #76]	; (80042a4 <HAL_UART_IRQHandler+0x29c>)
 8004258:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800425e:	4618      	mov	r0, r3
 8004260:	f7fd f9cd 	bl	80015fe <HAL_DMA_Abort_IT>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d017      	beq.n	800429a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800426e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8004274:	4610      	mov	r0, r2
 8004276:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004278:	e00f      	b.n	800429a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f000 f9a6 	bl	80045cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004280:	e00b      	b.n	800429a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f000 f9a2 	bl	80045cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004288:	e007      	b.n	800429a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 f99e 	bl	80045cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8004298:	e18d      	b.n	80045b6 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800429a:	bf00      	nop
    return;
 800429c:	e18b      	b.n	80045b6 <HAL_UART_IRQHandler+0x5ae>
 800429e:	bf00      	nop
 80042a0:	04000120 	.word	0x04000120
 80042a4:	08004f31 	.word	0x08004f31

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	f040 8146 	bne.w	800453e <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80042b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80042b6:	f003 0310 	and.w	r3, r3, #16
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f000 813f 	beq.w	800453e <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80042c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80042c4:	f003 0310 	and.w	r3, r3, #16
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	f000 8138 	beq.w	800453e <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2210      	movs	r2, #16
 80042d4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042e0:	2b40      	cmp	r3, #64	; 0x40
 80042e2:	f040 80b4 	bne.w	800444e <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80042f2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	f000 815f 	beq.w	80045ba <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004302:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004306:	429a      	cmp	r2, r3
 8004308:	f080 8157 	bcs.w	80045ba <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004312:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0320 	and.w	r3, r3, #32
 8004322:	2b00      	cmp	r3, #0
 8004324:	f040 8085 	bne.w	8004432 <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004330:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004334:	e853 3f00 	ldrex	r3, [r3]
 8004338:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800433c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004340:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004344:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	461a      	mov	r2, r3
 800434e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004352:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004356:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800435a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800435e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004362:	e841 2300 	strex	r3, r2, [r1]
 8004366:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800436a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1da      	bne.n	8004328 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	3308      	adds	r3, #8
 8004378:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800437a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800437c:	e853 3f00 	ldrex	r3, [r3]
 8004380:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004382:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004384:	f023 0301 	bic.w	r3, r3, #1
 8004388:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	3308      	adds	r3, #8
 8004392:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004396:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800439a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800439c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800439e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80043a2:	e841 2300 	strex	r3, r2, [r1]
 80043a6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80043a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1e1      	bne.n	8004372 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	3308      	adds	r3, #8
 80043b4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043b8:	e853 3f00 	ldrex	r3, [r3]
 80043bc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80043be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	3308      	adds	r3, #8
 80043ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80043d2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80043d4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80043d8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80043da:	e841 2300 	strex	r3, r2, [r1]
 80043de:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80043e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d1e3      	bne.n	80043ae <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2220      	movs	r2, #32
 80043ea:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043fa:	e853 3f00 	ldrex	r3, [r3]
 80043fe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004400:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004402:	f023 0310 	bic.w	r3, r3, #16
 8004406:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	461a      	mov	r2, r3
 8004410:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004414:	65bb      	str	r3, [r7, #88]	; 0x58
 8004416:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004418:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800441a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800441c:	e841 2300 	strex	r3, r2, [r1]
 8004420:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004422:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004424:	2b00      	cmp	r3, #0
 8004426:	d1e4      	bne.n	80043f2 <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800442c:	4618      	mov	r0, r3
 800442e:	f7fd f8a8 	bl	8001582 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800443e:	b29b      	uxth	r3, r3
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	b29b      	uxth	r3, r3
 8004444:	4619      	mov	r1, r3
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f000 f8ca 	bl	80045e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800444c:	e0b5      	b.n	80045ba <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800445a:	b29b      	uxth	r3, r3
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004468:	b29b      	uxth	r3, r3
 800446a:	2b00      	cmp	r3, #0
 800446c:	f000 80a7 	beq.w	80045be <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8004470:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004474:	2b00      	cmp	r3, #0
 8004476:	f000 80a2 	beq.w	80045be <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004482:	e853 3f00 	ldrex	r3, [r3]
 8004486:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004488:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800448a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800448e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	461a      	mov	r2, r3
 8004498:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800449c:	647b      	str	r3, [r7, #68]	; 0x44
 800449e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80044a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80044a4:	e841 2300 	strex	r3, r2, [r1]
 80044a8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80044aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d1e4      	bne.n	800447a <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	3308      	adds	r3, #8
 80044b6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ba:	e853 3f00 	ldrex	r3, [r3]
 80044be:	623b      	str	r3, [r7, #32]
   return(result);
 80044c0:	6a3b      	ldr	r3, [r7, #32]
 80044c2:	f023 0301 	bic.w	r3, r3, #1
 80044c6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	3308      	adds	r3, #8
 80044d0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80044d4:	633a      	str	r2, [r7, #48]	; 0x30
 80044d6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80044da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044dc:	e841 2300 	strex	r3, r2, [r1]
 80044e0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80044e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d1e3      	bne.n	80044b0 <HAL_UART_IRQHandler+0x4a8>
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2220      	movs	r2, #32
 80044ec:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	e853 3f00 	ldrex	r3, [r3]
 8004506:	60fb      	str	r3, [r7, #12]
   return(result);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f023 0310 	bic.w	r3, r3, #16
 800450e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	461a      	mov	r2, r3
 8004518:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800451c:	61fb      	str	r3, [r7, #28]
 800451e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004520:	69b9      	ldr	r1, [r7, #24]
 8004522:	69fa      	ldr	r2, [r7, #28]
 8004524:	e841 2300 	strex	r3, r2, [r1]
 8004528:	617b      	str	r3, [r7, #20]
   return(result);
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d1e4      	bne.n	80044fa <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004530:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004534:	4619      	mov	r1, r3
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 f852 	bl	80045e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800453c:	e03f      	b.n	80045be <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800453e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004542:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004546:	2b00      	cmp	r3, #0
 8004548:	d00e      	beq.n	8004568 <HAL_UART_IRQHandler+0x560>
 800454a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800454e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d008      	beq.n	8004568 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800455e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 fd25 	bl	8004fb0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004566:	e02d      	b.n	80045c4 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004568:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800456c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00e      	beq.n	8004592 <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004574:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004578:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800457c:	2b00      	cmp	r3, #0
 800457e:	d008      	beq.n	8004592 <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004584:	2b00      	cmp	r3, #0
 8004586:	d01c      	beq.n	80045c2 <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	4798      	blx	r3
    }
    return;
 8004590:	e017      	b.n	80045c2 <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800459a:	2b00      	cmp	r3, #0
 800459c:	d012      	beq.n	80045c4 <HAL_UART_IRQHandler+0x5bc>
 800459e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d00c      	beq.n	80045c4 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 fcd6 	bl	8004f5c <UART_EndTransmit_IT>
    return;
 80045b0:	e008      	b.n	80045c4 <HAL_UART_IRQHandler+0x5bc>
      return;
 80045b2:	bf00      	nop
 80045b4:	e006      	b.n	80045c4 <HAL_UART_IRQHandler+0x5bc>
    return;
 80045b6:	bf00      	nop
 80045b8:	e004      	b.n	80045c4 <HAL_UART_IRQHandler+0x5bc>
      return;
 80045ba:	bf00      	nop
 80045bc:	e002      	b.n	80045c4 <HAL_UART_IRQHandler+0x5bc>
      return;
 80045be:	bf00      	nop
 80045c0:	e000      	b.n	80045c4 <HAL_UART_IRQHandler+0x5bc>
    return;
 80045c2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80045c4:	37e8      	adds	r7, #232	; 0xe8
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop

080045cc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80045d4:	bf00      	nop
 80045d6:	370c      	adds	r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	460b      	mov	r3, r1
 80045ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80045ec:	bf00      	nop
 80045ee:	370c      	adds	r7, #12
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr

080045f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045f8:	b5b0      	push	{r4, r5, r7, lr}
 80045fa:	b088      	sub	sp, #32
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004600:	2300      	movs	r3, #0
 8004602:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	689a      	ldr	r2, [r3, #8]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	691b      	ldr	r3, [r3, #16]
 800460c:	431a      	orrs	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	695b      	ldr	r3, [r3, #20]
 8004612:	431a      	orrs	r2, r3
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	69db      	ldr	r3, [r3, #28]
 8004618:	4313      	orrs	r3, r2
 800461a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	4bad      	ldr	r3, [pc, #692]	; (80048d8 <UART_SetConfig+0x2e0>)
 8004624:	4013      	ands	r3, r2
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	6812      	ldr	r2, [r2, #0]
 800462a:	69f9      	ldr	r1, [r7, #28]
 800462c:	430b      	orrs	r3, r1
 800462e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	68da      	ldr	r2, [r3, #12]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	430a      	orrs	r2, r1
 8004644:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	699b      	ldr	r3, [r3, #24]
 800464a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4aa2      	ldr	r2, [pc, #648]	; (80048dc <UART_SetConfig+0x2e4>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d004      	beq.n	8004660 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	69fa      	ldr	r2, [r7, #28]
 800465c:	4313      	orrs	r3, r2
 800465e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	69fa      	ldr	r2, [r7, #28]
 8004670:	430a      	orrs	r2, r1
 8004672:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a99      	ldr	r2, [pc, #612]	; (80048e0 <UART_SetConfig+0x2e8>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d121      	bne.n	80046c2 <UART_SetConfig+0xca>
 800467e:	4b99      	ldr	r3, [pc, #612]	; (80048e4 <UART_SetConfig+0x2ec>)
 8004680:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004684:	f003 0303 	and.w	r3, r3, #3
 8004688:	2b03      	cmp	r3, #3
 800468a:	d817      	bhi.n	80046bc <UART_SetConfig+0xc4>
 800468c:	a201      	add	r2, pc, #4	; (adr r2, 8004694 <UART_SetConfig+0x9c>)
 800468e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004692:	bf00      	nop
 8004694:	080046a5 	.word	0x080046a5
 8004698:	080046b1 	.word	0x080046b1
 800469c:	080046ab 	.word	0x080046ab
 80046a0:	080046b7 	.word	0x080046b7
 80046a4:	2301      	movs	r3, #1
 80046a6:	76fb      	strb	r3, [r7, #27]
 80046a8:	e0e7      	b.n	800487a <UART_SetConfig+0x282>
 80046aa:	2302      	movs	r3, #2
 80046ac:	76fb      	strb	r3, [r7, #27]
 80046ae:	e0e4      	b.n	800487a <UART_SetConfig+0x282>
 80046b0:	2304      	movs	r3, #4
 80046b2:	76fb      	strb	r3, [r7, #27]
 80046b4:	e0e1      	b.n	800487a <UART_SetConfig+0x282>
 80046b6:	2308      	movs	r3, #8
 80046b8:	76fb      	strb	r3, [r7, #27]
 80046ba:	e0de      	b.n	800487a <UART_SetConfig+0x282>
 80046bc:	2310      	movs	r3, #16
 80046be:	76fb      	strb	r3, [r7, #27]
 80046c0:	e0db      	b.n	800487a <UART_SetConfig+0x282>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a88      	ldr	r2, [pc, #544]	; (80048e8 <UART_SetConfig+0x2f0>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d132      	bne.n	8004732 <UART_SetConfig+0x13a>
 80046cc:	4b85      	ldr	r3, [pc, #532]	; (80048e4 <UART_SetConfig+0x2ec>)
 80046ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046d2:	f003 030c 	and.w	r3, r3, #12
 80046d6:	2b0c      	cmp	r3, #12
 80046d8:	d828      	bhi.n	800472c <UART_SetConfig+0x134>
 80046da:	a201      	add	r2, pc, #4	; (adr r2, 80046e0 <UART_SetConfig+0xe8>)
 80046dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e0:	08004715 	.word	0x08004715
 80046e4:	0800472d 	.word	0x0800472d
 80046e8:	0800472d 	.word	0x0800472d
 80046ec:	0800472d 	.word	0x0800472d
 80046f0:	08004721 	.word	0x08004721
 80046f4:	0800472d 	.word	0x0800472d
 80046f8:	0800472d 	.word	0x0800472d
 80046fc:	0800472d 	.word	0x0800472d
 8004700:	0800471b 	.word	0x0800471b
 8004704:	0800472d 	.word	0x0800472d
 8004708:	0800472d 	.word	0x0800472d
 800470c:	0800472d 	.word	0x0800472d
 8004710:	08004727 	.word	0x08004727
 8004714:	2300      	movs	r3, #0
 8004716:	76fb      	strb	r3, [r7, #27]
 8004718:	e0af      	b.n	800487a <UART_SetConfig+0x282>
 800471a:	2302      	movs	r3, #2
 800471c:	76fb      	strb	r3, [r7, #27]
 800471e:	e0ac      	b.n	800487a <UART_SetConfig+0x282>
 8004720:	2304      	movs	r3, #4
 8004722:	76fb      	strb	r3, [r7, #27]
 8004724:	e0a9      	b.n	800487a <UART_SetConfig+0x282>
 8004726:	2308      	movs	r3, #8
 8004728:	76fb      	strb	r3, [r7, #27]
 800472a:	e0a6      	b.n	800487a <UART_SetConfig+0x282>
 800472c:	2310      	movs	r3, #16
 800472e:	76fb      	strb	r3, [r7, #27]
 8004730:	e0a3      	b.n	800487a <UART_SetConfig+0x282>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a6d      	ldr	r2, [pc, #436]	; (80048ec <UART_SetConfig+0x2f4>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d120      	bne.n	800477e <UART_SetConfig+0x186>
 800473c:	4b69      	ldr	r3, [pc, #420]	; (80048e4 <UART_SetConfig+0x2ec>)
 800473e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004742:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004746:	2b30      	cmp	r3, #48	; 0x30
 8004748:	d013      	beq.n	8004772 <UART_SetConfig+0x17a>
 800474a:	2b30      	cmp	r3, #48	; 0x30
 800474c:	d814      	bhi.n	8004778 <UART_SetConfig+0x180>
 800474e:	2b20      	cmp	r3, #32
 8004750:	d009      	beq.n	8004766 <UART_SetConfig+0x16e>
 8004752:	2b20      	cmp	r3, #32
 8004754:	d810      	bhi.n	8004778 <UART_SetConfig+0x180>
 8004756:	2b00      	cmp	r3, #0
 8004758:	d002      	beq.n	8004760 <UART_SetConfig+0x168>
 800475a:	2b10      	cmp	r3, #16
 800475c:	d006      	beq.n	800476c <UART_SetConfig+0x174>
 800475e:	e00b      	b.n	8004778 <UART_SetConfig+0x180>
 8004760:	2300      	movs	r3, #0
 8004762:	76fb      	strb	r3, [r7, #27]
 8004764:	e089      	b.n	800487a <UART_SetConfig+0x282>
 8004766:	2302      	movs	r3, #2
 8004768:	76fb      	strb	r3, [r7, #27]
 800476a:	e086      	b.n	800487a <UART_SetConfig+0x282>
 800476c:	2304      	movs	r3, #4
 800476e:	76fb      	strb	r3, [r7, #27]
 8004770:	e083      	b.n	800487a <UART_SetConfig+0x282>
 8004772:	2308      	movs	r3, #8
 8004774:	76fb      	strb	r3, [r7, #27]
 8004776:	e080      	b.n	800487a <UART_SetConfig+0x282>
 8004778:	2310      	movs	r3, #16
 800477a:	76fb      	strb	r3, [r7, #27]
 800477c:	e07d      	b.n	800487a <UART_SetConfig+0x282>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a5b      	ldr	r2, [pc, #364]	; (80048f0 <UART_SetConfig+0x2f8>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d120      	bne.n	80047ca <UART_SetConfig+0x1d2>
 8004788:	4b56      	ldr	r3, [pc, #344]	; (80048e4 <UART_SetConfig+0x2ec>)
 800478a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800478e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004792:	2bc0      	cmp	r3, #192	; 0xc0
 8004794:	d013      	beq.n	80047be <UART_SetConfig+0x1c6>
 8004796:	2bc0      	cmp	r3, #192	; 0xc0
 8004798:	d814      	bhi.n	80047c4 <UART_SetConfig+0x1cc>
 800479a:	2b80      	cmp	r3, #128	; 0x80
 800479c:	d009      	beq.n	80047b2 <UART_SetConfig+0x1ba>
 800479e:	2b80      	cmp	r3, #128	; 0x80
 80047a0:	d810      	bhi.n	80047c4 <UART_SetConfig+0x1cc>
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d002      	beq.n	80047ac <UART_SetConfig+0x1b4>
 80047a6:	2b40      	cmp	r3, #64	; 0x40
 80047a8:	d006      	beq.n	80047b8 <UART_SetConfig+0x1c0>
 80047aa:	e00b      	b.n	80047c4 <UART_SetConfig+0x1cc>
 80047ac:	2300      	movs	r3, #0
 80047ae:	76fb      	strb	r3, [r7, #27]
 80047b0:	e063      	b.n	800487a <UART_SetConfig+0x282>
 80047b2:	2302      	movs	r3, #2
 80047b4:	76fb      	strb	r3, [r7, #27]
 80047b6:	e060      	b.n	800487a <UART_SetConfig+0x282>
 80047b8:	2304      	movs	r3, #4
 80047ba:	76fb      	strb	r3, [r7, #27]
 80047bc:	e05d      	b.n	800487a <UART_SetConfig+0x282>
 80047be:	2308      	movs	r3, #8
 80047c0:	76fb      	strb	r3, [r7, #27]
 80047c2:	e05a      	b.n	800487a <UART_SetConfig+0x282>
 80047c4:	2310      	movs	r3, #16
 80047c6:	76fb      	strb	r3, [r7, #27]
 80047c8:	e057      	b.n	800487a <UART_SetConfig+0x282>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a49      	ldr	r2, [pc, #292]	; (80048f4 <UART_SetConfig+0x2fc>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d125      	bne.n	8004820 <UART_SetConfig+0x228>
 80047d4:	4b43      	ldr	r3, [pc, #268]	; (80048e4 <UART_SetConfig+0x2ec>)
 80047d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80047e2:	d017      	beq.n	8004814 <UART_SetConfig+0x21c>
 80047e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80047e8:	d817      	bhi.n	800481a <UART_SetConfig+0x222>
 80047ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047ee:	d00b      	beq.n	8004808 <UART_SetConfig+0x210>
 80047f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047f4:	d811      	bhi.n	800481a <UART_SetConfig+0x222>
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d003      	beq.n	8004802 <UART_SetConfig+0x20a>
 80047fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047fe:	d006      	beq.n	800480e <UART_SetConfig+0x216>
 8004800:	e00b      	b.n	800481a <UART_SetConfig+0x222>
 8004802:	2300      	movs	r3, #0
 8004804:	76fb      	strb	r3, [r7, #27]
 8004806:	e038      	b.n	800487a <UART_SetConfig+0x282>
 8004808:	2302      	movs	r3, #2
 800480a:	76fb      	strb	r3, [r7, #27]
 800480c:	e035      	b.n	800487a <UART_SetConfig+0x282>
 800480e:	2304      	movs	r3, #4
 8004810:	76fb      	strb	r3, [r7, #27]
 8004812:	e032      	b.n	800487a <UART_SetConfig+0x282>
 8004814:	2308      	movs	r3, #8
 8004816:	76fb      	strb	r3, [r7, #27]
 8004818:	e02f      	b.n	800487a <UART_SetConfig+0x282>
 800481a:	2310      	movs	r3, #16
 800481c:	76fb      	strb	r3, [r7, #27]
 800481e:	e02c      	b.n	800487a <UART_SetConfig+0x282>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a2d      	ldr	r2, [pc, #180]	; (80048dc <UART_SetConfig+0x2e4>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d125      	bne.n	8004876 <UART_SetConfig+0x27e>
 800482a:	4b2e      	ldr	r3, [pc, #184]	; (80048e4 <UART_SetConfig+0x2ec>)
 800482c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004830:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004834:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004838:	d017      	beq.n	800486a <UART_SetConfig+0x272>
 800483a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800483e:	d817      	bhi.n	8004870 <UART_SetConfig+0x278>
 8004840:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004844:	d00b      	beq.n	800485e <UART_SetConfig+0x266>
 8004846:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800484a:	d811      	bhi.n	8004870 <UART_SetConfig+0x278>
 800484c:	2b00      	cmp	r3, #0
 800484e:	d003      	beq.n	8004858 <UART_SetConfig+0x260>
 8004850:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004854:	d006      	beq.n	8004864 <UART_SetConfig+0x26c>
 8004856:	e00b      	b.n	8004870 <UART_SetConfig+0x278>
 8004858:	2300      	movs	r3, #0
 800485a:	76fb      	strb	r3, [r7, #27]
 800485c:	e00d      	b.n	800487a <UART_SetConfig+0x282>
 800485e:	2302      	movs	r3, #2
 8004860:	76fb      	strb	r3, [r7, #27]
 8004862:	e00a      	b.n	800487a <UART_SetConfig+0x282>
 8004864:	2304      	movs	r3, #4
 8004866:	76fb      	strb	r3, [r7, #27]
 8004868:	e007      	b.n	800487a <UART_SetConfig+0x282>
 800486a:	2308      	movs	r3, #8
 800486c:	76fb      	strb	r3, [r7, #27]
 800486e:	e004      	b.n	800487a <UART_SetConfig+0x282>
 8004870:	2310      	movs	r3, #16
 8004872:	76fb      	strb	r3, [r7, #27]
 8004874:	e001      	b.n	800487a <UART_SetConfig+0x282>
 8004876:	2310      	movs	r3, #16
 8004878:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a17      	ldr	r2, [pc, #92]	; (80048dc <UART_SetConfig+0x2e4>)
 8004880:	4293      	cmp	r3, r2
 8004882:	f040 8087 	bne.w	8004994 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004886:	7efb      	ldrb	r3, [r7, #27]
 8004888:	2b08      	cmp	r3, #8
 800488a:	d837      	bhi.n	80048fc <UART_SetConfig+0x304>
 800488c:	a201      	add	r2, pc, #4	; (adr r2, 8004894 <UART_SetConfig+0x29c>)
 800488e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004892:	bf00      	nop
 8004894:	080048b9 	.word	0x080048b9
 8004898:	080048fd 	.word	0x080048fd
 800489c:	080048c1 	.word	0x080048c1
 80048a0:	080048fd 	.word	0x080048fd
 80048a4:	080048c7 	.word	0x080048c7
 80048a8:	080048fd 	.word	0x080048fd
 80048ac:	080048fd 	.word	0x080048fd
 80048b0:	080048fd 	.word	0x080048fd
 80048b4:	080048cf 	.word	0x080048cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048b8:	f7fd fe68 	bl	800258c <HAL_RCC_GetPCLK1Freq>
 80048bc:	6178      	str	r0, [r7, #20]
        break;
 80048be:	e022      	b.n	8004906 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048c0:	4b0d      	ldr	r3, [pc, #52]	; (80048f8 <UART_SetConfig+0x300>)
 80048c2:	617b      	str	r3, [r7, #20]
        break;
 80048c4:	e01f      	b.n	8004906 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048c6:	f7fd fdc9 	bl	800245c <HAL_RCC_GetSysClockFreq>
 80048ca:	6178      	str	r0, [r7, #20]
        break;
 80048cc:	e01b      	b.n	8004906 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048d2:	617b      	str	r3, [r7, #20]
        break;
 80048d4:	e017      	b.n	8004906 <UART_SetConfig+0x30e>
 80048d6:	bf00      	nop
 80048d8:	efff69f3 	.word	0xefff69f3
 80048dc:	40008000 	.word	0x40008000
 80048e0:	40013800 	.word	0x40013800
 80048e4:	40021000 	.word	0x40021000
 80048e8:	40004400 	.word	0x40004400
 80048ec:	40004800 	.word	0x40004800
 80048f0:	40004c00 	.word	0x40004c00
 80048f4:	40005000 	.word	0x40005000
 80048f8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80048fc:	2300      	movs	r3, #0
 80048fe:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	76bb      	strb	r3, [r7, #26]
        break;
 8004904:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	2b00      	cmp	r3, #0
 800490a:	f000 80f1 	beq.w	8004af0 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685a      	ldr	r2, [r3, #4]
 8004912:	4613      	mov	r3, r2
 8004914:	005b      	lsls	r3, r3, #1
 8004916:	4413      	add	r3, r2
 8004918:	697a      	ldr	r2, [r7, #20]
 800491a:	429a      	cmp	r2, r3
 800491c:	d305      	bcc.n	800492a <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004924:	697a      	ldr	r2, [r7, #20]
 8004926:	429a      	cmp	r2, r3
 8004928:	d902      	bls.n	8004930 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	76bb      	strb	r3, [r7, #26]
 800492e:	e0df      	b.n	8004af0 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	4618      	mov	r0, r3
 8004934:	f04f 0100 	mov.w	r1, #0
 8004938:	f04f 0200 	mov.w	r2, #0
 800493c:	f04f 0300 	mov.w	r3, #0
 8004940:	020b      	lsls	r3, r1, #8
 8004942:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004946:	0202      	lsls	r2, r0, #8
 8004948:	6879      	ldr	r1, [r7, #4]
 800494a:	6849      	ldr	r1, [r1, #4]
 800494c:	0849      	lsrs	r1, r1, #1
 800494e:	4608      	mov	r0, r1
 8004950:	f04f 0100 	mov.w	r1, #0
 8004954:	1814      	adds	r4, r2, r0
 8004956:	eb43 0501 	adc.w	r5, r3, r1
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	461a      	mov	r2, r3
 8004960:	f04f 0300 	mov.w	r3, #0
 8004964:	4620      	mov	r0, r4
 8004966:	4629      	mov	r1, r5
 8004968:	f7fb fc8a 	bl	8000280 <__aeabi_uldivmod>
 800496c:	4602      	mov	r2, r0
 800496e:	460b      	mov	r3, r1
 8004970:	4613      	mov	r3, r2
 8004972:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800497a:	d308      	bcc.n	800498e <UART_SetConfig+0x396>
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004982:	d204      	bcs.n	800498e <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	693a      	ldr	r2, [r7, #16]
 800498a:	60da      	str	r2, [r3, #12]
 800498c:	e0b0      	b.n	8004af0 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	76bb      	strb	r3, [r7, #26]
 8004992:	e0ad      	b.n	8004af0 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	69db      	ldr	r3, [r3, #28]
 8004998:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800499c:	d15b      	bne.n	8004a56 <UART_SetConfig+0x45e>
  {
    switch (clocksource)
 800499e:	7efb      	ldrb	r3, [r7, #27]
 80049a0:	2b08      	cmp	r3, #8
 80049a2:	d828      	bhi.n	80049f6 <UART_SetConfig+0x3fe>
 80049a4:	a201      	add	r2, pc, #4	; (adr r2, 80049ac <UART_SetConfig+0x3b4>)
 80049a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049aa:	bf00      	nop
 80049ac:	080049d1 	.word	0x080049d1
 80049b0:	080049d9 	.word	0x080049d9
 80049b4:	080049e1 	.word	0x080049e1
 80049b8:	080049f7 	.word	0x080049f7
 80049bc:	080049e7 	.word	0x080049e7
 80049c0:	080049f7 	.word	0x080049f7
 80049c4:	080049f7 	.word	0x080049f7
 80049c8:	080049f7 	.word	0x080049f7
 80049cc:	080049ef 	.word	0x080049ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049d0:	f7fd fddc 	bl	800258c <HAL_RCC_GetPCLK1Freq>
 80049d4:	6178      	str	r0, [r7, #20]
        break;
 80049d6:	e013      	b.n	8004a00 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80049d8:	f7fd fdee 	bl	80025b8 <HAL_RCC_GetPCLK2Freq>
 80049dc:	6178      	str	r0, [r7, #20]
        break;
 80049de:	e00f      	b.n	8004a00 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049e0:	4b49      	ldr	r3, [pc, #292]	; (8004b08 <UART_SetConfig+0x510>)
 80049e2:	617b      	str	r3, [r7, #20]
        break;
 80049e4:	e00c      	b.n	8004a00 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049e6:	f7fd fd39 	bl	800245c <HAL_RCC_GetSysClockFreq>
 80049ea:	6178      	str	r0, [r7, #20]
        break;
 80049ec:	e008      	b.n	8004a00 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049f2:	617b      	str	r3, [r7, #20]
        break;
 80049f4:	e004      	b.n	8004a00 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80049f6:	2300      	movs	r3, #0
 80049f8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	76bb      	strb	r3, [r7, #26]
        break;
 80049fe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d074      	beq.n	8004af0 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	005a      	lsls	r2, r3, #1
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	085b      	lsrs	r3, r3, #1
 8004a10:	441a      	add	r2, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a1a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	2b0f      	cmp	r3, #15
 8004a20:	d916      	bls.n	8004a50 <UART_SetConfig+0x458>
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a28:	d212      	bcs.n	8004a50 <UART_SetConfig+0x458>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	f023 030f 	bic.w	r3, r3, #15
 8004a32:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	085b      	lsrs	r3, r3, #1
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	f003 0307 	and.w	r3, r3, #7
 8004a3e:	b29a      	uxth	r2, r3
 8004a40:	89fb      	ldrh	r3, [r7, #14]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	89fa      	ldrh	r2, [r7, #14]
 8004a4c:	60da      	str	r2, [r3, #12]
 8004a4e:	e04f      	b.n	8004af0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	76bb      	strb	r3, [r7, #26]
 8004a54:	e04c      	b.n	8004af0 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a56:	7efb      	ldrb	r3, [r7, #27]
 8004a58:	2b08      	cmp	r3, #8
 8004a5a:	d828      	bhi.n	8004aae <UART_SetConfig+0x4b6>
 8004a5c:	a201      	add	r2, pc, #4	; (adr r2, 8004a64 <UART_SetConfig+0x46c>)
 8004a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a62:	bf00      	nop
 8004a64:	08004a89 	.word	0x08004a89
 8004a68:	08004a91 	.word	0x08004a91
 8004a6c:	08004a99 	.word	0x08004a99
 8004a70:	08004aaf 	.word	0x08004aaf
 8004a74:	08004a9f 	.word	0x08004a9f
 8004a78:	08004aaf 	.word	0x08004aaf
 8004a7c:	08004aaf 	.word	0x08004aaf
 8004a80:	08004aaf 	.word	0x08004aaf
 8004a84:	08004aa7 	.word	0x08004aa7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a88:	f7fd fd80 	bl	800258c <HAL_RCC_GetPCLK1Freq>
 8004a8c:	6178      	str	r0, [r7, #20]
        break;
 8004a8e:	e013      	b.n	8004ab8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a90:	f7fd fd92 	bl	80025b8 <HAL_RCC_GetPCLK2Freq>
 8004a94:	6178      	str	r0, [r7, #20]
        break;
 8004a96:	e00f      	b.n	8004ab8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a98:	4b1b      	ldr	r3, [pc, #108]	; (8004b08 <UART_SetConfig+0x510>)
 8004a9a:	617b      	str	r3, [r7, #20]
        break;
 8004a9c:	e00c      	b.n	8004ab8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a9e:	f7fd fcdd 	bl	800245c <HAL_RCC_GetSysClockFreq>
 8004aa2:	6178      	str	r0, [r7, #20]
        break;
 8004aa4:	e008      	b.n	8004ab8 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004aa6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004aaa:	617b      	str	r3, [r7, #20]
        break;
 8004aac:	e004      	b.n	8004ab8 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	76bb      	strb	r3, [r7, #26]
        break;
 8004ab6:	bf00      	nop
    }

    if (pclk != 0U)
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d018      	beq.n	8004af0 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	085a      	lsrs	r2, r3, #1
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	441a      	add	r2, r3
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad0:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	2b0f      	cmp	r3, #15
 8004ad6:	d909      	bls.n	8004aec <UART_SetConfig+0x4f4>
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ade:	d205      	bcs.n	8004aec <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	b29a      	uxth	r2, r3
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	60da      	str	r2, [r3, #12]
 8004aea:	e001      	b.n	8004af0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004afc:	7ebb      	ldrb	r3, [r7, #26]
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3720      	adds	r7, #32
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bdb0      	pop	{r4, r5, r7, pc}
 8004b06:	bf00      	nop
 8004b08:	00f42400 	.word	0x00f42400

08004b0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b18:	f003 0301 	and.w	r3, r3, #1
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d00a      	beq.n	8004b36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	430a      	orrs	r2, r1
 8004b34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b3a:	f003 0302 	and.w	r3, r3, #2
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00a      	beq.n	8004b58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	430a      	orrs	r2, r1
 8004b56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b5c:	f003 0304 	and.w	r3, r3, #4
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d00a      	beq.n	8004b7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	430a      	orrs	r2, r1
 8004b78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7e:	f003 0308 	and.w	r3, r3, #8
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d00a      	beq.n	8004b9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	430a      	orrs	r2, r1
 8004b9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba0:	f003 0310 	and.w	r3, r3, #16
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d00a      	beq.n	8004bbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc2:	f003 0320 	and.w	r3, r3, #32
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d00a      	beq.n	8004be0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d01a      	beq.n	8004c22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	430a      	orrs	r2, r1
 8004c00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c0a:	d10a      	bne.n	8004c22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	430a      	orrs	r2, r1
 8004c20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00a      	beq.n	8004c44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	430a      	orrs	r2, r1
 8004c42:	605a      	str	r2, [r3, #4]
  }
}
 8004c44:	bf00      	nop
 8004c46:	370c      	adds	r7, #12
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr

08004c50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b086      	sub	sp, #24
 8004c54:	af02      	add	r7, sp, #8
 8004c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c60:	f7fc fb4e 	bl	8001300 <HAL_GetTick>
 8004c64:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 0308 	and.w	r3, r3, #8
 8004c70:	2b08      	cmp	r3, #8
 8004c72:	d10e      	bne.n	8004c92 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c74:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c78:	9300      	str	r3, [sp, #0]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f000 f82d 	bl	8004ce2 <UART_WaitOnFlagUntilTimeout>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d001      	beq.n	8004c92 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c8e:	2303      	movs	r3, #3
 8004c90:	e023      	b.n	8004cda <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 0304 	and.w	r3, r3, #4
 8004c9c:	2b04      	cmp	r3, #4
 8004c9e:	d10e      	bne.n	8004cbe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ca0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004ca4:	9300      	str	r3, [sp, #0]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 f817 	bl	8004ce2 <UART_WaitOnFlagUntilTimeout>
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d001      	beq.n	8004cbe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e00d      	b.n	8004cda <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2220      	movs	r2, #32
 8004cc2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2220      	movs	r2, #32
 8004cc8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b09c      	sub	sp, #112	; 0x70
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	60f8      	str	r0, [r7, #12]
 8004cea:	60b9      	str	r1, [r7, #8]
 8004cec:	603b      	str	r3, [r7, #0]
 8004cee:	4613      	mov	r3, r2
 8004cf0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cf2:	e0a5      	b.n	8004e40 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cf4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cfa:	f000 80a1 	beq.w	8004e40 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cfe:	f7fc faff 	bl	8001300 <HAL_GetTick>
 8004d02:	4602      	mov	r2, r0
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	1ad3      	subs	r3, r2, r3
 8004d08:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d302      	bcc.n	8004d14 <UART_WaitOnFlagUntilTimeout+0x32>
 8004d0e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d13e      	bne.n	8004d92 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d1c:	e853 3f00 	ldrex	r3, [r3]
 8004d20:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004d22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d24:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004d28:	667b      	str	r3, [r7, #100]	; 0x64
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	461a      	mov	r2, r3
 8004d30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004d32:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d34:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d36:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004d38:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004d3a:	e841 2300 	strex	r3, r2, [r1]
 8004d3e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004d40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d1e6      	bne.n	8004d14 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	3308      	adds	r3, #8
 8004d4c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d50:	e853 3f00 	ldrex	r3, [r3]
 8004d54:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d58:	f023 0301 	bic.w	r3, r3, #1
 8004d5c:	663b      	str	r3, [r7, #96]	; 0x60
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	3308      	adds	r3, #8
 8004d64:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004d66:	64ba      	str	r2, [r7, #72]	; 0x48
 8004d68:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d6a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004d6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d6e:	e841 2300 	strex	r3, r2, [r1]
 8004d72:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004d74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d1e5      	bne.n	8004d46 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2220      	movs	r2, #32
 8004d7e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2220      	movs	r2, #32
 8004d84:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e067      	b.n	8004e62 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 0304 	and.w	r3, r3, #4
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d04f      	beq.n	8004e40 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	69db      	ldr	r3, [r3, #28]
 8004da6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004daa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dae:	d147      	bne.n	8004e40 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004db8:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dc2:	e853 3f00 	ldrex	r3, [r3]
 8004dc6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dca:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004dce:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004dd8:	637b      	str	r3, [r7, #52]	; 0x34
 8004dda:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ddc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004dde:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004de0:	e841 2300 	strex	r3, r2, [r1]
 8004de4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004de6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d1e6      	bne.n	8004dba <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	3308      	adds	r3, #8
 8004df2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	e853 3f00 	ldrex	r3, [r3]
 8004dfa:	613b      	str	r3, [r7, #16]
   return(result);
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	f023 0301 	bic.w	r3, r3, #1
 8004e02:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	3308      	adds	r3, #8
 8004e0a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004e0c:	623a      	str	r2, [r7, #32]
 8004e0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e10:	69f9      	ldr	r1, [r7, #28]
 8004e12:	6a3a      	ldr	r2, [r7, #32]
 8004e14:	e841 2300 	strex	r3, r2, [r1]
 8004e18:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e1a:	69bb      	ldr	r3, [r7, #24]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d1e5      	bne.n	8004dec <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2220      	movs	r2, #32
 8004e24:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2220      	movs	r2, #32
 8004e30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2200      	movs	r2, #0
 8004e38:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e010      	b.n	8004e62 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	69da      	ldr	r2, [r3, #28]
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	4013      	ands	r3, r2
 8004e4a:	68ba      	ldr	r2, [r7, #8]
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	bf0c      	ite	eq
 8004e50:	2301      	moveq	r3, #1
 8004e52:	2300      	movne	r3, #0
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	461a      	mov	r2, r3
 8004e58:	79fb      	ldrb	r3, [r7, #7]
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	f43f af4a 	beq.w	8004cf4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	4618      	mov	r0, r3
 8004e64:	3770      	adds	r7, #112	; 0x70
 8004e66:	46bd      	mov	sp, r7
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e6a:	b480      	push	{r7}
 8004e6c:	b095      	sub	sp, #84	; 0x54
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e7a:	e853 3f00 	ldrex	r3, [r3]
 8004e7e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004e80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e82:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e90:	643b      	str	r3, [r7, #64]	; 0x40
 8004e92:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e94:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004e96:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004e98:	e841 2300 	strex	r3, r2, [r1]
 8004e9c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d1e6      	bne.n	8004e72 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	3308      	adds	r3, #8
 8004eaa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eac:	6a3b      	ldr	r3, [r7, #32]
 8004eae:	e853 3f00 	ldrex	r3, [r3]
 8004eb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004eb4:	69fb      	ldr	r3, [r7, #28]
 8004eb6:	f023 0301 	bic.w	r3, r3, #1
 8004eba:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	3308      	adds	r3, #8
 8004ec2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ec4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004ec6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004eca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ecc:	e841 2300 	strex	r3, r2, [r1]
 8004ed0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d1e5      	bne.n	8004ea4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d118      	bne.n	8004f12 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	e853 3f00 	ldrex	r3, [r3]
 8004eec:	60bb      	str	r3, [r7, #8]
   return(result);
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	f023 0310 	bic.w	r3, r3, #16
 8004ef4:	647b      	str	r3, [r7, #68]	; 0x44
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	461a      	mov	r2, r3
 8004efc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004efe:	61bb      	str	r3, [r7, #24]
 8004f00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f02:	6979      	ldr	r1, [r7, #20]
 8004f04:	69ba      	ldr	r2, [r7, #24]
 8004f06:	e841 2300 	strex	r3, r2, [r1]
 8004f0a:	613b      	str	r3, [r7, #16]
   return(result);
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d1e6      	bne.n	8004ee0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2220      	movs	r2, #32
 8004f16:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2200      	movs	r2, #0
 8004f22:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004f24:	bf00      	nop
 8004f26:	3754      	adds	r7, #84	; 0x54
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr

08004f30 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f3c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f4e:	68f8      	ldr	r0, [r7, #12]
 8004f50:	f7ff fb3c 	bl	80045cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f54:	bf00      	nop
 8004f56:	3710      	adds	r7, #16
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b088      	sub	sp, #32
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	e853 3f00 	ldrex	r3, [r3]
 8004f70:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f78:	61fb      	str	r3, [r7, #28]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	461a      	mov	r2, r3
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	61bb      	str	r3, [r7, #24]
 8004f84:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f86:	6979      	ldr	r1, [r7, #20]
 8004f88:	69ba      	ldr	r2, [r7, #24]
 8004f8a:	e841 2300 	strex	r3, r2, [r1]
 8004f8e:	613b      	str	r3, [r7, #16]
   return(result);
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d1e6      	bne.n	8004f64 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2220      	movs	r2, #32
 8004f9a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f7fb fe2e 	bl	8000c04 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004fa8:	bf00      	nop
 8004faa:	3720      	adds	r7, #32
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b083      	sub	sp, #12
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004fb8:	bf00      	nop
 8004fba:	370c      	adds	r7, #12
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <__errno>:
 8004fc4:	4b01      	ldr	r3, [pc, #4]	; (8004fcc <__errno+0x8>)
 8004fc6:	6818      	ldr	r0, [r3, #0]
 8004fc8:	4770      	bx	lr
 8004fca:	bf00      	nop
 8004fcc:	20000010 	.word	0x20000010

08004fd0 <__libc_init_array>:
 8004fd0:	b570      	push	{r4, r5, r6, lr}
 8004fd2:	4d0d      	ldr	r5, [pc, #52]	; (8005008 <__libc_init_array+0x38>)
 8004fd4:	4c0d      	ldr	r4, [pc, #52]	; (800500c <__libc_init_array+0x3c>)
 8004fd6:	1b64      	subs	r4, r4, r5
 8004fd8:	10a4      	asrs	r4, r4, #2
 8004fda:	2600      	movs	r6, #0
 8004fdc:	42a6      	cmp	r6, r4
 8004fde:	d109      	bne.n	8004ff4 <__libc_init_array+0x24>
 8004fe0:	4d0b      	ldr	r5, [pc, #44]	; (8005010 <__libc_init_array+0x40>)
 8004fe2:	4c0c      	ldr	r4, [pc, #48]	; (8005014 <__libc_init_array+0x44>)
 8004fe4:	f001 f912 	bl	800620c <_init>
 8004fe8:	1b64      	subs	r4, r4, r5
 8004fea:	10a4      	asrs	r4, r4, #2
 8004fec:	2600      	movs	r6, #0
 8004fee:	42a6      	cmp	r6, r4
 8004ff0:	d105      	bne.n	8004ffe <__libc_init_array+0x2e>
 8004ff2:	bd70      	pop	{r4, r5, r6, pc}
 8004ff4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ff8:	4798      	blx	r3
 8004ffa:	3601      	adds	r6, #1
 8004ffc:	e7ee      	b.n	8004fdc <__libc_init_array+0xc>
 8004ffe:	f855 3b04 	ldr.w	r3, [r5], #4
 8005002:	4798      	blx	r3
 8005004:	3601      	adds	r6, #1
 8005006:	e7f2      	b.n	8004fee <__libc_init_array+0x1e>
 8005008:	080064b4 	.word	0x080064b4
 800500c:	080064b4 	.word	0x080064b4
 8005010:	080064b4 	.word	0x080064b4
 8005014:	080064b8 	.word	0x080064b8

08005018 <memset>:
 8005018:	4402      	add	r2, r0
 800501a:	4603      	mov	r3, r0
 800501c:	4293      	cmp	r3, r2
 800501e:	d100      	bne.n	8005022 <memset+0xa>
 8005020:	4770      	bx	lr
 8005022:	f803 1b01 	strb.w	r1, [r3], #1
 8005026:	e7f9      	b.n	800501c <memset+0x4>

08005028 <siprintf>:
 8005028:	b40e      	push	{r1, r2, r3}
 800502a:	b500      	push	{lr}
 800502c:	b09c      	sub	sp, #112	; 0x70
 800502e:	ab1d      	add	r3, sp, #116	; 0x74
 8005030:	9002      	str	r0, [sp, #8]
 8005032:	9006      	str	r0, [sp, #24]
 8005034:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005038:	4809      	ldr	r0, [pc, #36]	; (8005060 <siprintf+0x38>)
 800503a:	9107      	str	r1, [sp, #28]
 800503c:	9104      	str	r1, [sp, #16]
 800503e:	4909      	ldr	r1, [pc, #36]	; (8005064 <siprintf+0x3c>)
 8005040:	f853 2b04 	ldr.w	r2, [r3], #4
 8005044:	9105      	str	r1, [sp, #20]
 8005046:	6800      	ldr	r0, [r0, #0]
 8005048:	9301      	str	r3, [sp, #4]
 800504a:	a902      	add	r1, sp, #8
 800504c:	f000 f896 	bl	800517c <_svfiprintf_r>
 8005050:	9b02      	ldr	r3, [sp, #8]
 8005052:	2200      	movs	r2, #0
 8005054:	701a      	strb	r2, [r3, #0]
 8005056:	b01c      	add	sp, #112	; 0x70
 8005058:	f85d eb04 	ldr.w	lr, [sp], #4
 800505c:	b003      	add	sp, #12
 800505e:	4770      	bx	lr
 8005060:	20000010 	.word	0x20000010
 8005064:	ffff0208 	.word	0xffff0208

08005068 <siscanf>:
 8005068:	b40e      	push	{r1, r2, r3}
 800506a:	b510      	push	{r4, lr}
 800506c:	b09f      	sub	sp, #124	; 0x7c
 800506e:	ac21      	add	r4, sp, #132	; 0x84
 8005070:	f44f 7101 	mov.w	r1, #516	; 0x204
 8005074:	f854 2b04 	ldr.w	r2, [r4], #4
 8005078:	9201      	str	r2, [sp, #4]
 800507a:	f8ad 101c 	strh.w	r1, [sp, #28]
 800507e:	9004      	str	r0, [sp, #16]
 8005080:	9008      	str	r0, [sp, #32]
 8005082:	f7fb f8a5 	bl	80001d0 <strlen>
 8005086:	4b0c      	ldr	r3, [pc, #48]	; (80050b8 <siscanf+0x50>)
 8005088:	9005      	str	r0, [sp, #20]
 800508a:	9009      	str	r0, [sp, #36]	; 0x24
 800508c:	930d      	str	r3, [sp, #52]	; 0x34
 800508e:	480b      	ldr	r0, [pc, #44]	; (80050bc <siscanf+0x54>)
 8005090:	9a01      	ldr	r2, [sp, #4]
 8005092:	6800      	ldr	r0, [r0, #0]
 8005094:	9403      	str	r4, [sp, #12]
 8005096:	2300      	movs	r3, #0
 8005098:	9311      	str	r3, [sp, #68]	; 0x44
 800509a:	9316      	str	r3, [sp, #88]	; 0x58
 800509c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80050a0:	f8ad 301e 	strh.w	r3, [sp, #30]
 80050a4:	a904      	add	r1, sp, #16
 80050a6:	4623      	mov	r3, r4
 80050a8:	f000 f9c2 	bl	8005430 <__ssvfiscanf_r>
 80050ac:	b01f      	add	sp, #124	; 0x7c
 80050ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050b2:	b003      	add	sp, #12
 80050b4:	4770      	bx	lr
 80050b6:	bf00      	nop
 80050b8:	080050c1 	.word	0x080050c1
 80050bc:	20000010 	.word	0x20000010

080050c0 <__seofread>:
 80050c0:	2000      	movs	r0, #0
 80050c2:	4770      	bx	lr

080050c4 <__ssputs_r>:
 80050c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050c8:	688e      	ldr	r6, [r1, #8]
 80050ca:	429e      	cmp	r6, r3
 80050cc:	4682      	mov	sl, r0
 80050ce:	460c      	mov	r4, r1
 80050d0:	4690      	mov	r8, r2
 80050d2:	461f      	mov	r7, r3
 80050d4:	d838      	bhi.n	8005148 <__ssputs_r+0x84>
 80050d6:	898a      	ldrh	r2, [r1, #12]
 80050d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80050dc:	d032      	beq.n	8005144 <__ssputs_r+0x80>
 80050de:	6825      	ldr	r5, [r4, #0]
 80050e0:	6909      	ldr	r1, [r1, #16]
 80050e2:	eba5 0901 	sub.w	r9, r5, r1
 80050e6:	6965      	ldr	r5, [r4, #20]
 80050e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80050ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80050f0:	3301      	adds	r3, #1
 80050f2:	444b      	add	r3, r9
 80050f4:	106d      	asrs	r5, r5, #1
 80050f6:	429d      	cmp	r5, r3
 80050f8:	bf38      	it	cc
 80050fa:	461d      	movcc	r5, r3
 80050fc:	0553      	lsls	r3, r2, #21
 80050fe:	d531      	bpl.n	8005164 <__ssputs_r+0xa0>
 8005100:	4629      	mov	r1, r5
 8005102:	f000 ffdf 	bl	80060c4 <_malloc_r>
 8005106:	4606      	mov	r6, r0
 8005108:	b950      	cbnz	r0, 8005120 <__ssputs_r+0x5c>
 800510a:	230c      	movs	r3, #12
 800510c:	f8ca 3000 	str.w	r3, [sl]
 8005110:	89a3      	ldrh	r3, [r4, #12]
 8005112:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005116:	81a3      	strh	r3, [r4, #12]
 8005118:	f04f 30ff 	mov.w	r0, #4294967295
 800511c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005120:	6921      	ldr	r1, [r4, #16]
 8005122:	464a      	mov	r2, r9
 8005124:	f000 ff56 	bl	8005fd4 <memcpy>
 8005128:	89a3      	ldrh	r3, [r4, #12]
 800512a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800512e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005132:	81a3      	strh	r3, [r4, #12]
 8005134:	6126      	str	r6, [r4, #16]
 8005136:	6165      	str	r5, [r4, #20]
 8005138:	444e      	add	r6, r9
 800513a:	eba5 0509 	sub.w	r5, r5, r9
 800513e:	6026      	str	r6, [r4, #0]
 8005140:	60a5      	str	r5, [r4, #8]
 8005142:	463e      	mov	r6, r7
 8005144:	42be      	cmp	r6, r7
 8005146:	d900      	bls.n	800514a <__ssputs_r+0x86>
 8005148:	463e      	mov	r6, r7
 800514a:	4632      	mov	r2, r6
 800514c:	6820      	ldr	r0, [r4, #0]
 800514e:	4641      	mov	r1, r8
 8005150:	f000 ff4e 	bl	8005ff0 <memmove>
 8005154:	68a3      	ldr	r3, [r4, #8]
 8005156:	6822      	ldr	r2, [r4, #0]
 8005158:	1b9b      	subs	r3, r3, r6
 800515a:	4432      	add	r2, r6
 800515c:	60a3      	str	r3, [r4, #8]
 800515e:	6022      	str	r2, [r4, #0]
 8005160:	2000      	movs	r0, #0
 8005162:	e7db      	b.n	800511c <__ssputs_r+0x58>
 8005164:	462a      	mov	r2, r5
 8005166:	f001 f807 	bl	8006178 <_realloc_r>
 800516a:	4606      	mov	r6, r0
 800516c:	2800      	cmp	r0, #0
 800516e:	d1e1      	bne.n	8005134 <__ssputs_r+0x70>
 8005170:	6921      	ldr	r1, [r4, #16]
 8005172:	4650      	mov	r0, sl
 8005174:	f000 ff56 	bl	8006024 <_free_r>
 8005178:	e7c7      	b.n	800510a <__ssputs_r+0x46>
	...

0800517c <_svfiprintf_r>:
 800517c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005180:	4698      	mov	r8, r3
 8005182:	898b      	ldrh	r3, [r1, #12]
 8005184:	061b      	lsls	r3, r3, #24
 8005186:	b09d      	sub	sp, #116	; 0x74
 8005188:	4607      	mov	r7, r0
 800518a:	460d      	mov	r5, r1
 800518c:	4614      	mov	r4, r2
 800518e:	d50e      	bpl.n	80051ae <_svfiprintf_r+0x32>
 8005190:	690b      	ldr	r3, [r1, #16]
 8005192:	b963      	cbnz	r3, 80051ae <_svfiprintf_r+0x32>
 8005194:	2140      	movs	r1, #64	; 0x40
 8005196:	f000 ff95 	bl	80060c4 <_malloc_r>
 800519a:	6028      	str	r0, [r5, #0]
 800519c:	6128      	str	r0, [r5, #16]
 800519e:	b920      	cbnz	r0, 80051aa <_svfiprintf_r+0x2e>
 80051a0:	230c      	movs	r3, #12
 80051a2:	603b      	str	r3, [r7, #0]
 80051a4:	f04f 30ff 	mov.w	r0, #4294967295
 80051a8:	e0d1      	b.n	800534e <_svfiprintf_r+0x1d2>
 80051aa:	2340      	movs	r3, #64	; 0x40
 80051ac:	616b      	str	r3, [r5, #20]
 80051ae:	2300      	movs	r3, #0
 80051b0:	9309      	str	r3, [sp, #36]	; 0x24
 80051b2:	2320      	movs	r3, #32
 80051b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80051b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80051bc:	2330      	movs	r3, #48	; 0x30
 80051be:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005368 <_svfiprintf_r+0x1ec>
 80051c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80051c6:	f04f 0901 	mov.w	r9, #1
 80051ca:	4623      	mov	r3, r4
 80051cc:	469a      	mov	sl, r3
 80051ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80051d2:	b10a      	cbz	r2, 80051d8 <_svfiprintf_r+0x5c>
 80051d4:	2a25      	cmp	r2, #37	; 0x25
 80051d6:	d1f9      	bne.n	80051cc <_svfiprintf_r+0x50>
 80051d8:	ebba 0b04 	subs.w	fp, sl, r4
 80051dc:	d00b      	beq.n	80051f6 <_svfiprintf_r+0x7a>
 80051de:	465b      	mov	r3, fp
 80051e0:	4622      	mov	r2, r4
 80051e2:	4629      	mov	r1, r5
 80051e4:	4638      	mov	r0, r7
 80051e6:	f7ff ff6d 	bl	80050c4 <__ssputs_r>
 80051ea:	3001      	adds	r0, #1
 80051ec:	f000 80aa 	beq.w	8005344 <_svfiprintf_r+0x1c8>
 80051f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80051f2:	445a      	add	r2, fp
 80051f4:	9209      	str	r2, [sp, #36]	; 0x24
 80051f6:	f89a 3000 	ldrb.w	r3, [sl]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	f000 80a2 	beq.w	8005344 <_svfiprintf_r+0x1c8>
 8005200:	2300      	movs	r3, #0
 8005202:	f04f 32ff 	mov.w	r2, #4294967295
 8005206:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800520a:	f10a 0a01 	add.w	sl, sl, #1
 800520e:	9304      	str	r3, [sp, #16]
 8005210:	9307      	str	r3, [sp, #28]
 8005212:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005216:	931a      	str	r3, [sp, #104]	; 0x68
 8005218:	4654      	mov	r4, sl
 800521a:	2205      	movs	r2, #5
 800521c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005220:	4851      	ldr	r0, [pc, #324]	; (8005368 <_svfiprintf_r+0x1ec>)
 8005222:	f7fa ffdd 	bl	80001e0 <memchr>
 8005226:	9a04      	ldr	r2, [sp, #16]
 8005228:	b9d8      	cbnz	r0, 8005262 <_svfiprintf_r+0xe6>
 800522a:	06d0      	lsls	r0, r2, #27
 800522c:	bf44      	itt	mi
 800522e:	2320      	movmi	r3, #32
 8005230:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005234:	0711      	lsls	r1, r2, #28
 8005236:	bf44      	itt	mi
 8005238:	232b      	movmi	r3, #43	; 0x2b
 800523a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800523e:	f89a 3000 	ldrb.w	r3, [sl]
 8005242:	2b2a      	cmp	r3, #42	; 0x2a
 8005244:	d015      	beq.n	8005272 <_svfiprintf_r+0xf6>
 8005246:	9a07      	ldr	r2, [sp, #28]
 8005248:	4654      	mov	r4, sl
 800524a:	2000      	movs	r0, #0
 800524c:	f04f 0c0a 	mov.w	ip, #10
 8005250:	4621      	mov	r1, r4
 8005252:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005256:	3b30      	subs	r3, #48	; 0x30
 8005258:	2b09      	cmp	r3, #9
 800525a:	d94e      	bls.n	80052fa <_svfiprintf_r+0x17e>
 800525c:	b1b0      	cbz	r0, 800528c <_svfiprintf_r+0x110>
 800525e:	9207      	str	r2, [sp, #28]
 8005260:	e014      	b.n	800528c <_svfiprintf_r+0x110>
 8005262:	eba0 0308 	sub.w	r3, r0, r8
 8005266:	fa09 f303 	lsl.w	r3, r9, r3
 800526a:	4313      	orrs	r3, r2
 800526c:	9304      	str	r3, [sp, #16]
 800526e:	46a2      	mov	sl, r4
 8005270:	e7d2      	b.n	8005218 <_svfiprintf_r+0x9c>
 8005272:	9b03      	ldr	r3, [sp, #12]
 8005274:	1d19      	adds	r1, r3, #4
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	9103      	str	r1, [sp, #12]
 800527a:	2b00      	cmp	r3, #0
 800527c:	bfbb      	ittet	lt
 800527e:	425b      	neglt	r3, r3
 8005280:	f042 0202 	orrlt.w	r2, r2, #2
 8005284:	9307      	strge	r3, [sp, #28]
 8005286:	9307      	strlt	r3, [sp, #28]
 8005288:	bfb8      	it	lt
 800528a:	9204      	strlt	r2, [sp, #16]
 800528c:	7823      	ldrb	r3, [r4, #0]
 800528e:	2b2e      	cmp	r3, #46	; 0x2e
 8005290:	d10c      	bne.n	80052ac <_svfiprintf_r+0x130>
 8005292:	7863      	ldrb	r3, [r4, #1]
 8005294:	2b2a      	cmp	r3, #42	; 0x2a
 8005296:	d135      	bne.n	8005304 <_svfiprintf_r+0x188>
 8005298:	9b03      	ldr	r3, [sp, #12]
 800529a:	1d1a      	adds	r2, r3, #4
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	9203      	str	r2, [sp, #12]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	bfb8      	it	lt
 80052a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80052a8:	3402      	adds	r4, #2
 80052aa:	9305      	str	r3, [sp, #20]
 80052ac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005378 <_svfiprintf_r+0x1fc>
 80052b0:	7821      	ldrb	r1, [r4, #0]
 80052b2:	2203      	movs	r2, #3
 80052b4:	4650      	mov	r0, sl
 80052b6:	f7fa ff93 	bl	80001e0 <memchr>
 80052ba:	b140      	cbz	r0, 80052ce <_svfiprintf_r+0x152>
 80052bc:	2340      	movs	r3, #64	; 0x40
 80052be:	eba0 000a 	sub.w	r0, r0, sl
 80052c2:	fa03 f000 	lsl.w	r0, r3, r0
 80052c6:	9b04      	ldr	r3, [sp, #16]
 80052c8:	4303      	orrs	r3, r0
 80052ca:	3401      	adds	r4, #1
 80052cc:	9304      	str	r3, [sp, #16]
 80052ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052d2:	4826      	ldr	r0, [pc, #152]	; (800536c <_svfiprintf_r+0x1f0>)
 80052d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80052d8:	2206      	movs	r2, #6
 80052da:	f7fa ff81 	bl	80001e0 <memchr>
 80052de:	2800      	cmp	r0, #0
 80052e0:	d038      	beq.n	8005354 <_svfiprintf_r+0x1d8>
 80052e2:	4b23      	ldr	r3, [pc, #140]	; (8005370 <_svfiprintf_r+0x1f4>)
 80052e4:	bb1b      	cbnz	r3, 800532e <_svfiprintf_r+0x1b2>
 80052e6:	9b03      	ldr	r3, [sp, #12]
 80052e8:	3307      	adds	r3, #7
 80052ea:	f023 0307 	bic.w	r3, r3, #7
 80052ee:	3308      	adds	r3, #8
 80052f0:	9303      	str	r3, [sp, #12]
 80052f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052f4:	4433      	add	r3, r6
 80052f6:	9309      	str	r3, [sp, #36]	; 0x24
 80052f8:	e767      	b.n	80051ca <_svfiprintf_r+0x4e>
 80052fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80052fe:	460c      	mov	r4, r1
 8005300:	2001      	movs	r0, #1
 8005302:	e7a5      	b.n	8005250 <_svfiprintf_r+0xd4>
 8005304:	2300      	movs	r3, #0
 8005306:	3401      	adds	r4, #1
 8005308:	9305      	str	r3, [sp, #20]
 800530a:	4619      	mov	r1, r3
 800530c:	f04f 0c0a 	mov.w	ip, #10
 8005310:	4620      	mov	r0, r4
 8005312:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005316:	3a30      	subs	r2, #48	; 0x30
 8005318:	2a09      	cmp	r2, #9
 800531a:	d903      	bls.n	8005324 <_svfiprintf_r+0x1a8>
 800531c:	2b00      	cmp	r3, #0
 800531e:	d0c5      	beq.n	80052ac <_svfiprintf_r+0x130>
 8005320:	9105      	str	r1, [sp, #20]
 8005322:	e7c3      	b.n	80052ac <_svfiprintf_r+0x130>
 8005324:	fb0c 2101 	mla	r1, ip, r1, r2
 8005328:	4604      	mov	r4, r0
 800532a:	2301      	movs	r3, #1
 800532c:	e7f0      	b.n	8005310 <_svfiprintf_r+0x194>
 800532e:	ab03      	add	r3, sp, #12
 8005330:	9300      	str	r3, [sp, #0]
 8005332:	462a      	mov	r2, r5
 8005334:	4b0f      	ldr	r3, [pc, #60]	; (8005374 <_svfiprintf_r+0x1f8>)
 8005336:	a904      	add	r1, sp, #16
 8005338:	4638      	mov	r0, r7
 800533a:	f3af 8000 	nop.w
 800533e:	1c42      	adds	r2, r0, #1
 8005340:	4606      	mov	r6, r0
 8005342:	d1d6      	bne.n	80052f2 <_svfiprintf_r+0x176>
 8005344:	89ab      	ldrh	r3, [r5, #12]
 8005346:	065b      	lsls	r3, r3, #25
 8005348:	f53f af2c 	bmi.w	80051a4 <_svfiprintf_r+0x28>
 800534c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800534e:	b01d      	add	sp, #116	; 0x74
 8005350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005354:	ab03      	add	r3, sp, #12
 8005356:	9300      	str	r3, [sp, #0]
 8005358:	462a      	mov	r2, r5
 800535a:	4b06      	ldr	r3, [pc, #24]	; (8005374 <_svfiprintf_r+0x1f8>)
 800535c:	a904      	add	r1, sp, #16
 800535e:	4638      	mov	r0, r7
 8005360:	f000 fa4c 	bl	80057fc <_printf_i>
 8005364:	e7eb      	b.n	800533e <_svfiprintf_r+0x1c2>
 8005366:	bf00      	nop
 8005368:	080062fc 	.word	0x080062fc
 800536c:	08006306 	.word	0x08006306
 8005370:	00000000 	.word	0x00000000
 8005374:	080050c5 	.word	0x080050c5
 8005378:	08006302 	.word	0x08006302

0800537c <_sungetc_r>:
 800537c:	b538      	push	{r3, r4, r5, lr}
 800537e:	1c4b      	adds	r3, r1, #1
 8005380:	4614      	mov	r4, r2
 8005382:	d103      	bne.n	800538c <_sungetc_r+0x10>
 8005384:	f04f 35ff 	mov.w	r5, #4294967295
 8005388:	4628      	mov	r0, r5
 800538a:	bd38      	pop	{r3, r4, r5, pc}
 800538c:	8993      	ldrh	r3, [r2, #12]
 800538e:	f023 0320 	bic.w	r3, r3, #32
 8005392:	8193      	strh	r3, [r2, #12]
 8005394:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005396:	6852      	ldr	r2, [r2, #4]
 8005398:	b2cd      	uxtb	r5, r1
 800539a:	b18b      	cbz	r3, 80053c0 <_sungetc_r+0x44>
 800539c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800539e:	4293      	cmp	r3, r2
 80053a0:	dd08      	ble.n	80053b4 <_sungetc_r+0x38>
 80053a2:	6823      	ldr	r3, [r4, #0]
 80053a4:	1e5a      	subs	r2, r3, #1
 80053a6:	6022      	str	r2, [r4, #0]
 80053a8:	f803 5c01 	strb.w	r5, [r3, #-1]
 80053ac:	6863      	ldr	r3, [r4, #4]
 80053ae:	3301      	adds	r3, #1
 80053b0:	6063      	str	r3, [r4, #4]
 80053b2:	e7e9      	b.n	8005388 <_sungetc_r+0xc>
 80053b4:	4621      	mov	r1, r4
 80053b6:	f000 fdd1 	bl	8005f5c <__submore>
 80053ba:	2800      	cmp	r0, #0
 80053bc:	d0f1      	beq.n	80053a2 <_sungetc_r+0x26>
 80053be:	e7e1      	b.n	8005384 <_sungetc_r+0x8>
 80053c0:	6921      	ldr	r1, [r4, #16]
 80053c2:	6823      	ldr	r3, [r4, #0]
 80053c4:	b151      	cbz	r1, 80053dc <_sungetc_r+0x60>
 80053c6:	4299      	cmp	r1, r3
 80053c8:	d208      	bcs.n	80053dc <_sungetc_r+0x60>
 80053ca:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80053ce:	42a9      	cmp	r1, r5
 80053d0:	d104      	bne.n	80053dc <_sungetc_r+0x60>
 80053d2:	3b01      	subs	r3, #1
 80053d4:	3201      	adds	r2, #1
 80053d6:	6023      	str	r3, [r4, #0]
 80053d8:	6062      	str	r2, [r4, #4]
 80053da:	e7d5      	b.n	8005388 <_sungetc_r+0xc>
 80053dc:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80053e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80053e4:	6363      	str	r3, [r4, #52]	; 0x34
 80053e6:	2303      	movs	r3, #3
 80053e8:	63a3      	str	r3, [r4, #56]	; 0x38
 80053ea:	4623      	mov	r3, r4
 80053ec:	f803 5f46 	strb.w	r5, [r3, #70]!
 80053f0:	6023      	str	r3, [r4, #0]
 80053f2:	2301      	movs	r3, #1
 80053f4:	e7dc      	b.n	80053b0 <_sungetc_r+0x34>

080053f6 <__ssrefill_r>:
 80053f6:	b510      	push	{r4, lr}
 80053f8:	460c      	mov	r4, r1
 80053fa:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80053fc:	b169      	cbz	r1, 800541a <__ssrefill_r+0x24>
 80053fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005402:	4299      	cmp	r1, r3
 8005404:	d001      	beq.n	800540a <__ssrefill_r+0x14>
 8005406:	f000 fe0d 	bl	8006024 <_free_r>
 800540a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800540c:	6063      	str	r3, [r4, #4]
 800540e:	2000      	movs	r0, #0
 8005410:	6360      	str	r0, [r4, #52]	; 0x34
 8005412:	b113      	cbz	r3, 800541a <__ssrefill_r+0x24>
 8005414:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005416:	6023      	str	r3, [r4, #0]
 8005418:	bd10      	pop	{r4, pc}
 800541a:	6923      	ldr	r3, [r4, #16]
 800541c:	6023      	str	r3, [r4, #0]
 800541e:	2300      	movs	r3, #0
 8005420:	6063      	str	r3, [r4, #4]
 8005422:	89a3      	ldrh	r3, [r4, #12]
 8005424:	f043 0320 	orr.w	r3, r3, #32
 8005428:	81a3      	strh	r3, [r4, #12]
 800542a:	f04f 30ff 	mov.w	r0, #4294967295
 800542e:	e7f3      	b.n	8005418 <__ssrefill_r+0x22>

08005430 <__ssvfiscanf_r>:
 8005430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005434:	460c      	mov	r4, r1
 8005436:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800543a:	2100      	movs	r1, #0
 800543c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8005440:	49b2      	ldr	r1, [pc, #712]	; (800570c <__ssvfiscanf_r+0x2dc>)
 8005442:	91a0      	str	r1, [sp, #640]	; 0x280
 8005444:	f10d 0804 	add.w	r8, sp, #4
 8005448:	49b1      	ldr	r1, [pc, #708]	; (8005710 <__ssvfiscanf_r+0x2e0>)
 800544a:	4fb2      	ldr	r7, [pc, #712]	; (8005714 <__ssvfiscanf_r+0x2e4>)
 800544c:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8005718 <__ssvfiscanf_r+0x2e8>
 8005450:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8005454:	4606      	mov	r6, r0
 8005456:	91a1      	str	r1, [sp, #644]	; 0x284
 8005458:	9300      	str	r3, [sp, #0]
 800545a:	f892 a000 	ldrb.w	sl, [r2]
 800545e:	f1ba 0f00 	cmp.w	sl, #0
 8005462:	f000 8151 	beq.w	8005708 <__ssvfiscanf_r+0x2d8>
 8005466:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800546a:	f013 0308 	ands.w	r3, r3, #8
 800546e:	f102 0501 	add.w	r5, r2, #1
 8005472:	d019      	beq.n	80054a8 <__ssvfiscanf_r+0x78>
 8005474:	6863      	ldr	r3, [r4, #4]
 8005476:	2b00      	cmp	r3, #0
 8005478:	dd0f      	ble.n	800549a <__ssvfiscanf_r+0x6a>
 800547a:	6823      	ldr	r3, [r4, #0]
 800547c:	781a      	ldrb	r2, [r3, #0]
 800547e:	5cba      	ldrb	r2, [r7, r2]
 8005480:	0712      	lsls	r2, r2, #28
 8005482:	d401      	bmi.n	8005488 <__ssvfiscanf_r+0x58>
 8005484:	462a      	mov	r2, r5
 8005486:	e7e8      	b.n	800545a <__ssvfiscanf_r+0x2a>
 8005488:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800548a:	3201      	adds	r2, #1
 800548c:	9245      	str	r2, [sp, #276]	; 0x114
 800548e:	6862      	ldr	r2, [r4, #4]
 8005490:	3301      	adds	r3, #1
 8005492:	3a01      	subs	r2, #1
 8005494:	6062      	str	r2, [r4, #4]
 8005496:	6023      	str	r3, [r4, #0]
 8005498:	e7ec      	b.n	8005474 <__ssvfiscanf_r+0x44>
 800549a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800549c:	4621      	mov	r1, r4
 800549e:	4630      	mov	r0, r6
 80054a0:	4798      	blx	r3
 80054a2:	2800      	cmp	r0, #0
 80054a4:	d0e9      	beq.n	800547a <__ssvfiscanf_r+0x4a>
 80054a6:	e7ed      	b.n	8005484 <__ssvfiscanf_r+0x54>
 80054a8:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 80054ac:	f040 8083 	bne.w	80055b6 <__ssvfiscanf_r+0x186>
 80054b0:	9341      	str	r3, [sp, #260]	; 0x104
 80054b2:	9343      	str	r3, [sp, #268]	; 0x10c
 80054b4:	7853      	ldrb	r3, [r2, #1]
 80054b6:	2b2a      	cmp	r3, #42	; 0x2a
 80054b8:	bf02      	ittt	eq
 80054ba:	2310      	moveq	r3, #16
 80054bc:	1c95      	addeq	r5, r2, #2
 80054be:	9341      	streq	r3, [sp, #260]	; 0x104
 80054c0:	220a      	movs	r2, #10
 80054c2:	46ab      	mov	fp, r5
 80054c4:	f81b 1b01 	ldrb.w	r1, [fp], #1
 80054c8:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80054cc:	2b09      	cmp	r3, #9
 80054ce:	d91d      	bls.n	800550c <__ssvfiscanf_r+0xdc>
 80054d0:	4891      	ldr	r0, [pc, #580]	; (8005718 <__ssvfiscanf_r+0x2e8>)
 80054d2:	2203      	movs	r2, #3
 80054d4:	f7fa fe84 	bl	80001e0 <memchr>
 80054d8:	b140      	cbz	r0, 80054ec <__ssvfiscanf_r+0xbc>
 80054da:	2301      	movs	r3, #1
 80054dc:	eba0 0009 	sub.w	r0, r0, r9
 80054e0:	fa03 f000 	lsl.w	r0, r3, r0
 80054e4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80054e6:	4318      	orrs	r0, r3
 80054e8:	9041      	str	r0, [sp, #260]	; 0x104
 80054ea:	465d      	mov	r5, fp
 80054ec:	f815 3b01 	ldrb.w	r3, [r5], #1
 80054f0:	2b78      	cmp	r3, #120	; 0x78
 80054f2:	d806      	bhi.n	8005502 <__ssvfiscanf_r+0xd2>
 80054f4:	2b57      	cmp	r3, #87	; 0x57
 80054f6:	d810      	bhi.n	800551a <__ssvfiscanf_r+0xea>
 80054f8:	2b25      	cmp	r3, #37	; 0x25
 80054fa:	d05c      	beq.n	80055b6 <__ssvfiscanf_r+0x186>
 80054fc:	d856      	bhi.n	80055ac <__ssvfiscanf_r+0x17c>
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d074      	beq.n	80055ec <__ssvfiscanf_r+0x1bc>
 8005502:	2303      	movs	r3, #3
 8005504:	9347      	str	r3, [sp, #284]	; 0x11c
 8005506:	230a      	movs	r3, #10
 8005508:	9342      	str	r3, [sp, #264]	; 0x108
 800550a:	e081      	b.n	8005610 <__ssvfiscanf_r+0x1e0>
 800550c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800550e:	fb02 1303 	mla	r3, r2, r3, r1
 8005512:	3b30      	subs	r3, #48	; 0x30
 8005514:	9343      	str	r3, [sp, #268]	; 0x10c
 8005516:	465d      	mov	r5, fp
 8005518:	e7d3      	b.n	80054c2 <__ssvfiscanf_r+0x92>
 800551a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800551e:	2a20      	cmp	r2, #32
 8005520:	d8ef      	bhi.n	8005502 <__ssvfiscanf_r+0xd2>
 8005522:	a101      	add	r1, pc, #4	; (adr r1, 8005528 <__ssvfiscanf_r+0xf8>)
 8005524:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005528:	080055fb 	.word	0x080055fb
 800552c:	08005503 	.word	0x08005503
 8005530:	08005503 	.word	0x08005503
 8005534:	08005659 	.word	0x08005659
 8005538:	08005503 	.word	0x08005503
 800553c:	08005503 	.word	0x08005503
 8005540:	08005503 	.word	0x08005503
 8005544:	08005503 	.word	0x08005503
 8005548:	08005503 	.word	0x08005503
 800554c:	08005503 	.word	0x08005503
 8005550:	08005503 	.word	0x08005503
 8005554:	0800566f 	.word	0x0800566f
 8005558:	08005645 	.word	0x08005645
 800555c:	080055b3 	.word	0x080055b3
 8005560:	080055b3 	.word	0x080055b3
 8005564:	080055b3 	.word	0x080055b3
 8005568:	08005503 	.word	0x08005503
 800556c:	08005649 	.word	0x08005649
 8005570:	08005503 	.word	0x08005503
 8005574:	08005503 	.word	0x08005503
 8005578:	08005503 	.word	0x08005503
 800557c:	08005503 	.word	0x08005503
 8005580:	0800567f 	.word	0x0800567f
 8005584:	08005651 	.word	0x08005651
 8005588:	080055f3 	.word	0x080055f3
 800558c:	08005503 	.word	0x08005503
 8005590:	08005503 	.word	0x08005503
 8005594:	0800567b 	.word	0x0800567b
 8005598:	08005503 	.word	0x08005503
 800559c:	08005645 	.word	0x08005645
 80055a0:	08005503 	.word	0x08005503
 80055a4:	08005503 	.word	0x08005503
 80055a8:	080055fb 	.word	0x080055fb
 80055ac:	3b45      	subs	r3, #69	; 0x45
 80055ae:	2b02      	cmp	r3, #2
 80055b0:	d8a7      	bhi.n	8005502 <__ssvfiscanf_r+0xd2>
 80055b2:	2305      	movs	r3, #5
 80055b4:	e02b      	b.n	800560e <__ssvfiscanf_r+0x1de>
 80055b6:	6863      	ldr	r3, [r4, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	dd0d      	ble.n	80055d8 <__ssvfiscanf_r+0x1a8>
 80055bc:	6823      	ldr	r3, [r4, #0]
 80055be:	781a      	ldrb	r2, [r3, #0]
 80055c0:	4552      	cmp	r2, sl
 80055c2:	f040 80a1 	bne.w	8005708 <__ssvfiscanf_r+0x2d8>
 80055c6:	3301      	adds	r3, #1
 80055c8:	6862      	ldr	r2, [r4, #4]
 80055ca:	6023      	str	r3, [r4, #0]
 80055cc:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80055ce:	3a01      	subs	r2, #1
 80055d0:	3301      	adds	r3, #1
 80055d2:	6062      	str	r2, [r4, #4]
 80055d4:	9345      	str	r3, [sp, #276]	; 0x114
 80055d6:	e755      	b.n	8005484 <__ssvfiscanf_r+0x54>
 80055d8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80055da:	4621      	mov	r1, r4
 80055dc:	4630      	mov	r0, r6
 80055de:	4798      	blx	r3
 80055e0:	2800      	cmp	r0, #0
 80055e2:	d0eb      	beq.n	80055bc <__ssvfiscanf_r+0x18c>
 80055e4:	9844      	ldr	r0, [sp, #272]	; 0x110
 80055e6:	2800      	cmp	r0, #0
 80055e8:	f040 8084 	bne.w	80056f4 <__ssvfiscanf_r+0x2c4>
 80055ec:	f04f 30ff 	mov.w	r0, #4294967295
 80055f0:	e086      	b.n	8005700 <__ssvfiscanf_r+0x2d0>
 80055f2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80055f4:	f042 0220 	orr.w	r2, r2, #32
 80055f8:	9241      	str	r2, [sp, #260]	; 0x104
 80055fa:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80055fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005600:	9241      	str	r2, [sp, #260]	; 0x104
 8005602:	2210      	movs	r2, #16
 8005604:	2b6f      	cmp	r3, #111	; 0x6f
 8005606:	9242      	str	r2, [sp, #264]	; 0x108
 8005608:	bf34      	ite	cc
 800560a:	2303      	movcc	r3, #3
 800560c:	2304      	movcs	r3, #4
 800560e:	9347      	str	r3, [sp, #284]	; 0x11c
 8005610:	6863      	ldr	r3, [r4, #4]
 8005612:	2b00      	cmp	r3, #0
 8005614:	dd41      	ble.n	800569a <__ssvfiscanf_r+0x26a>
 8005616:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8005618:	0659      	lsls	r1, r3, #25
 800561a:	d404      	bmi.n	8005626 <__ssvfiscanf_r+0x1f6>
 800561c:	6823      	ldr	r3, [r4, #0]
 800561e:	781a      	ldrb	r2, [r3, #0]
 8005620:	5cba      	ldrb	r2, [r7, r2]
 8005622:	0712      	lsls	r2, r2, #28
 8005624:	d440      	bmi.n	80056a8 <__ssvfiscanf_r+0x278>
 8005626:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8005628:	2b02      	cmp	r3, #2
 800562a:	dc4f      	bgt.n	80056cc <__ssvfiscanf_r+0x29c>
 800562c:	466b      	mov	r3, sp
 800562e:	4622      	mov	r2, r4
 8005630:	a941      	add	r1, sp, #260	; 0x104
 8005632:	4630      	mov	r0, r6
 8005634:	f000 fa08 	bl	8005a48 <_scanf_chars>
 8005638:	2801      	cmp	r0, #1
 800563a:	d065      	beq.n	8005708 <__ssvfiscanf_r+0x2d8>
 800563c:	2802      	cmp	r0, #2
 800563e:	f47f af21 	bne.w	8005484 <__ssvfiscanf_r+0x54>
 8005642:	e7cf      	b.n	80055e4 <__ssvfiscanf_r+0x1b4>
 8005644:	220a      	movs	r2, #10
 8005646:	e7dd      	b.n	8005604 <__ssvfiscanf_r+0x1d4>
 8005648:	2300      	movs	r3, #0
 800564a:	9342      	str	r3, [sp, #264]	; 0x108
 800564c:	2303      	movs	r3, #3
 800564e:	e7de      	b.n	800560e <__ssvfiscanf_r+0x1de>
 8005650:	2308      	movs	r3, #8
 8005652:	9342      	str	r3, [sp, #264]	; 0x108
 8005654:	2304      	movs	r3, #4
 8005656:	e7da      	b.n	800560e <__ssvfiscanf_r+0x1de>
 8005658:	4629      	mov	r1, r5
 800565a:	4640      	mov	r0, r8
 800565c:	f000 fb40 	bl	8005ce0 <__sccl>
 8005660:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8005662:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005666:	9341      	str	r3, [sp, #260]	; 0x104
 8005668:	4605      	mov	r5, r0
 800566a:	2301      	movs	r3, #1
 800566c:	e7cf      	b.n	800560e <__ssvfiscanf_r+0x1de>
 800566e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8005670:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005674:	9341      	str	r3, [sp, #260]	; 0x104
 8005676:	2300      	movs	r3, #0
 8005678:	e7c9      	b.n	800560e <__ssvfiscanf_r+0x1de>
 800567a:	2302      	movs	r3, #2
 800567c:	e7c7      	b.n	800560e <__ssvfiscanf_r+0x1de>
 800567e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8005680:	06c3      	lsls	r3, r0, #27
 8005682:	f53f aeff 	bmi.w	8005484 <__ssvfiscanf_r+0x54>
 8005686:	9b00      	ldr	r3, [sp, #0]
 8005688:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800568a:	1d19      	adds	r1, r3, #4
 800568c:	9100      	str	r1, [sp, #0]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	07c0      	lsls	r0, r0, #31
 8005692:	bf4c      	ite	mi
 8005694:	801a      	strhmi	r2, [r3, #0]
 8005696:	601a      	strpl	r2, [r3, #0]
 8005698:	e6f4      	b.n	8005484 <__ssvfiscanf_r+0x54>
 800569a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800569c:	4621      	mov	r1, r4
 800569e:	4630      	mov	r0, r6
 80056a0:	4798      	blx	r3
 80056a2:	2800      	cmp	r0, #0
 80056a4:	d0b7      	beq.n	8005616 <__ssvfiscanf_r+0x1e6>
 80056a6:	e79d      	b.n	80055e4 <__ssvfiscanf_r+0x1b4>
 80056a8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80056aa:	3201      	adds	r2, #1
 80056ac:	9245      	str	r2, [sp, #276]	; 0x114
 80056ae:	6862      	ldr	r2, [r4, #4]
 80056b0:	3a01      	subs	r2, #1
 80056b2:	2a00      	cmp	r2, #0
 80056b4:	6062      	str	r2, [r4, #4]
 80056b6:	dd02      	ble.n	80056be <__ssvfiscanf_r+0x28e>
 80056b8:	3301      	adds	r3, #1
 80056ba:	6023      	str	r3, [r4, #0]
 80056bc:	e7ae      	b.n	800561c <__ssvfiscanf_r+0x1ec>
 80056be:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80056c0:	4621      	mov	r1, r4
 80056c2:	4630      	mov	r0, r6
 80056c4:	4798      	blx	r3
 80056c6:	2800      	cmp	r0, #0
 80056c8:	d0a8      	beq.n	800561c <__ssvfiscanf_r+0x1ec>
 80056ca:	e78b      	b.n	80055e4 <__ssvfiscanf_r+0x1b4>
 80056cc:	2b04      	cmp	r3, #4
 80056ce:	dc06      	bgt.n	80056de <__ssvfiscanf_r+0x2ae>
 80056d0:	466b      	mov	r3, sp
 80056d2:	4622      	mov	r2, r4
 80056d4:	a941      	add	r1, sp, #260	; 0x104
 80056d6:	4630      	mov	r0, r6
 80056d8:	f000 fa0e 	bl	8005af8 <_scanf_i>
 80056dc:	e7ac      	b.n	8005638 <__ssvfiscanf_r+0x208>
 80056de:	4b0f      	ldr	r3, [pc, #60]	; (800571c <__ssvfiscanf_r+0x2ec>)
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f43f aecf 	beq.w	8005484 <__ssvfiscanf_r+0x54>
 80056e6:	466b      	mov	r3, sp
 80056e8:	4622      	mov	r2, r4
 80056ea:	a941      	add	r1, sp, #260	; 0x104
 80056ec:	4630      	mov	r0, r6
 80056ee:	f3af 8000 	nop.w
 80056f2:	e7a1      	b.n	8005638 <__ssvfiscanf_r+0x208>
 80056f4:	89a3      	ldrh	r3, [r4, #12]
 80056f6:	f013 0f40 	tst.w	r3, #64	; 0x40
 80056fa:	bf18      	it	ne
 80056fc:	f04f 30ff 	movne.w	r0, #4294967295
 8005700:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8005704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005708:	9844      	ldr	r0, [sp, #272]	; 0x110
 800570a:	e7f9      	b.n	8005700 <__ssvfiscanf_r+0x2d0>
 800570c:	0800537d 	.word	0x0800537d
 8005710:	080053f7 	.word	0x080053f7
 8005714:	0800634b 	.word	0x0800634b
 8005718:	08006302 	.word	0x08006302
 800571c:	00000000 	.word	0x00000000

08005720 <_printf_common>:
 8005720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005724:	4616      	mov	r6, r2
 8005726:	4699      	mov	r9, r3
 8005728:	688a      	ldr	r2, [r1, #8]
 800572a:	690b      	ldr	r3, [r1, #16]
 800572c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005730:	4293      	cmp	r3, r2
 8005732:	bfb8      	it	lt
 8005734:	4613      	movlt	r3, r2
 8005736:	6033      	str	r3, [r6, #0]
 8005738:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800573c:	4607      	mov	r7, r0
 800573e:	460c      	mov	r4, r1
 8005740:	b10a      	cbz	r2, 8005746 <_printf_common+0x26>
 8005742:	3301      	adds	r3, #1
 8005744:	6033      	str	r3, [r6, #0]
 8005746:	6823      	ldr	r3, [r4, #0]
 8005748:	0699      	lsls	r1, r3, #26
 800574a:	bf42      	ittt	mi
 800574c:	6833      	ldrmi	r3, [r6, #0]
 800574e:	3302      	addmi	r3, #2
 8005750:	6033      	strmi	r3, [r6, #0]
 8005752:	6825      	ldr	r5, [r4, #0]
 8005754:	f015 0506 	ands.w	r5, r5, #6
 8005758:	d106      	bne.n	8005768 <_printf_common+0x48>
 800575a:	f104 0a19 	add.w	sl, r4, #25
 800575e:	68e3      	ldr	r3, [r4, #12]
 8005760:	6832      	ldr	r2, [r6, #0]
 8005762:	1a9b      	subs	r3, r3, r2
 8005764:	42ab      	cmp	r3, r5
 8005766:	dc26      	bgt.n	80057b6 <_printf_common+0x96>
 8005768:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800576c:	1e13      	subs	r3, r2, #0
 800576e:	6822      	ldr	r2, [r4, #0]
 8005770:	bf18      	it	ne
 8005772:	2301      	movne	r3, #1
 8005774:	0692      	lsls	r2, r2, #26
 8005776:	d42b      	bmi.n	80057d0 <_printf_common+0xb0>
 8005778:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800577c:	4649      	mov	r1, r9
 800577e:	4638      	mov	r0, r7
 8005780:	47c0      	blx	r8
 8005782:	3001      	adds	r0, #1
 8005784:	d01e      	beq.n	80057c4 <_printf_common+0xa4>
 8005786:	6823      	ldr	r3, [r4, #0]
 8005788:	68e5      	ldr	r5, [r4, #12]
 800578a:	6832      	ldr	r2, [r6, #0]
 800578c:	f003 0306 	and.w	r3, r3, #6
 8005790:	2b04      	cmp	r3, #4
 8005792:	bf08      	it	eq
 8005794:	1aad      	subeq	r5, r5, r2
 8005796:	68a3      	ldr	r3, [r4, #8]
 8005798:	6922      	ldr	r2, [r4, #16]
 800579a:	bf0c      	ite	eq
 800579c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057a0:	2500      	movne	r5, #0
 80057a2:	4293      	cmp	r3, r2
 80057a4:	bfc4      	itt	gt
 80057a6:	1a9b      	subgt	r3, r3, r2
 80057a8:	18ed      	addgt	r5, r5, r3
 80057aa:	2600      	movs	r6, #0
 80057ac:	341a      	adds	r4, #26
 80057ae:	42b5      	cmp	r5, r6
 80057b0:	d11a      	bne.n	80057e8 <_printf_common+0xc8>
 80057b2:	2000      	movs	r0, #0
 80057b4:	e008      	b.n	80057c8 <_printf_common+0xa8>
 80057b6:	2301      	movs	r3, #1
 80057b8:	4652      	mov	r2, sl
 80057ba:	4649      	mov	r1, r9
 80057bc:	4638      	mov	r0, r7
 80057be:	47c0      	blx	r8
 80057c0:	3001      	adds	r0, #1
 80057c2:	d103      	bne.n	80057cc <_printf_common+0xac>
 80057c4:	f04f 30ff 	mov.w	r0, #4294967295
 80057c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057cc:	3501      	adds	r5, #1
 80057ce:	e7c6      	b.n	800575e <_printf_common+0x3e>
 80057d0:	18e1      	adds	r1, r4, r3
 80057d2:	1c5a      	adds	r2, r3, #1
 80057d4:	2030      	movs	r0, #48	; 0x30
 80057d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80057da:	4422      	add	r2, r4
 80057dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80057e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80057e4:	3302      	adds	r3, #2
 80057e6:	e7c7      	b.n	8005778 <_printf_common+0x58>
 80057e8:	2301      	movs	r3, #1
 80057ea:	4622      	mov	r2, r4
 80057ec:	4649      	mov	r1, r9
 80057ee:	4638      	mov	r0, r7
 80057f0:	47c0      	blx	r8
 80057f2:	3001      	adds	r0, #1
 80057f4:	d0e6      	beq.n	80057c4 <_printf_common+0xa4>
 80057f6:	3601      	adds	r6, #1
 80057f8:	e7d9      	b.n	80057ae <_printf_common+0x8e>
	...

080057fc <_printf_i>:
 80057fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005800:	460c      	mov	r4, r1
 8005802:	4691      	mov	r9, r2
 8005804:	7e27      	ldrb	r7, [r4, #24]
 8005806:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005808:	2f78      	cmp	r7, #120	; 0x78
 800580a:	4680      	mov	r8, r0
 800580c:	469a      	mov	sl, r3
 800580e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005812:	d807      	bhi.n	8005824 <_printf_i+0x28>
 8005814:	2f62      	cmp	r7, #98	; 0x62
 8005816:	d80a      	bhi.n	800582e <_printf_i+0x32>
 8005818:	2f00      	cmp	r7, #0
 800581a:	f000 80d8 	beq.w	80059ce <_printf_i+0x1d2>
 800581e:	2f58      	cmp	r7, #88	; 0x58
 8005820:	f000 80a3 	beq.w	800596a <_printf_i+0x16e>
 8005824:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005828:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800582c:	e03a      	b.n	80058a4 <_printf_i+0xa8>
 800582e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005832:	2b15      	cmp	r3, #21
 8005834:	d8f6      	bhi.n	8005824 <_printf_i+0x28>
 8005836:	a001      	add	r0, pc, #4	; (adr r0, 800583c <_printf_i+0x40>)
 8005838:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800583c:	08005895 	.word	0x08005895
 8005840:	080058a9 	.word	0x080058a9
 8005844:	08005825 	.word	0x08005825
 8005848:	08005825 	.word	0x08005825
 800584c:	08005825 	.word	0x08005825
 8005850:	08005825 	.word	0x08005825
 8005854:	080058a9 	.word	0x080058a9
 8005858:	08005825 	.word	0x08005825
 800585c:	08005825 	.word	0x08005825
 8005860:	08005825 	.word	0x08005825
 8005864:	08005825 	.word	0x08005825
 8005868:	080059b5 	.word	0x080059b5
 800586c:	080058d9 	.word	0x080058d9
 8005870:	08005997 	.word	0x08005997
 8005874:	08005825 	.word	0x08005825
 8005878:	08005825 	.word	0x08005825
 800587c:	080059d7 	.word	0x080059d7
 8005880:	08005825 	.word	0x08005825
 8005884:	080058d9 	.word	0x080058d9
 8005888:	08005825 	.word	0x08005825
 800588c:	08005825 	.word	0x08005825
 8005890:	0800599f 	.word	0x0800599f
 8005894:	680b      	ldr	r3, [r1, #0]
 8005896:	1d1a      	adds	r2, r3, #4
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	600a      	str	r2, [r1, #0]
 800589c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80058a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80058a4:	2301      	movs	r3, #1
 80058a6:	e0a3      	b.n	80059f0 <_printf_i+0x1f4>
 80058a8:	6825      	ldr	r5, [r4, #0]
 80058aa:	6808      	ldr	r0, [r1, #0]
 80058ac:	062e      	lsls	r6, r5, #24
 80058ae:	f100 0304 	add.w	r3, r0, #4
 80058b2:	d50a      	bpl.n	80058ca <_printf_i+0xce>
 80058b4:	6805      	ldr	r5, [r0, #0]
 80058b6:	600b      	str	r3, [r1, #0]
 80058b8:	2d00      	cmp	r5, #0
 80058ba:	da03      	bge.n	80058c4 <_printf_i+0xc8>
 80058bc:	232d      	movs	r3, #45	; 0x2d
 80058be:	426d      	negs	r5, r5
 80058c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058c4:	485e      	ldr	r0, [pc, #376]	; (8005a40 <_printf_i+0x244>)
 80058c6:	230a      	movs	r3, #10
 80058c8:	e019      	b.n	80058fe <_printf_i+0x102>
 80058ca:	f015 0f40 	tst.w	r5, #64	; 0x40
 80058ce:	6805      	ldr	r5, [r0, #0]
 80058d0:	600b      	str	r3, [r1, #0]
 80058d2:	bf18      	it	ne
 80058d4:	b22d      	sxthne	r5, r5
 80058d6:	e7ef      	b.n	80058b8 <_printf_i+0xbc>
 80058d8:	680b      	ldr	r3, [r1, #0]
 80058da:	6825      	ldr	r5, [r4, #0]
 80058dc:	1d18      	adds	r0, r3, #4
 80058de:	6008      	str	r0, [r1, #0]
 80058e0:	0628      	lsls	r0, r5, #24
 80058e2:	d501      	bpl.n	80058e8 <_printf_i+0xec>
 80058e4:	681d      	ldr	r5, [r3, #0]
 80058e6:	e002      	b.n	80058ee <_printf_i+0xf2>
 80058e8:	0669      	lsls	r1, r5, #25
 80058ea:	d5fb      	bpl.n	80058e4 <_printf_i+0xe8>
 80058ec:	881d      	ldrh	r5, [r3, #0]
 80058ee:	4854      	ldr	r0, [pc, #336]	; (8005a40 <_printf_i+0x244>)
 80058f0:	2f6f      	cmp	r7, #111	; 0x6f
 80058f2:	bf0c      	ite	eq
 80058f4:	2308      	moveq	r3, #8
 80058f6:	230a      	movne	r3, #10
 80058f8:	2100      	movs	r1, #0
 80058fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80058fe:	6866      	ldr	r6, [r4, #4]
 8005900:	60a6      	str	r6, [r4, #8]
 8005902:	2e00      	cmp	r6, #0
 8005904:	bfa2      	ittt	ge
 8005906:	6821      	ldrge	r1, [r4, #0]
 8005908:	f021 0104 	bicge.w	r1, r1, #4
 800590c:	6021      	strge	r1, [r4, #0]
 800590e:	b90d      	cbnz	r5, 8005914 <_printf_i+0x118>
 8005910:	2e00      	cmp	r6, #0
 8005912:	d04d      	beq.n	80059b0 <_printf_i+0x1b4>
 8005914:	4616      	mov	r6, r2
 8005916:	fbb5 f1f3 	udiv	r1, r5, r3
 800591a:	fb03 5711 	mls	r7, r3, r1, r5
 800591e:	5dc7      	ldrb	r7, [r0, r7]
 8005920:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005924:	462f      	mov	r7, r5
 8005926:	42bb      	cmp	r3, r7
 8005928:	460d      	mov	r5, r1
 800592a:	d9f4      	bls.n	8005916 <_printf_i+0x11a>
 800592c:	2b08      	cmp	r3, #8
 800592e:	d10b      	bne.n	8005948 <_printf_i+0x14c>
 8005930:	6823      	ldr	r3, [r4, #0]
 8005932:	07df      	lsls	r7, r3, #31
 8005934:	d508      	bpl.n	8005948 <_printf_i+0x14c>
 8005936:	6923      	ldr	r3, [r4, #16]
 8005938:	6861      	ldr	r1, [r4, #4]
 800593a:	4299      	cmp	r1, r3
 800593c:	bfde      	ittt	le
 800593e:	2330      	movle	r3, #48	; 0x30
 8005940:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005944:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005948:	1b92      	subs	r2, r2, r6
 800594a:	6122      	str	r2, [r4, #16]
 800594c:	f8cd a000 	str.w	sl, [sp]
 8005950:	464b      	mov	r3, r9
 8005952:	aa03      	add	r2, sp, #12
 8005954:	4621      	mov	r1, r4
 8005956:	4640      	mov	r0, r8
 8005958:	f7ff fee2 	bl	8005720 <_printf_common>
 800595c:	3001      	adds	r0, #1
 800595e:	d14c      	bne.n	80059fa <_printf_i+0x1fe>
 8005960:	f04f 30ff 	mov.w	r0, #4294967295
 8005964:	b004      	add	sp, #16
 8005966:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800596a:	4835      	ldr	r0, [pc, #212]	; (8005a40 <_printf_i+0x244>)
 800596c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005970:	6823      	ldr	r3, [r4, #0]
 8005972:	680e      	ldr	r6, [r1, #0]
 8005974:	061f      	lsls	r7, r3, #24
 8005976:	f856 5b04 	ldr.w	r5, [r6], #4
 800597a:	600e      	str	r6, [r1, #0]
 800597c:	d514      	bpl.n	80059a8 <_printf_i+0x1ac>
 800597e:	07d9      	lsls	r1, r3, #31
 8005980:	bf44      	itt	mi
 8005982:	f043 0320 	orrmi.w	r3, r3, #32
 8005986:	6023      	strmi	r3, [r4, #0]
 8005988:	b91d      	cbnz	r5, 8005992 <_printf_i+0x196>
 800598a:	6823      	ldr	r3, [r4, #0]
 800598c:	f023 0320 	bic.w	r3, r3, #32
 8005990:	6023      	str	r3, [r4, #0]
 8005992:	2310      	movs	r3, #16
 8005994:	e7b0      	b.n	80058f8 <_printf_i+0xfc>
 8005996:	6823      	ldr	r3, [r4, #0]
 8005998:	f043 0320 	orr.w	r3, r3, #32
 800599c:	6023      	str	r3, [r4, #0]
 800599e:	2378      	movs	r3, #120	; 0x78
 80059a0:	4828      	ldr	r0, [pc, #160]	; (8005a44 <_printf_i+0x248>)
 80059a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80059a6:	e7e3      	b.n	8005970 <_printf_i+0x174>
 80059a8:	065e      	lsls	r6, r3, #25
 80059aa:	bf48      	it	mi
 80059ac:	b2ad      	uxthmi	r5, r5
 80059ae:	e7e6      	b.n	800597e <_printf_i+0x182>
 80059b0:	4616      	mov	r6, r2
 80059b2:	e7bb      	b.n	800592c <_printf_i+0x130>
 80059b4:	680b      	ldr	r3, [r1, #0]
 80059b6:	6826      	ldr	r6, [r4, #0]
 80059b8:	6960      	ldr	r0, [r4, #20]
 80059ba:	1d1d      	adds	r5, r3, #4
 80059bc:	600d      	str	r5, [r1, #0]
 80059be:	0635      	lsls	r5, r6, #24
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	d501      	bpl.n	80059c8 <_printf_i+0x1cc>
 80059c4:	6018      	str	r0, [r3, #0]
 80059c6:	e002      	b.n	80059ce <_printf_i+0x1d2>
 80059c8:	0671      	lsls	r1, r6, #25
 80059ca:	d5fb      	bpl.n	80059c4 <_printf_i+0x1c8>
 80059cc:	8018      	strh	r0, [r3, #0]
 80059ce:	2300      	movs	r3, #0
 80059d0:	6123      	str	r3, [r4, #16]
 80059d2:	4616      	mov	r6, r2
 80059d4:	e7ba      	b.n	800594c <_printf_i+0x150>
 80059d6:	680b      	ldr	r3, [r1, #0]
 80059d8:	1d1a      	adds	r2, r3, #4
 80059da:	600a      	str	r2, [r1, #0]
 80059dc:	681e      	ldr	r6, [r3, #0]
 80059de:	6862      	ldr	r2, [r4, #4]
 80059e0:	2100      	movs	r1, #0
 80059e2:	4630      	mov	r0, r6
 80059e4:	f7fa fbfc 	bl	80001e0 <memchr>
 80059e8:	b108      	cbz	r0, 80059ee <_printf_i+0x1f2>
 80059ea:	1b80      	subs	r0, r0, r6
 80059ec:	6060      	str	r0, [r4, #4]
 80059ee:	6863      	ldr	r3, [r4, #4]
 80059f0:	6123      	str	r3, [r4, #16]
 80059f2:	2300      	movs	r3, #0
 80059f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059f8:	e7a8      	b.n	800594c <_printf_i+0x150>
 80059fa:	6923      	ldr	r3, [r4, #16]
 80059fc:	4632      	mov	r2, r6
 80059fe:	4649      	mov	r1, r9
 8005a00:	4640      	mov	r0, r8
 8005a02:	47d0      	blx	sl
 8005a04:	3001      	adds	r0, #1
 8005a06:	d0ab      	beq.n	8005960 <_printf_i+0x164>
 8005a08:	6823      	ldr	r3, [r4, #0]
 8005a0a:	079b      	lsls	r3, r3, #30
 8005a0c:	d413      	bmi.n	8005a36 <_printf_i+0x23a>
 8005a0e:	68e0      	ldr	r0, [r4, #12]
 8005a10:	9b03      	ldr	r3, [sp, #12]
 8005a12:	4298      	cmp	r0, r3
 8005a14:	bfb8      	it	lt
 8005a16:	4618      	movlt	r0, r3
 8005a18:	e7a4      	b.n	8005964 <_printf_i+0x168>
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	4632      	mov	r2, r6
 8005a1e:	4649      	mov	r1, r9
 8005a20:	4640      	mov	r0, r8
 8005a22:	47d0      	blx	sl
 8005a24:	3001      	adds	r0, #1
 8005a26:	d09b      	beq.n	8005960 <_printf_i+0x164>
 8005a28:	3501      	adds	r5, #1
 8005a2a:	68e3      	ldr	r3, [r4, #12]
 8005a2c:	9903      	ldr	r1, [sp, #12]
 8005a2e:	1a5b      	subs	r3, r3, r1
 8005a30:	42ab      	cmp	r3, r5
 8005a32:	dcf2      	bgt.n	8005a1a <_printf_i+0x21e>
 8005a34:	e7eb      	b.n	8005a0e <_printf_i+0x212>
 8005a36:	2500      	movs	r5, #0
 8005a38:	f104 0619 	add.w	r6, r4, #25
 8005a3c:	e7f5      	b.n	8005a2a <_printf_i+0x22e>
 8005a3e:	bf00      	nop
 8005a40:	0800630d 	.word	0x0800630d
 8005a44:	0800631e 	.word	0x0800631e

08005a48 <_scanf_chars>:
 8005a48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a4c:	4615      	mov	r5, r2
 8005a4e:	688a      	ldr	r2, [r1, #8]
 8005a50:	4680      	mov	r8, r0
 8005a52:	460c      	mov	r4, r1
 8005a54:	b932      	cbnz	r2, 8005a64 <_scanf_chars+0x1c>
 8005a56:	698a      	ldr	r2, [r1, #24]
 8005a58:	2a00      	cmp	r2, #0
 8005a5a:	bf0c      	ite	eq
 8005a5c:	2201      	moveq	r2, #1
 8005a5e:	f04f 32ff 	movne.w	r2, #4294967295
 8005a62:	608a      	str	r2, [r1, #8]
 8005a64:	6822      	ldr	r2, [r4, #0]
 8005a66:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8005af4 <_scanf_chars+0xac>
 8005a6a:	06d1      	lsls	r1, r2, #27
 8005a6c:	bf5f      	itttt	pl
 8005a6e:	681a      	ldrpl	r2, [r3, #0]
 8005a70:	1d11      	addpl	r1, r2, #4
 8005a72:	6019      	strpl	r1, [r3, #0]
 8005a74:	6816      	ldrpl	r6, [r2, #0]
 8005a76:	2700      	movs	r7, #0
 8005a78:	69a0      	ldr	r0, [r4, #24]
 8005a7a:	b188      	cbz	r0, 8005aa0 <_scanf_chars+0x58>
 8005a7c:	2801      	cmp	r0, #1
 8005a7e:	d107      	bne.n	8005a90 <_scanf_chars+0x48>
 8005a80:	682b      	ldr	r3, [r5, #0]
 8005a82:	781a      	ldrb	r2, [r3, #0]
 8005a84:	6963      	ldr	r3, [r4, #20]
 8005a86:	5c9b      	ldrb	r3, [r3, r2]
 8005a88:	b953      	cbnz	r3, 8005aa0 <_scanf_chars+0x58>
 8005a8a:	bb27      	cbnz	r7, 8005ad6 <_scanf_chars+0x8e>
 8005a8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a90:	2802      	cmp	r0, #2
 8005a92:	d120      	bne.n	8005ad6 <_scanf_chars+0x8e>
 8005a94:	682b      	ldr	r3, [r5, #0]
 8005a96:	781b      	ldrb	r3, [r3, #0]
 8005a98:	f813 3009 	ldrb.w	r3, [r3, r9]
 8005a9c:	071b      	lsls	r3, r3, #28
 8005a9e:	d41a      	bmi.n	8005ad6 <_scanf_chars+0x8e>
 8005aa0:	6823      	ldr	r3, [r4, #0]
 8005aa2:	06da      	lsls	r2, r3, #27
 8005aa4:	bf5e      	ittt	pl
 8005aa6:	682b      	ldrpl	r3, [r5, #0]
 8005aa8:	781b      	ldrbpl	r3, [r3, #0]
 8005aaa:	f806 3b01 	strbpl.w	r3, [r6], #1
 8005aae:	682a      	ldr	r2, [r5, #0]
 8005ab0:	686b      	ldr	r3, [r5, #4]
 8005ab2:	3201      	adds	r2, #1
 8005ab4:	602a      	str	r2, [r5, #0]
 8005ab6:	68a2      	ldr	r2, [r4, #8]
 8005ab8:	3b01      	subs	r3, #1
 8005aba:	3a01      	subs	r2, #1
 8005abc:	606b      	str	r3, [r5, #4]
 8005abe:	3701      	adds	r7, #1
 8005ac0:	60a2      	str	r2, [r4, #8]
 8005ac2:	b142      	cbz	r2, 8005ad6 <_scanf_chars+0x8e>
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	dcd7      	bgt.n	8005a78 <_scanf_chars+0x30>
 8005ac8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005acc:	4629      	mov	r1, r5
 8005ace:	4640      	mov	r0, r8
 8005ad0:	4798      	blx	r3
 8005ad2:	2800      	cmp	r0, #0
 8005ad4:	d0d0      	beq.n	8005a78 <_scanf_chars+0x30>
 8005ad6:	6823      	ldr	r3, [r4, #0]
 8005ad8:	f013 0310 	ands.w	r3, r3, #16
 8005adc:	d105      	bne.n	8005aea <_scanf_chars+0xa2>
 8005ade:	68e2      	ldr	r2, [r4, #12]
 8005ae0:	3201      	adds	r2, #1
 8005ae2:	60e2      	str	r2, [r4, #12]
 8005ae4:	69a2      	ldr	r2, [r4, #24]
 8005ae6:	b102      	cbz	r2, 8005aea <_scanf_chars+0xa2>
 8005ae8:	7033      	strb	r3, [r6, #0]
 8005aea:	6923      	ldr	r3, [r4, #16]
 8005aec:	441f      	add	r7, r3
 8005aee:	6127      	str	r7, [r4, #16]
 8005af0:	2000      	movs	r0, #0
 8005af2:	e7cb      	b.n	8005a8c <_scanf_chars+0x44>
 8005af4:	0800634b 	.word	0x0800634b

08005af8 <_scanf_i>:
 8005af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005afc:	4698      	mov	r8, r3
 8005afe:	4b74      	ldr	r3, [pc, #464]	; (8005cd0 <_scanf_i+0x1d8>)
 8005b00:	460c      	mov	r4, r1
 8005b02:	4682      	mov	sl, r0
 8005b04:	4616      	mov	r6, r2
 8005b06:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005b0a:	b087      	sub	sp, #28
 8005b0c:	ab03      	add	r3, sp, #12
 8005b0e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8005b12:	4b70      	ldr	r3, [pc, #448]	; (8005cd4 <_scanf_i+0x1dc>)
 8005b14:	69a1      	ldr	r1, [r4, #24]
 8005b16:	4a70      	ldr	r2, [pc, #448]	; (8005cd8 <_scanf_i+0x1e0>)
 8005b18:	2903      	cmp	r1, #3
 8005b1a:	bf18      	it	ne
 8005b1c:	461a      	movne	r2, r3
 8005b1e:	68a3      	ldr	r3, [r4, #8]
 8005b20:	9201      	str	r2, [sp, #4]
 8005b22:	1e5a      	subs	r2, r3, #1
 8005b24:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005b28:	bf88      	it	hi
 8005b2a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005b2e:	4627      	mov	r7, r4
 8005b30:	bf82      	ittt	hi
 8005b32:	eb03 0905 	addhi.w	r9, r3, r5
 8005b36:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005b3a:	60a3      	strhi	r3, [r4, #8]
 8005b3c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8005b40:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8005b44:	bf98      	it	ls
 8005b46:	f04f 0900 	movls.w	r9, #0
 8005b4a:	6023      	str	r3, [r4, #0]
 8005b4c:	463d      	mov	r5, r7
 8005b4e:	f04f 0b00 	mov.w	fp, #0
 8005b52:	6831      	ldr	r1, [r6, #0]
 8005b54:	ab03      	add	r3, sp, #12
 8005b56:	7809      	ldrb	r1, [r1, #0]
 8005b58:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8005b5c:	2202      	movs	r2, #2
 8005b5e:	f7fa fb3f 	bl	80001e0 <memchr>
 8005b62:	b328      	cbz	r0, 8005bb0 <_scanf_i+0xb8>
 8005b64:	f1bb 0f01 	cmp.w	fp, #1
 8005b68:	d159      	bne.n	8005c1e <_scanf_i+0x126>
 8005b6a:	6862      	ldr	r2, [r4, #4]
 8005b6c:	b92a      	cbnz	r2, 8005b7a <_scanf_i+0x82>
 8005b6e:	6822      	ldr	r2, [r4, #0]
 8005b70:	2308      	movs	r3, #8
 8005b72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b76:	6063      	str	r3, [r4, #4]
 8005b78:	6022      	str	r2, [r4, #0]
 8005b7a:	6822      	ldr	r2, [r4, #0]
 8005b7c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8005b80:	6022      	str	r2, [r4, #0]
 8005b82:	68a2      	ldr	r2, [r4, #8]
 8005b84:	1e51      	subs	r1, r2, #1
 8005b86:	60a1      	str	r1, [r4, #8]
 8005b88:	b192      	cbz	r2, 8005bb0 <_scanf_i+0xb8>
 8005b8a:	6832      	ldr	r2, [r6, #0]
 8005b8c:	1c51      	adds	r1, r2, #1
 8005b8e:	6031      	str	r1, [r6, #0]
 8005b90:	7812      	ldrb	r2, [r2, #0]
 8005b92:	f805 2b01 	strb.w	r2, [r5], #1
 8005b96:	6872      	ldr	r2, [r6, #4]
 8005b98:	3a01      	subs	r2, #1
 8005b9a:	2a00      	cmp	r2, #0
 8005b9c:	6072      	str	r2, [r6, #4]
 8005b9e:	dc07      	bgt.n	8005bb0 <_scanf_i+0xb8>
 8005ba0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8005ba4:	4631      	mov	r1, r6
 8005ba6:	4650      	mov	r0, sl
 8005ba8:	4790      	blx	r2
 8005baa:	2800      	cmp	r0, #0
 8005bac:	f040 8085 	bne.w	8005cba <_scanf_i+0x1c2>
 8005bb0:	f10b 0b01 	add.w	fp, fp, #1
 8005bb4:	f1bb 0f03 	cmp.w	fp, #3
 8005bb8:	d1cb      	bne.n	8005b52 <_scanf_i+0x5a>
 8005bba:	6863      	ldr	r3, [r4, #4]
 8005bbc:	b90b      	cbnz	r3, 8005bc2 <_scanf_i+0xca>
 8005bbe:	230a      	movs	r3, #10
 8005bc0:	6063      	str	r3, [r4, #4]
 8005bc2:	6863      	ldr	r3, [r4, #4]
 8005bc4:	4945      	ldr	r1, [pc, #276]	; (8005cdc <_scanf_i+0x1e4>)
 8005bc6:	6960      	ldr	r0, [r4, #20]
 8005bc8:	1ac9      	subs	r1, r1, r3
 8005bca:	f000 f889 	bl	8005ce0 <__sccl>
 8005bce:	f04f 0b00 	mov.w	fp, #0
 8005bd2:	68a3      	ldr	r3, [r4, #8]
 8005bd4:	6822      	ldr	r2, [r4, #0]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d03d      	beq.n	8005c56 <_scanf_i+0x15e>
 8005bda:	6831      	ldr	r1, [r6, #0]
 8005bdc:	6960      	ldr	r0, [r4, #20]
 8005bde:	f891 c000 	ldrb.w	ip, [r1]
 8005be2:	f810 000c 	ldrb.w	r0, [r0, ip]
 8005be6:	2800      	cmp	r0, #0
 8005be8:	d035      	beq.n	8005c56 <_scanf_i+0x15e>
 8005bea:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8005bee:	d124      	bne.n	8005c3a <_scanf_i+0x142>
 8005bf0:	0510      	lsls	r0, r2, #20
 8005bf2:	d522      	bpl.n	8005c3a <_scanf_i+0x142>
 8005bf4:	f10b 0b01 	add.w	fp, fp, #1
 8005bf8:	f1b9 0f00 	cmp.w	r9, #0
 8005bfc:	d003      	beq.n	8005c06 <_scanf_i+0x10e>
 8005bfe:	3301      	adds	r3, #1
 8005c00:	f109 39ff 	add.w	r9, r9, #4294967295
 8005c04:	60a3      	str	r3, [r4, #8]
 8005c06:	6873      	ldr	r3, [r6, #4]
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	6073      	str	r3, [r6, #4]
 8005c0e:	dd1b      	ble.n	8005c48 <_scanf_i+0x150>
 8005c10:	6833      	ldr	r3, [r6, #0]
 8005c12:	3301      	adds	r3, #1
 8005c14:	6033      	str	r3, [r6, #0]
 8005c16:	68a3      	ldr	r3, [r4, #8]
 8005c18:	3b01      	subs	r3, #1
 8005c1a:	60a3      	str	r3, [r4, #8]
 8005c1c:	e7d9      	b.n	8005bd2 <_scanf_i+0xda>
 8005c1e:	f1bb 0f02 	cmp.w	fp, #2
 8005c22:	d1ae      	bne.n	8005b82 <_scanf_i+0x8a>
 8005c24:	6822      	ldr	r2, [r4, #0]
 8005c26:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8005c2a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005c2e:	d1bf      	bne.n	8005bb0 <_scanf_i+0xb8>
 8005c30:	2310      	movs	r3, #16
 8005c32:	6063      	str	r3, [r4, #4]
 8005c34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c38:	e7a2      	b.n	8005b80 <_scanf_i+0x88>
 8005c3a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8005c3e:	6022      	str	r2, [r4, #0]
 8005c40:	780b      	ldrb	r3, [r1, #0]
 8005c42:	f805 3b01 	strb.w	r3, [r5], #1
 8005c46:	e7de      	b.n	8005c06 <_scanf_i+0x10e>
 8005c48:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005c4c:	4631      	mov	r1, r6
 8005c4e:	4650      	mov	r0, sl
 8005c50:	4798      	blx	r3
 8005c52:	2800      	cmp	r0, #0
 8005c54:	d0df      	beq.n	8005c16 <_scanf_i+0x11e>
 8005c56:	6823      	ldr	r3, [r4, #0]
 8005c58:	05d9      	lsls	r1, r3, #23
 8005c5a:	d50d      	bpl.n	8005c78 <_scanf_i+0x180>
 8005c5c:	42bd      	cmp	r5, r7
 8005c5e:	d909      	bls.n	8005c74 <_scanf_i+0x17c>
 8005c60:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8005c64:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005c68:	4632      	mov	r2, r6
 8005c6a:	4650      	mov	r0, sl
 8005c6c:	4798      	blx	r3
 8005c6e:	f105 39ff 	add.w	r9, r5, #4294967295
 8005c72:	464d      	mov	r5, r9
 8005c74:	42bd      	cmp	r5, r7
 8005c76:	d028      	beq.n	8005cca <_scanf_i+0x1d2>
 8005c78:	6822      	ldr	r2, [r4, #0]
 8005c7a:	f012 0210 	ands.w	r2, r2, #16
 8005c7e:	d113      	bne.n	8005ca8 <_scanf_i+0x1b0>
 8005c80:	702a      	strb	r2, [r5, #0]
 8005c82:	6863      	ldr	r3, [r4, #4]
 8005c84:	9e01      	ldr	r6, [sp, #4]
 8005c86:	4639      	mov	r1, r7
 8005c88:	4650      	mov	r0, sl
 8005c8a:	47b0      	blx	r6
 8005c8c:	f8d8 3000 	ldr.w	r3, [r8]
 8005c90:	6821      	ldr	r1, [r4, #0]
 8005c92:	1d1a      	adds	r2, r3, #4
 8005c94:	f8c8 2000 	str.w	r2, [r8]
 8005c98:	f011 0f20 	tst.w	r1, #32
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	d00f      	beq.n	8005cc0 <_scanf_i+0x1c8>
 8005ca0:	6018      	str	r0, [r3, #0]
 8005ca2:	68e3      	ldr	r3, [r4, #12]
 8005ca4:	3301      	adds	r3, #1
 8005ca6:	60e3      	str	r3, [r4, #12]
 8005ca8:	1bed      	subs	r5, r5, r7
 8005caa:	44ab      	add	fp, r5
 8005cac:	6925      	ldr	r5, [r4, #16]
 8005cae:	445d      	add	r5, fp
 8005cb0:	6125      	str	r5, [r4, #16]
 8005cb2:	2000      	movs	r0, #0
 8005cb4:	b007      	add	sp, #28
 8005cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cba:	f04f 0b00 	mov.w	fp, #0
 8005cbe:	e7ca      	b.n	8005c56 <_scanf_i+0x15e>
 8005cc0:	07ca      	lsls	r2, r1, #31
 8005cc2:	bf4c      	ite	mi
 8005cc4:	8018      	strhmi	r0, [r3, #0]
 8005cc6:	6018      	strpl	r0, [r3, #0]
 8005cc8:	e7eb      	b.n	8005ca2 <_scanf_i+0x1aa>
 8005cca:	2001      	movs	r0, #1
 8005ccc:	e7f2      	b.n	8005cb4 <_scanf_i+0x1bc>
 8005cce:	bf00      	nop
 8005cd0:	080062a8 	.word	0x080062a8
 8005cd4:	08005f59 	.word	0x08005f59
 8005cd8:	08005e5d 	.word	0x08005e5d
 8005cdc:	08006348 	.word	0x08006348

08005ce0 <__sccl>:
 8005ce0:	b570      	push	{r4, r5, r6, lr}
 8005ce2:	780b      	ldrb	r3, [r1, #0]
 8005ce4:	4604      	mov	r4, r0
 8005ce6:	2b5e      	cmp	r3, #94	; 0x5e
 8005ce8:	bf0b      	itete	eq
 8005cea:	784b      	ldrbeq	r3, [r1, #1]
 8005cec:	1c48      	addne	r0, r1, #1
 8005cee:	1c88      	addeq	r0, r1, #2
 8005cf0:	2200      	movne	r2, #0
 8005cf2:	bf08      	it	eq
 8005cf4:	2201      	moveq	r2, #1
 8005cf6:	1e61      	subs	r1, r4, #1
 8005cf8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8005cfc:	f801 2f01 	strb.w	r2, [r1, #1]!
 8005d00:	42a9      	cmp	r1, r5
 8005d02:	d1fb      	bne.n	8005cfc <__sccl+0x1c>
 8005d04:	b90b      	cbnz	r3, 8005d0a <__sccl+0x2a>
 8005d06:	3801      	subs	r0, #1
 8005d08:	bd70      	pop	{r4, r5, r6, pc}
 8005d0a:	f082 0101 	eor.w	r1, r2, #1
 8005d0e:	54e1      	strb	r1, [r4, r3]
 8005d10:	1c42      	adds	r2, r0, #1
 8005d12:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 8005d16:	2d2d      	cmp	r5, #45	; 0x2d
 8005d18:	f102 36ff 	add.w	r6, r2, #4294967295
 8005d1c:	4610      	mov	r0, r2
 8005d1e:	d006      	beq.n	8005d2e <__sccl+0x4e>
 8005d20:	2d5d      	cmp	r5, #93	; 0x5d
 8005d22:	d0f1      	beq.n	8005d08 <__sccl+0x28>
 8005d24:	b90d      	cbnz	r5, 8005d2a <__sccl+0x4a>
 8005d26:	4630      	mov	r0, r6
 8005d28:	e7ee      	b.n	8005d08 <__sccl+0x28>
 8005d2a:	462b      	mov	r3, r5
 8005d2c:	e7ef      	b.n	8005d0e <__sccl+0x2e>
 8005d2e:	7816      	ldrb	r6, [r2, #0]
 8005d30:	2e5d      	cmp	r6, #93	; 0x5d
 8005d32:	d0fa      	beq.n	8005d2a <__sccl+0x4a>
 8005d34:	42b3      	cmp	r3, r6
 8005d36:	dcf8      	bgt.n	8005d2a <__sccl+0x4a>
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3001      	adds	r0, #1
 8005d3c:	4286      	cmp	r6, r0
 8005d3e:	5421      	strb	r1, [r4, r0]
 8005d40:	dcfb      	bgt.n	8005d3a <__sccl+0x5a>
 8005d42:	43d8      	mvns	r0, r3
 8005d44:	4430      	add	r0, r6
 8005d46:	1c5d      	adds	r5, r3, #1
 8005d48:	42b3      	cmp	r3, r6
 8005d4a:	bfa8      	it	ge
 8005d4c:	2000      	movge	r0, #0
 8005d4e:	182b      	adds	r3, r5, r0
 8005d50:	3202      	adds	r2, #2
 8005d52:	e7de      	b.n	8005d12 <__sccl+0x32>

08005d54 <_strtol_l.isra.0>:
 8005d54:	2b01      	cmp	r3, #1
 8005d56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d5a:	d001      	beq.n	8005d60 <_strtol_l.isra.0+0xc>
 8005d5c:	2b24      	cmp	r3, #36	; 0x24
 8005d5e:	d906      	bls.n	8005d6e <_strtol_l.isra.0+0x1a>
 8005d60:	f7ff f930 	bl	8004fc4 <__errno>
 8005d64:	2316      	movs	r3, #22
 8005d66:	6003      	str	r3, [r0, #0]
 8005d68:	2000      	movs	r0, #0
 8005d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d6e:	4f3a      	ldr	r7, [pc, #232]	; (8005e58 <_strtol_l.isra.0+0x104>)
 8005d70:	468e      	mov	lr, r1
 8005d72:	4676      	mov	r6, lr
 8005d74:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8005d78:	5de5      	ldrb	r5, [r4, r7]
 8005d7a:	f015 0508 	ands.w	r5, r5, #8
 8005d7e:	d1f8      	bne.n	8005d72 <_strtol_l.isra.0+0x1e>
 8005d80:	2c2d      	cmp	r4, #45	; 0x2d
 8005d82:	d134      	bne.n	8005dee <_strtol_l.isra.0+0x9a>
 8005d84:	f89e 4000 	ldrb.w	r4, [lr]
 8005d88:	f04f 0801 	mov.w	r8, #1
 8005d8c:	f106 0e02 	add.w	lr, r6, #2
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d05c      	beq.n	8005e4e <_strtol_l.isra.0+0xfa>
 8005d94:	2b10      	cmp	r3, #16
 8005d96:	d10c      	bne.n	8005db2 <_strtol_l.isra.0+0x5e>
 8005d98:	2c30      	cmp	r4, #48	; 0x30
 8005d9a:	d10a      	bne.n	8005db2 <_strtol_l.isra.0+0x5e>
 8005d9c:	f89e 4000 	ldrb.w	r4, [lr]
 8005da0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005da4:	2c58      	cmp	r4, #88	; 0x58
 8005da6:	d14d      	bne.n	8005e44 <_strtol_l.isra.0+0xf0>
 8005da8:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8005dac:	2310      	movs	r3, #16
 8005dae:	f10e 0e02 	add.w	lr, lr, #2
 8005db2:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8005db6:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005dba:	2600      	movs	r6, #0
 8005dbc:	fbbc f9f3 	udiv	r9, ip, r3
 8005dc0:	4635      	mov	r5, r6
 8005dc2:	fb03 ca19 	mls	sl, r3, r9, ip
 8005dc6:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8005dca:	2f09      	cmp	r7, #9
 8005dcc:	d818      	bhi.n	8005e00 <_strtol_l.isra.0+0xac>
 8005dce:	463c      	mov	r4, r7
 8005dd0:	42a3      	cmp	r3, r4
 8005dd2:	dd24      	ble.n	8005e1e <_strtol_l.isra.0+0xca>
 8005dd4:	2e00      	cmp	r6, #0
 8005dd6:	db1f      	blt.n	8005e18 <_strtol_l.isra.0+0xc4>
 8005dd8:	45a9      	cmp	r9, r5
 8005dda:	d31d      	bcc.n	8005e18 <_strtol_l.isra.0+0xc4>
 8005ddc:	d101      	bne.n	8005de2 <_strtol_l.isra.0+0x8e>
 8005dde:	45a2      	cmp	sl, r4
 8005de0:	db1a      	blt.n	8005e18 <_strtol_l.isra.0+0xc4>
 8005de2:	fb05 4503 	mla	r5, r5, r3, r4
 8005de6:	2601      	movs	r6, #1
 8005de8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8005dec:	e7eb      	b.n	8005dc6 <_strtol_l.isra.0+0x72>
 8005dee:	2c2b      	cmp	r4, #43	; 0x2b
 8005df0:	bf08      	it	eq
 8005df2:	f89e 4000 	ldrbeq.w	r4, [lr]
 8005df6:	46a8      	mov	r8, r5
 8005df8:	bf08      	it	eq
 8005dfa:	f106 0e02 	addeq.w	lr, r6, #2
 8005dfe:	e7c7      	b.n	8005d90 <_strtol_l.isra.0+0x3c>
 8005e00:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8005e04:	2f19      	cmp	r7, #25
 8005e06:	d801      	bhi.n	8005e0c <_strtol_l.isra.0+0xb8>
 8005e08:	3c37      	subs	r4, #55	; 0x37
 8005e0a:	e7e1      	b.n	8005dd0 <_strtol_l.isra.0+0x7c>
 8005e0c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8005e10:	2f19      	cmp	r7, #25
 8005e12:	d804      	bhi.n	8005e1e <_strtol_l.isra.0+0xca>
 8005e14:	3c57      	subs	r4, #87	; 0x57
 8005e16:	e7db      	b.n	8005dd0 <_strtol_l.isra.0+0x7c>
 8005e18:	f04f 36ff 	mov.w	r6, #4294967295
 8005e1c:	e7e4      	b.n	8005de8 <_strtol_l.isra.0+0x94>
 8005e1e:	2e00      	cmp	r6, #0
 8005e20:	da05      	bge.n	8005e2e <_strtol_l.isra.0+0xda>
 8005e22:	2322      	movs	r3, #34	; 0x22
 8005e24:	6003      	str	r3, [r0, #0]
 8005e26:	4665      	mov	r5, ip
 8005e28:	b942      	cbnz	r2, 8005e3c <_strtol_l.isra.0+0xe8>
 8005e2a:	4628      	mov	r0, r5
 8005e2c:	e79d      	b.n	8005d6a <_strtol_l.isra.0+0x16>
 8005e2e:	f1b8 0f00 	cmp.w	r8, #0
 8005e32:	d000      	beq.n	8005e36 <_strtol_l.isra.0+0xe2>
 8005e34:	426d      	negs	r5, r5
 8005e36:	2a00      	cmp	r2, #0
 8005e38:	d0f7      	beq.n	8005e2a <_strtol_l.isra.0+0xd6>
 8005e3a:	b10e      	cbz	r6, 8005e40 <_strtol_l.isra.0+0xec>
 8005e3c:	f10e 31ff 	add.w	r1, lr, #4294967295
 8005e40:	6011      	str	r1, [r2, #0]
 8005e42:	e7f2      	b.n	8005e2a <_strtol_l.isra.0+0xd6>
 8005e44:	2430      	movs	r4, #48	; 0x30
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1b3      	bne.n	8005db2 <_strtol_l.isra.0+0x5e>
 8005e4a:	2308      	movs	r3, #8
 8005e4c:	e7b1      	b.n	8005db2 <_strtol_l.isra.0+0x5e>
 8005e4e:	2c30      	cmp	r4, #48	; 0x30
 8005e50:	d0a4      	beq.n	8005d9c <_strtol_l.isra.0+0x48>
 8005e52:	230a      	movs	r3, #10
 8005e54:	e7ad      	b.n	8005db2 <_strtol_l.isra.0+0x5e>
 8005e56:	bf00      	nop
 8005e58:	0800634b 	.word	0x0800634b

08005e5c <_strtol_r>:
 8005e5c:	f7ff bf7a 	b.w	8005d54 <_strtol_l.isra.0>

08005e60 <_strtoul_l.isra.0>:
 8005e60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005e64:	4e3b      	ldr	r6, [pc, #236]	; (8005f54 <_strtoul_l.isra.0+0xf4>)
 8005e66:	4686      	mov	lr, r0
 8005e68:	468c      	mov	ip, r1
 8005e6a:	4660      	mov	r0, ip
 8005e6c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8005e70:	5da5      	ldrb	r5, [r4, r6]
 8005e72:	f015 0508 	ands.w	r5, r5, #8
 8005e76:	d1f8      	bne.n	8005e6a <_strtoul_l.isra.0+0xa>
 8005e78:	2c2d      	cmp	r4, #45	; 0x2d
 8005e7a:	d134      	bne.n	8005ee6 <_strtoul_l.isra.0+0x86>
 8005e7c:	f89c 4000 	ldrb.w	r4, [ip]
 8005e80:	f04f 0801 	mov.w	r8, #1
 8005e84:	f100 0c02 	add.w	ip, r0, #2
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d05e      	beq.n	8005f4a <_strtoul_l.isra.0+0xea>
 8005e8c:	2b10      	cmp	r3, #16
 8005e8e:	d10c      	bne.n	8005eaa <_strtoul_l.isra.0+0x4a>
 8005e90:	2c30      	cmp	r4, #48	; 0x30
 8005e92:	d10a      	bne.n	8005eaa <_strtoul_l.isra.0+0x4a>
 8005e94:	f89c 0000 	ldrb.w	r0, [ip]
 8005e98:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8005e9c:	2858      	cmp	r0, #88	; 0x58
 8005e9e:	d14f      	bne.n	8005f40 <_strtoul_l.isra.0+0xe0>
 8005ea0:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8005ea4:	2310      	movs	r3, #16
 8005ea6:	f10c 0c02 	add.w	ip, ip, #2
 8005eaa:	f04f 37ff 	mov.w	r7, #4294967295
 8005eae:	2500      	movs	r5, #0
 8005eb0:	fbb7 f7f3 	udiv	r7, r7, r3
 8005eb4:	fb03 f907 	mul.w	r9, r3, r7
 8005eb8:	ea6f 0909 	mvn.w	r9, r9
 8005ebc:	4628      	mov	r0, r5
 8005ebe:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8005ec2:	2e09      	cmp	r6, #9
 8005ec4:	d818      	bhi.n	8005ef8 <_strtoul_l.isra.0+0x98>
 8005ec6:	4634      	mov	r4, r6
 8005ec8:	42a3      	cmp	r3, r4
 8005eca:	dd24      	ble.n	8005f16 <_strtoul_l.isra.0+0xb6>
 8005ecc:	2d00      	cmp	r5, #0
 8005ece:	db1f      	blt.n	8005f10 <_strtoul_l.isra.0+0xb0>
 8005ed0:	4287      	cmp	r7, r0
 8005ed2:	d31d      	bcc.n	8005f10 <_strtoul_l.isra.0+0xb0>
 8005ed4:	d101      	bne.n	8005eda <_strtoul_l.isra.0+0x7a>
 8005ed6:	45a1      	cmp	r9, r4
 8005ed8:	db1a      	blt.n	8005f10 <_strtoul_l.isra.0+0xb0>
 8005eda:	fb00 4003 	mla	r0, r0, r3, r4
 8005ede:	2501      	movs	r5, #1
 8005ee0:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8005ee4:	e7eb      	b.n	8005ebe <_strtoul_l.isra.0+0x5e>
 8005ee6:	2c2b      	cmp	r4, #43	; 0x2b
 8005ee8:	bf08      	it	eq
 8005eea:	f89c 4000 	ldrbeq.w	r4, [ip]
 8005eee:	46a8      	mov	r8, r5
 8005ef0:	bf08      	it	eq
 8005ef2:	f100 0c02 	addeq.w	ip, r0, #2
 8005ef6:	e7c7      	b.n	8005e88 <_strtoul_l.isra.0+0x28>
 8005ef8:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8005efc:	2e19      	cmp	r6, #25
 8005efe:	d801      	bhi.n	8005f04 <_strtoul_l.isra.0+0xa4>
 8005f00:	3c37      	subs	r4, #55	; 0x37
 8005f02:	e7e1      	b.n	8005ec8 <_strtoul_l.isra.0+0x68>
 8005f04:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8005f08:	2e19      	cmp	r6, #25
 8005f0a:	d804      	bhi.n	8005f16 <_strtoul_l.isra.0+0xb6>
 8005f0c:	3c57      	subs	r4, #87	; 0x57
 8005f0e:	e7db      	b.n	8005ec8 <_strtoul_l.isra.0+0x68>
 8005f10:	f04f 35ff 	mov.w	r5, #4294967295
 8005f14:	e7e4      	b.n	8005ee0 <_strtoul_l.isra.0+0x80>
 8005f16:	2d00      	cmp	r5, #0
 8005f18:	da07      	bge.n	8005f2a <_strtoul_l.isra.0+0xca>
 8005f1a:	2322      	movs	r3, #34	; 0x22
 8005f1c:	f8ce 3000 	str.w	r3, [lr]
 8005f20:	f04f 30ff 	mov.w	r0, #4294967295
 8005f24:	b942      	cbnz	r2, 8005f38 <_strtoul_l.isra.0+0xd8>
 8005f26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005f2a:	f1b8 0f00 	cmp.w	r8, #0
 8005f2e:	d000      	beq.n	8005f32 <_strtoul_l.isra.0+0xd2>
 8005f30:	4240      	negs	r0, r0
 8005f32:	2a00      	cmp	r2, #0
 8005f34:	d0f7      	beq.n	8005f26 <_strtoul_l.isra.0+0xc6>
 8005f36:	b10d      	cbz	r5, 8005f3c <_strtoul_l.isra.0+0xdc>
 8005f38:	f10c 31ff 	add.w	r1, ip, #4294967295
 8005f3c:	6011      	str	r1, [r2, #0]
 8005f3e:	e7f2      	b.n	8005f26 <_strtoul_l.isra.0+0xc6>
 8005f40:	2430      	movs	r4, #48	; 0x30
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d1b1      	bne.n	8005eaa <_strtoul_l.isra.0+0x4a>
 8005f46:	2308      	movs	r3, #8
 8005f48:	e7af      	b.n	8005eaa <_strtoul_l.isra.0+0x4a>
 8005f4a:	2c30      	cmp	r4, #48	; 0x30
 8005f4c:	d0a2      	beq.n	8005e94 <_strtoul_l.isra.0+0x34>
 8005f4e:	230a      	movs	r3, #10
 8005f50:	e7ab      	b.n	8005eaa <_strtoul_l.isra.0+0x4a>
 8005f52:	bf00      	nop
 8005f54:	0800634b 	.word	0x0800634b

08005f58 <_strtoul_r>:
 8005f58:	f7ff bf82 	b.w	8005e60 <_strtoul_l.isra.0>

08005f5c <__submore>:
 8005f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f60:	460c      	mov	r4, r1
 8005f62:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8005f64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f68:	4299      	cmp	r1, r3
 8005f6a:	d11d      	bne.n	8005fa8 <__submore+0x4c>
 8005f6c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005f70:	f000 f8a8 	bl	80060c4 <_malloc_r>
 8005f74:	b918      	cbnz	r0, 8005f7e <__submore+0x22>
 8005f76:	f04f 30ff 	mov.w	r0, #4294967295
 8005f7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f82:	63a3      	str	r3, [r4, #56]	; 0x38
 8005f84:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8005f88:	6360      	str	r0, [r4, #52]	; 0x34
 8005f8a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8005f8e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005f92:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8005f96:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005f9a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8005f9e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8005fa2:	6020      	str	r0, [r4, #0]
 8005fa4:	2000      	movs	r0, #0
 8005fa6:	e7e8      	b.n	8005f7a <__submore+0x1e>
 8005fa8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8005faa:	0077      	lsls	r7, r6, #1
 8005fac:	463a      	mov	r2, r7
 8005fae:	f000 f8e3 	bl	8006178 <_realloc_r>
 8005fb2:	4605      	mov	r5, r0
 8005fb4:	2800      	cmp	r0, #0
 8005fb6:	d0de      	beq.n	8005f76 <__submore+0x1a>
 8005fb8:	eb00 0806 	add.w	r8, r0, r6
 8005fbc:	4601      	mov	r1, r0
 8005fbe:	4632      	mov	r2, r6
 8005fc0:	4640      	mov	r0, r8
 8005fc2:	f000 f807 	bl	8005fd4 <memcpy>
 8005fc6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8005fca:	f8c4 8000 	str.w	r8, [r4]
 8005fce:	e7e9      	b.n	8005fa4 <__submore+0x48>

08005fd0 <__retarget_lock_acquire_recursive>:
 8005fd0:	4770      	bx	lr

08005fd2 <__retarget_lock_release_recursive>:
 8005fd2:	4770      	bx	lr

08005fd4 <memcpy>:
 8005fd4:	440a      	add	r2, r1
 8005fd6:	4291      	cmp	r1, r2
 8005fd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005fdc:	d100      	bne.n	8005fe0 <memcpy+0xc>
 8005fde:	4770      	bx	lr
 8005fe0:	b510      	push	{r4, lr}
 8005fe2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fe6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005fea:	4291      	cmp	r1, r2
 8005fec:	d1f9      	bne.n	8005fe2 <memcpy+0xe>
 8005fee:	bd10      	pop	{r4, pc}

08005ff0 <memmove>:
 8005ff0:	4288      	cmp	r0, r1
 8005ff2:	b510      	push	{r4, lr}
 8005ff4:	eb01 0402 	add.w	r4, r1, r2
 8005ff8:	d902      	bls.n	8006000 <memmove+0x10>
 8005ffa:	4284      	cmp	r4, r0
 8005ffc:	4623      	mov	r3, r4
 8005ffe:	d807      	bhi.n	8006010 <memmove+0x20>
 8006000:	1e43      	subs	r3, r0, #1
 8006002:	42a1      	cmp	r1, r4
 8006004:	d008      	beq.n	8006018 <memmove+0x28>
 8006006:	f811 2b01 	ldrb.w	r2, [r1], #1
 800600a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800600e:	e7f8      	b.n	8006002 <memmove+0x12>
 8006010:	4402      	add	r2, r0
 8006012:	4601      	mov	r1, r0
 8006014:	428a      	cmp	r2, r1
 8006016:	d100      	bne.n	800601a <memmove+0x2a>
 8006018:	bd10      	pop	{r4, pc}
 800601a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800601e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006022:	e7f7      	b.n	8006014 <memmove+0x24>

08006024 <_free_r>:
 8006024:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006026:	2900      	cmp	r1, #0
 8006028:	d048      	beq.n	80060bc <_free_r+0x98>
 800602a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800602e:	9001      	str	r0, [sp, #4]
 8006030:	2b00      	cmp	r3, #0
 8006032:	f1a1 0404 	sub.w	r4, r1, #4
 8006036:	bfb8      	it	lt
 8006038:	18e4      	addlt	r4, r4, r3
 800603a:	f000 f8d3 	bl	80061e4 <__malloc_lock>
 800603e:	4a20      	ldr	r2, [pc, #128]	; (80060c0 <_free_r+0x9c>)
 8006040:	9801      	ldr	r0, [sp, #4]
 8006042:	6813      	ldr	r3, [r2, #0]
 8006044:	4615      	mov	r5, r2
 8006046:	b933      	cbnz	r3, 8006056 <_free_r+0x32>
 8006048:	6063      	str	r3, [r4, #4]
 800604a:	6014      	str	r4, [r2, #0]
 800604c:	b003      	add	sp, #12
 800604e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006052:	f000 b8cd 	b.w	80061f0 <__malloc_unlock>
 8006056:	42a3      	cmp	r3, r4
 8006058:	d90b      	bls.n	8006072 <_free_r+0x4e>
 800605a:	6821      	ldr	r1, [r4, #0]
 800605c:	1862      	adds	r2, r4, r1
 800605e:	4293      	cmp	r3, r2
 8006060:	bf04      	itt	eq
 8006062:	681a      	ldreq	r2, [r3, #0]
 8006064:	685b      	ldreq	r3, [r3, #4]
 8006066:	6063      	str	r3, [r4, #4]
 8006068:	bf04      	itt	eq
 800606a:	1852      	addeq	r2, r2, r1
 800606c:	6022      	streq	r2, [r4, #0]
 800606e:	602c      	str	r4, [r5, #0]
 8006070:	e7ec      	b.n	800604c <_free_r+0x28>
 8006072:	461a      	mov	r2, r3
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	b10b      	cbz	r3, 800607c <_free_r+0x58>
 8006078:	42a3      	cmp	r3, r4
 800607a:	d9fa      	bls.n	8006072 <_free_r+0x4e>
 800607c:	6811      	ldr	r1, [r2, #0]
 800607e:	1855      	adds	r5, r2, r1
 8006080:	42a5      	cmp	r5, r4
 8006082:	d10b      	bne.n	800609c <_free_r+0x78>
 8006084:	6824      	ldr	r4, [r4, #0]
 8006086:	4421      	add	r1, r4
 8006088:	1854      	adds	r4, r2, r1
 800608a:	42a3      	cmp	r3, r4
 800608c:	6011      	str	r1, [r2, #0]
 800608e:	d1dd      	bne.n	800604c <_free_r+0x28>
 8006090:	681c      	ldr	r4, [r3, #0]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	6053      	str	r3, [r2, #4]
 8006096:	4421      	add	r1, r4
 8006098:	6011      	str	r1, [r2, #0]
 800609a:	e7d7      	b.n	800604c <_free_r+0x28>
 800609c:	d902      	bls.n	80060a4 <_free_r+0x80>
 800609e:	230c      	movs	r3, #12
 80060a0:	6003      	str	r3, [r0, #0]
 80060a2:	e7d3      	b.n	800604c <_free_r+0x28>
 80060a4:	6825      	ldr	r5, [r4, #0]
 80060a6:	1961      	adds	r1, r4, r5
 80060a8:	428b      	cmp	r3, r1
 80060aa:	bf04      	itt	eq
 80060ac:	6819      	ldreq	r1, [r3, #0]
 80060ae:	685b      	ldreq	r3, [r3, #4]
 80060b0:	6063      	str	r3, [r4, #4]
 80060b2:	bf04      	itt	eq
 80060b4:	1949      	addeq	r1, r1, r5
 80060b6:	6021      	streq	r1, [r4, #0]
 80060b8:	6054      	str	r4, [r2, #4]
 80060ba:	e7c7      	b.n	800604c <_free_r+0x28>
 80060bc:	b003      	add	sp, #12
 80060be:	bd30      	pop	{r4, r5, pc}
 80060c0:	20000098 	.word	0x20000098

080060c4 <_malloc_r>:
 80060c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060c6:	1ccd      	adds	r5, r1, #3
 80060c8:	f025 0503 	bic.w	r5, r5, #3
 80060cc:	3508      	adds	r5, #8
 80060ce:	2d0c      	cmp	r5, #12
 80060d0:	bf38      	it	cc
 80060d2:	250c      	movcc	r5, #12
 80060d4:	2d00      	cmp	r5, #0
 80060d6:	4606      	mov	r6, r0
 80060d8:	db01      	blt.n	80060de <_malloc_r+0x1a>
 80060da:	42a9      	cmp	r1, r5
 80060dc:	d903      	bls.n	80060e6 <_malloc_r+0x22>
 80060de:	230c      	movs	r3, #12
 80060e0:	6033      	str	r3, [r6, #0]
 80060e2:	2000      	movs	r0, #0
 80060e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060e6:	f000 f87d 	bl	80061e4 <__malloc_lock>
 80060ea:	4921      	ldr	r1, [pc, #132]	; (8006170 <_malloc_r+0xac>)
 80060ec:	680a      	ldr	r2, [r1, #0]
 80060ee:	4614      	mov	r4, r2
 80060f0:	b99c      	cbnz	r4, 800611a <_malloc_r+0x56>
 80060f2:	4f20      	ldr	r7, [pc, #128]	; (8006174 <_malloc_r+0xb0>)
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	b923      	cbnz	r3, 8006102 <_malloc_r+0x3e>
 80060f8:	4621      	mov	r1, r4
 80060fa:	4630      	mov	r0, r6
 80060fc:	f000 f862 	bl	80061c4 <_sbrk_r>
 8006100:	6038      	str	r0, [r7, #0]
 8006102:	4629      	mov	r1, r5
 8006104:	4630      	mov	r0, r6
 8006106:	f000 f85d 	bl	80061c4 <_sbrk_r>
 800610a:	1c43      	adds	r3, r0, #1
 800610c:	d123      	bne.n	8006156 <_malloc_r+0x92>
 800610e:	230c      	movs	r3, #12
 8006110:	6033      	str	r3, [r6, #0]
 8006112:	4630      	mov	r0, r6
 8006114:	f000 f86c 	bl	80061f0 <__malloc_unlock>
 8006118:	e7e3      	b.n	80060e2 <_malloc_r+0x1e>
 800611a:	6823      	ldr	r3, [r4, #0]
 800611c:	1b5b      	subs	r3, r3, r5
 800611e:	d417      	bmi.n	8006150 <_malloc_r+0x8c>
 8006120:	2b0b      	cmp	r3, #11
 8006122:	d903      	bls.n	800612c <_malloc_r+0x68>
 8006124:	6023      	str	r3, [r4, #0]
 8006126:	441c      	add	r4, r3
 8006128:	6025      	str	r5, [r4, #0]
 800612a:	e004      	b.n	8006136 <_malloc_r+0x72>
 800612c:	6863      	ldr	r3, [r4, #4]
 800612e:	42a2      	cmp	r2, r4
 8006130:	bf0c      	ite	eq
 8006132:	600b      	streq	r3, [r1, #0]
 8006134:	6053      	strne	r3, [r2, #4]
 8006136:	4630      	mov	r0, r6
 8006138:	f000 f85a 	bl	80061f0 <__malloc_unlock>
 800613c:	f104 000b 	add.w	r0, r4, #11
 8006140:	1d23      	adds	r3, r4, #4
 8006142:	f020 0007 	bic.w	r0, r0, #7
 8006146:	1ac2      	subs	r2, r0, r3
 8006148:	d0cc      	beq.n	80060e4 <_malloc_r+0x20>
 800614a:	1a1b      	subs	r3, r3, r0
 800614c:	50a3      	str	r3, [r4, r2]
 800614e:	e7c9      	b.n	80060e4 <_malloc_r+0x20>
 8006150:	4622      	mov	r2, r4
 8006152:	6864      	ldr	r4, [r4, #4]
 8006154:	e7cc      	b.n	80060f0 <_malloc_r+0x2c>
 8006156:	1cc4      	adds	r4, r0, #3
 8006158:	f024 0403 	bic.w	r4, r4, #3
 800615c:	42a0      	cmp	r0, r4
 800615e:	d0e3      	beq.n	8006128 <_malloc_r+0x64>
 8006160:	1a21      	subs	r1, r4, r0
 8006162:	4630      	mov	r0, r6
 8006164:	f000 f82e 	bl	80061c4 <_sbrk_r>
 8006168:	3001      	adds	r0, #1
 800616a:	d1dd      	bne.n	8006128 <_malloc_r+0x64>
 800616c:	e7cf      	b.n	800610e <_malloc_r+0x4a>
 800616e:	bf00      	nop
 8006170:	20000098 	.word	0x20000098
 8006174:	2000009c 	.word	0x2000009c

08006178 <_realloc_r>:
 8006178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800617a:	4607      	mov	r7, r0
 800617c:	4614      	mov	r4, r2
 800617e:	460e      	mov	r6, r1
 8006180:	b921      	cbnz	r1, 800618c <_realloc_r+0x14>
 8006182:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006186:	4611      	mov	r1, r2
 8006188:	f7ff bf9c 	b.w	80060c4 <_malloc_r>
 800618c:	b922      	cbnz	r2, 8006198 <_realloc_r+0x20>
 800618e:	f7ff ff49 	bl	8006024 <_free_r>
 8006192:	4625      	mov	r5, r4
 8006194:	4628      	mov	r0, r5
 8006196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006198:	f000 f830 	bl	80061fc <_malloc_usable_size_r>
 800619c:	42a0      	cmp	r0, r4
 800619e:	d20f      	bcs.n	80061c0 <_realloc_r+0x48>
 80061a0:	4621      	mov	r1, r4
 80061a2:	4638      	mov	r0, r7
 80061a4:	f7ff ff8e 	bl	80060c4 <_malloc_r>
 80061a8:	4605      	mov	r5, r0
 80061aa:	2800      	cmp	r0, #0
 80061ac:	d0f2      	beq.n	8006194 <_realloc_r+0x1c>
 80061ae:	4631      	mov	r1, r6
 80061b0:	4622      	mov	r2, r4
 80061b2:	f7ff ff0f 	bl	8005fd4 <memcpy>
 80061b6:	4631      	mov	r1, r6
 80061b8:	4638      	mov	r0, r7
 80061ba:	f7ff ff33 	bl	8006024 <_free_r>
 80061be:	e7e9      	b.n	8006194 <_realloc_r+0x1c>
 80061c0:	4635      	mov	r5, r6
 80061c2:	e7e7      	b.n	8006194 <_realloc_r+0x1c>

080061c4 <_sbrk_r>:
 80061c4:	b538      	push	{r3, r4, r5, lr}
 80061c6:	4d06      	ldr	r5, [pc, #24]	; (80061e0 <_sbrk_r+0x1c>)
 80061c8:	2300      	movs	r3, #0
 80061ca:	4604      	mov	r4, r0
 80061cc:	4608      	mov	r0, r1
 80061ce:	602b      	str	r3, [r5, #0]
 80061d0:	f7fa fe80 	bl	8000ed4 <_sbrk>
 80061d4:	1c43      	adds	r3, r0, #1
 80061d6:	d102      	bne.n	80061de <_sbrk_r+0x1a>
 80061d8:	682b      	ldr	r3, [r5, #0]
 80061da:	b103      	cbz	r3, 80061de <_sbrk_r+0x1a>
 80061dc:	6023      	str	r3, [r4, #0]
 80061de:	bd38      	pop	{r3, r4, r5, pc}
 80061e0:	200001b0 	.word	0x200001b0

080061e4 <__malloc_lock>:
 80061e4:	4801      	ldr	r0, [pc, #4]	; (80061ec <__malloc_lock+0x8>)
 80061e6:	f7ff bef3 	b.w	8005fd0 <__retarget_lock_acquire_recursive>
 80061ea:	bf00      	nop
 80061ec:	200001b8 	.word	0x200001b8

080061f0 <__malloc_unlock>:
 80061f0:	4801      	ldr	r0, [pc, #4]	; (80061f8 <__malloc_unlock+0x8>)
 80061f2:	f7ff beee 	b.w	8005fd2 <__retarget_lock_release_recursive>
 80061f6:	bf00      	nop
 80061f8:	200001b8 	.word	0x200001b8

080061fc <_malloc_usable_size_r>:
 80061fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006200:	1f18      	subs	r0, r3, #4
 8006202:	2b00      	cmp	r3, #0
 8006204:	bfbc      	itt	lt
 8006206:	580b      	ldrlt	r3, [r1, r0]
 8006208:	18c0      	addlt	r0, r0, r3
 800620a:	4770      	bx	lr

0800620c <_init>:
 800620c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800620e:	bf00      	nop
 8006210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006212:	bc08      	pop	{r3}
 8006214:	469e      	mov	lr, r3
 8006216:	4770      	bx	lr

08006218 <_fini>:
 8006218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800621a:	bf00      	nop
 800621c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800621e:	bc08      	pop	{r3}
 8006220:	469e      	mov	lr, r3
 8006222:	4770      	bx	lr
