Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Apr  1 12:02:27 2018
| Host         : Keith-Z640 running 64-bit major release  (build 9200)
| Command      : report_methodology -file DataHub_wrapper_methodology_drc_routed.rpt -pb DataHub_wrapper_methodology_drc_routed.pb -rpx DataHub_wrapper_methodology_drc_routed.rpx
| Design       : DataHub_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 85
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain    | 12         |
| TIMING-2  | Warning  | Invalid primary clock source pin                   | 1          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                  | 1          |
| TIMING-18 | Warning  | Missing input or output delay                      | 53         |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects        | 1          |
| REQP-1959 | Advisory | connects_SERDES_RST_driver_not_FF                  | 16         |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X37Y113 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X38Y114 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X38Y112 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X37Y115 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X37Y110 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X34Y113 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X40Y113 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X35Y112 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X39Y112 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X41Y112 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X36Y111 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X36Y113 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-2#1 Warning
Invalid primary clock source pin  
A primary clock DataHub_i/mig_7series_0/clk_ref_i is created on an inappropriate pin DataHub_i/mig_7series_0/clk_ref_i. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock DataHub_i/mig_7series_0/clk_ref_i is defined downstream of clock clk_out2_DataHub_clk_wiz_0_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[10] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[11] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[12] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[13] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[14] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[15] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[7] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[8] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on dip_switches_16bits_tri_i[9] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on ja_pin10_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on ja_pin1_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on ja_pin2_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on ja_pin3_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on ja_pin4_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on ja_pin7_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on ja_pin8_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on ja_pin9_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[10] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[11] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[12] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[13] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[14] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[15] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[7] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[8] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on led_16bits_tri_io[9] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) DataHub_i/mig_7series_0/clk_ref_i, sys_clock
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on sd_pin1_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on sd_pin2_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on sd_pin3_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on sd_pin4_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) sys_clock
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '9' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/Keith/Documents/Git/568_Hub/568_WiFi/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/ip/DataHub_mig_7series_0_0/DataHub_mig_7series_0_0/user_design/constraints/DataHub_mig_7series_0_0.xdc (Line: 339)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
DataHub_i/mig_7series_0/u_DataHub_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


