QuestaSim vlog 10.6c Compiler 2017.07 Jul 25 2017
Start time: 20:46:14 on Feb 06,2025
vlog -sv "+acc" "+cover" "+fcover" -l AhbMasterAssertionsCompile.log -f ./ahbAssertion.f 
-- Compiling package AhbGlobalPackage
** Note: (vlog-2286) /fetools/work_area/frontend/prakhyath/ahb_avip_loc/src//hdlTop/masterAgentBFM/AhbMasterAssertion.sv(35): Using implicit +incdir+/tools/mentor/questasim_10.6c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
** Error: (vlog-13069) /fetools/work_area/frontend/prakhyath/ahb_avip_loc/src//hdlTop/masterAgentBFM/AhbMasterAssertion.sv(159): near "(": syntax error, unexpected '(', expecting "SystemVerilog keyword 'endproperty'".
** Error: (vlog-13069) /fetools/work_area/frontend/prakhyath/ahb_avip_loc/src//hdlTop/masterAgentBFM/AhbMasterAssertion.sv(159): near "(": syntax error, unexpected '(', expecting class.
** Warning: /fetools/work_area/frontend/prakhyath/ahb_avip_loc/src//hvlTop/tb/AhbMasterAssertionTb.sv(206): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
** Error: End of source encountered before `endif directive closing region starting at file '/fetools/work_area/frontend/prakhyath/ahb_avip_loc/src//hdlTop/masterAgentBFM/AhbMasterAssertion.sv' line 1.
End time: 20:46:15 on Feb 06,2025, Elapsed time: 0:00:01
Errors: 3, Warnings: 1
