set tool_name "ModelSim (VHDL)"
set corner_file_list {
	{{"Slow Model"} {zjw_chuanxingjiafaqi.vho zjw_chuanxingjiafaqi_vhd.sdo}}
}
