Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Programs/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SN74HC595_tb_behav xil_defaultlib.SN74HC595_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [F:/ise/TrafficLight/src/SN74HC595.v:16]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [F:/ise/TrafficLight/src/SN74HC595.v:25]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/ise/TrafficLight/TL_sim_vivado/TL_sim_vivado.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "F:/ise/TrafficLight/TL_sim_vivado/TL_sim_vivado.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div(div_n_RegWith=64)
Compiling module xil_defaultlib.SN74HC595
Compiling module xil_defaultlib.SN74HC595_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SN74HC595_tb_behav
