<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>e:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx365t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>38573</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6944</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.692</twMinPer></twConstHead><twPathRptBanner iPaths="78" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9 (SLICE_X234Y175.D4), 78 paths
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.057</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9</twDest><twTotPathDel>6.872</twTotPathDel><twClkSkew dest = "1.139" src = "1.175">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X219Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twSrcClk><twPathDel><twSite>SLICE_X219Y177.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X237Y187.A4</twSite><twDelType>net</twDelType><twFanCnt>433</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X237Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062516</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y173.B1</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">1.898</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0625</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y173.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X228Y174.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>U_IBERT_CHECK/N458</twComp></twPathDel><twPathDel><twSite>SLICE_X228Y174.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386</twBEL></twPathDel><twPathDel><twSite>SLICE_X234Y175.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386</twComp></twPathDel><twPathDel><twSite>SLICE_X234Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo&lt;9&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0680102</twBEL></twPathDel><twPathDel><twSite>SLICE_X234Y175.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0680102</twComp></twPathDel><twPathDel><twSite>SLICE_X234Y175.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo&lt;9&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_11_F</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_11</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9</twBEL></twPathDel><twLogDel>0.823</twLogDel><twRouteDel>6.049</twRouteDel><twTotDel>6.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.158</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_3</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9</twDest><twTotPathDel>6.771</twTotPathDel><twClkSkew dest = "1.139" src = "1.175">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_3</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X219Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twSrcClk><twPathDel><twSite>SLICE_X219Y177.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X237Y187.A3</twSite><twDelType>net</twDelType><twFanCnt>211</twFanCnt><twDelInfo twEdge="twRising">1.891</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X237Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062516</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y173.B1</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">1.898</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0625</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y173.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X228Y174.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>U_IBERT_CHECK/N458</twComp></twPathDel><twPathDel><twSite>SLICE_X228Y174.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386</twBEL></twPathDel><twPathDel><twSite>SLICE_X234Y175.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386</twComp></twPathDel><twPathDel><twSite>SLICE_X234Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo&lt;9&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0680102</twBEL></twPathDel><twPathDel><twSite>SLICE_X234Y175.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0680102</twComp></twPathDel><twPathDel><twSite>SLICE_X234Y175.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo&lt;9&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_11_F</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_11</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9</twBEL></twPathDel><twLogDel>0.823</twLogDel><twRouteDel>5.948</twRouteDel><twTotDel>6.771</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.211</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_2</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9</twDest><twTotPathDel>6.718</twTotPathDel><twClkSkew dest = "1.139" src = "1.175">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_2</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X219Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twSrcClk><twPathDel><twSite>SLICE_X219Y177.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X237Y187.A2</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X237Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062516</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y173.B1</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">1.898</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0625</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y173.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00209/I_EN_STAT_EQ1.U_STAT/xsdb_reg&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X228Y174.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.150</twDelInfo><twComp>U_IBERT_CHECK/N458</twComp></twPathDel><twPathDel><twSite>SLICE_X228Y174.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00205/I_EN_STAT_EQ1.U_STAT/xsdb_reg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386</twBEL></twPathDel><twPathDel><twSite>SLICE_X234Y175.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_386</twComp></twPathDel><twPathDel><twSite>SLICE_X234Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo&lt;9&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0680102</twBEL></twPathDel><twPathDel><twSite>SLICE_X234Y175.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0680102</twComp></twPathDel><twPathDel><twSite>SLICE_X234Y175.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo&lt;9&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_11_F</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_11</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_9</twBEL></twPathDel><twLogDel>0.823</twLogDel><twRouteDel>5.895</twRouteDel><twTotDel>6.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="93" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11 (SLICE_X237Y189.D2), 93 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.232</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_2</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11</twDest><twTotPathDel>6.701</twTotPathDel><twClkSkew dest = "1.143" src = "1.175">0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_2</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X219Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twSrcClk><twPathDel><twSite>SLICE_X219Y177.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X213Y195.D1</twSite><twDelType>net</twDelType><twFanCnt>309</twFanCnt><twDelInfo twEdge="twRising">1.661</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X213Y195.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062524</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y187.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062524</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062525</twBEL></twPathDel><twPathDel><twSite>SLICE_X225Y191.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062525</twComp></twPathDel><twPathDel><twSite>SLICE_X225Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062526</twBEL></twPathDel><twPathDel><twSite>SLICE_X235Y189.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n06253</twComp></twPathDel><twPathDel><twSite>SLICE_X235Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o&lt;27&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_41_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X237Y189.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>U_IBERT_CHECK/N137</twComp></twPathDel><twPathDel><twSite>SLICE_X237Y189.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_41</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_0</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11</twBEL></twPathDel><twLogDel>0.823</twLogDel><twRouteDel>5.878</twRouteDel><twTotDel>6.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.388</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11</twDest><twTotPathDel>6.545</twTotPathDel><twClkSkew dest = "1.143" src = "1.175">0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X219Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twSrcClk><twPathDel><twSite>SLICE_X219Y177.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X213Y195.D5</twSite><twDelType>net</twDelType><twFanCnt>433</twFanCnt><twDelInfo twEdge="twRising">1.505</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X213Y195.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_0020b/I_EN_STAT_EQ1.U_STAT/xsdb_reg&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062524</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y187.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062524</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00214/I_EN_STAT_EQ1.U_STAT/xsdb_reg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062525</twBEL></twPathDel><twPathDel><twSite>SLICE_X225Y191.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.717</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062525</twComp></twPathDel><twPathDel><twSite>SLICE_X225Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062526</twBEL></twPathDel><twPathDel><twSite>SLICE_X235Y189.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n06253</twComp></twPathDel><twPathDel><twSite>SLICE_X235Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o&lt;27&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_41_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X237Y189.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>U_IBERT_CHECK/N137</twComp></twPathDel><twPathDel><twSite>SLICE_X237Y189.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_41</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_0</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11</twBEL></twPathDel><twLogDel>0.823</twLogDel><twRouteDel>5.722</twRouteDel><twTotDel>6.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.591</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11</twDest><twTotPathDel>6.342</twTotPathDel><twClkSkew dest = "1.143" src = "1.175">0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X219Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twSrcClk><twPathDel><twSite>SLICE_X219Y177.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X237Y187.A4</twSite><twDelType>net</twDelType><twFanCnt>433</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X237Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00221/I_EN_CTL_EQ1.U_CTL/xsdb_reg&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062516</twBEL></twPathDel><twPathDel><twSite>SLICE_X225Y191.B3</twSite><twDelType>net</twDelType><twFanCnt>83</twFanCnt><twDelInfo twEdge="twRising">1.197</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n0625</twComp></twPathDel><twPathDel><twSite>SLICE_X225Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCountSample1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n062526</twBEL></twPathDel><twPathDel><twSite>SLICE_X235Y189.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/_n06253</twComp></twPathDel><twPathDel><twSite>SLICE_X235Y189.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o&lt;27&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_41_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X237Y189.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>U_IBERT_CHECK/N137</twComp></twPathDel><twPathDel><twSite>SLICE_X237Y189.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_41</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/Mmux_logicSlaveRegDo_mux[15]_portSlaveRegDo_mux[15]_mux_11_OUT_2_f7_0</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_11</twBEL></twPathDel><twLogDel>0.755</twLogDel><twRouteDel>5.587</twRouteDel><twTotDel>6.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="105" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2 (SLICE_X231Y188.A1), 105 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.259</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_1</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2</twDest><twTotPathDel>6.672</twTotPathDel><twClkSkew dest = "1.141" src = "1.175">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_1</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X219Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twSrcClk><twPathDel><twSite>SLICE_X219Y177.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X237Y196.B1</twSite><twDelType>net</twDelType><twFanCnt>357</twFanCnt><twDelInfo twEdge="twRising">2.534</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X237Y196.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange210</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y188.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange29</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange211</twBEL></twPathDel><twPathDel><twSite>SLICE_X239Y188.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange210</twComp></twPathDel><twPathDel><twSite>SLICE_X239Y188.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange215</twBEL></twPathDel><twPathDel><twSite>SLICE_X239Y188.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange214</twComp></twPathDel><twPathDel><twSite>SLICE_X239Y188.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange216</twBEL></twPathDel><twPathDel><twSite>SLICE_X231Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange216</twComp></twPathDel><twPathDel><twSite>SLICE_X231Y188.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange226</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2</twBEL></twPathDel><twLogDel>0.682</twLogDel><twRouteDel>5.990</twRouteDel><twTotDel>6.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>10.2</twPctLog><twPctRoute>89.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.669</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2</twDest><twTotPathDel>6.262</twTotPathDel><twClkSkew dest = "1.141" src = "1.175">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X219Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twSrcClk><twPathDel><twSite>SLICE_X219Y177.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X237Y196.B6</twSite><twDelType>net</twDelType><twFanCnt>433</twFanCnt><twDelInfo twEdge="twRising">2.124</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_XSDB_SLAVE/U_VHD_CHIPSCOPE_XSDB_SLAVE/C_1PIPE_IFACE.s_daddr_r&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X237Y196.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange210</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y188.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange29</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange211</twBEL></twPathDel><twPathDel><twSite>SLICE_X239Y188.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange210</twComp></twPathDel><twPathDel><twSite>SLICE_X239Y188.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange215</twBEL></twPathDel><twPathDel><twSite>SLICE_X239Y188.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange214</twComp></twPathDel><twPathDel><twSite>SLICE_X239Y188.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange216</twBEL></twPathDel><twPathDel><twSite>SLICE_X231Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange216</twComp></twPathDel><twPathDel><twSite>SLICE_X231Y188.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange226</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2</twBEL></twPathDel><twLogDel>0.682</twLogDel><twRouteDel>5.580</twRouteDel><twTotDel>6.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.876</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2</twDest><twTotPathDel>5.003</twTotPathDel><twClkSkew dest = "1.141" src = "1.227">0.086</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X236Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twSrcClk><twPathDel><twSite>SLICE_X236Y192.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X237Y196.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00113/I_EN_STAT_EQ1.U_STAT/xsdb_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X237Y196.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00103/I_EN_CTL_EQ1.U_CTL/xsdb_reg&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange210</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y188.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.191</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange29</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/counter_o&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange211</twBEL></twPathDel><twPathDel><twSite>SLICE_X239Y188.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange210</twComp></twPathDel><twPathDel><twSite>SLICE_X239Y188.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange215</twBEL></twPathDel><twPathDel><twSite>SLICE_X239Y188.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange214</twComp></twPathDel><twPathDel><twSite>SLICE_X239Y188.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/rx_word_counter/bitCountSample0&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange216</twBEL></twPathDel><twPathDel><twSite>SLICE_X231Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange216</twComp></twPathDel><twPathDel><twSite>SLICE_X231Y188.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/isPortAddrRange226</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/regSlaveDo_2</twBEL></twPathDel><twLogDel>0.682</twLogDel><twRouteDel>4.321</twRouteDel><twTotDel>5.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14 (SLICE_X214Y160.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_14</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14</twDest><twTotPathDel>0.157</twTotPathDel><twClkSkew dest = "0.844" src = "0.714">-0.130</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_14</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X210Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twSrcClk><twPathDel><twSite>SLICE_X210Y159.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X214Y160.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X214Y160.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_14</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>5.7</twPctLog><twPctRoute>94.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15 (SLICE_X214Y160.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_15</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15</twDest><twTotPathDel>0.157</twTotPathDel><twClkSkew dest = "0.844" src = "0.714">-0.130</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_15</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X210Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twSrcClk><twPathDel><twSite>SLICE_X210Y159.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X214Y160.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X214Y160.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_15</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>5.7</twPctLog><twPctRoute>94.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13 (SLICE_X214Y160.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.029</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_13</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13</twDest><twTotPathDel>0.159</twTotPathDel><twClkSkew dest = "0.844" src = "0.714">-0.130</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_13</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X210Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twSrcClk><twPathDel><twSite>SLICE_X210Y159.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X214Y160.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_TXUSRCLK_FREQ_COUNTER/FREQ_CNT_O&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X214Y160.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_COMPLEX_REGS/U_PORTS_AND_LOGIC_REGS/reg_00212/I_EN_STAT_EQ1.U_STAT/xsdb_reg_13</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.159</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>5.7</twPctLog><twPctRoute>94.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tgtxper_DCLK" slack="2.308" period="10.000" constraintValue="10.000" deviceLimit="7.692" freqLimit="130.005" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/DCLK" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/DCLK" locationPin="GTXE1_X0Y17.DCLK" clockNet="U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tgtxper_DCLK" slack="2.308" period="10.000" constraintValue="10.000" deviceLimit="7.692" freqLimit="130.005" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/DCLK" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/DCLK" locationPin="GTXE1_X0Y19.DCLK" clockNet="U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk"/><twPinLimit anchorID="34" type="MINLOWPULSE" name="Tmpw" slack="8.000" period="10.000" constraintValue="5.000" deviceLimit="1.000" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022&lt;12&gt;/CLK" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/I_FAM_V6.U_RD_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SP/CLK" locationPin="SLICE_X214Y177.CLK" clockNet="U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.000</twMinPer></twConstHead><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINLOWPULSE" name="Tmpw" slack="28.000" period="30.000" constraintValue="15.000" deviceLimit="1.000" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022&lt;12&gt;/CLK" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SP/CLK" locationPin="SLICE_X212Y174.CLK" clockNet="control0&lt;0&gt;"/><twPinLimit anchorID="39" type="MINHIGHPULSE" name="Tmpw" slack="28.000" period="30.000" constraintValue="15.000" deviceLimit="1.000" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022&lt;12&gt;/CLK" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SP/CLK" locationPin="SLICE_X212Y174.CLK" clockNet="control0&lt;0&gt;"/><twPinLimit anchorID="40" type="MINLOWPULSE" name="Tmpw" slack="28.000" period="30.000" constraintValue="15.000" deviceLimit="1.000" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022&lt;12&gt;/CLK" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM33/SP/CLK" locationPin="SLICE_X212Y174.CLK" clockNet="control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_GT_QUAD_CLK_4_1 = PERIOD TIMEGRP &quot;TNM_GT_QUAD_CLK_4_1&quot; 6.4 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.538</twMinPer></twConstHead><twPinLimitRpt anchorID="42"><twPinLimitBanner>Component Switching Limit Checks: TS_GT_QUAD_CLK_4_1 = PERIOD TIMEGRP &quot;TNM_GT_QUAD_CLK_4_1&quot; 6.4 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="43" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="4.862" period="6.400" constraintValue="6.400" deviceLimit="1.538" freqLimit="650.195" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/MGTREFCLKRX1" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/MGTREFCLKRX1" locationPin="GTXE1_X0Y17.MGTREFCLKRX1" clockNet="q4_clk1_mgtrefclk"/><twPinLimit anchorID="44" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="4.862" period="6.400" constraintValue="6.400" deviceLimit="1.538" freqLimit="650.195" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/MGTREFCLKTX1" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/MGTREFCLKTX1" locationPin="GTXE1_X0Y17.MGTREFCLKTX1" clockNet="q4_clk1_mgtrefclk"/><twPinLimit anchorID="45" type="MINPERIOD" name="Tgtxper_REFCLK(Fgclk)" slack="4.862" period="6.400" constraintValue="6.400" deviceLimit="1.538" freqLimit="650.195" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/MGTREFCLKRX1" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/MGTREFCLKRX1" locationPin="GTXE1_X0Y19.MGTREFCLKRX1" clockNet="q4_clk1_mgtrefclk"/></twPinLimitRpt></twConst><twConst anchorID="46" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_X0Y17_TXOUTCLK = PERIOD TIMEGRP &quot;TNM_X0Y17_TXOUTCLK&quot; 4 ns HIGH 50%;</twConstName><twItemCnt>2021</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1012</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3 (SLICE_X224Y163.CX), 19 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.324</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3</twDest><twTotPathDel>3.665</twTotPathDel><twClkSkew dest = "1.905" src = "1.881">-0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X214Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X214Y154.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X213Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X213Y153.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X215Y149.C6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111</twComp></twPathDel><twPathDel><twSite>SLICE_X215Y149.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern142_G</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern142</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y163.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y163.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3</twBEL></twPathDel><twLogDel>1.198</twLogDel><twRouteDel>2.467</twRouteDel><twTotDel>3.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.335</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3</twDest><twTotPathDel>3.654</twTotPathDel><twClkSkew dest = "1.905" src = "1.881">-0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X214Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X214Y154.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X213Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X213Y153.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X215Y149.D6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111</twComp></twPathDel><twPathDel><twSite>SLICE_X215Y149.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern142_F</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern142</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y163.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y163.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3</twBEL></twPathDel><twLogDel>1.194</twLogDel><twRouteDel>2.460</twRouteDel><twTotDel>3.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.452</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3</twDest><twTotPathDel>3.537</twTotPathDel><twClkSkew dest = "1.905" src = "1.881">-0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X214Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X214Y154.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X213Y153.B2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X213Y153.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X215Y149.C6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111</twComp></twPathDel><twPathDel><twSite>SLICE_X215Y149.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern142_G</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern142</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y163.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y163.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_3</twBEL></twPathDel><twLogDel>1.198</twLogDel><twRouteDel>2.339</twRouteDel><twTotDel>3.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="19" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11 (SLICE_X224Y163.DX), 19 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.744</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11</twDest><twTotPathDel>3.245</twTotPathDel><twClkSkew dest = "1.905" src = "1.881">-0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X214Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X214Y154.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X213Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X213Y153.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X213Y153.C6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111</twComp></twPathDel><twPathDel><twSite>SLICE_X213Y153.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern52_G</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern52</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y163.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y163.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11</twBEL></twPathDel><twLogDel>1.181</twLogDel><twRouteDel>2.064</twRouteDel><twTotDel>3.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.869</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11</twDest><twTotPathDel>3.120</twTotPathDel><twClkSkew dest = "1.905" src = "1.881">-0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X214Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X214Y154.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X213Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">0.733</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X213Y153.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X213Y153.D6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111</twComp></twPathDel><twPathDel><twSite>SLICE_X213Y153.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern52_F</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern52</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y163.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y163.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11</twBEL></twPathDel><twLogDel>1.177</twLogDel><twRouteDel>1.943</twRouteDel><twTotDel>3.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.872</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11</twDest><twTotPathDel>3.117</twTotPathDel><twClkSkew dest = "1.905" src = "1.881">-0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X214Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X214Y154.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X213Y153.B2</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X213Y153.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X213Y153.C6</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111</twComp></twPathDel><twPathDel><twSite>SLICE_X213Y153.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern111</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern52_G</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern52</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y163.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y163.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_11</twBEL></twPathDel><twLogDel>1.181</twLogDel><twRouteDel>1.936</twRouteDel><twTotDel>3.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twDestClk><twPctLog>37.9</twPctLog><twPctRoute>62.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2 (SLICE_X224Y163.BX), 11 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.898</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2</twDest><twTotPathDel>3.091</twTotPathDel><twClkSkew dest = "1.905" src = "1.881">-0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X214Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X214Y154.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X213Y149.D6</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X213Y149.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern132_F</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern132</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y163.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y163.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2</twBEL></twPathDel><twLogDel>1.133</twLogDel><twRouteDel>1.958</twRouteDel><twTotDel>3.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.923</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2</twDest><twTotPathDel>3.066</twTotPathDel><twClkSkew dest = "1.905" src = "1.881">-0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X214Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X214Y154.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X213Y149.D5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X213Y149.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern132_F</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern132</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y163.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y163.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2</twBEL></twPathDel><twLogDel>1.133</twLogDel><twRouteDel>1.933</twRouteDel><twTotDel>3.066</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.934</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2</twDest><twTotPathDel>3.055</twTotPathDel><twClkSkew dest = "1.905" src = "1.881">-0.024</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X214Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X214Y154.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X213Y149.C5</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X213Y149.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern132_G</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern132</twBEL></twPathDel><twPathDel><twSite>SLICE_X224Y163.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.188</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X224Y163.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_2</twBEL></twPathDel><twLogDel>1.137</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.055</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_X0Y17_TXOUTCLK = PERIOD TIMEGRP &quot;TNM_X0Y17_TXOUTCLK&quot; 4 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_7 (SLICE_X208Y150.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.060</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_20</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_7</twDest><twTotPathDel>0.117</twTotPathDel><twClkSkew dest = "0.547" src = "0.490">-0.057</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_20</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X207Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X207Y149.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs&lt;20&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X208Y150.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X208Y150.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.101</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o&lt;13&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/Mxor_i&lt;12&gt;_xo&lt;0&gt;1</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_7</twBEL></twPathDel><twLogDel>-0.003</twLogDel><twRouteDel>0.120</twRouteDel><twTotDel>0.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twDestClk><twPctLog>-2.6</twPctLog><twPctRoute>102.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_15 (SLICE_X214Y151.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_4</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_15</twDest><twTotPathDel>0.136</twTotPathDel><twClkSkew dest = "0.556" src = "0.498">-0.058</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_4</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X213Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X213Y152.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs&lt;6&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X214Y151.C5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.139</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X214Y151.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.101</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o&lt;16&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/i&lt;4&gt;1</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/data_o_15</twBEL></twPathDel><twLogDel>-0.003</twLogDel><twRouteDel>0.139</twRouteDel><twTotDel>0.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twDestClk><twPctLog>-2.2</twPctLog><twPctRoute>102.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_6 (SLICE_X209Y149.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.081</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_21</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_6</twDest><twTotPathDel>0.138</twTotPathDel><twClkSkew dest = "0.546" src = "0.489">-0.057</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_21</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X207Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twSrcClk><twPathDel><twSite>SLICE_X207Y148.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs&lt;24&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X209Y149.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/prbs&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X209Y149.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.083</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o&lt;9&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/Mxor_i&lt;13&gt;_xo&lt;0&gt;1</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_31bit/bit20.p31_20/data_o_6</twBEL></twPathDel><twLogDel>0.015</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.138</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="71"><twPinLimitBanner>Component Switching Limit Checks: TS_X0Y17_TXOUTCLK = PERIOD TIMEGRP &quot;TNM_X0Y17_TXOUTCLK&quot; 4 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="72" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/TXUSRCLK" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/TXUSRCLK" locationPin="GTXE1_X0Y17.TXUSRCLK" clockNet="U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/TXUSRCLK2" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/TXUSRCLK2" locationPin="GTXE1_X0Y17.TXUSRCLK2" clockNet="U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;"/><twPinLimit anchorID="74" type="MINLOWPULSE" name="Tmpw" slack="2.300" period="4.000" constraintValue="2.000" deviceLimit="0.850" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/TXDATA_O&lt;11&gt;/CLK" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_PH_DATA/Mshreg_TXDATA_O_8/CLK" locationPin="SLICE_X224Y163.CLK" clockNet="U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;1&gt;"/></twPinLimitRpt></twConst><twConst anchorID="75" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_X0Y17_RXRECCLK = PERIOD TIMEGRP &quot;TNM_X0Y17_RXRECCLK&quot; 4 ns HIGH 50%;</twConstName><twItemCnt>7866</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2109</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0 (SLICE_X234Y141.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0</twDest><twTotPathDel>3.613</twTotPathDel><twClkSkew dest = "1.135" src = "1.208">0.073</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X226Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y155.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y138.C1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.924</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y138.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X234Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103</twComp></twPathDel><twPathDel><twSite>SLICE_X234Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>2.767</twRouteDel><twTotDel>3.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.537</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0</twDest><twTotPathDel>3.355</twTotPathDel><twClkSkew dest = "1.135" src = "1.208">0.073</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X226Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y155.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y138.C5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y138.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X234Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103</twComp></twPathDel><twPathDel><twSite>SLICE_X234Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>2.509</twRouteDel><twTotDel>3.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.588</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0</twDest><twTotPathDel>3.304</twTotPathDel><twClkSkew dest = "1.135" src = "1.208">0.073</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X226Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y155.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.620</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y138.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X234Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103</twComp></twPathDel><twPathDel><twSite>SLICE_X234Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_0</twBEL></twPathDel><twLogDel>0.841</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>3.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1 (SLICE_X234Y141.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1</twDest><twTotPathDel>3.613</twTotPathDel><twClkSkew dest = "1.135" src = "1.208">0.073</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X226Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y155.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y138.C1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.924</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y138.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X234Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103</twComp></twPathDel><twPathDel><twSite>SLICE_X234Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>2.767</twRouteDel><twTotDel>3.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.537</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1</twDest><twTotPathDel>3.355</twTotPathDel><twClkSkew dest = "1.135" src = "1.208">0.073</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X226Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y155.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y138.C5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y138.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X234Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103</twComp></twPathDel><twPathDel><twSite>SLICE_X234Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>2.509</twRouteDel><twTotDel>3.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.588</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1</twDest><twTotPathDel>3.304</twTotPathDel><twClkSkew dest = "1.135" src = "1.208">0.073</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X226Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y155.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.620</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y138.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X234Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103</twComp></twPathDel><twPathDel><twSite>SLICE_X234Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_1</twBEL></twPathDel><twLogDel>0.841</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>3.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2 (SLICE_X234Y141.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2</twDest><twTotPathDel>3.613</twTotPathDel><twClkSkew dest = "1.135" src = "1.208">0.073</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X226Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y155.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y138.C1</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.924</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y138.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X234Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103</twComp></twPathDel><twPathDel><twSite>SLICE_X234Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>2.767</twRouteDel><twTotDel>3.613</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.537</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2</twDest><twTotPathDel>3.355</twTotPathDel><twClkSkew dest = "1.135" src = "1.208">0.073</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X226Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y155.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y138.C5</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.666</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y138.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X234Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103</twComp></twPathDel><twPathDel><twSite>SLICE_X234Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>2.509</twRouteDel><twTotDel>3.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.588</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2</twDest><twTotPathDel>3.304</twTotPathDel><twClkSkew dest = "1.135" src = "1.208">0.073</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X226Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y155.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.620</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y138.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_7bit/bit20.p7_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X234Y141.CE</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern103</twComp></twPathDel><twPathDel><twSite>SLICE_X234Y141.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs_2</twBEL></twPathDel><twLogDel>0.841</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>3.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_X0Y17_RXRECCLK = PERIOD TIMEGRP &quot;TNM_X0Y17_RXRECCLK&quot; 4 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="37" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16 (SLICE_X226Y160.CIN), 37 paths
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16</twDest><twTotPathDel>0.146</twTotPathDel><twClkSkew dest = "0.864" src = "0.738">-0.126</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X226Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y159.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y159.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y159.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twFalling">0.058</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X226Y160.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.069</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;19&gt;</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16</twBEL></twPathDel><twLogDel>0.087</twLogDel><twRouteDel>0.059</twRouteDel><twTotDel>0.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16</twDest><twTotPathDel>0.146</twTotPathDel><twClkSkew dest = "0.864" src = "0.738">-0.126</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X226Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y159.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y159.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y159.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twFalling">0.056</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X226Y160.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.069</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;19&gt;</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16</twBEL></twPathDel><twLogDel>0.085</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.046</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16</twDest><twTotPathDel>0.172</twTotPathDel><twClkSkew dest = "0.864" src = "0.738">-0.126</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X226Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y158.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y158.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y158.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y159.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X226Y160.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.069</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;19&gt;</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_16</twBEL></twPathDel><twLogDel>0.113</twLogDel><twRouteDel>0.059</twRouteDel><twTotDel>0.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>65.7</twPctLog><twPctRoute>34.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="37" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18 (SLICE_X226Y160.CIN), 37 paths
</twPathRptBanner><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.035</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18</twDest><twTotPathDel>0.161</twTotPathDel><twClkSkew dest = "0.864" src = "0.738">-0.126</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X226Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y159.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y159.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y159.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twFalling">0.058</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X226Y160.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.054</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;19&gt;</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18</twBEL></twPathDel><twLogDel>0.102</twLogDel><twRouteDel>0.059</twRouteDel><twTotDel>0.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.035</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18</twDest><twTotPathDel>0.161</twTotPathDel><twClkSkew dest = "0.864" src = "0.738">-0.126</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X226Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y159.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y159.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y159.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twFalling">0.056</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X226Y160.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.054</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;19&gt;</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18</twBEL></twPathDel><twLogDel>0.100</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18</twDest><twTotPathDel>0.187</twTotPathDel><twClkSkew dest = "0.864" src = "0.738">-0.126</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X226Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y158.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y158.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y158.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y159.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X226Y160.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.054</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;19&gt;</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_18</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.059</twRouteDel><twTotDel>0.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>68.4</twPctLog><twPctRoute>31.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="37" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17 (SLICE_X226Y160.CIN), 37 paths
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.042</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17</twDest><twTotPathDel>0.168</twTotPathDel><twClkSkew dest = "0.864" src = "0.738">-0.126</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X226Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y159.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y159.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y159.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twFalling">0.058</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X226Y160.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;19&gt;</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17</twBEL></twPathDel><twLogDel>0.109</twLogDel><twRouteDel>0.059</twRouteDel><twTotDel>0.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>64.9</twPctLog><twPctRoute>35.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.042</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17</twDest><twTotPathDel>0.168</twTotPathDel><twClkSkew dest = "0.864" src = "0.738">-0.126</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X226Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y159.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y159.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y159.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twFalling">0.056</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X226Y160.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;19&gt;</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17</twBEL></twPathDel><twLogDel>0.107</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.068</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17</twDest><twTotPathDel>0.194</twTotPathDel><twClkSkew dest = "0.864" src = "0.738">-0.126</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X226Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twSrcClk><twPathDel><twSite>SLICE_X226Y158.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y158.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y158.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y159.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y159.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y160.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X226Y160.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Maccum_a_cy&lt;19&gt;</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/a_17</twBEL></twPathDel><twLogDel>0.135</twLogDel><twRouteDel>0.059</twRouteDel><twTotDel>0.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/X0Y17_RXRECCLK_O</twDestClk><twPctLog>69.6</twPctLog><twPctRoute>30.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="112"><twPinLimitBanner>Component Switching Limit Checks: TS_X0Y17_RXRECCLK = PERIOD TIMEGRP &quot;TNM_X0Y17_RXRECCLK&quot; 4 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="113" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/RXUSRCLK" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/RXUSRCLK" locationPin="GTXE1_X0Y17.RXUSRCLK" clockNet="U_IBERT_CHECK/X0Y17_RXRECCLK_O"/><twPinLimit anchorID="114" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/RXUSRCLK2" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_GT/gtxe1_i/RXUSRCLK2" locationPin="GTXE1_X0Y17.RXUSRCLK2" clockNet="U_IBERT_CHECK/X0Y17_RXRECCLK_O"/><twPinLimit anchorID="115" type="MINLOWPULSE" name="Tmpw" slack="2.300" period="4.000" constraintValue="2.000" deviceLimit="0.850" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/seed_r1&lt;15&gt;/CLK" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y17/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mshreg_seed_r1_12/CLK" locationPin="SLICE_X228Y146.CLK" clockNet="U_IBERT_CHECK/X0Y17_RXRECCLK_O"/></twPinLimitRpt></twConst><twConst anchorID="116" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_X0Y19_TXOUTCLK = PERIOD TIMEGRP &quot;TNM_X0Y19_TXOUTCLK&quot; 4 ns HIGH 50%;</twConstName><twItemCnt>2021</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1045</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4 (SLICE_X195Y198.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.033</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4</twDest><twTotPathDel>2.823</twTotPathDel><twClkSkew dest = "1.052" src = "1.161">0.109</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X207Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X207Y196.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X190Y200.A2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X190Y200.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs&lt;14&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y198.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y198.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs&lt;7&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4</twBEL></twPathDel><twLogDel>0.851</twLogDel><twRouteDel>1.972</twRouteDel><twTotDel>2.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.051</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4</twDest><twTotPathDel>2.805</twTotPathDel><twClkSkew dest = "1.052" src = "1.161">0.109</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X207Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X207Y196.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X190Y200.A3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X190Y200.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs&lt;14&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y198.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y198.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs&lt;7&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4</twBEL></twPathDel><twLogDel>0.844</twLogDel><twRouteDel>1.961</twRouteDel><twTotDel>2.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.239</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4</twDest><twTotPathDel>2.617</twTotPathDel><twClkSkew dest = "1.052" src = "1.161">0.109</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X207Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X207Y196.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X190Y200.A4</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X190Y200.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs&lt;14&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y198.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y198.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs&lt;7&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_4</twBEL></twPathDel><twLogDel>0.845</twLogDel><twRouteDel>1.772</twRouteDel><twTotDel>2.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5 (SLICE_X195Y198.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.033</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5</twDest><twTotPathDel>2.823</twTotPathDel><twClkSkew dest = "1.052" src = "1.161">0.109</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X207Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X207Y196.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X190Y200.A2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X190Y200.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs&lt;14&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y198.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y198.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs&lt;7&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5</twBEL></twPathDel><twLogDel>0.851</twLogDel><twRouteDel>1.972</twRouteDel><twTotDel>2.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.051</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5</twDest><twTotPathDel>2.805</twTotPathDel><twClkSkew dest = "1.052" src = "1.161">0.109</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X207Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X207Y196.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X190Y200.A3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X190Y200.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs&lt;14&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y198.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y198.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs&lt;7&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5</twBEL></twPathDel><twLogDel>0.844</twLogDel><twRouteDel>1.961</twRouteDel><twTotDel>2.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.239</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5</twDest><twTotPathDel>2.617</twTotPathDel><twClkSkew dest = "1.052" src = "1.161">0.109</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X207Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X207Y196.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X190Y200.A4</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X190Y200.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs&lt;14&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y198.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y198.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs&lt;7&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_5</twBEL></twPathDel><twLogDel>0.845</twLogDel><twRouteDel>1.772</twRouteDel><twTotDel>2.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6 (SLICE_X195Y198.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.033</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6</twDest><twTotPathDel>2.823</twTotPathDel><twClkSkew dest = "1.052" src = "1.161">0.109</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X207Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X207Y196.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X190Y200.A2</twSite><twDelType>net</twDelType><twFanCnt>73</twFanCnt><twDelInfo twEdge="twRising">1.345</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X190Y200.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs&lt;14&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y198.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y198.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs&lt;7&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6</twBEL></twPathDel><twLogDel>0.851</twLogDel><twRouteDel>1.972</twRouteDel><twTotDel>2.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.051</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6</twDest><twTotPathDel>2.805</twTotPathDel><twClkSkew dest = "1.052" src = "1.161">0.109</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X207Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X207Y196.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X190Y200.A3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.334</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X190Y200.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs&lt;14&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y198.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y198.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs&lt;7&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6</twBEL></twPathDel><twLogDel>0.844</twLogDel><twRouteDel>1.961</twRouteDel><twTotDel>2.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.239</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6</twDest><twTotPathDel>2.617</twTotPathDel><twClkSkew dest = "1.052" src = "1.161">0.109</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X207Y196.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X207Y196.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X190Y200.A4</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pat_id_r1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X190Y200.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_23bit/bit20.p23_20/prbs&lt;14&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern1061</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y198.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/Mmux_pattern106</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y198.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs&lt;7&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_15bit/bit20.p15_20/prbs_6</twBEL></twPathDel><twLogDel>0.845</twLogDel><twRouteDel>1.772</twRouteDel><twTotDel>2.617</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_X0Y19_TXOUTCLK = PERIOD TIMEGRP &quot;TNM_X0Y19_TXOUTCLK&quot; 4 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_4 (SLICE_X200Y200.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.046</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_2</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_4</twDest><twTotPathDel>0.171</twTotPathDel><twClkSkew dest = "0.825" src = "0.700">-0.125</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_2</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X200Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X200Y199.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X200Y200.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X200Y200.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.077</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs&lt;6&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs[6]_seed_i[6]_mux_2_OUT&lt;4&gt;1</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_4</twBEL></twPathDel><twLogDel>0.038</twLogDel><twRouteDel>0.133</twRouteDel><twTotDel>0.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twDestClk><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_6 (SLICE_X200Y200.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.048</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_0</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_6</twDest><twTotPathDel>0.173</twTotPathDel><twClkSkew dest = "0.825" src = "0.700">-0.125</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_0</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X200Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X200Y199.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X200Y200.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X200Y200.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.077</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs&lt;6&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs[6]_seed_i[6]_mux_2_OUT&lt;6&gt;1</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/genprbs.patgen/pattern_7bit/bit20.p7_20/prbs_6</twBEL></twPathDel><twLogDel>0.038</twLogDel><twRouteDel>0.135</twRouteDel><twTotDel>0.173</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i (GTXE1_X0Y19.TXDATA4), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_PH_DATA/TXDATA_O_4</twSrc><twDest BELType="HSIO">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i</twDest><twTotPathDel>0.547</twTotPathDel><twClkSkew dest = "1.604" src = "1.119">-0.485</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_PH_DATA/TXDATA_O_4</twSrc><twDest BELType='HSIO'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X221Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X221Y198.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.270</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_PH_DATA/TXDATA_O&lt;7&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_PH_DATA/TXDATA_O_4</twBEL></twPathDel><twPathDel><twSite>GTXE1_X0Y19.TXDATA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.142</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_PH_DATA/TXDATA_O&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>GTXE1_X0Y19.TXUSRCLK2</twSite><twDelType>Tgtxckc_TXDATA</twDelType><twDelInfo twEdge="twFalling">-0.865</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i</twBEL></twPathDel><twLogDel>-0.595</twLogDel><twRouteDel>1.142</twRouteDel><twTotDel>0.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;</twDestClk><twPctLog>-108.8</twPctLog><twPctRoute>208.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="141"><twPinLimitBanner>Component Switching Limit Checks: TS_X0Y19_TXOUTCLK = PERIOD TIMEGRP &quot;TNM_X0Y19_TXOUTCLK&quot; 4 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="142" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/TXUSRCLK" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/TXUSRCLK" locationPin="GTXE1_X0Y19.TXUSRCLK" clockNet="U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;"/><twPinLimit anchorID="143" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/TXUSRCLK2" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/TXUSRCLK2" locationPin="GTXE1_X0Y19.TXUSRCLK2" clockNet="U_IBERT_CHECK/U0/U_IBERT_CORE/txoutclk_bufg&lt;0&gt;"/><twPinLimit anchorID="144" type="MINPERIOD" name="Tbcper_I" slack="2.571" period="4.000" constraintValue="4.000" deviceLimit="1.429" freqLimit="699.790" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_TXOUTCLK_3_BUFG/I0" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_TXOUTCLK_3_BUFG/I0" locationPin="BUFGCTRL_X0Y28.I0" clockNet="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/gt_txoutclk"/></twPinLimitRpt></twConst><twConst anchorID="145" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_X0Y19_RXRECCLK = PERIOD TIMEGRP &quot;TNM_X0Y19_RXRECCLK&quot; 4 ns HIGH 50%;</twConstName><twItemCnt>7852</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2093</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPathRptBanner iPaths="40" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero (SLICE_X229Y211.A6), 40 paths
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.586</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_12</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero</twDest><twTotPathDel>3.352</twTotPathDel><twClkSkew dest = "0.089" src = "0.116">0.027</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_12</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X228Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X228Y201.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_11</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y209.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_12</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y209.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o2</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X228Y209.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X228Y209.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_7</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y211.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y211.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_3</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o8</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y211.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2[19]_data_r1[19]_AND_83_o_norst</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y211.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_3</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero_rstpot</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero</twBEL></twPathDel><twLogDel>0.742</twLogDel><twRouteDel>2.610</twRouteDel><twTotDel>3.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.704</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_3</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero</twDest><twTotPathDel>3.235</twTotPathDel><twClkSkew dest = "0.089" src = "0.115">0.026</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_3</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X228Y203.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X228Y203.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_2</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X228Y209.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_3</twComp></twPathDel><twPathDel><twSite>SLICE_X228Y209.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_7</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X228Y209.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o</twComp></twPathDel><twPathDel><twSite>SLICE_X228Y209.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_7</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y211.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y211.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_3</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o8</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y211.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2[19]_data_r1[19]_AND_83_o_norst</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y211.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_3</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero_rstpot</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero</twBEL></twPathDel><twLogDel>0.742</twLogDel><twRouteDel>2.493</twRouteDel><twTotDel>3.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.714</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_13</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero</twDest><twTotPathDel>3.224</twTotPathDel><twClkSkew dest = "0.089" src = "0.116">0.027</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_13</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X228Y201.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X228Y201.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_11</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y209.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1_13</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y209.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o2</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X228Y209.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X228Y209.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_7</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o4</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y211.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.094</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y211.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_3</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r1[19]_data_r1[19]_OR_148_o8</twBEL></twPathDel><twPathDel><twSite>SLICE_X229Y211.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.110</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2[19]_data_r1[19]_AND_83_o_norst</twComp></twPathDel><twPathDel><twSite>SLICE_X229Y211.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r2_3</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero_rstpot</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/all_one_or_zero</twBEL></twPathDel><twLogDel>0.745</twLogDel><twRouteDel>2.479</twRouteDel><twTotDel>3.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28 (SLICE_X225Y219.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.647</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28</twDest><twTotPathDel>3.236</twTotPathDel><twClkSkew dest = "1.108" src = "1.190">0.082</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X219Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X219Y200.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y222.C1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.822</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern10511</twBEL></twPathDel><twPathDel><twSite>SLICE_X225Y219.CE</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern105</twComp></twPathDel><twPathDel><twSite>SLICE_X225Y219.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs&lt;30&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>2.513</twRouteDel><twTotDel>3.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.655</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28</twDest><twTotPathDel>3.228</twTotPathDel><twClkSkew dest = "1.108" src = "1.190">0.082</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X219Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X219Y200.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y222.C3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.814</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern10511</twBEL></twPathDel><twPathDel><twSite>SLICE_X225Y219.CE</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern105</twComp></twPathDel><twPathDel><twSite>SLICE_X225Y219.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs&lt;30&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>2.505</twRouteDel><twTotDel>3.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.723</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28</twDest><twTotPathDel>3.160</twTotPathDel><twClkSkew dest = "1.108" src = "1.190">0.082</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X219Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X219Y200.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y222.C4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern10511</twBEL></twPathDel><twPathDel><twSite>SLICE_X225Y219.CE</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern105</twComp></twPathDel><twPathDel><twSite>SLICE_X225Y219.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs&lt;30&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_28</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>2.437</twRouteDel><twTotDel>3.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29 (SLICE_X225Y219.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.647</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29</twDest><twTotPathDel>3.236</twTotPathDel><twClkSkew dest = "1.108" src = "1.190">0.082</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X219Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X219Y200.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y222.C1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.822</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern10511</twBEL></twPathDel><twPathDel><twSite>SLICE_X225Y219.CE</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern105</twComp></twPathDel><twPathDel><twSite>SLICE_X225Y219.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs&lt;30&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>2.513</twRouteDel><twTotDel>3.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.655</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29</twDest><twTotPathDel>3.228</twTotPathDel><twClkSkew dest = "1.108" src = "1.190">0.082</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X219Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X219Y200.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y222.C3</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.814</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern10511</twBEL></twPathDel><twPathDel><twSite>SLICE_X225Y219.CE</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern105</twComp></twPathDel><twPathDel><twSite>SLICE_X225Y219.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs&lt;30&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>2.505</twRouteDel><twTotDel>3.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.723</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29</twDest><twTotPathDel>3.160</twTotPathDel><twClkSkew dest = "1.108" src = "1.190">0.082</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X219Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X219Y200.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X226Y222.C4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.746</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pat_id_r1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X226Y222.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_23bit/bit20.p23_20/prbs&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern10511</twBEL></twPathDel><twPathDel><twSite>SLICE_X225Y219.CE</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/Mmux_pattern105</twComp></twPathDel><twPathDel><twSite>SLICE_X225Y219.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs&lt;30&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_31bit/bit20.p31_20/prbs_29</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>2.437</twRouteDel><twTotDel>3.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_X0Y19_RXRECCLK = PERIOD TIMEGRP &quot;TNM_X0Y19_RXRECCLK&quot; 4 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="45" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20 (SLICE_X222Y200.CIN), 45 paths
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_18</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20</twDest><twTotPathDel>0.145</twTotPathDel><twClkSkew dest = "0.861" src = "0.735">-0.126</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_18</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X222Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X222Y199.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X222Y199.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X222Y199.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twFalling">0.058</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X222Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X222Y200.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.069</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;23&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;23&gt;</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20</twBEL></twPathDel><twLogDel>0.087</twLogDel><twRouteDel>0.058</twRouteDel><twTotDel>0.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_19</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20</twDest><twTotPathDel>0.146</twTotPathDel><twClkSkew dest = "0.861" src = "0.735">-0.126</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_19</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X222Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X222Y199.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X222Y199.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X222Y199.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twFalling">0.056</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X222Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X222Y200.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.069</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;23&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;23&gt;</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20</twBEL></twPathDel><twLogDel>0.085</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.045</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_14</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20</twDest><twTotPathDel>0.171</twTotPathDel><twClkSkew dest = "0.861" src = "0.735">-0.126</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_14</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X222Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X222Y198.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X222Y198.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X222Y198.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X222Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X222Y199.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X222Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X222Y200.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.069</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;23&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;23&gt;</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_20</twBEL></twPathDel><twLogDel>0.113</twLogDel><twRouteDel>0.058</twRouteDel><twTotDel>0.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twDestClk><twPctLog>66.1</twPctLog><twPctRoute>33.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="45" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22 (SLICE_X222Y200.CIN), 45 paths
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.034</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_18</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22</twDest><twTotPathDel>0.160</twTotPathDel><twClkSkew dest = "0.861" src = "0.735">-0.126</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_18</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X222Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X222Y199.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X222Y199.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X222Y199.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twFalling">0.058</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X222Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X222Y200.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.054</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;23&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;23&gt;</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22</twBEL></twPathDel><twLogDel>0.102</twLogDel><twRouteDel>0.058</twRouteDel><twTotDel>0.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.035</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_19</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22</twDest><twTotPathDel>0.161</twTotPathDel><twClkSkew dest = "0.861" src = "0.735">-0.126</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_19</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X222Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X222Y199.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X222Y199.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X222Y199.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twFalling">0.056</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X222Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X222Y200.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.054</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;23&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;23&gt;</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22</twBEL></twPathDel><twLogDel>0.100</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.060</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_14</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22</twDest><twTotPathDel>0.186</twTotPathDel><twClkSkew dest = "0.861" src = "0.735">-0.126</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_14</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X222Y198.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X222Y198.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X222Y198.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X222Y198.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.058</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X222Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X222Y199.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.026</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;19&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X222Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X222Y200.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">-0.054</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount&lt;23&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/Madd_count_cy&lt;23&gt;</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/bit_err_counter/bitCount_22</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.058</twRouteDel><twTotDel>0.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_13 (SLICE_X220Y222.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.035</twSlack><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r_6</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_13</twDest><twTotPathDel>0.086</twTotPathDel><twClkSkew dest = "0.560" src = "0.509">-0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r_6</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X222Y222.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X222Y222.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r&lt;8&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X220Y222.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.101</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/seed_r&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X220Y222.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.113</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o&lt;12&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/patgen_rx/pattern_clk20/data_o_13</twBEL></twPathDel><twLogDel>-0.015</twLogDel><twRouteDel>0.101</twRouteDel><twTotDel>0.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;</twDestClk><twPctLog>-17.4</twPctLog><twPctRoute>117.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="178"><twPinLimitBanner>Component Switching Limit Checks: TS_X0Y19_RXRECCLK = PERIOD TIMEGRP &quot;TNM_X0Y19_RXRECCLK&quot; 4 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="179" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/RXUSRCLK" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/RXUSRCLK" locationPin="GTXE1_X0Y19.RXUSRCLK" clockNet="U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;"/><twPinLimit anchorID="180" type="MINPERIOD" name="Tgtxper_USRCLK" slack="0.000" period="4.000" constraintValue="4.000" deviceLimit="4.000" freqLimit="250.000" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/RXUSRCLK2" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_GT/gtxe1_i/RXUSRCLK2" locationPin="GTXE1_X0Y19.RXUSRCLK2" clockNet="U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;"/><twPinLimit anchorID="181" type="MINLOWPULSE" name="Tmpw" slack="2.300" period="4.000" constraintValue="2.000" deviceLimit="0.850" physResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/data_r6&lt;19&gt;/CLK" logResource="U_IBERT_CHECK/U0/U_IBERT_CORE/U_GTCPX_X0Y19/U_COMPLEX/U_PATTERN_HANDLER_0/patchk/Mshreg_data_r6_16/CLK" locationPin="SLICE_X220Y213.CLK" clockNet="U_IBERT_CHECK/U0/U_IBERT_CORE/rxrecclk_bufg&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="182" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.718</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ICON/U0/U_ICON/U_iDATA_CMD (SLICE_X135Y121.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathFromToDelay"><twSlack>14.282</twSlack><twSrc BELType="FF">U_ICON/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_ICON/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.683</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_ICON/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X135Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_ICON/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X135Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_ICON/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y121.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y121.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_ICON/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_ICON/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.407</twLogDel><twRouteDel>0.276</twRouteDel><twTotDel>0.683</twTotDel><twDestClk twEdge ="twRising">U_ICON/U0/iUPDATE_OUT</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ICON/U0/U_ICON/U_iDATA_CMD (SLICE_X135Y121.D4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="185"><twSlack>0.137</twSlack><twSrc BELType="FF">U_ICON/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_ICON/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_ICON/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X135Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_ICON/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X135Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_ICON/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y121.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X135Y121.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_ICON/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_ICON/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.137</twTotDel><twDestClk twEdge ="twRising">U_ICON/U0/iUPDATE_OUT</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="186" twConstType="PATHBLOCK" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_U_TO_D_path&quot; TIG;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ICON/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X182Y156.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twUnconstPath anchorID="188" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.482</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_ICON/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twDel>4.129</twDel><twSUTime>0.318</twSUTime><twTotPathDel>4.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_ICON/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X135Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_ICON/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X135Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_ICON/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y135.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X152Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X182Y156.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.976</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X182Y156.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>3.724</twRouteDel><twTotDel>4.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ICON/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X182Y156.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twUnconstPath anchorID="190" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.482</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_ICON/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twDel>4.129</twDel><twSUTime>0.318</twSUTime><twTotPathDel>4.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_ICON/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X135Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_ICON/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X135Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_ICON/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y135.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X152Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X182Y156.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.976</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X182Y156.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>3.724</twRouteDel><twTotDel>4.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ICON/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X182Y156.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twUnconstPath anchorID="192" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.482</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_ICON/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twDel>4.129</twDel><twSUTime>0.318</twSUTime><twTotPathDel>4.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_ICON/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X135Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_ICON/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X135Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_ICON/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X152Y135.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X152Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X182Y156.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.976</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X182Y156.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.723</twLogDel><twRouteDel>3.724</twRouteDel><twTotDel>4.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_U_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ICON/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X160Y139.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="193"><twUnconstPath anchorID="194" twDataPathType="twDataPathMinDelay" ><twTotDel>1.013</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twDest><twDel>0.999</twDel><twSUTime>-0.049</twSUTime><twTotPathDel>1.048</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X135Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_ICON/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X135Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_ICON/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X153Y135.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X153Y135.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U_ICON/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_ICON/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X160Y139.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>U_ICON/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X160Y139.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.181</twLogDel><twRouteDel>0.867</twRouteDel><twTotDel>1.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X161Y139.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twUnconstPath anchorID="196" twDataPathType="twDataPathMinDelay" ><twTotDel>1.029</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twDel>0.999</twDel><twSUTime>-0.065</twSUTime><twTotPathDel>1.064</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X135Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_ICON/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X135Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_ICON/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X153Y135.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X153Y135.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U_ICON/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_ICON/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X161Y139.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>U_ICON/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X161Y139.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.065</twDelInfo><twComp>U_ICON/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.197</twLogDel><twRouteDel>0.867</twRouteDel><twTotDel>1.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X161Y139.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twUnconstPath anchorID="198" twDataPathType="twDataPathMinDelay" ><twTotDel>1.034</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twDel>0.999</twDel><twSUTime>-0.070</twSUTime><twTotPathDel>1.069</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X135Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_ICON/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X135Y121.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_ICON/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X153Y135.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>U_ICON/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X153Y135.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U_ICON/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_ICON/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X161Y139.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>U_ICON/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X161Y139.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U_ICON/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.202</twLogDel><twRouteDel>0.867</twRouteDel><twTotDel>1.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="199" twConstType="PATHBLOCK" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>765</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>195</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0 (SLICE_X218Y174.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="200"><twUnconstPath anchorID="201" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.311</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0</twDest><twDel>5.992</twDel><twSUTime>0.284</twSUTime><twTotPathDel>6.276</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X160Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X160Y139.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X160Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X160Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.133</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X218Y174.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X218Y174.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0</twBEL></twPathDel><twLogDel>0.987</twLogDel><twRouteDel>5.289</twRouteDel><twTotDel>6.276</twTotDel><twDestClk twEdge ="twRising">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="202"><twUnconstPath anchorID="203" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.987</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0</twDest><twDel>4.668</twDel><twSUTime>0.284</twSUTime><twTotPathDel>4.952</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X170Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X170Y150.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X172Y150.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X172Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X218Y174.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X218Y174.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0</twBEL></twPathDel><twLogDel>0.943</twLogDel><twRouteDel>4.009</twRouteDel><twTotDel>4.952</twTotDel><twDestClk twEdge ="twRising">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="204"><twUnconstPath anchorID="205" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.938</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0</twDest><twDel>4.619</twDel><twSUTime>0.284</twSUTime><twTotPathDel>4.903</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X170Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X170Y150.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X172Y150.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X172Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X218Y174.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X218Y174.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_0</twBEL></twPathDel><twLogDel>0.943</twLogDel><twRouteDel>3.960</twRouteDel><twTotDel>4.903</twTotDel><twDestClk twEdge ="twRising">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1 (SLICE_X218Y174.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="206"><twUnconstPath anchorID="207" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.311</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1</twDest><twDel>5.992</twDel><twSUTime>0.284</twSUTime><twTotPathDel>6.276</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X160Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X160Y139.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X160Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X160Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.133</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X218Y174.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X218Y174.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1</twBEL></twPathDel><twLogDel>0.987</twLogDel><twRouteDel>5.289</twRouteDel><twTotDel>6.276</twTotDel><twDestClk twEdge ="twRising">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="208"><twUnconstPath anchorID="209" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.987</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1</twDest><twDel>4.668</twDel><twSUTime>0.284</twSUTime><twTotPathDel>4.952</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X170Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X170Y150.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X172Y150.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X172Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X218Y174.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X218Y174.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1</twBEL></twPathDel><twLogDel>0.943</twLogDel><twRouteDel>4.009</twRouteDel><twTotDel>4.952</twTotDel><twDestClk twEdge ="twRising">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="210"><twUnconstPath anchorID="211" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.938</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1</twDest><twDel>4.619</twDel><twSUTime>0.284</twSUTime><twTotPathDel>4.903</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X170Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X170Y150.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X172Y150.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X172Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X218Y174.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X218Y174.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_1</twBEL></twPathDel><twLogDel>0.943</twLogDel><twRouteDel>3.960</twRouteDel><twTotDel>4.903</twTotDel><twDestClk twEdge ="twRising">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2 (SLICE_X218Y174.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="212"><twUnconstPath anchorID="213" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.311</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2</twDest><twDel>5.992</twDel><twSUTime>0.284</twSUTime><twTotPathDel>6.276</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X160Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X160Y139.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X160Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X160Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">3.133</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X218Y174.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X218Y174.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2</twBEL></twPathDel><twLogDel>0.987</twLogDel><twRouteDel>5.289</twRouteDel><twTotDel>6.276</twTotDel><twDestClk twEdge ="twRising">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="214"><twUnconstPath anchorID="215" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.987</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2</twDest><twDel>4.668</twDel><twSUTime>0.284</twSUTime><twTotPathDel>4.952</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X170Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X170Y150.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X172Y150.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X172Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X218Y174.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X218Y174.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2</twBEL></twPathDel><twLogDel>0.943</twLogDel><twRouteDel>4.009</twRouteDel><twTotDel>4.952</twTotDel><twDestClk twEdge ="twRising">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="216"><twUnconstPath anchorID="217" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.938</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2</twDest><twDel>4.619</twDel><twSUTime>0.284</twSUTime><twTotPathDel>4.903</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X170Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X170Y150.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X172Y150.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X172Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>control0&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X195Y165.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/rddata_rst</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X218Y174.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.315</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_en[2]_ICN_CMD_EN_I_AND_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X218Y174.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD5/ctl_reg_2</twBEL></twPathDel><twLogDel>0.943</twLogDel><twRouteDel>3.960</twRouteDel><twTotDel>4.903</twTotDel><twDestClk twEdge ="twRising">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_13 (SLICE_X195Y170.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twUnconstPath anchorID="219" twDataPathType="twDataPathMinDelay" ><twTotDel>0.083</twTotDel><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_13</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_13</twDest><twDel>0.194</twDel><twSUTime>0.076</twSUTime><twTotPathDel>0.118</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_13</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X195Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X195Y171.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y170.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X195Y170.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_13</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>0.118</twTotDel><twDestClk twEdge ="twRising">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_14 (SLICE_X195Y170.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twUnconstPath anchorID="221" twDataPathType="twDataPathMinDelay" ><twTotDel>0.084</twTotDel><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_14</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_14</twDest><twDel>0.195</twDel><twSUTime>0.076</twSUTime><twTotPathDel>0.119</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_14</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X195Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X195Y171.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y170.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X195Y170.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_14</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.119</twTotDel><twDestClk twEdge ="twRising">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_15 (SLICE_X195Y170.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="222"><twUnconstPath anchorID="223" twDataPathType="twDataPathMinDelay" ><twTotDel>0.084</twTotDel><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_15</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_15</twDest><twDel>0.195</twDel><twSUTime>0.076</twSUTime><twTotPathDel>0.119</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_15</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X195Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X195Y171.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X195Y170.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/shift_reg_in&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X195Y170.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg&lt;15&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD4/ctl_reg_15</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.097</twRouteDel><twTotDel>0.119</twTotDel><twDestClk twEdge ="twRising">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="224" twConstType="PATHBLOCK" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>4698</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>951</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="125" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout (SLICE_X189Y160.B1), 125 paths
</twPathRptBanner><twPathRpt anchorID="225"><twUnconstPath anchorID="226" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.224</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout</twDest><twDel>8.119</twDel><twSUTime>0.070</twSUTime><twTotPathDel>8.189</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X160Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X160Y139.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X160Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X160Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X191Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.854</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X191Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_en</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X190Y166.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>control0&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X190Y166.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_reg_in&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X203Y174.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X203Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/fifo_rd_valid</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y160.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y160.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>control0&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y160.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y160.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>control0&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;10</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout</twBEL></twPathDel><twLogDel>0.914</twLogDel><twRouteDel>7.275</twRouteDel><twTotDel>8.189</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="227"><twUnconstPath anchorID="228" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.849</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout</twDest><twDel>7.744</twDel><twSUTime>0.070</twSUTime><twTotPathDel>7.814</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X160Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X160Y139.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X160Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X160Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X190Y166.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.676</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X190Y166.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_reg_in&lt;2&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X190Y166.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>control0&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X190Y166.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_reg_in&lt;2&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X203Y174.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.307</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X203Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/fifo_rd_valid</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y160.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y160.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>control0&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y160.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y160.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>control0&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;10</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout</twBEL></twPathDel><twLogDel>0.913</twLogDel><twRouteDel>6.901</twRouteDel><twTotDel>7.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="229"><twUnconstPath anchorID="230" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.706</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout</twDest><twDel>7.601</twDel><twSUTime>0.070</twSUTime><twTotPathDel>7.671</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X160Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X160Y139.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X160Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X160Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X191Y165.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.854</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X191Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_en</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X191Y165.D3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>control0&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X191Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD3/shift_en</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X203Y174.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X203Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_RD/fifo_rd_valid</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y160.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y160.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>control0&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X189Y160.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X189Y160.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>control0&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout_next&lt;0&gt;10</twBEL><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/icn_cmd_dout</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>6.880</twRouteDel><twTotDel>7.671</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA (SLICE_X212Y175.CE), 17 paths
</twPathRptBanner><twPathRpt anchorID="231"><twUnconstPath anchorID="232" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.756</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="RAM">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA</twDest><twDel>6.313</twDel><twSUTime>0.408</twSUTime><twTotPathDel>6.721</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='RAM'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X160Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X160Y139.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X160Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X160Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X191Y163.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.844</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X191Y163.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X191Y163.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>control0&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X191Y163.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y170.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y170.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/flag</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X212Y175.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X212Y175.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>5.660</twRouteDel><twTotDel>6.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="233"><twUnconstPath anchorID="234" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.354</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA</twDest><twDel>4.911</twDel><twSUTime>0.408</twSUTime><twTotPathDel>5.319</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X170Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X170Y150.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X172Y150.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X172Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X191Y163.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X191Y163.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X191Y163.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>control0&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X191Y163.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y170.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y170.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/flag</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X212Y175.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X212Y175.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA</twBEL></twPathDel><twLogDel>1.017</twLogDel><twRouteDel>4.302</twRouteDel><twTotDel>5.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="235"><twUnconstPath anchorID="236" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.305</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="RAM">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA</twDest><twDel>4.862</twDel><twSUTime>0.408</twSUTime><twTotPathDel>5.270</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='RAM'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X170Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X170Y150.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X172Y150.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X172Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X191Y163.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X191Y163.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X191Y163.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>control0&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X191Y163.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y170.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y170.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/flag</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X212Y175.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X212Y175.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA</twBEL></twPathDel><twLogDel>1.017</twLogDel><twRouteDel>4.253</twRouteDel><twTotDel>5.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1 (SLICE_X212Y175.CE), 17 paths
</twPathRptBanner><twPathRpt anchorID="237"><twUnconstPath anchorID="238" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.756</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="RAM">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1</twDest><twDel>6.313</twDel><twSUTime>0.408</twSUTime><twTotPathDel>6.721</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='RAM'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X160Y139.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X160Y139.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X160Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X160Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iSYNC</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X191Y163.C2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.844</twDelInfo><twComp>U_ICON/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X191Y163.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X191Y163.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>control0&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X191Y163.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y170.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y170.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/flag</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X212Y175.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X212Y175.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1</twBEL></twPathDel><twLogDel>1.061</twLogDel><twRouteDel>5.660</twRouteDel><twTotDel>6.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="239"><twUnconstPath anchorID="240" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.354</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1</twDest><twDel>4.911</twDel><twSUTime>0.408</twSUTime><twTotPathDel>5.319</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X170Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X170Y150.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X172Y150.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X172Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X191Y163.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X191Y163.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X191Y163.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>control0&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X191Y163.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y170.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y170.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/flag</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X212Y175.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X212Y175.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1</twBEL></twPathDel><twLogDel>1.017</twLogDel><twRouteDel>4.302</twRouteDel><twTotDel>5.319</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="241"><twUnconstPath anchorID="242" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.305</twTotDel><twSrc BELType="FF">U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="RAM">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1</twDest><twDel>4.862</twDel><twSUTime>0.408</twSUTime><twTotPathDel>5.270</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='RAM'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X170Y150.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X170Y150.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X172Y150.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X172Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp><twBEL>U_ICON/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X191Y163.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.449</twDelInfo><twComp>U_ICON/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X191Y163.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp><twBEL>U_ICON/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X191Y163.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>control0&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X191Y163.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X199Y170.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X199Y170.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/flag</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X212Y175.CE</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/ram_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X212Y175.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/n0022&lt;11&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1</twBEL></twPathDel><twLogDel>1.017</twLogDel><twRouteDel>4.253</twRouteDel><twTotDel>5.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">control0&lt;0&gt;</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D_TO_J_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1 (SLICE_X196Y173.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="243"><twUnconstPath anchorID="244" twDataPathType="twDataPathMinDelay" ><twTotDel>0.066</twTotDel><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twDest><twDel>0.190</twDel><twSUTime>0.089</twSUTime><twTotPathDel>0.101</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X197Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twSrcClk><twPathDel><twSite>SLICE_X197Y174.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X196Y173.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X196Y173.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.101</twTotDel><twDestClk twEdge ="twRising">control0&lt;0&gt;</twDestClk><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X196Y173.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="245"><twUnconstPath anchorID="246" twDataPathType="twDataPathMinDelay" ><twTotDel>0.066</twTotDel><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twDest><twDel>0.190</twDel><twSUTime>0.089</twSUTime><twTotPathDel>0.101</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X197Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twSrcClk><twPathDel><twSite>SLICE_X197Y174.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X196Y173.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X196Y173.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.092</twRouteDel><twTotDel>0.101</twTotDel><twDestClk twEdge ="twRising">control0&lt;0&gt;</twDestClk><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X196Y173.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="247"><twUnconstPath anchorID="248" twDataPathType="twDataPathMinDelay" ><twTotDel>0.067</twTotDel><twSrc BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0</twSrc><twDest BELType="FF">U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0</twDest><twDel>0.191</twDel><twSUTime>0.089</twSUTime><twTotPathDel>0.102</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0</twSrc><twDest BELType='FF'>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X197Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_IBERT_CHECK/U0/U_IBERT_CORE/ma_dclk</twSrcClk><twPathDel><twSite>SLICE_X197Y174.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X196Y173.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X196Y173.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>U_IBERT_CHECK/U0/U_IBERT_CORE/U_XSDB_MSTR/U_VHD_CHIPSCOPE_ICON2XSDB_MSTRBR/U_ICON_INTERFACE/U_CMD6_WR/I_FAM_V6.U_WR_FIFO/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.093</twRouteDel><twTotDel>0.102</twTotDel><twDestClk twEdge ="twRising">control0&lt;0&gt;</twDestClk><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="249">0</twUnmetConstCnt><twDataSheet anchorID="250" twNameLen="15"><twClk2SUList anchorID="251" twDestWidth="7"><twDest>sys_clk</twDest><twClk2SU><twSrc>sys_clk</twSrc><twRiseRise>6.943</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="252"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>63815</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>17256</twConnCnt></twConstCov><twStats anchorID="253"><twMinPer>7.692</twMinPer><twFootnote number="1" /><twMaxFreq>130.005</twMaxFreq><twMaxFromToDel>0.718</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri May 01 15:35:13 2020 </twTimestamp></twFoot><twClientInfo anchorID="254"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 818 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
