// Seed: 3500649422
module module_0 (
    output wire id_0,
    input wand id_1,
    output supply1 id_2,
    input wand id_3,
    input tri id_4
);
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input tri0 id_2,
    input wand id_3,
    input wire id_4,
    input tri0 id_5,
    output wire id_6,
    input tri0 id_7,
    output supply1 id_8,
    input tri id_9,
    output tri0 id_10,
    output wor id_11,
    input supply0 id_12,
    input tri0 id_13,
    output tri0 id_14#(.id_25(1)),
    input supply0 id_15,
    input wand id_16,
    input uwire id_17,
    output tri1 id_18,
    input uwire id_19,
    input tri0 id_20,
    input tri1 id_21,
    inout tri id_22,
    output tri0 id_23
    , id_26
);
  wire id_27;
  xor (
      id_14,
      id_2,
      id_16,
      id_26,
      id_0,
      id_3,
      id_15,
      id_19,
      id_5,
      id_1,
      id_21,
      id_13,
      id_25,
      id_22,
      id_7,
      id_9,
      id_4,
      id_20
  );
  module_0(
      id_18, id_16, id_10, id_22, id_12
  );
endmodule
