==27592== Cachegrind, a cache and branch-prediction profiler
==27592== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27592== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27592== Command: ./mser .
==27592== 
--27592-- warning: L3 cache found, using its data for the LL simulation.
--27592-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27592-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27592== 
==27592== Process terminating with default action of signal 15 (SIGTERM)
==27592==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27592==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27592== 
==27592== I   refs:      2,708,878,825
==27592== I1  misses:            1,206
==27592== LLi misses:            1,202
==27592== I1  miss rate:          0.00%
==27592== LLi miss rate:          0.00%
==27592== 
==27592== D   refs:      1,055,727,263  (713,221,774 rd   + 342,505,489 wr)
==27592== D1  misses:        3,601,877  (  2,138,647 rd   +   1,463,230 wr)
==27592== LLd misses:        1,617,175  (    468,505 rd   +   1,148,670 wr)
==27592== D1  miss rate:           0.3% (        0.3%     +         0.4%  )
==27592== LLd miss rate:           0.2% (        0.1%     +         0.3%  )
==27592== 
==27592== LL refs:           3,603,083  (  2,139,853 rd   +   1,463,230 wr)
==27592== LL misses:         1,618,377  (    469,707 rd   +   1,148,670 wr)
==27592== LL miss rate:            0.0% (        0.0%     +         0.3%  )
