#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c00f963d40 .scope module, "testbench_pipeline" "testbench_pipeline" 2 9;
 .timescale -9 -12;
v000001c00f9d17a0_0 .var "clock", 0 0;
v000001c00f9d1840_0 .var/i "i", 31 0;
v000001c00f9d18e0_0 .var "reset", 0 0;
S_000001c00f961f70 .scope module, "DUT" "processador_pipeline" 2 16, 3 5 0, S_000001c00f963d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
L_000001c00f937ef0 .functor AND 1, v000001c00f98e5a0_0, v000001c00f9ce890_0, C4<1>, C4<1>;
v000001c00f98e1e0_0 .net "EX_Final_ALU_Control", 3 0, v000001c00f944200_0;  1 drivers
v000001c00f98dce0_0 .net "EX_ForwardA", 1 0, v000001c00f943c60_0;  1 drivers
v000001c00f98ec80_0 .net "EX_ForwardB", 1 0, v000001c00f942900_0;  1 drivers
v000001c00f98e5a0_0 .var "EX_MEM_Branch", 0 0;
v000001c00f98e6e0_0 .var "EX_MEM_MemRead", 0 0;
v000001c00f98eaa0_0 .var "EX_MEM_MemToReg", 0 0;
v000001c00f98ce80_0 .var "EX_MEM_MemWrite", 0 0;
v000001c00f98cfc0_0 .var "EX_MEM_RegWrite", 0 0;
v000001c00f9ced90_0 .var "EX_MEM_alu_result", 31 0;
v000001c00f9cf790_0 .var "EX_MEM_rd", 4 0;
v000001c00f9ce430_0 .var "EX_MEM_write_data_mem", 31 0;
v000001c00f9ce890_0 .var "EX_MEM_zero_flag", 0 0;
v000001c00f9ce6b0_0 .net "EX_alu_input_1", 31 0, L_000001c00f9d3170;  1 drivers
v000001c00f9cfbf0_0 .net "EX_alu_input_2_final", 31 0, L_000001c00f9d21d0;  1 drivers
v000001c00f9cfb50_0 .net "EX_alu_input_2_forwarded", 31 0, L_000001c00f9d2130;  1 drivers
v000001c00f9ce4d0_0 .net "EX_alu_result", 31 0, v000001c00f943ee0_0;  1 drivers
v000001c00f9cfc90_0 .net "EX_alu_zero_flag", 0 0, v000001c00f943260_0;  1 drivers
v000001c00f9cec50_0 .net "ID_ALUOp", 1 0, v000001c00f98d240_0;  1 drivers
v000001c00f9cf470_0 .net "ID_ALUSrc", 0 0, v000001c00f98dec0_0;  1 drivers
v000001c00f9cf150_0 .net "ID_Branch", 0 0, v000001c00f98cf20_0;  1 drivers
v000001c00f9cf830_0 .var "ID_EX_ALUOp", 1 0;
v000001c00f9cf970_0 .var "ID_EX_ALUSrc", 0 0;
v000001c00f9cffb0_0 .var "ID_EX_Branch", 0 0;
v000001c00f9cfe70_0 .var "ID_EX_MemRead", 0 0;
v000001c00f9ce9d0_0 .var "ID_EX_MemToReg", 0 0;
v000001c00f9ce7f0_0 .var "ID_EX_MemWrite", 0 0;
v000001c00f9ce930_0 .var "ID_EX_RegWrite", 0 0;
v000001c00f9cfa10_0 .var "ID_EX_funct3", 2 0;
v000001c00f9ce750_0 .var "ID_EX_funct7", 6 0;
v000001c00f9cecf0_0 .var "ID_EX_immediate", 31 0;
v000001c00f9cff10_0 .var "ID_EX_pc", 31 0;
v000001c00f9cef70_0 .var "ID_EX_rd", 4 0;
v000001c00f9cf8d0_0 .var "ID_EX_read_data_1", 31 0;
v000001c00f9ce110_0 .var "ID_EX_read_data_2", 31 0;
v000001c00f9ce1b0_0 .var "ID_EX_rs1", 4 0;
v000001c00f9cea70_0 .var "ID_EX_rs2", 4 0;
v000001c00f9cfab0_0 .net "ID_MemRead", 0 0, v000001c00f98dd80_0;  1 drivers
v000001c00f9cee30_0 .net "ID_MemToReg", 0 0, v000001c00f98d060_0;  1 drivers
v000001c00f9ceb10_0 .net "ID_MemWrite", 0 0, v000001c00f98d420_0;  1 drivers
v000001c00f9ce250_0 .net "ID_RegWrite", 0 0, v000001c00f98e3c0_0;  1 drivers
v000001c00f9cf1f0_0 .net "ID_funct3", 2 0, L_000001c00f9d2d10;  1 drivers
v000001c00f9cebb0_0 .net "ID_funct7", 6 0, L_000001c00f9d3df0;  1 drivers
v000001c00f9cfd30_0 .net "ID_immediate_extended", 31 0, L_000001c00f9d2ef0;  1 drivers
v000001c00f9ce570_0 .net "ID_opcode", 6 0, L_000001c00f9d1980;  1 drivers
v000001c00f9ceed0_0 .net "ID_rd", 4 0, L_000001c00f9d3c10;  1 drivers
v000001c00f9cf010_0 .net "ID_read_data_1", 31 0, L_000001c00f9d3e90;  1 drivers
v000001c00f9ce2f0_0 .net "ID_read_data_2", 31 0, L_000001c00f9d2310;  1 drivers
v000001c00f9cf290_0 .net "ID_rs1", 4 0, L_000001c00f9d1de0;  1 drivers
v000001c00f9cfdd0_0 .net "ID_rs2", 4 0, L_000001c00f9d1e80;  1 drivers
v000001c00f9ce610_0 .var "IF_ID_instruction", 31 0;
v000001c00f9ce390_0 .var "IF_ID_pc", 31 0;
v000001c00f9cf330_0 .var "IF_ID_pc_plus_4", 31 0;
v000001c00f9cf0b0_0 .var "MEM_WB_MemToReg", 0 0;
v000001c00f9cf3d0_0 .var "MEM_WB_RegWrite", 0 0;
v000001c00f9cf510_0 .var "MEM_WB_alu_result", 31 0;
v000001c00f9cf5b0_0 .var "MEM_WB_mem_read_data", 31 0;
v000001c00f9cf650_0 .var "MEM_WB_rd", 4 0;
v000001c00f9cf6f0_0 .net "MEM_mem_read_data", 31 0, L_000001c00f9379b0;  1 drivers
v000001c00f9d0a80_0 .net "WB_write_data_to_regfile", 31 0, L_000001c00f9d37b0;  1 drivers
L_000001c00f9d40f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c00f9d04e0_0 .net/2u *"_ivl_12", 31 0, L_000001c00f9d40f8;  1 drivers
L_000001c00f9d4338 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001c00f9d1700_0 .net/2u *"_ivl_20", 6 0, L_000001c00f9d4338;  1 drivers
v000001c00f9d03a0_0 .net *"_ivl_22", 0 0, L_000001c00f9d2810;  1 drivers
v000001c00f9d0620_0 .net *"_ivl_25", 0 0, L_000001c00f9d2630;  1 drivers
v000001c00f9d13e0_0 .net *"_ivl_26", 19 0, L_000001c00f9d3a30;  1 drivers
v000001c00f9d0760_0 .net *"_ivl_29", 6 0, L_000001c00f9d35d0;  1 drivers
v000001c00f9d08a0_0 .net *"_ivl_31", 4 0, L_000001c00f9d2a90;  1 drivers
v000001c00f9d0f80_0 .net *"_ivl_32", 31 0, L_000001c00f9d3d50;  1 drivers
L_000001c00f9d4380 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001c00f9d1660_0 .net/2u *"_ivl_34", 6 0, L_000001c00f9d4380;  1 drivers
v000001c00f9d1f20_0 .net *"_ivl_36", 0 0, L_000001c00f9d2590;  1 drivers
v000001c00f9d0300_0 .net *"_ivl_39", 0 0, L_000001c00f9d24f0;  1 drivers
v000001c00f9d0800_0 .net *"_ivl_40", 19 0, L_000001c00f9d2c70;  1 drivers
v000001c00f9d0260_0 .net *"_ivl_43", 0 0, L_000001c00f9d3f30;  1 drivers
v000001c00f9d1a20_0 .net *"_ivl_45", 5 0, L_000001c00f9d3850;  1 drivers
v000001c00f9d1fc0_0 .net *"_ivl_47", 3 0, L_000001c00f9d28b0;  1 drivers
L_000001c00f9d43c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c00f9d06c0_0 .net/2u *"_ivl_48", 0 0, L_000001c00f9d43c8;  1 drivers
v000001c00f9d0c60_0 .net *"_ivl_50", 31 0, L_000001c00f9d2db0;  1 drivers
v000001c00f9d0b20_0 .net *"_ivl_53", 0 0, L_000001c00f9d3b70;  1 drivers
v000001c00f9d1d40_0 .net *"_ivl_54", 19 0, L_000001c00f9d3670;  1 drivers
v000001c00f9d1480_0 .net *"_ivl_57", 11 0, L_000001c00f9d2450;  1 drivers
v000001c00f9d0440_0 .net *"_ivl_58", 31 0, L_000001c00f9d2e50;  1 drivers
v000001c00f9d0580_0 .net *"_ivl_60", 31 0, L_000001c00f9d3fd0;  1 drivers
L_000001c00f9d4410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c00f9d10c0_0 .net/2u *"_ivl_64", 1 0, L_000001c00f9d4410;  1 drivers
v000001c00f9d0d00_0 .net *"_ivl_66", 0 0, L_000001c00f9d26d0;  1 drivers
L_000001c00f9d4458 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c00f9d0940_0 .net/2u *"_ivl_68", 1 0, L_000001c00f9d4458;  1 drivers
v000001c00f9d1ac0_0 .net *"_ivl_70", 0 0, L_000001c00f9d2f90;  1 drivers
v000001c00f9d0120_0 .net *"_ivl_72", 31 0, L_000001c00f9d3cb0;  1 drivers
L_000001c00f9d44a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c00f9d09e0_0 .net/2u *"_ivl_76", 1 0, L_000001c00f9d44a0;  1 drivers
v000001c00f9d1b60_0 .net *"_ivl_78", 0 0, L_000001c00f9d38f0;  1 drivers
L_000001c00f9d44e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c00f9d0bc0_0 .net/2u *"_ivl_80", 1 0, L_000001c00f9d44e8;  1 drivers
v000001c00f9d1520_0 .net *"_ivl_82", 0 0, L_000001c00f9d32b0;  1 drivers
v000001c00f9d15c0_0 .net *"_ivl_84", 31 0, L_000001c00f9d3350;  1 drivers
v000001c00f9d0da0_0 .net "clock", 0 0, v000001c00f9d17a0_0;  1 drivers
v000001c00f9d1c00_0 .net "reset", 0 0, v000001c00f9d18e0_0;  1 drivers
v000001c00f9d0e40_0 .net "w_branch_taken", 0 0, L_000001c00f937ef0;  1 drivers
v000001c00f9d0ee0_0 .net "w_branch_target_addr", 31 0, L_000001c00f9d33f0;  1 drivers
v000001c00f9d1020_0 .net "w_id_ex_bubble", 0 0, v000001c00f942a40_0;  1 drivers
v000001c00f9d1160_0 .net "w_if_id_stall", 0 0, v000001c00f942c20_0;  1 drivers
v000001c00f9d1ca0_0 .net "w_instruction", 31 0, L_000001c00f937940;  1 drivers
v000001c00f9d1200_0 .var "w_pc_current", 31 0;
v000001c00f9d12a0_0 .net "w_pc_next", 31 0, L_000001c00f9d3ad0;  1 drivers
v000001c00f9d1340_0 .net "w_pc_plus_4", 31 0, L_000001c00f9d2b30;  1 drivers
v000001c00f9d01c0_0 .net "w_pc_stall", 0 0, v000001c00f98e140_0;  1 drivers
L_000001c00f9d1980 .part v000001c00f9ce610_0, 0, 7;
L_000001c00f9d1de0 .part v000001c00f9ce610_0, 15, 5;
L_000001c00f9d1e80 .part v000001c00f9ce610_0, 20, 5;
L_000001c00f9d3c10 .part v000001c00f9ce610_0, 7, 5;
L_000001c00f9d3df0 .part v000001c00f9ce610_0, 25, 7;
L_000001c00f9d2d10 .part v000001c00f9ce610_0, 12, 3;
L_000001c00f9d2b30 .arith/sum 32, v000001c00f9d1200_0, L_000001c00f9d40f8;
L_000001c00f9d3ad0 .functor MUXZ 32, L_000001c00f9d2b30, L_000001c00f9d33f0, L_000001c00f937ef0, C4<>;
L_000001c00f9d2810 .cmp/eq 7, L_000001c00f9d1980, L_000001c00f9d4338;
L_000001c00f9d2630 .part v000001c00f9ce610_0, 31, 1;
LS_000001c00f9d3a30_0_0 .concat [ 1 1 1 1], L_000001c00f9d2630, L_000001c00f9d2630, L_000001c00f9d2630, L_000001c00f9d2630;
LS_000001c00f9d3a30_0_4 .concat [ 1 1 1 1], L_000001c00f9d2630, L_000001c00f9d2630, L_000001c00f9d2630, L_000001c00f9d2630;
LS_000001c00f9d3a30_0_8 .concat [ 1 1 1 1], L_000001c00f9d2630, L_000001c00f9d2630, L_000001c00f9d2630, L_000001c00f9d2630;
LS_000001c00f9d3a30_0_12 .concat [ 1 1 1 1], L_000001c00f9d2630, L_000001c00f9d2630, L_000001c00f9d2630, L_000001c00f9d2630;
LS_000001c00f9d3a30_0_16 .concat [ 1 1 1 1], L_000001c00f9d2630, L_000001c00f9d2630, L_000001c00f9d2630, L_000001c00f9d2630;
LS_000001c00f9d3a30_1_0 .concat [ 4 4 4 4], LS_000001c00f9d3a30_0_0, LS_000001c00f9d3a30_0_4, LS_000001c00f9d3a30_0_8, LS_000001c00f9d3a30_0_12;
LS_000001c00f9d3a30_1_4 .concat [ 4 0 0 0], LS_000001c00f9d3a30_0_16;
L_000001c00f9d3a30 .concat [ 16 4 0 0], LS_000001c00f9d3a30_1_0, LS_000001c00f9d3a30_1_4;
L_000001c00f9d35d0 .part v000001c00f9ce610_0, 25, 7;
L_000001c00f9d2a90 .part v000001c00f9ce610_0, 7, 5;
L_000001c00f9d3d50 .concat [ 5 7 20 0], L_000001c00f9d2a90, L_000001c00f9d35d0, L_000001c00f9d3a30;
L_000001c00f9d2590 .cmp/eq 7, L_000001c00f9d1980, L_000001c00f9d4380;
L_000001c00f9d24f0 .part v000001c00f9ce610_0, 31, 1;
LS_000001c00f9d2c70_0_0 .concat [ 1 1 1 1], L_000001c00f9d24f0, L_000001c00f9d24f0, L_000001c00f9d24f0, L_000001c00f9d24f0;
LS_000001c00f9d2c70_0_4 .concat [ 1 1 1 1], L_000001c00f9d24f0, L_000001c00f9d24f0, L_000001c00f9d24f0, L_000001c00f9d24f0;
LS_000001c00f9d2c70_0_8 .concat [ 1 1 1 1], L_000001c00f9d24f0, L_000001c00f9d24f0, L_000001c00f9d24f0, L_000001c00f9d24f0;
LS_000001c00f9d2c70_0_12 .concat [ 1 1 1 1], L_000001c00f9d24f0, L_000001c00f9d24f0, L_000001c00f9d24f0, L_000001c00f9d24f0;
LS_000001c00f9d2c70_0_16 .concat [ 1 1 1 1], L_000001c00f9d24f0, L_000001c00f9d24f0, L_000001c00f9d24f0, L_000001c00f9d24f0;
LS_000001c00f9d2c70_1_0 .concat [ 4 4 4 4], LS_000001c00f9d2c70_0_0, LS_000001c00f9d2c70_0_4, LS_000001c00f9d2c70_0_8, LS_000001c00f9d2c70_0_12;
LS_000001c00f9d2c70_1_4 .concat [ 4 0 0 0], LS_000001c00f9d2c70_0_16;
L_000001c00f9d2c70 .concat [ 16 4 0 0], LS_000001c00f9d2c70_1_0, LS_000001c00f9d2c70_1_4;
L_000001c00f9d3f30 .part v000001c00f9ce610_0, 7, 1;
L_000001c00f9d3850 .part v000001c00f9ce610_0, 25, 6;
L_000001c00f9d28b0 .part v000001c00f9ce610_0, 8, 4;
LS_000001c00f9d2db0_0_0 .concat [ 1 4 6 1], L_000001c00f9d43c8, L_000001c00f9d28b0, L_000001c00f9d3850, L_000001c00f9d3f30;
LS_000001c00f9d2db0_0_4 .concat [ 20 0 0 0], L_000001c00f9d2c70;
L_000001c00f9d2db0 .concat [ 12 20 0 0], LS_000001c00f9d2db0_0_0, LS_000001c00f9d2db0_0_4;
L_000001c00f9d3b70 .part v000001c00f9ce610_0, 31, 1;
LS_000001c00f9d3670_0_0 .concat [ 1 1 1 1], L_000001c00f9d3b70, L_000001c00f9d3b70, L_000001c00f9d3b70, L_000001c00f9d3b70;
LS_000001c00f9d3670_0_4 .concat [ 1 1 1 1], L_000001c00f9d3b70, L_000001c00f9d3b70, L_000001c00f9d3b70, L_000001c00f9d3b70;
LS_000001c00f9d3670_0_8 .concat [ 1 1 1 1], L_000001c00f9d3b70, L_000001c00f9d3b70, L_000001c00f9d3b70, L_000001c00f9d3b70;
LS_000001c00f9d3670_0_12 .concat [ 1 1 1 1], L_000001c00f9d3b70, L_000001c00f9d3b70, L_000001c00f9d3b70, L_000001c00f9d3b70;
LS_000001c00f9d3670_0_16 .concat [ 1 1 1 1], L_000001c00f9d3b70, L_000001c00f9d3b70, L_000001c00f9d3b70, L_000001c00f9d3b70;
LS_000001c00f9d3670_1_0 .concat [ 4 4 4 4], LS_000001c00f9d3670_0_0, LS_000001c00f9d3670_0_4, LS_000001c00f9d3670_0_8, LS_000001c00f9d3670_0_12;
LS_000001c00f9d3670_1_4 .concat [ 4 0 0 0], LS_000001c00f9d3670_0_16;
L_000001c00f9d3670 .concat [ 16 4 0 0], LS_000001c00f9d3670_1_0, LS_000001c00f9d3670_1_4;
L_000001c00f9d2450 .part v000001c00f9ce610_0, 20, 12;
L_000001c00f9d2e50 .concat [ 12 20 0 0], L_000001c00f9d2450, L_000001c00f9d3670;
L_000001c00f9d3fd0 .functor MUXZ 32, L_000001c00f9d2e50, L_000001c00f9d2db0, L_000001c00f9d2590, C4<>;
L_000001c00f9d2ef0 .functor MUXZ 32, L_000001c00f9d3fd0, L_000001c00f9d3d50, L_000001c00f9d2810, C4<>;
L_000001c00f9d26d0 .cmp/eq 2, v000001c00f943c60_0, L_000001c00f9d4410;
L_000001c00f9d2f90 .cmp/eq 2, v000001c00f943c60_0, L_000001c00f9d4458;
L_000001c00f9d3cb0 .functor MUXZ 32, L_000001c00f9d37b0, v000001c00f9ced90_0, L_000001c00f9d2f90, C4<>;
L_000001c00f9d3170 .functor MUXZ 32, L_000001c00f9d3cb0, v000001c00f9cf8d0_0, L_000001c00f9d26d0, C4<>;
L_000001c00f9d38f0 .cmp/eq 2, v000001c00f942900_0, L_000001c00f9d44a0;
L_000001c00f9d32b0 .cmp/eq 2, v000001c00f942900_0, L_000001c00f9d44e8;
L_000001c00f9d3350 .functor MUXZ 32, L_000001c00f9d37b0, v000001c00f9ced90_0, L_000001c00f9d32b0, C4<>;
L_000001c00f9d2130 .functor MUXZ 32, L_000001c00f9d3350, v000001c00f9ce110_0, L_000001c00f9d38f0, C4<>;
L_000001c00f9d21d0 .functor MUXZ 32, L_000001c00f9d2130, v000001c00f9cecf0_0, v000001c00f9cf970_0, C4<>;
L_000001c00f9d33f0 .arith/sum 32, v000001c00f9cff10_0, v000001c00f9cecf0_0;
L_000001c00f9d37b0 .functor MUXZ 32, v000001c00f9cf510_0, v000001c00f9cf5b0_0, v000001c00f9cf0b0_0, C4<>;
S_000001c00f971f60 .scope module, "u_alu" "ULA" 3 214, 4 8 0, S_000001c00f961f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 4 "ula_control";
    .port_info 3 /OUTPUT 32 "ula_result";
    .port_info 4 /OUTPUT 1 "zero_flag";
v000001c00f943800_0 .net "in1", 31 0, L_000001c00f9d3170;  alias, 1 drivers
v000001c00f943940_0 .net "in2", 31 0, L_000001c00f9d21d0;  alias, 1 drivers
v000001c00f942cc0_0 .net "ula_control", 3 0, v000001c00f944200_0;  alias, 1 drivers
v000001c00f943ee0_0 .var "ula_result", 31 0;
v000001c00f943260_0 .var "zero_flag", 0 0;
E_000001c00f947830 .event anyedge, v000001c00f942cc0_0, v000001c00f943800_0, v000001c00f943940_0, v000001c00f943ee0_0;
S_000001c00f95e9d0 .scope module, "u_alu_control" "Unidade_Controle_ULA" 3 207, 5 61 0, S_000001c00f961f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 4 "alu_control_out";
P_000001c00f93c6c0 .param/l "ALU_ADD" 1 5 67, C4<0010>;
P_000001c00f93c6f8 .param/l "ALU_AND" 1 5 67, C4<0000>;
P_000001c00f93c730 .param/l "ALU_OR" 1 5 67, C4<0001>;
P_000001c00f93c768 .param/l "ALU_SRL" 1 5 67, C4<0101>;
P_000001c00f93c7a0 .param/l "ALU_SUB" 1 5 67, C4<0100>;
v000001c00f942540_0 .net "ALUOp", 1 0, v000001c00f9cf830_0;  1 drivers
v000001c00f944200_0 .var "alu_control_out", 3 0;
v000001c00f9431c0_0 .net "funct3", 2 0, v000001c00f9cfa10_0;  1 drivers
v000001c00f943580_0 .net "funct7", 6 0, v000001c00f9ce750_0;  1 drivers
E_000001c00f948530 .event anyedge, v000001c00f942540_0, v000001c00f9431c0_0, v000001c00f943580_0;
S_000001c00f969970 .scope module, "u_dmem" "Memoria_Dados" 3 253, 6 6 0, S_000001c00f961f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 1 "MemRead";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
L_000001c00f9379b0 .functor BUFZ 32, L_000001c00f9d3490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c00f9424a0_0 .net "MemRead", 0 0, v000001c00f98e6e0_0;  1 drivers
v000001c00f942860_0 .net "MemWrite", 0 0, v000001c00f98ce80_0;  1 drivers
v000001c00f942ea0_0 .net *"_ivl_0", 31 0, L_000001c00f9d3490;  1 drivers
v000001c00f943120_0 .net *"_ivl_3", 9 0, L_000001c00f9d3710;  1 drivers
v000001c00f943620_0 .net *"_ivl_4", 11 0, L_000001c00f9d2270;  1 drivers
L_000001c00f9d4530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c00f942680_0 .net *"_ivl_7", 1 0, L_000001c00f9d4530;  1 drivers
v000001c00f942f40_0 .net "address", 31 0, v000001c00f9ced90_0;  1 drivers
v000001c00f943300_0 .net "clock", 0 0, v000001c00f9d17a0_0;  alias, 1 drivers
v000001c00f943da0 .array "data_memory", 0 1023, 31 0;
v000001c00f942720_0 .var/i "i", 31 0;
v000001c00f9427c0_0 .net "read_data", 31 0, L_000001c00f9379b0;  alias, 1 drivers
v000001c00f942fe0_0 .net "write_data", 31 0, v000001c00f9ce430_0;  1 drivers
E_000001c00f949b30 .event posedge, v000001c00f943300_0;
L_000001c00f9d3490 .array/port v000001c00f943da0, L_000001c00f9d2270;
L_000001c00f9d3710 .part v000001c00f9ced90_0, 2, 10;
L_000001c00f9d2270 .concat [ 10 2 0 0], L_000001c00f9d3710, L_000001c00f9d4530;
S_000001c00f96c110 .scope module, "u_forwarding" "Forwarding_Unit" 3 190, 7 9 0, S_000001c00f961f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 1 /INPUT 5 "EX_MEM_rd";
    .port_info 2 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 3 /INPUT 5 "MEM_WB_rd";
    .port_info 4 /INPUT 5 "ID_EX_rs1";
    .port_info 5 /INPUT 5 "ID_EX_rs2";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v000001c00f943440_0 .net "EX_MEM_RegWrite", 0 0, v000001c00f98cfc0_0;  1 drivers
v000001c00f943bc0_0 .net "EX_MEM_rd", 4 0, v000001c00f9cf790_0;  1 drivers
v000001c00f943c60_0 .var "ForwardA", 1 0;
v000001c00f942900_0 .var "ForwardB", 1 0;
v000001c00f943d00_0 .net "ID_EX_rs1", 4 0, v000001c00f9ce1b0_0;  1 drivers
v000001c00f943080_0 .net "ID_EX_rs2", 4 0, v000001c00f9cea70_0;  1 drivers
v000001c00f943e40_0 .net "MEM_WB_RegWrite", 0 0, v000001c00f9cf3d0_0;  1 drivers
v000001c00f9429a0_0 .net "MEM_WB_rd", 4 0, v000001c00f9cf650_0;  1 drivers
E_000001c00f9492f0/0 .event anyedge, v000001c00f943440_0, v000001c00f943bc0_0, v000001c00f943d00_0, v000001c00f943e40_0;
E_000001c00f9492f0/1 .event anyedge, v000001c00f9429a0_0, v000001c00f943080_0;
E_000001c00f9492f0 .event/or E_000001c00f9492f0/0, E_000001c00f9492f0/1;
S_000001c00f928530 .scope module, "u_hazard_detection" "Hazard_Detection_Unit" 3 143, 8 10 0, S_000001c00f961f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IF_ID_rs1";
    .port_info 1 /INPUT 5 "IF_ID_rs2";
    .port_info 2 /INPUT 1 "ID_EX_MemRead";
    .port_info 3 /INPUT 5 "ID_EX_rd";
    .port_info 4 /OUTPUT 1 "PC_Stall";
    .port_info 5 /OUTPUT 1 "IF_ID_Stall";
    .port_info 6 /OUTPUT 1 "ID_EX_Bubble";
v000001c00f942a40_0 .var "ID_EX_Bubble", 0 0;
v000001c00f942ae0_0 .net "ID_EX_MemRead", 0 0, v000001c00f9cfe70_0;  1 drivers
v000001c00f942b80_0 .net "ID_EX_rd", 4 0, v000001c00f9cef70_0;  1 drivers
v000001c00f942c20_0 .var "IF_ID_Stall", 0 0;
v000001c00f98dc40_0 .net "IF_ID_rs1", 4 0, L_000001c00f9d1de0;  alias, 1 drivers
v000001c00f98d380_0 .net "IF_ID_rs2", 4 0, L_000001c00f9d1e80;  alias, 1 drivers
v000001c00f98e140_0 .var "PC_Stall", 0 0;
E_000001c00f9499f0 .event anyedge, v000001c00f942ae0_0, v000001c00f942b80_0, v000001c00f98dc40_0, v000001c00f98d380_0;
S_000001c00f98ee40 .scope module, "u_imem" "Memoria_Instrucao" 3 96, 9 7 0, S_000001c00f961f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_000001c00f937940 .functor BUFZ 32, L_000001c00f9d2bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c00f98d7e0_0 .net *"_ivl_0", 31 0, L_000001c00f9d2bd0;  1 drivers
v000001c00f98d1a0_0 .net *"_ivl_3", 7 0, L_000001c00f9d3210;  1 drivers
v000001c00f98e280_0 .net *"_ivl_4", 9 0, L_000001c00f9d3030;  1 drivers
L_000001c00f9d4140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c00f98e780_0 .net *"_ivl_7", 1 0, L_000001c00f9d4140;  1 drivers
v000001c00f98ed20_0 .net "address", 31 0, v000001c00f9d1200_0;  1 drivers
v000001c00f98e320_0 .net "instruction", 31 0, L_000001c00f937940;  alias, 1 drivers
v000001c00f98d6a0 .array "rom_memory", 255 0, 31 0;
L_000001c00f9d2bd0 .array/port v000001c00f98d6a0, L_000001c00f9d3030;
L_000001c00f9d3210 .part v000001c00f9d1200_0, 2, 8;
L_000001c00f9d3030 .concat [ 8 2 0 0], L_000001c00f9d3210, L_000001c00f9d4140;
S_000001c00f9286c0 .scope module, "u_main_control" "Unidade_Controle_Principal" 3 121, 5 7 0, S_000001c00f961f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
v000001c00f98d240_0 .var "ALUOp", 1 0;
v000001c00f98dec0_0 .var "ALUSrc", 0 0;
v000001c00f98cf20_0 .var "Branch", 0 0;
v000001c00f98dd80_0 .var "MemRead", 0 0;
v000001c00f98d060_0 .var "MemToReg", 0 0;
v000001c00f98d420_0 .var "MemWrite", 0 0;
v000001c00f98e3c0_0 .var "RegWrite", 0 0;
v000001c00f98d4c0_0 .net "opcode", 6 0, L_000001c00f9d1980;  alias, 1 drivers
E_000001c00f949c70 .event anyedge, v000001c00f98d4c0_0;
S_000001c00f922010 .scope module, "u_regfile" "REG_FILE" 3 128, 10 7 0, S_000001c00f961f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "read_reg_num1";
    .port_info 1 /INPUT 5 "read_reg_num2";
    .port_info 2 /INPUT 5 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data1";
    .port_info 5 /OUTPUT 32 "read_data2";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "clock";
    .port_info 8 /INPUT 1 "reset";
L_000001c00f9d4188 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c00f98e8c0_0 .net/2u *"_ivl_0", 4 0, L_000001c00f9d4188;  1 drivers
L_000001c00f9d4218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c00f98e640_0 .net *"_ivl_11", 1 0, L_000001c00f9d4218;  1 drivers
L_000001c00f9d4260 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c00f98d100_0 .net/2u *"_ivl_14", 4 0, L_000001c00f9d4260;  1 drivers
v000001c00f98d9c0_0 .net *"_ivl_16", 0 0, L_000001c00f9d23b0;  1 drivers
L_000001c00f9d42a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c00f98d920_0 .net/2u *"_ivl_18", 31 0, L_000001c00f9d42a8;  1 drivers
v000001c00f98d880_0 .net *"_ivl_2", 0 0, L_000001c00f9d2950;  1 drivers
v000001c00f98eb40_0 .net *"_ivl_20", 31 0, L_000001c00f9d29f0;  1 drivers
v000001c00f98d560_0 .net *"_ivl_22", 6 0, L_000001c00f9d2770;  1 drivers
L_000001c00f9d42f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c00f98ebe0_0 .net *"_ivl_25", 1 0, L_000001c00f9d42f0;  1 drivers
L_000001c00f9d41d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c00f98db00_0 .net/2u *"_ivl_4", 31 0, L_000001c00f9d41d0;  1 drivers
v000001c00f98d600_0 .net *"_ivl_6", 31 0, L_000001c00f9d3530;  1 drivers
v000001c00f98e960_0 .net *"_ivl_8", 6 0, L_000001c00f9d30d0;  1 drivers
v000001c00f98ea00_0 .net "clock", 0 0, v000001c00f9d17a0_0;  alias, 1 drivers
v000001c00f98da60_0 .var/i "i", 31 0;
v000001c00f98de20_0 .net "read_data1", 31 0, L_000001c00f9d3e90;  alias, 1 drivers
v000001c00f98df60_0 .net "read_data2", 31 0, L_000001c00f9d2310;  alias, 1 drivers
v000001c00f98e820_0 .net "read_reg_num1", 4 0, L_000001c00f9d1de0;  alias, 1 drivers
v000001c00f98e460_0 .net "read_reg_num2", 4 0, L_000001c00f9d1e80;  alias, 1 drivers
v000001c00f98e500 .array "reg_memory", 31 0, 31 0;
v000001c00f98e000_0 .net "regwrite", 0 0, v000001c00f9cf3d0_0;  alias, 1 drivers
v000001c00f98e0a0_0 .net "reset", 0 0, v000001c00f9d18e0_0;  alias, 1 drivers
v000001c00f98d2e0_0 .net "write_data", 31 0, L_000001c00f9d37b0;  alias, 1 drivers
v000001c00f98dba0_0 .net "write_reg", 4 0, v000001c00f9cf650_0;  alias, 1 drivers
E_000001c00f949ab0 .event posedge, v000001c00f98e0a0_0, v000001c00f943300_0;
L_000001c00f9d2950 .cmp/eq 5, L_000001c00f9d1de0, L_000001c00f9d4188;
L_000001c00f9d3530 .array/port v000001c00f98e500, L_000001c00f9d30d0;
L_000001c00f9d30d0 .concat [ 5 2 0 0], L_000001c00f9d1de0, L_000001c00f9d4218;
L_000001c00f9d3e90 .functor MUXZ 32, L_000001c00f9d3530, L_000001c00f9d41d0, L_000001c00f9d2950, C4<>;
L_000001c00f9d23b0 .cmp/eq 5, L_000001c00f9d1e80, L_000001c00f9d4260;
L_000001c00f9d29f0 .array/port v000001c00f98e500, L_000001c00f9d2770;
L_000001c00f9d2770 .concat [ 5 2 0 0], L_000001c00f9d1e80, L_000001c00f9d42f0;
L_000001c00f9d2310 .functor MUXZ 32, L_000001c00f9d29f0, L_000001c00f9d42a8, L_000001c00f9d23b0, C4<>;
    .scope S_000001c00f98ee40;
T_0 ;
    %pushi/vec4 5379, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c00f98d6a0, 4, 0;
    %pushi/vec4 4199811, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c00f98d6a0, 4, 0;
    %pushi/vec4 1085605427, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c00f98d6a0, 4, 0;
    %pushi/vec4 11888307, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c00f98d6a0, 4, 0;
    %pushi/vec4 8746771, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c00f98d6a0, 4, 0;
    %pushi/vec4 1398707, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c00f98d6a0, 4, 0;
    %pushi/vec4 10945123, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c00f98d6a0, 4, 0;
    %pushi/vec4 12592163, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c00f98d6a0, 4, 0;
    %pushi/vec4 99, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c00f98d6a0, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001c00f9286c0;
T_1 ;
    %wait E_000001c00f949c70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98dec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98d060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98d420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98cf20_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001c00f98d240_0, 0, 2;
    %load/vec4 v000001c00f98d4c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00f98e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98dec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98d060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98d420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98cf20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c00f98d240_0, 0, 2;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00f98e3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00f98dec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00f98d060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00f98dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98d420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98cf20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c00f98d240_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00f98e3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00f98dec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98d060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98d420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98cf20_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c00f98d240_0, 0, 2;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98e3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00f98dec0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c00f98d060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98dd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00f98d420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98cf20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c00f98d240_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98e3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98dec0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c00f98d060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98d420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00f98cf20_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c00f98d240_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c00f922010;
T_2 ;
    %wait E_000001c00f949ab0;
    %load/vec4 v000001c00f98e0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c00f98da60_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001c00f98da60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v000001c00f98da60_0;
    %ix/getv/s 3, v000001c00f98da60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c00f98e500, 0, 4;
    %load/vec4 v000001c00f98da60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c00f98da60_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c00f98e000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v000001c00f98dba0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001c00f98d2e0_0;
    %load/vec4 v000001c00f98dba0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c00f98e500, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c00f928530;
T_3 ;
    %wait E_000001c00f9499f0;
    %load/vec4 v000001c00f942ae0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.3, 10;
    %load/vec4 v000001c00f942b80_0;
    %load/vec4 v000001c00f98dc40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_3.4, 4;
    %load/vec4 v000001c00f942b80_0;
    %load/vec4 v000001c00f98d380_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_3.4;
    %and;
T_3.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000001c00f942b80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00f98e140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00f942c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00f942a40_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f98e140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f942c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f942a40_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c00f96c110;
T_4 ;
    %wait E_000001c00f9492f0;
    %load/vec4 v000001c00f943440_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.3, 10;
    %load/vec4 v000001c00f943bc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001c00f943bc0_0;
    %load/vec4 v000001c00f943d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c00f943c60_0, 0, 2;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c00f943e40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.7, 10;
    %load/vec4 v000001c00f9429a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v000001c00f9429a0_0;
    %load/vec4 v000001c00f943d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c00f943c60_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c00f943c60_0, 0, 2;
T_4.5 ;
T_4.1 ;
    %load/vec4 v000001c00f943440_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.11, 10;
    %load/vec4 v000001c00f943bc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %load/vec4 v000001c00f943bc0_0;
    %load/vec4 v000001c00f943080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c00f942900_0, 0, 2;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000001c00f943e40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.15, 10;
    %load/vec4 v000001c00f9429a0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.14, 9;
    %load/vec4 v000001c00f9429a0_0;
    %load/vec4 v000001c00f943080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c00f942900_0, 0, 2;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c00f942900_0, 0, 2;
T_4.13 ;
T_4.9 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c00f95e9d0;
T_5 ;
    %wait E_000001c00f948530;
    %load/vec4 v000001c00f942540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001c00f944200_0, 0, 4;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c00f944200_0, 0, 4;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c00f944200_0, 0, 4;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c00f944200_0, 0, 4;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v000001c00f9431c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001c00f944200_0, 0, 4;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v000001c00f943580_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001c00f944200_0, 0, 4;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001c00f944200_0, 0, 4;
T_5.12 ;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001c00f944200_0, 0, 4;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v000001c00f943580_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001c00f944200_0, 0, 4;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001c00f944200_0, 0, 4;
T_5.14 ;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c00f971f60;
T_6 ;
    %wait E_000001c00f947830;
    %load/vec4 v000001c00f942cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001c00f943ee0_0, 0, 32;
    %jmp T_6.10;
T_6.0 ;
    %load/vec4 v000001c00f943800_0;
    %load/vec4 v000001c00f943940_0;
    %and;
    %store/vec4 v000001c00f943ee0_0, 0, 32;
    %jmp T_6.10;
T_6.1 ;
    %load/vec4 v000001c00f943800_0;
    %load/vec4 v000001c00f943940_0;
    %or;
    %store/vec4 v000001c00f943ee0_0, 0, 32;
    %jmp T_6.10;
T_6.2 ;
    %load/vec4 v000001c00f943800_0;
    %load/vec4 v000001c00f943940_0;
    %add;
    %store/vec4 v000001c00f943ee0_0, 0, 32;
    %jmp T_6.10;
T_6.3 ;
    %load/vec4 v000001c00f943800_0;
    %load/vec4 v000001c00f943940_0;
    %sub;
    %store/vec4 v000001c00f943ee0_0, 0, 32;
    %jmp T_6.10;
T_6.4 ;
    %load/vec4 v000001c00f943800_0;
    %ix/getv 4, v000001c00f943940_0;
    %shiftr 4;
    %store/vec4 v000001c00f943ee0_0, 0, 32;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v000001c00f943800_0;
    %ix/getv 4, v000001c00f943940_0;
    %shiftl 4;
    %store/vec4 v000001c00f943ee0_0, 0, 32;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v000001c00f943800_0;
    %load/vec4 v000001c00f943940_0;
    %mul;
    %store/vec4 v000001c00f943ee0_0, 0, 32;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v000001c00f943800_0;
    %load/vec4 v000001c00f943940_0;
    %xor;
    %store/vec4 v000001c00f943ee0_0, 0, 32;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v000001c00f943800_0;
    %load/vec4 v000001c00f943940_0;
    %cmp/u;
    %jmp/0xz  T_6.11, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c00f943ee0_0, 0, 32;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c00f943ee0_0, 0, 32;
T_6.12 ;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %load/vec4 v000001c00f943ee0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00f943260_0, 0, 1;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f943260_0, 0, 1;
T_6.14 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c00f969970;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c00f942720_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001c00f942720_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c00f942720_0;
    %store/vec4a v000001c00f943da0, 4, 0;
    %load/vec4 v000001c00f942720_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c00f942720_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_000001c00f969970;
T_8 ;
    %wait E_000001c00f949b30;
    %load/vec4 v000001c00f942860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001c00f942fe0_0;
    %load/vec4 v000001c00f942f40_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c00f943da0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001c00f961f70;
T_9 ;
    %wait E_000001c00f949ab0;
    %load/vec4 v000001c00f9d1c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c00f9d1200_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001c00f9d01c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001c00f9d12a0_0;
    %assign/vec4 v000001c00f9d1200_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c00f961f70;
T_10 ;
    %wait E_000001c00f949ab0;
    %load/vec4 v000001c00f9d1c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001c00f9ce610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c00f9cf330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c00f9ce390_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c00f9d1160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001c00f9d0e40_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.4, 8;
    %pushi/vec4 19, 0, 32;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %load/vec4 v000001c00f9d1ca0_0;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %assign/vec4 v000001c00f9ce610_0, 0;
    %load/vec4 v000001c00f9d1340_0;
    %assign/vec4 v000001c00f9cf330_0, 0;
    %load/vec4 v000001c00f9d1200_0;
    %assign/vec4 v000001c00f9ce390_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c00f961f70;
T_11 ;
    %wait E_000001c00f949ab0;
    %load/vec4 v000001c00f9d1c00_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.2, 8;
    %load/vec4 v000001c00f9d0e40_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.2;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f9ce930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f9cf970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f9ce9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f9cfe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f9ce7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f9cffb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c00f9cf830_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001c00f9d1020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f9ce930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f9cf970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f9ce9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f9cfe70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f9ce7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f9cffb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c00f9cf830_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v000001c00f9ce390_0;
    %assign/vec4 v000001c00f9cff10_0, 0;
    %load/vec4 v000001c00f9cf010_0;
    %assign/vec4 v000001c00f9cf8d0_0, 0;
    %load/vec4 v000001c00f9ce2f0_0;
    %assign/vec4 v000001c00f9ce110_0, 0;
    %load/vec4 v000001c00f9cfd30_0;
    %assign/vec4 v000001c00f9cecf0_0, 0;
    %load/vec4 v000001c00f9cf290_0;
    %assign/vec4 v000001c00f9ce1b0_0, 0;
    %load/vec4 v000001c00f9cfdd0_0;
    %assign/vec4 v000001c00f9cea70_0, 0;
    %load/vec4 v000001c00f9ceed0_0;
    %assign/vec4 v000001c00f9cef70_0, 0;
    %load/vec4 v000001c00f9cf1f0_0;
    %assign/vec4 v000001c00f9cfa10_0, 0;
    %load/vec4 v000001c00f9cebb0_0;
    %assign/vec4 v000001c00f9ce750_0, 0;
    %load/vec4 v000001c00f9ce250_0;
    %assign/vec4 v000001c00f9ce930_0, 0;
    %load/vec4 v000001c00f9cf470_0;
    %assign/vec4 v000001c00f9cf970_0, 0;
    %load/vec4 v000001c00f9cee30_0;
    %assign/vec4 v000001c00f9ce9d0_0, 0;
    %load/vec4 v000001c00f9cfab0_0;
    %assign/vec4 v000001c00f9cfe70_0, 0;
    %load/vec4 v000001c00f9ceb10_0;
    %assign/vec4 v000001c00f9ce7f0_0, 0;
    %load/vec4 v000001c00f9cf150_0;
    %assign/vec4 v000001c00f9cffb0_0, 0;
    %load/vec4 v000001c00f9cec50_0;
    %assign/vec4 v000001c00f9cf830_0, 0;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001c00f961f70;
T_12 ;
    %wait E_000001c00f949ab0;
    %load/vec4 v000001c00f9d1c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f98cfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f98eaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f98e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f98ce80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f98e5a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c00f9cf790_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001c00f9ce4d0_0;
    %assign/vec4 v000001c00f9ced90_0, 0;
    %load/vec4 v000001c00f9cfb50_0;
    %assign/vec4 v000001c00f9ce430_0, 0;
    %load/vec4 v000001c00f9cef70_0;
    %assign/vec4 v000001c00f9cf790_0, 0;
    %load/vec4 v000001c00f9cfc90_0;
    %assign/vec4 v000001c00f9ce890_0, 0;
    %load/vec4 v000001c00f9ce930_0;
    %assign/vec4 v000001c00f98cfc0_0, 0;
    %load/vec4 v000001c00f9ce9d0_0;
    %assign/vec4 v000001c00f98eaa0_0, 0;
    %load/vec4 v000001c00f9cfe70_0;
    %assign/vec4 v000001c00f98e6e0_0, 0;
    %load/vec4 v000001c00f9ce7f0_0;
    %assign/vec4 v000001c00f98ce80_0, 0;
    %load/vec4 v000001c00f9cffb0_0;
    %assign/vec4 v000001c00f98e5a0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c00f961f70;
T_13 ;
    %wait E_000001c00f949ab0;
    %load/vec4 v000001c00f9d1c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f9cf3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00f9cf0b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001c00f9cf650_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001c00f9cf6f0_0;
    %assign/vec4 v000001c00f9cf5b0_0, 0;
    %load/vec4 v000001c00f9ced90_0;
    %assign/vec4 v000001c00f9cf510_0, 0;
    %load/vec4 v000001c00f9cf790_0;
    %assign/vec4 v000001c00f9cf650_0, 0;
    %load/vec4 v000001c00f98cfc0_0;
    %assign/vec4 v000001c00f9cf3d0_0, 0;
    %load/vec4 v000001c00f98eaa0_0;
    %assign/vec4 v000001c00f9cf0b0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001c00f963d40;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f9d17a0_0, 0, 1;
T_14.0 ;
    %delay 10000, 0;
    %load/vec4 v000001c00f9d17a0_0;
    %inv;
    %store/vec4 v000001c00f9d17a0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_000001c00f963d40;
T_15 ;
    %vpi_call 2 29 "$dumpfile", "sim/waveform_pipeline.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c00f961f70 {0 0 0};
    %vpi_call 2 32 "$display", "\012Iniciando simulacao do processador RISC-V com PIPELINE - Grupo 12" {0 0 0};
    %vpi_call 2 33 "$display", "Instrucoes suportadas: lh, sh, sub, or, andi, srl, beq\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00f9d18e0_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00f9d18e0_0, 0, 1;
    %vpi_call 2 41 "$display", "--- INICIALIZANDO MEMORIA DE DADOS ---" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c00f943da0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c00f943da0, 4, 0;
    %vpi_call 2 44 "$display", "Mem[0] = 10, Mem[4] = 3\012" {0 0 0};
    %vpi_call 2 46 "$display", "\012--- INICIO DA EXECUCAO DO PROGRAMA ---\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 51 "$display", "--- Ciclo 1 ---" {0 0 0};
    %vpi_call 2 52 "$display", "  IF : Buscando instrucao em 0x00 (lh x10, 0(x0))" {0 0 0};
    %vpi_call 2 53 "$display", "  ID/EX/MEM/WB: <vazio>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 56 "$display", "--- Ciclo 2 ---" {0 0 0};
    %vpi_call 2 57 "$display", "  IF : Buscando instrucao em 0x04 (lh x11, 4(x0))" {0 0 0};
    %vpi_call 2 58 "$display", "  ID : Decodificando lh x10" {0 0 0};
    %vpi_call 2 59 "$display", "  EX/MEM/WB: <vazio>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 62 "$display", "--- Ciclo 3 ---" {0 0 0};
    %vpi_call 2 63 "$display", "  IF : Buscando instrucao em 0x08 (sub x12, x10, x11)" {0 0 0};
    %vpi_call 2 64 "$display", "  ID : Decodificando lh x11" {0 0 0};
    %vpi_call 2 65 "$display", "  EX : Executando lh x10 (Calculando endereco 0+x0)" {0 0 0};
    %vpi_call 2 66 "$display", "  MEM/WB: <vazio>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 69 "$display", "--- Ciclo 4 ---" {0 0 0};
    %vpi_call 2 70 "$display", "  IF : Buscando instrucao em 0x0C (or x13, x10, x11)" {0 0 0};
    %vpi_call 2 71 "$display", "  ID : Decodificando sub x12, x10, x11" {0 0 0};
    %vpi_call 2 72 "$display", "  EX : Executando lh x11 (Calculando endereco 4+x0)" {0 0 0};
    %vpi_call 2 73 "$display", "  MEM: Acessando Mem[0] para lh x10" {0 0 0};
    %vpi_call 2 74 "$display", "  WB : <vazio>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 77 "$display", "--- Ciclo 5 ---" {0 0 0};
    %vpi_call 2 78 "$display", "  IF : Buscando instrucao em 0x10 (andi x14, x10, 8)" {0 0 0};
    %vpi_call 2 79 "$display", "  ID : Decodificando or x13, x10, x11" {0 0 0};
    %vpi_call 2 80 "$display", "  EX : Executando sub x12 (Operandos adiantados de MEM e WB!)" {0 0 0};
    %vpi_call 2 81 "$display", "  MEM: Acessando Mem[4] para lh x11" {0 0 0};
    %vpi_call 2 82 "$display", "  WB : Escrevendo resultado de lh x10 em x10. Resultado: x10 = %d\012", &A<v000001c00f98e500, 10> {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 85 "$display", "--- Ciclo 6 ---" {0 0 0};
    %vpi_call 2 86 "$display", "  IF : Buscando instrucao em 0x14 (srl x15, x10, 1)" {0 0 0};
    %vpi_call 2 87 "$display", "  ID : Decodificando andi x14, x10, 8" {0 0 0};
    %vpi_call 2 88 "$display", "  EX : Executando or x13" {0 0 0};
    %vpi_call 2 89 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 90 "$display", "  WB : Escrevendo resultado de lh x11 em x11. Resultado: x11 = %d\012", &A<v000001c00f98e500, 11> {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 93 "$display", "--- Ciclo 7 ---" {0 0 0};
    %vpi_call 2 94 "$display", "  IF : Buscando instrucao em 0x18 (beq x14, x10, 4)" {0 0 0};
    %vpi_call 2 95 "$display", "  ID : Decodificando srl x15, x10, 1" {0 0 0};
    %vpi_call 2 96 "$display", "  EX : Executando andi x14" {0 0 0};
    %vpi_call 2 97 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 98 "$display", "  WB : Escrevendo resultado de sub em x12. Resultado: x12 = %d\012", &A<v000001c00f98e500, 12> {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 101 "$display", "--- Ciclo 8 ---" {0 0 0};
    %vpi_call 2 102 "$display", "  IF : Buscando instrucao em 0x1C (sh x12, 8(x0))" {0 0 0};
    %vpi_call 2 103 "$display", "  ID : Decodificando beq x14, x10, 4" {0 0 0};
    %vpi_call 2 104 "$display", "  EX : Executando srl x15" {0 0 0};
    %vpi_call 2 105 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 106 "$display", "  WB : Escrevendo resultado de or em x13. Resultado: x13 = %d\012", &A<v000001c00f98e500, 13> {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 109 "$display", "--- Ciclo 9 ---" {0 0 0};
    %vpi_call 2 110 "$display", "  IF : Buscando instrucao em 0x20 (beq x0, x0, 0)" {0 0 0};
    %vpi_call 2 111 "$display", "  ID : Decodificando sh x12, 8(x0)" {0 0 0};
    %vpi_call 2 112 "$display", "  EX : Executando beq x14, x10 (Comparando %d e %d). Desvio NAO sera tomado.", &A<v000001c00f98e500, 14>, &A<v000001c00f98e500, 10> {0 0 0};
    %vpi_call 2 113 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 114 "$display", "  WB : Escrevendo resultado de andi em x14. Resultado: x14 = %d\012", &A<v000001c00f98e500, 14> {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 117 "$display", "--- Ciclo 10 ---" {0 0 0};
    %vpi_call 2 118 "$display", "  IF : Buscando proxima instrucao... (PC continua em +4)" {0 0 0};
    %vpi_call 2 119 "$display", "  ID : Decodificando beq x0, x0, 0" {0 0 0};
    %vpi_call 2 120 "$display", "  EX : Executando sh x12 (Calculando endereco 8+x0)" {0 0 0};
    %vpi_call 2 121 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 122 "$display", "  WB : Escrevendo resultado de srl em x15. Resultado: x15 = %d\012", &A<v000001c00f98e500, 15> {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 125 "$display", "--- Ciclo 11 ---" {0 0 0};
    %vpi_call 2 126 "$display", "  ID : <Instrucao apos o beq sendo anulada (flush)>" {0 0 0};
    %vpi_call 2 127 "$display", "  EX : Executando beq x0, x0. Desvio SERA tomado! PC sera 0x20." {0 0 0};
    %vpi_call 2 128 "$display", "  MEM: Escrevendo valor de x12 (%d) em Mem[8] para sh", v000001c00f9ce430_0 {0 0 0};
    %vpi_call 2 129 "$display", "  WB : <sem escrita>\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 132 "$display", "--- Ciclo 12 ---" {0 0 0};
    %vpi_call 2 133 "$display", "  IF : Buscando instrucao em 0x20 (beq x0, x0, 0) - Loop iniciado." {0 0 0};
    %vpi_call 2 134 "$display", "  ID : <bolha>" {0 0 0};
    %vpi_call 2 135 "$display", "  EX : <bolha>" {0 0 0};
    %vpi_call 2 136 "$display", "  MEM: <sem acesso>" {0 0 0};
    %vpi_call 2 137 "$display", "  WB : <sem escrita>\012" {0 0 0};
    %delay 40000, 0;
    %vpi_call 2 143 "$display", "\012================ ESTADO FINAL ================" {0 0 0};
    %vpi_call 2 144 "$display", "\012--- Registradores ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c00f9d1840_0, 0, 32;
T_15.0 ;
    %load/vec4 v000001c00f9d1840_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v000001c00f9d1840_0;
    %addi 1, 0, 32;
    %load/vec4 v000001c00f9d1840_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001c00f98e500, 4;
    %load/vec4 v000001c00f9d1840_0;
    %addi 2, 0, 32;
    %load/vec4 v000001c00f9d1840_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001c00f98e500, 4;
    %load/vec4 v000001c00f9d1840_0;
    %addi 3, 0, 32;
    %load/vec4 v000001c00f9d1840_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000001c00f98e500, 4;
    %vpi_call 2 146 "$display", "x%02d: 0x%h    x%02d: 0x%h    x%02d: 0x%h    x%02d: 0x%h", v000001c00f9d1840_0, &A<v000001c00f98e500, v000001c00f9d1840_0 >, S<5,vec4,s32>, S<4,vec4,u32>, S<3,vec4,s32>, S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {6 0 0};
    %load/vec4 v000001c00f9d1840_0;
    %addi 4, 0, 32;
    %store/vec4 v000001c00f9d1840_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call 2 151 "$display", "\012--- Memoria de Dados (enderecos 0-36) ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c00f9d1840_0, 0, 32;
T_15.2 ;
    %load/vec4 v000001c00f9d1840_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_15.3, 5;
    %load/vec4 v000001c00f9d1840_0;
    %muli 4, 0, 32;
    %vpi_call 2 153 "$display", "Mem[%d]: 0x%h (%d)", S<0,vec4,s32>, &A<v000001c00f943da0, v000001c00f9d1840_0 >, &A<v000001c00f943da0, v000001c00f9d1840_0 > {1 0 0};
    %load/vec4 v000001c00f9d1840_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c00f9d1840_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %vpi_call 2 156 "$display", "\012==========================================" {0 0 0};
    %vpi_call 2 158 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb/testbench_pipeline.v";
    "src/processador_pipeline.v";
    "src/ula.v";
    "src/unidade_controle.v";
    "src/memoria_dados.v";
    "src/forwarding_unit.v";
    "src/hazard_detection_unit.v";
    "src/memoria_instrucao.v";
    "src/banco_registradores.v";
