\hypertarget{ep7312_8h}{}\section{bsps/arm/edb7312/include/ep7312.h File Reference}
\label{ep7312_8h}\index{bsps/arm/edb7312/include/ep7312.h@{bsps/arm/edb7312/include/ep7312.h}}


Register declarations.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{ep7312_8h_ac64ef24629fdcb0148dcc70f86a59565}\label{ep7312_8h_ac64ef24629fdcb0148dcc70f86a59565}} 
\#define {\bfseries E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE}~0x80000000
\item 
\#define {\bfseries E\+P7312\+\_\+\+P\+A\+DR}~((volatile uint8\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0000))
\item 
\#define {\bfseries E\+P7312\+\_\+\+P\+B\+DR}~((volatile uint8\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0001))
\item 
\#define {\bfseries E\+P7312\+\_\+\+P\+D\+DR}~((volatile uint8\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0003))
\item 
\#define {\bfseries E\+P7312\+\_\+\+P\+A\+D\+DR}~((volatile uint8\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0040))
\item 
\#define {\bfseries E\+P7312\+\_\+\+P\+B\+D\+DR}~((volatile uint8\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0041))
\item 
\#define {\bfseries E\+P7312\+\_\+\+P\+D\+D\+DR}~((volatile uint8\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0043))
\item 
\#define {\bfseries E\+P7312\+\_\+\+P\+E\+DR}~((volatile uint8\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0080))
\item 
\#define {\bfseries E\+P7312\+\_\+\+P\+E\+D\+DR}~((volatile uint8\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x00\+C0))
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+Y\+S\+C\+O\+N1}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0100))
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+Y\+S\+F\+L\+G1}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0140))
\item 
\#define {\bfseries E\+P7312\+\_\+\+M\+E\+M\+C\+F\+G1}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0180))
\item 
\#define {\bfseries E\+P7312\+\_\+\+M\+E\+M\+C\+F\+G2}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x01\+C0))
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+S\+R1}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0240))
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+M\+R1}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0280))
\item 
\#define {\bfseries E\+P7312\+\_\+\+L\+C\+D\+C\+ON}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x02\+C0))
\item 
\#define {\bfseries E\+P7312\+\_\+\+T\+C1D}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0300))
\item 
\#define {\bfseries E\+P7312\+\_\+\+T\+C2D}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0340))
\item 
\#define {\bfseries E\+P7312\+\_\+\+R\+T\+C\+DR}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0380))
\item 
\#define {\bfseries E\+P7312\+\_\+\+R\+T\+C\+MR}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x03\+C0))
\item 
\#define {\bfseries E\+P7312\+\_\+\+P\+M\+P\+C\+ON}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0400))
\item 
\#define {\bfseries E\+P7312\+\_\+\+C\+O\+DR}~((volatile uint8\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0440))
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+D\+R1}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0480))
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+C\+R1}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x04\+C0))
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+Y\+N\+C\+IO}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0500))
\item 
\#define {\bfseries E\+P7312\+\_\+\+P\+A\+L\+L\+SW}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0540))
\item 
\#define {\bfseries E\+P7312\+\_\+\+P\+A\+L\+M\+SW}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0580))
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+T\+F\+C\+LR}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x05\+C0))
\item 
\#define {\bfseries E\+P7312\+\_\+\+B\+L\+E\+OI}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0600))
\item 
\#define {\bfseries E\+P7312\+\_\+\+M\+C\+E\+OI}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0640))
\item 
\#define {\bfseries E\+P7312\+\_\+\+T\+E\+OI}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0680))
\item 
\#define {\bfseries E\+P7312\+\_\+\+T\+C1\+E\+OI}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x06\+C0))
\item 
\#define {\bfseries E\+P7312\+\_\+\+T\+C2\+E\+OI}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0700))
\item 
\#define {\bfseries E\+P7312\+\_\+\+R\+T\+C\+E\+OI}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0740))
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+M\+S\+E\+OI}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0780))
\item 
\#define {\bfseries E\+P7312\+\_\+\+C\+O\+E\+OI}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x07\+C0))
\item 
\#define {\bfseries E\+P7312\+\_\+\+H\+A\+LT}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0800))
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+T\+D\+BY}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x0840))
\item 
\#define {\bfseries E\+P7312\+\_\+\+F\+B\+A\+D\+DR}~((volatile uint8\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x1000))
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+Y\+S\+C\+O\+N2}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x1100))
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+Y\+S\+F\+L\+G2}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x1140))
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+S\+R2}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x1240))
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+M\+R2}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x1280))
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+D\+R2}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x1480))
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+C\+R2}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x14\+C0))
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+S2\+DR}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x1500))
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+R\+X\+E\+OF}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x1600))
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+S2\+P\+OP}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x16\+C0))
\item 
\#define {\bfseries E\+P7312\+\_\+\+K\+B\+D\+E\+OI}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x1700))
\item 
\#define {\bfseries E\+P7312\+\_\+\+D\+A\+IR}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x2000))
\item 
\#define {\bfseries E\+P7312\+\_\+\+D\+A\+I\+D\+R0}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x2040))
\item 
\#define {\bfseries E\+P7312\+\_\+\+D\+A\+I\+D\+R1}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x2080))
\item 
\#define {\bfseries E\+P7312\+\_\+\+D\+A\+I\+D\+R2}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x20\+C0))
\item 
\#define {\bfseries E\+P7312\+\_\+\+D\+A\+I\+SR}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x2100))
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+Y\+S\+C\+O\+N3}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x2200))
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+S\+R3}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x2240))
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+M\+R3}~((volatile uint8\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x2280))
\item 
\#define {\bfseries E\+P7312\+\_\+\+L\+E\+D\+F\+L\+SH}~((volatile uint8\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x22\+C0))
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+D\+C\+O\+NF}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x2300))
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+D\+R\+F\+PR}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x2340))
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+N\+I\+Q\+ID}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x2440))
\item 
\#define {\bfseries E\+P7312\+\_\+\+D\+A\+I64\+Fs}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x2600))
\item 
\#define {\bfseries E\+P7312\+\_\+\+P\+L\+LW}~((volatile uint8\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x2610))
\item 
\#define {\bfseries E\+P7312\+\_\+\+P\+L\+LR}~((volatile uint8\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x\+A5\+A8))
\item 
\#define {\bfseries E\+P7312\+\_\+\+R\+A\+N\+D\+I\+D0}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x2700))
\item 
\#define {\bfseries E\+P7312\+\_\+\+R\+A\+N\+D\+I\+D1}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x2704))
\item 
\#define {\bfseries E\+P7312\+\_\+\+R\+A\+N\+D\+I\+D2}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x2708))
\item 
\#define {\bfseries E\+P7312\+\_\+\+R\+A\+N\+D\+I\+D3}~((volatile uint32\+\_\+t$\ast$)(E\+P7312\+\_\+\+R\+E\+G\+\_\+\+B\+A\+SE + 0x270\+C))
\end{DoxyCompactItemize}
\begin{Indent}\textbf{ B\+I\+TS in U\+B\+R\+L\+C\+R1}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+W\+R\+D\+L\+E\+N5}~0x00000000
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+W\+R\+D\+L\+E\+N6}~0x00020000
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+W\+R\+D\+L\+E\+N7}~0x00040000
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+W\+R\+D\+L\+E\+N8}~0x00060000
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+F\+I\+F\+O\+EN}~0x00010000
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+X\+S\+T\+OP}~0x00008000
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+E\+V\+E\+N\+P\+RT}~0x00004000
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+P\+R\+T\+EN}~0x00002000
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+B\+R\+E\+AK}~0x00001000
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ B\+I\+TS in I\+N\+T\+S\+R1}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+U\+T\+X\+I\+N\+T1}~0x00002000
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+U\+R\+X\+I\+N\+T1}~0x00001000
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ B\+I\+TS in U\+A\+R\+T\+T\+D\+R1}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+F\+R\+M\+E\+RR}~0x00000100
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+P\+A\+R\+E\+RR}~0x00000200
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+O\+V\+E\+RR}~0x00000400
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ B\+I\+TS in system status flag register 1}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+U\+B\+U\+S\+Y1}~0x00000800
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+U\+R\+X\+F\+E1}~0x00400000
\item 
\#define {\bfseries E\+P7312\+\_\+\+U\+A\+R\+T\+\_\+\+U\+T\+X\+F\+F1}~0x00800000
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ B\+I\+TS in S\+Y\+S\+C\+O\+N1}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+Y\+S\+C\+O\+N1\+\_\+\+U\+A\+R\+T1\+EN}~0x00000100
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+Y\+S\+C\+O\+N1\+\_\+\+T\+C1\+\_\+\+P\+R\+E\+S\+C\+A\+LE}~0x00000010
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+Y\+S\+C\+O\+N1\+\_\+\+T\+C1\+\_\+512\+K\+HZ}~0x00000020
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+Y\+S\+C\+O\+N1\+\_\+\+T\+C2\+\_\+\+P\+R\+E\+S\+C\+A\+LE}~0x00000040
\item 
\#define {\bfseries E\+P7312\+\_\+\+S\+Y\+S\+C\+O\+N1\+\_\+\+T\+C2\+\_\+512\+K\+HZ}~0x00000080
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ I\+N\+T\+R1 (Interrupt 1) mask/status register bits}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R1\+\_\+\+E\+X\+T\+F\+IQ}~0x00000001
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R1\+\_\+\+B\+L\+I\+NT}~0x00000002
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R1\+\_\+\+W\+E\+I\+NT}~0x00000004
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R1\+\_\+\+M\+C\+I\+NT}~0x00000008
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R1\+\_\+\+C\+S\+I\+NT}~0x00000010
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R1\+\_\+\+E\+I\+N\+T1}~0x00000020
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R1\+\_\+\+E\+I\+N\+T2}~0x00000040
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R1\+\_\+\+E\+I\+N\+T3}~0x00000080
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R1\+\_\+\+T\+C1\+OI}~0x00000100
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R1\+\_\+\+T\+C2\+OI}~0x00000200
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R1\+\_\+\+R\+T\+C\+MI}~0x00000400
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R1\+\_\+\+T\+I\+NT}~0x00000800
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R1\+\_\+\+U\+R\+X\+I\+N\+T1}~0x00001000
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R1\+\_\+\+U\+T\+X\+I\+N\+T1}~0x00002000
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R1\+\_\+\+U\+M\+S\+I\+NT}~0x00004000
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R1\+\_\+\+S\+S\+E\+O\+TI}~0x00008000
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ I\+N\+T\+R2 (Interrupt 2) mask/status register bits}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R2\+\_\+\+K\+B\+D\+I\+NT}~0x00000001
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R2\+\_\+\+S\+S2\+RX}~0x00000002
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R2\+\_\+\+S\+S2\+TX}~0x00000004
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R2\+\_\+\+U\+R\+X\+I\+N\+T2}~0x00001000
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R2\+\_\+\+U\+T\+X\+I\+N\+T2}~0x00002000
\end{DoxyCompactItemize}
\end{Indent}
\begin{Indent}\textbf{ I\+N\+T\+R3 (Interrupt 3) mask/status register bits}\par
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries E\+P7312\+\_\+\+I\+N\+T\+R2\+\_\+\+D\+A\+I\+I\+NT}~0x00000001
\end{DoxyCompactItemize}
\end{Indent}


\subsection{Detailed Description}
Register declarations. 

