// Seed: 975226688
module module_0 (
    input tri1 id_0
    , id_15,
    output wand id_1,
    input supply1 id_2,
    input wire id_3,
    input wand id_4,
    output tri0 id_5,
    input tri1 id_6,
    output supply1 id_7,
    input wor id_8,
    output tri id_9,
    input tri id_10,
    output wire id_11,
    output supply0 id_12,
    input tri id_13
);
  uwire id_16, id_17;
  wire id_18 = id_18;
  assign id_1 = id_10;
  tri0 id_19, id_20, id_21;
  assign (pull1, strong0) id_17 = id_0;
  tri0 id_22 = 1'b0;
  assign id_19 = id_3;
  always @(id_18);
  tri id_23 = id_2;
  id_24(
      1, 1, id_6
  ); id_25(
      1
  );
  assign module_1.id_0 = 0;
  wire id_26, id_27;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wor id_3,
    output tri1 id_4,
    input supply1 id_5,
    input wand id_6,
    input tri1 id_7,
    input supply1 id_8,
    output tri id_9,
    output tri1 id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri1 id_13,
    output tri0 id_14,
    input wire id_15,
    input wire id_16,
    input wand id_17,
    output supply0 id_18,
    input supply0 id_19,
    input wire id_20,
    input tri0 id_21,
    output tri1 id_22,
    output tri0 id_23
);
  wire id_25;
  module_0 modCall_1 (
      id_20,
      id_9,
      id_3,
      id_19,
      id_13,
      id_18,
      id_0,
      id_22,
      id_16,
      id_23,
      id_3,
      id_23,
      id_4,
      id_7
  );
endmodule
