// Seed: 2621210133
module module_0 ();
  wire id_1;
  wire id_2;
  logic [7:0] id_3, id_4;
  always
    if (1) @(1 or posedge "") id_3[-1] <= -1;
    else id_3 = id_3;
  parameter id_5 = 1;
endmodule
module module_1 (
    input tri0 id_0
);
  wire id_2;
  wire id_3;
  supply1 id_4, id_5;
  wand id_6;
  module_0 modCall_1 ();
  parameter integer id_7 = id_6 && -1;
  wire id_8, id_9;
  id_10(
      1 == 1 - -1, id_4,
  );
  wire id_11;
  wire id_12, id_13;
  wire id_14;
  assign id_6 = $display(-1'b0, -1);
endmodule : SymbolIdentifier
