// Seed: 2060252288
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wand id_5,
    input wire id_6,
    output supply1 id_7
);
  wire id_9;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output supply0 id_2,
    input tri0 id_3,
    output wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wand id_7,
    output tri1 id_8,
    input wire id_9
);
  logic [-1 : 1 'b0] id_11;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_2,
      id_9,
      id_7,
      id_2,
      id_6,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
