{"vcs1":{"timestamp_begin":1748163051.511479402, "rt":5.39, "ut":5.53, "st":0.25}}
{"vcselab":{"timestamp_begin":1748163056.947316791, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1748163057.178300258, "rt":0.29, "ut":0.19, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748163051.152612335}
{"VCS_COMP_START_TIME": 1748163051.152612335}
{"VCS_COMP_END_TIME": 1748163057.556964126}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/SPI_Master.v ./rtl/SPI_Slave.v ./rtl/SPI_top.v ./tb/tb_SPI.sv"}
{"vcs1": {"peak_mem": 450520}}
{"vcselab": {"peak_mem": 161884}}
