INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/ip/blk_mem_act/sim/blk_mem_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_act
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/ip/blk_mem_kernel/sim/blk_mem_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/ip/blk_mem_increase_buf/sim/blk_mem_increase_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_increase_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/ip/blk_mem_cl_kernel_buf/sim/blk_mem_cl_kernel_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_cl_kernel_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/ip/blk_mem_cl_act_buf/sim/blk_mem_cl_act_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_cl_act_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/ip/blk_mem_input_buffer/sim/blk_mem_input_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_input_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ActivePipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ActivePipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ControlPipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlPipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvLayer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ConvUnit_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConvUnit_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/IncreaseBuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IncreaseBuf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/LoadBlock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadBlock
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PaddingArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PaddingArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/PreLoader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryGate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ReluQuantization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReluQuantization
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ReluQuantization.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ShiftArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftArray
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/ShiftMatrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftMatrix
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/add_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/mult_unit_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_unit_v2
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sources_1/imports/new/mult_unit_v2.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Users/dell/Vivado/ModelTest_v2/ModelTest_v2.srcs/sim_1/imports/new/tb_ConvLayer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ConvLayer
