===== 506 SMP Simulator Configuration =====
L1_SIZE:		1048576
L1_ASSOC:        8
L1_BLOCKSIZE:    128
NUMBER OF PROCESSORS:16
COHERENCE PROTOCOL:  MSI
TRACE FILE:          CGad
===== Simulation results (Cache_0)	=====
01. number of reads:                             631024
02. number of read misses:                       1828
03. number of writes:                            346576
04. number of write misses:                      5433
05. number of write backs:                       323
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      1828
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     1779
11. number of invalid to modified (INV->MOD):    5433
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_1)	=====
01. number of reads:                             1584
02. number of read misses:                       119
03. number of writes:                            649
04. number of write misses:                      6
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      119
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     19
11. number of invalid to modified (INV->MOD):    6
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          6
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_2)	=====
01. number of reads:                             1579
02. number of read misses:                       120
03. number of writes:                            649
04. number of write misses:                      5
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      120
08. number of modified to shared (MOD->SHD):     6
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     20
11. number of invalid to modified (INV->MOD):    5
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      5
16. number of cache to cache transfers:          6
17. number of interventions:                     6
18. number of invalidations:                     5
19. number of flushes:                           6
===== Simulation results (Cache_3)	=====
01. number of reads:                             1588
02. number of read misses:                       118
03. number of writes:                            649
04. number of write misses:                      7
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      118
08. number of modified to shared (MOD->SHD):     6
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     18
11. number of invalid to modified (INV->MOD):    7
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      9
16. number of cache to cache transfers:          6
17. number of interventions:                     6
18. number of invalidations:                     9
19. number of flushes:                           6
===== Simulation results (Cache_4)	=====
01. number of reads:                             1589
02. number of read misses:                       120
03. number of writes:                            649
04. number of write misses:                      6
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      120
08. number of modified to shared (MOD->SHD):     6
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     19
11. number of invalid to modified (INV->MOD):    6
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      13
16. number of cache to cache transfers:          6
17. number of interventions:                     6
18. number of invalidations:                     13
19. number of flushes:                           6
===== Simulation results (Cache_5)	=====
01. number of reads:                             1596
02. number of read misses:                       122
03. number of writes:                            649
04. number of write misses:                      6
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      122
08. number of modified to shared (MOD->SHD):     6
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     19
11. number of invalid to modified (INV->MOD):    6
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      17
16. number of cache to cache transfers:          6
17. number of interventions:                     6
18. number of invalidations:                     17
19. number of flushes:                           6
===== Simulation results (Cache_6)	=====
01. number of reads:                             1595
02. number of read misses:                       117
03. number of writes:                            649
04. number of write misses:                      6
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      117
08. number of modified to shared (MOD->SHD):     6
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     19
11. number of invalid to modified (INV->MOD):    6
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      21
16. number of cache to cache transfers:          6
17. number of interventions:                     6
18. number of invalidations:                     21
19. number of flushes:                           6
===== Simulation results (Cache_7)	=====
01. number of reads:                             1583
02. number of read misses:                       116
03. number of writes:                            649
04. number of write misses:                      8
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      116
08. number of modified to shared (MOD->SHD):     6
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     17
11. number of invalid to modified (INV->MOD):    8
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      25
16. number of cache to cache transfers:          6
17. number of interventions:                     6
18. number of invalidations:                     25
19. number of flushes:                           6
===== Simulation results (Cache_8)	=====
01. number of reads:                             1596
02. number of read misses:                       119
03. number of writes:                            649
04. number of write misses:                      6
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      119
08. number of modified to shared (MOD->SHD):     5
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     19
11. number of invalid to modified (INV->MOD):    6
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      28
16. number of cache to cache transfers:          6
17. number of interventions:                     5
18. number of invalidations:                     29
19. number of flushes:                           6
===== Simulation results (Cache_9)	=====
01. number of reads:                             1593
02. number of read misses:                       118
03. number of writes:                            649
04. number of write misses:                      7
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      118
08. number of modified to shared (MOD->SHD):     6
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     18
11. number of invalid to modified (INV->MOD):    7
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      33
16. number of cache to cache transfers:          6
17. number of interventions:                     6
18. number of invalidations:                     33
19. number of flushes:                           6
===== Simulation results (Cache_10)	=====
01. number of reads:                             1607
02. number of read misses:                       122
03. number of writes:                            649
04. number of write misses:                      6
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      122
08. number of modified to shared (MOD->SHD):     6
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     19
11. number of invalid to modified (INV->MOD):    6
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      37
16. number of cache to cache transfers:          0
17. number of interventions:                     6
18. number of invalidations:                     37
19. number of flushes:                           6
===== Simulation results (Cache_11)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_12)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_13)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_14)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
===== Simulation results (Cache_15)	=====
01. number of reads:                             0
02. number of read misses:                       0
03. number of writes:                            0
04. number of write misses:                      0
05. number of write backs:                       0
06. number of invalid to exclusive (INV->EXC):   0
07. number of invalid to shared (INV->SHD):      0
08. number of modified to shared (MOD->SHD):     0
09. number of exclusive to shared (EXC->SHD):    0
10. number of shared to modified (SHD->MOD):     0
11. number of invalid to modified (INV->MOD):    0
12. number of exclusive to modified (EXC->MOD):  0
13. number of owned to modified (OWN->MOD):      0
14. number of modified to owned (MOD->OWN):      0
15. number of shared to invalid (SHD->INV):      0
16. number of cache to cache transfers:          0
17. number of interventions:                     0
18. number of invalidations:                     0
19. number of flushes:                           0
