# compile verilog/system verilog design source files
verilog xil_defaultlib  "PS_PL_wrapper_func_synth.v" --include "../../../../N3Z_TD_FIFO.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../N3Z_TD_FIFO.ip_user_files/ipstatic/clk_wiz_v5_3" --include "../../../../N3Z_TD_FIFO.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl" --include "../../../../N3Z_TD_FIFO.srcs/sources_1/bd/PS_PL/ipshared/associationnicola/n3z_tonetest_v1_09/hdl"

# Do not sort compile order
nosort
