
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13964 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 390.746 ; gain = 97.344
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'controller' (1#1) [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'Binary_to_BCD' [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Binary_to_BCD' (2#1) [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Binary_to_BCD.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter_10k' [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1/.Xil/Vivado-14012-LAPTOP-RI5OSPDL/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1/.Xil/Vivado-14012-LAPTOP-RI5OSPDL/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'counter_10k' (4#1) [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/counter_10k.v:3]
INFO: [Synth 8-6157] synthesizing module 'seven_controller' [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v:3]
WARNING: [Synth 8-567] referenced signal 'ones' should be on the sensitivity list [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v:19]
WARNING: [Synth 8-567] referenced signal 'tens' should be on the sensitivity list [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v:19]
WARNING: [Synth 8-567] referenced signal 'hundreds' should be on the sensitivity list [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v:19]
WARNING: [Synth 8-567] referenced signal 'thousands' should be on the sensitivity list [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v:19]
INFO: [Synth 8-6155] done synthesizing module 'seven_controller' (5#1) [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/seven_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'Cathode' [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Cathode' (6#1) [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Cathode.v:3]
INFO: [Synth 8-6157] synthesizing module 'Anode' [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Anode' (7#1) [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/Anode.v:3]
INFO: [Synth 8-6157] synthesizing module 'state' [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v:3]
	Parameter idle bound to: 2'b00 
	Parameter s1 bound to: 2'b01 
	Parameter s2 bound to: 2'b10 
	Parameter s3 bound to: 2'b11 
	Parameter run_times bound to: 23'b10011000100101101000000 
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:3]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (8#1) [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:3]
INFO: [Synth 8-6155] done synthesizing module 'state' (9#1) [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 445.344 ; gain = 151.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 445.344 ; gain = 151.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 445.344 ; gain = 151.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'counter_1/clk_wiz_1'
Finished Parsing XDC File [c:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'counter_1/clk_wiz_1'
Parsing XDC File [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/constrs_1/new/constraint_1.xdc]
Finished Parsing XDC File [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/constrs_1/new/constraint_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/constrs_1/new/constraint_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 801.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 801.008 ; gain = 507.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 801.008 ; gain = 507.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for counter_1/clk_wiz_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 801.008 ; gain = 507.605
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ones" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_10k" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "random_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'state'
INFO: [Synth 8-5544] ROM "number" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "number" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'random_done_reg' [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/random_number.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'number_reg' [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v:53]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                      s1 |                               01 |                               01
                      s2 |                               10 |                               10
                      s3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'state'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.srcs/sources_1/new/state.v:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 801.008 ; gain = 507.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module Binary_to_BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 8     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
Module counter_10k 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seven_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module Anode 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module LFSR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "counter_1/clk_10k" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_1/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'state_1/number_reg[6]' (LD) to 'state_1/number_reg[4]'
INFO: [Synth 8-3886] merging instance 'state_1/number_reg[7]' (LD) to 'state_1/number_reg[4]'
INFO: [Synth 8-3886] merging instance 'state_1/number_reg[4]' (LD) to 'state_1/number_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_1/number_reg[5] )
INFO: [Synth 8-3886] merging instance 'state_1/o_number_reg[6]' (FDC) to 'state_1/o_number_reg[7]'
INFO: [Synth 8-3886] merging instance 'bcd_1/tmp_digits_reg[6]' (FDRE) to 'bcd_1/tmp_digits_reg[7]'
INFO: [Synth 8-3886] merging instance 'state_1/o_number_reg[7]' (FDC) to 'state_1/o_number_reg[5]'
INFO: [Synth 8-3886] merging instance 'bcd_1/tmp_digits_reg[7]' (FDRE) to 'bcd_1/tmp_digits_reg[5]'
INFO: [Synth 8-3886] merging instance 'state_1/o_number_reg[4]' (FDC) to 'state_1/o_number_reg[5]'
INFO: [Synth 8-3886] merging instance 'bcd_1/tmp_digits_reg[4]' (FDRE) to 'bcd_1/tmp_digits_reg[5]'
INFO: [Synth 8-3886] merging instance 'bcd_1/thousands_reg[0]' (FDRE) to 'bcd_1/thousands_reg[1]'
INFO: [Synth 8-3886] merging instance 'bcd_1/thousands_reg[1]' (FDRE) to 'bcd_1/thousands_reg[2]'
INFO: [Synth 8-3886] merging instance 'bcd_1/thousands_reg[2]' (FDRE) to 'bcd_1/thousands_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bcd_1/thousands_reg[3] )
WARNING: [Synth 8-3332] Sequential element (state_1/lfsr_1/random_done_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (state_1/lfsr_1/random_done_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (state_1/lfsr_1/random_done_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (state_1/lfsr_1/random_done_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (state_1/lfsr_1/random_done_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (state_1/number_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (state_1/o_number_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_1/tmp_digits_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_1/shift_tmp_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_1/shift_tmp_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_1/shift_tmp_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_1/shift_tmp_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_1/shift_tmp_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_1/shift_tmp_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_1/shift_tmp_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_1/shift_tmp_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_1/shift_tmp_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_1/shift_tmp_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_1/shift_tmp_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_1/shift_tmp_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bcd_1/thousands_reg[3]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 801.008 ; gain = 507.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'counter_1/clk_wiz_1/clk_out1' to pin 'counter_1/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 801.008 ; gain = 507.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 810.504 ; gain = 517.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 815.242 ; gain = 521.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 815.242 ; gain = 521.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 815.242 ; gain = 521.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 815.242 ; gain = 521.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 815.242 ; gain = 521.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 815.242 ; gain = 521.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 815.242 ; gain = 521.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | state_1/lfsr_1/random_reg[12] | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |    31|
|4     |LUT1      |     5|
|5     |LUT2      |    37|
|6     |LUT3      |    74|
|7     |LUT4      |    44|
|8     |LUT5      |    57|
|9     |LUT6      |   172|
|10    |MUXF7     |     5|
|11    |MUXF8     |     2|
|12    |SRL16E    |     1|
|13    |FDCE      |    44|
|14    |FDPE      |     4|
|15    |FDRE      |    51|
|16    |LD        |    14|
|17    |IBUF      |     2|
|18    |OBUF      |    12|
+------+----------+------+

Report Instance Areas: 
+------+---------------+--------------+------+
|      |Instance       |Module        |Cells |
+------+---------------+--------------+------+
|1     |top            |              |   558|
|2     |  bcd_1        |Binary_to_BCD |    80|
|3     |  controller_1 |controller    |     8|
|4     |  counter_1    |counter_10k   |    28|
|5     |  state_1      |state         |   427|
|6     |    lfsr_1     |LFSR          |    63|
+------+---------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 815.242 ; gain = 521.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 815.242 ; gain = 166.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 815.242 ; gain = 521.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 815.242 ; gain = 533.313
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/liqingyan/vivado_test/DClab_1/DClab_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 815.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May  6 15:19:48 2020...
