$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 ' clk $end
  $var wire  1 # io_ckl $end
  $var wire  1 $ io_rst_n $end
  $var wire  1 % io_sys_clk $end
  $var wire  1 & io_sys_rst_n $end
  $var wire  1 ( reset $end
  $scope module sys $end
   $var wire  1 ' clk $end
   $var wire  1 ) clkarea_rst_one $end
   $var wire  1 # io_ckl $end
   $var wire  1 $ io_rst_n $end
   $var wire  1 % io_sys_clk $end
   $var wire  1 & io_sys_rst_n $end
   $var wire  1 ( reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
0&
1'
0(
0)
#5
1#
1%
1&
1)
#10
0#
0%
#15
1#
1%
#20
0#
0%
#25
1#
1%
#30
0#
0%
#35
1#
1%
#40
0#
0%
#45
1#
1%
#50
0#
0%
#55
1#
1%
#60
0#
0%
#65
1#
1%
#70
0#
0%
#75
1#
1%
#80
0#
0%
#85
1#
1%
#90
0#
0%
#95
1#
1%
#100
