0.7
2020.2
Oct 14 2022
05:20:55
C:/git/ECE_exp2/week2/adder/adder.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/git/ECE_exp2/week2/adder/adder.srcs/sources_1/new/half_adder.v,1694335180,verilog,,C:/git/ECE_exp2/week2/fulladdertestbench.v,,full_adder;half_adder,,,,,,,,
C:/git/ECE_exp2/week2/fulladdertestbench.v,1694336919,verilog,,,,fulladdertestbench,,,,,,,,
