{"vcs1":{"timestamp_begin":1754280963.409035343, "rt":11.22, "ut":11.77, "st":0.61}}
{"vcselab":{"timestamp_begin":1754280974.817071638, "rt":0.53, "ut":0.42, "st":0.13}}
{"link":{"timestamp_begin":1754280975.485660883, "rt":0.71, "ut":0.45, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754280961.821368637}
{"VCS_COMP_START_TIME": 1754280961.821368637}
{"VCS_COMP_END_TIME": 1754280976.517042215}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -f ../sim/axi4_compile.f -l ./logs/compile.log"}
{"vcs1": {"peak_mem": 489636}}
{"vcselab": {"peak_mem": 183412}}
