[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3257172 heartbeat IPC: 3.07 cumulative IPC: 3.07 (Simulation time: 00 hr 00 min 21 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 3257172 cumulative IPC: 3.07 (Simulation time: 00 hr 00 min 21 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 3257172 cumulative IPC: 3.07 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 61441466 heartbeat IPC: 0.1719 cumulative IPC: 0.1719 (Simulation time: 00 hr 04 min 22 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 119407006 heartbeat IPC: 0.1725 cumulative IPC: 0.1722 (Simulation time: 00 hr 08 min 20 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 177961902 heartbeat IPC: 0.1708 cumulative IPC: 0.1717 (Simulation time: 00 hr 12 min 18 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 235911604 heartbeat IPC: 0.1726 cumulative IPC: 0.1719 (Simulation time: 00 hr 16 min 15 sec)
Simulation finished CPU 0 instructions: 50000002 cycles: 290645668 cumulative IPC: 0.172 (Simulation time: 00 hr 20 min 11 sec)
Simulation complete CPU 0 instructions: 50000002 cycles: 290645668 cumulative IPC: 0.172 (Simulation time: 00 hr 20 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.172 instructions: 50000002 cycles: 290645668
CPU 0 Branch Prediction Accuracy: 99.97% MPKI: 0.04406 Average ROB Occupancy at Mispredict: 176.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04406
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:    1310317 HIT:     188883 MISS:    1121434 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1310317 HIT:     188883 MISS:    1121434 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 220.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4764987 HIT:    1124823 MISS:    3640164 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    2388176 HIT:     602931 MISS:    1785245 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     144473 HIT:       5942 MISS:     138531 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1114490 HIT:     503623 MISS:     610867 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    1117848 HIT:      12327 MISS:    1105521 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 151.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   11339030 HIT:   11339030 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   11339030 HIT:   11339030 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13509246 HIT:    8154852 MISS:    5354394 MSHR_MERGE:    1703879
cpu0->cpu0_L1D LOAD         ACCESS:   10015104 HIT:    5923385 MISS:    4091719 MSHR_MERGE:    1703543
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    2217254 HIT:    2072672 MISS:     144582 MSHR_MERGE:         91
cpu0->cpu0_L1D TRANSLATION  ACCESS:    1276888 HIT:     158795 MISS:    1118093 MSHR_MERGE:        245
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 159.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10162567 HIT:   10162567 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   10162567 HIT:   10162567 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12189528 HIT:    8823002 MISS:    3366526 MSHR_MERGE:    2056209
cpu0->cpu0_DTLB LOAD         ACCESS:   12189528 HIT:    8823002 MISS:    3366526 MSHR_MERGE:    2056209
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 194.9 cycles
cpu0->LLC TOTAL        ACCESS:    4137754 HIT:    1725643 MISS:    2412111 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1785245 HIT:     512674 MISS:    1272571 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     138531 HIT:     138521 MISS:         10 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:    1108457 HIT:     831306 MISS:     277151 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1105521 HIT:     243142 MISS:     862379 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 208.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1484
  ROW_BUFFER_MISS:    2133476
  AVG DBUS CONGESTED CYCLE: 6.152
Channel 0 WQ ROW_BUFFER_HIT:     337049
  ROW_BUFFER_MISS:     771698
  FULL:          0
Channel 0 REFRESHES ISSUED:      24220
