5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd race4.vcd -o race4.cdd -v race4.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" race4.v 1 24 1
2 1 19 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 3 70004 1 0 0 0 1 17 0 1 0 0 0
1 b 3 70007 1 0 0 0 1 17 0 1 0 0 0
1 clock 3 87000a 1 0 0 0 1 17 0 1 1 1 0
4 1 1 0 0
7 4 7 7
3 1 main.$u0 "main.$u0" race4.v 0 17 1
3 1 main.$u1 "main.$u1" race4.v 0 22 1
2 2 20 9000c 1 0 21004 0 0 1 16 0 0
2 3 20 10005 0 1 1410 0 0 1 1 clock
2 4 20 1000c 1 37 16 2 3
2 5 21 a000a 1 0 1008 0 0 32 48 1 0
2 6 21 9000a 17 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 21 150019 b 1 101c 0 0 1 1 clock
2 8 21 140014 b 1b 102c 7 0 1 18 0 1 1 1 0 0
2 9 21 c0010 0 1 1410 0 0 1 1 clock
2 10 21 c0019 b 37 3e 8 9
4 10 6 6 6
4 6 0 10 0
4 4 11 6 6
