Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/ --output-directory=/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/ --report-file=bsf:/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3.qsys
Progress: Loading nios2_ddr3_prog_mem/qsys_nios2_ddr3.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding pll_0 [altera_pll 13.1]
Progress: Parameterizing module pll_0
Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 13.1]
Progress: Parameterizing module mem_if_ddr3_emif_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qsys_nios2_ddr3.nios2_qsys_0: The address range of the slaves connected to the Nios II instruction masters exceeds 28 bits. Attempts to call functions across 28-bit boundaries is not supported by GCC and will result in linker errors.
Info: qsys_nios2_ddr3.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys_nios2_ddr3.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys_nios2_ddr3.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: qsys_nios2_ddr3.pll_0: Able to implement PLL with user settings
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/ --output-directory=/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3.html --report-file=sopcinfo:/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3.sopcinfo --report-file=cmp:/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3.cmp --report-file=qip:/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.qip --report-file=svd --report-file=regmap:/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.regmap --report-file=debuginfo:/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/qsys_nios2_ddr3.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=/home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3.qsys --language=VERILOG
Progress: Loading nios2_ddr3_prog_mem/qsys_nios2_ddr3.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding pll_0 [altera_pll 13.1]
Progress: Parameterizing module pll_0
Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 13.1]
Progress: Parameterizing module mem_if_ddr3_emif_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qsys_nios2_ddr3.nios2_qsys_0: The address range of the slaves connected to the Nios II instruction masters exceeds 28 bits. Attempts to call functions across 28-bit boundaries is not supported by GCC and will result in linker errors.
Info: qsys_nios2_ddr3.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys_nios2_ddr3.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys_nios2_ddr3.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: qsys_nios2_ddr3.pll_0: Able to implement PLL with user settings
Info: qsys_nios2_ddr3: Generating qsys_nios2_ddr3 "qsys_nios2_ddr3" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 22 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 16 connections
Info: merlin_translator_transform: After transform: 14 modules, 37 connections
Info: merlin_domain_transform: After transform: 28 modules, 106 connections
Info: merlin_router_transform: After transform: 35 modules, 127 connections
Info: merlin_traffic_limiter_transform: After transform: 37 modules, 135 connections
Info: merlin_network_to_switch_transform: After transform: 50 modules, 165 connections
Info: merlin_width_transform: After transform: 52 modules, 171 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src0 and cmd_xbar_mux.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src0 and cmd_xbar_mux.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux.src0 and rsp_xbar_mux.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux.src1 and rsp_xbar_mux_001.sink0
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 56 modules, 191 connections
Info: limiter_update_transform: After transform: 56 modules, 193 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 60 modules, 254 connections
Info: merlin_hierarchy_transform: After transform: 8 modules, 25 connections
Info: merlin_mm_transform: After transform: 8 modules, 25 connections
Info: merlin_interrupt_mapper_transform: After transform: 9 modules, 28 connections
Info: reset_adaptation_transform: After transform: 13 modules, 39 connections
Info: nios2_qsys_0: Starting RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /home/tyler/altera/13.1/quartus/linux/eperlcmd -I /home/tyler/altera/13.1/quartus/linux/perl/lib -I /home/tyler/altera/13.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/13.1/quartus/sopc_builder/bin -I /home/tyler/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/tyler/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/tyler/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/tyler/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/tyler/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qsys_nios2_ddr3_nios2_qsys_0 --dir=/tmp/alt6451_3631618612153995409.dir/0001_nios2_qsys_0_gen/ --quartus_dir=/home/tyler/altera/13.1/quartus --verilog --config=/tmp/alt6451_3631618612153995409.dir/0001_nios2_qsys_0_gen//qsys_nios2_ddr3_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2015.01.16 15:22:25 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.01.16 15:22:25 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.01.16 15:22:27 (*)   Couldn't query license setup in Quartus directory /home/tyler/altera/13.1/quartus
Info: nios2_qsys_0: # 2015.01.16 15:22:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.01.16 15:22:28 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.01.16 15:22:28 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2015.01.16 15:22:29 (*)   Couldn't query license setup in Quartus directory /home/tyler/altera/13.1/quartus
Info: nios2_qsys_0: # 2015.01.16 15:22:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.01.16 15:22:30 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2015.01.16 15:22:30 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.01.16 15:22:30 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.01.16 15:22:30 (*)     Testbench
Info: nios2_qsys_0: # 2015.01.16 15:22:30 (*)     Instruction decoding
Info: nios2_qsys_0: # 2015.01.16 15:22:30 (*)       Instruction fields
Info: nios2_qsys_0: # 2015.01.16 15:22:30 (*)       Instruction decodes
Info: nios2_qsys_0: # 2015.01.16 15:22:31 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2015.01.16 15:22:31 (*)       Instruction controls
Info: nios2_qsys_0: # 2015.01.16 15:22:31 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2015.01.16 15:22:31 (*)     Pipeline backend
Info: nios2_qsys_0: # 2015.01.16 15:22:34 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.01.16 15:22:37 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2015.01.16 15:22:38 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'qsys_nios2_ddr3_nios2_qsys_0'
Info: nios2_qsys_0: "qsys_nios2_ddr3" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: jtag_uart_0: Starting RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/tyler/altera/13.1/quartus/linux/perl/bin/perl -I /home/tyler/altera/13.1/quartus/linux/perl/lib -I /home/tyler/altera/13.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/13.1/quartus/sopc_builder/bin -I /home/tyler/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/tyler/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_nios2_ddr3_jtag_uart_0 --dir=/tmp/alt6451_3631618612153995409.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/tyler/altera/13.1/quartus --verilog --config=/tmp/alt6451_3631618612153995409.dir/0002_jtag_uart_0_gen//qsys_nios2_ddr3_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'qsys_nios2_ddr3_jtag_uart_0'
Info: jtag_uart_0: "qsys_nios2_ddr3" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sysid_qsys_0: "qsys_nios2_ddr3" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: pll_0: "qsys_nios2_ddr3" instantiated altera_pll "pll_0"
Info: pipeline_bridge_swap_transform: After transform: 17 modules, 39 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 5 connections
Info: merlin_translator_transform: After transform: 5 modules, 11 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 8 modules, 18 connections
Info: merlin_hierarchy_transform: After transform: 18 modules, 43 connections
Info: merlin_mm_transform: After transform: 18 modules, 43 connections
Info: mem_if_ddr3_emif_0: "qsys_nios2_ddr3" instantiated altera_mem_if_ddr3_emif "mem_if_ddr3_emif_0"
Info: onchip_memory2_0: Starting RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/tyler/altera/13.1/quartus/linux/perl/bin/perl -I /home/tyler/altera/13.1/quartus/linux/perl/lib -I /home/tyler/altera/13.1/quartus/sopc_builder/bin/europa -I /home/tyler/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/tyler/altera/13.1/quartus/sopc_builder/bin -I /home/tyler/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tyler/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tyler/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_nios2_ddr3_onchip_memory2_0 --dir=/tmp/alt6451_3631618612153995409.dir/0005_onchip_memory2_0_gen/ --quartus_dir=/home/tyler/altera/13.1/quartus --verilog --config=/tmp/alt6451_3631618612153995409.dir/0005_onchip_memory2_0_gen//qsys_nios2_ddr3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'qsys_nios2_ddr3_onchip_memory2_0'
Info: onchip_memory2_0: "qsys_nios2_ddr3" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pipeline_bridge_swap_transform: After transform: 53 modules, 180 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 180 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 180 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 180 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 180 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 180 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 180 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 53 modules, 180 connections
Info: mm_interconnect_0: "qsys_nios2_ddr3" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "qsys_nios2_ddr3" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "qsys_nios2_ddr3" instantiated altera_reset_controller "rst_controller"
Info: pll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the qsys_nios2_ddr3_mem_if_ddr3_emif_0_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_phy_core "p0"
Info: m0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_afi_mux "m0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_qseq "s0"
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: reset_adaptation_transform: After transform: 11 modules, 26 connections
Info: dmaster: "mem_if_ddr3_emif_0" instantiated altera_jtag_avalon_master "dmaster"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 8 connections
Info: No custom instruction connections, skipping transform 
Info: c0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_nextgen_ddr3_controller "c0"
Info: oct0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_oct "oct0"
Info: dll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_dll "dll0"
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 7 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 5 modules, 7 connections
Info: mm_interconnect_0: "mem_if_ddr3_emif_0" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: mem_if_ddr3_emif_0_avl_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mem_if_ddr3_emif_0_avl_translator"
Info: nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_master_agent.sv
Info: mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent"
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_traffic_limiter.sv
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_reorder_memory.sv
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: jtag_phy_embedded_in_jtag_master: "dmaster" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file /home/tyler/pingu/firmware/nios2_ddr3_prog_mem/qsys_nios2_ddr3/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: timing_adt: Starting generation. 
Info: timing_adt: "dmaster" instantiated timing_adapter "timing_adt"
Info: b2p: "dmaster" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "dmaster" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "dmaster" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: Starting generation. 
Info: b2p_adapter: "dmaster" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: Starting generation. 
Info: p2b_adapter: "dmaster" instantiated channel_adapter "p2b_adapter"
Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr3_controller_core "ng0"
Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: qsys_nios2_ddr3: Done "qsys_nios2_ddr3" with 51 modules, 210 files, 5908490 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
