// Seed: 2659986192
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wand id_3;
  output wire id_2;
  inout supply1 id_1;
  assign id_3 = 1;
  wire id_9;
  assign id_1 = -1'b0;
  wire id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd21
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  input wire _id_1;
  assign id_2[id_1!=?-1] = -1;
  wire id_5;
  always @(negedge -1) $clog2(73);
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5
  );
  logic [7:0] id_6;
  xor primCall (id_3, id_5, id_4);
  assign id_3 = id_5;
  assign id_6[id_1] = -1'b0;
endmodule
