Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Dec  9 00:56:43 2022
| Host         : SSD-UBUNTU running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file main_design_wrapper_control_sets_placed.rpt
| Design       : main_design_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   473 |
|    Minimum number of control sets                        |   473 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1316 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   473 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |   157 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    54 |
| >= 10 to < 12      |    24 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |     2 |
| >= 16              |   192 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             403 |          222 |
| No           | No                    | Yes                    |             140 |           40 |
| No           | Yes                   | No                     |             858 |          404 |
| Yes          | No                    | No                     |           11991 |         3459 |
| Yes          | No                    | Yes                    |             200 |           45 |
| Yes          | Yes                   | No                     |            3876 |         1247 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                                                           Enable Signal                                                                                                                                                           |                                                                                                                                                                  Set/Reset Signal                                                                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/push                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                                                                                          | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                                                            | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                          | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                                             | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/full_n_reg                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_4                                                                                                                                                                                                                                             | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_52_fu_1059/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_8                                                                                                                                                                                                                                             | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_28_fu_867/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_7                                                                                                                                                                                                                                             | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_32_fu_899/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_pynqrypt_encrypt_Pipeline_2_fu_118/flow_control_loop_pipe_sequential_init_U/loop_index_i_fu_400                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_5                                                                                                                                                                                                                                             | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_8_fu_707/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_5                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_9                                                                                                                                                                                                                                             | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_56_fu_1091/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_2_fu_895/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1_n_47                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                        | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_7                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_45_fu_1011/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_6                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_5_fu_691/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_pynqrypt_encrypt_Pipeline_2_fu_118/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_10                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_57_fu_1107/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[2][0]                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_pynqrypt_encrypt_Pipeline_1_fu_110/flow_control_loop_pipe_sequential_init_U/loop_index5_i_fu_401                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_15                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_41_fu_979/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_5                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_9_fu_723/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_11                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_53_fu_1075/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_13                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_49_fu_1043/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_14                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_37_fu_947/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_16                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_1_fu_643/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                              | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_12                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_17_fu_787/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_9                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_61_fu_1139/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_18_fu_780/flow_control_loop_pipe_sequential_init_U/loop_index_4_fu_260                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_30_fu_876/flow_control_loop_pipe_sequential_init_U/loop_index_7_fu_260                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_2_fu_652/flow_control_loop_pipe_sequential_init_U/loop_index_0_fu_260                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_2_fu_652/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_26_fu_844/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_26_fu_844/flow_control_loop_pipe_sequential_init_U/loop_index_6_fu_260                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_22_fu_812/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_22_fu_812/flow_control_loop_pipe_sequential_init_U/loop_index_5_fu_260                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_18_fu_780/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_30_fu_876/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_14_fu_748/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_14_fu_748/flow_control_loop_pipe_sequential_init_U/loop_index_3_fu_260                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block2_fu_732/i_7_fu_281                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_10_fu_716/flow_control_loop_pipe_sequential_init_U/loop_index_2_fu_260                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_10_fu_716/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block15_fu_1148/i_fu_281                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block1_fu_700/i_4_fu_281                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_6                                                                                                                                                                                                                                             | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_12_fu_739/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__5_n_47                                                                                                                                                                                                                                    | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__3_n_47                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                               | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/dout_vld_reg_3[0]                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                             | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_40_fu_963/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_11                                                                                                                                                                                                                                            | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_20_fu_803/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_10                                                                                                                                                                                                                                            | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_16_fu_771/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_3                                                                                                                                                                                                                                             | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_48_fu_1027/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_12                                                                                                                                                                                                                                            | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_24_fu_835/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_2                                                                                                                                                                                                                                             | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_36_fu_931/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_8                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_33_fu_915/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block7_fu_892/i_fu_281                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                                                            | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block11_fu_1020/i_fu_281                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[2][0]                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block12_fu_1052/i_fu_281                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block13_fu_1084/i_fu_281                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_34_fu_908/flow_control_loop_pipe_sequential_init_U/loop_index_8_fu_260                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block14_fu_1116/i_fu_281                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block3_fu_764/i_10_fu_281                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/raddr_reg[2][0]                                                                                                                                                                                                                 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block4_fu_796/i_fu_281                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block5_fu_828/i_fu_281                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__7_n_47                                                                                                                                                                                                                                    | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block6_fu_860/i_fu_281                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__4_n_47                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block8_fu_924/i_fu_281                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block9_fu_956/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block_fu_668/i_1_fu_281                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/sel                                                                                                                                                                                                | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                    | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[1][0]                                                                                                                                                                             | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                          | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                    | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_master_slots[1].r_issuing_cnt_reg[9]_0[0]                                                                                                                                                                           | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_reg[1]_0                                                                                                                                                                                                 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/push                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_34_fu_908/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_38_fu_940/flow_control_loop_pipe_sequential_init_U/loop_index_9_fu_260                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_38_fu_940/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_42_fu_972/flow_control_loop_pipe_sequential_init_U/loop_index_10_fu_260                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_42_fu_972/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_46_fu_1004/flow_control_loop_pipe_sequential_init_U/loop_index_11_fu_260                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_46_fu_1004/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_50_fu_1036/flow_control_loop_pipe_sequential_init_U/loop_index_12_fu_260                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__6_n_47                                                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_50_fu_1036/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_54_fu_1068/flow_control_loop_pipe_sequential_init_U/loop_index_13_fu_260                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_54_fu_1068/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_58_fu_1100/flow_control_loop_pipe_sequential_init_U/loop_index_14_fu_260                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__5_n_47                                                                                                                                                                                                                          | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_58_fu_1100/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/raddr_reg[2][0]                                                                                                                                                                                                                  | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_6_fu_684/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_62_fu_1132/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_6_fu_684/flow_control_loop_pipe_sequential_init_U/loop_index_1_fu_260                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block10_fu_988/i_fu_281                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                                                                                              | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_62_fu_1132/flow_control_loop_pipe_sequential_init_U/loop_index_15_fu_260                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1_n_0                                                                                                                                                                          | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[4]_i_1__0_n_0                                                                                                                                                                        | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block13_fu_1084/i_fu_28[4]_i_2__5_n_47                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block13_fu_1084/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                      | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block11_fu_1020/i_fu_28[4]_i_2__4_n_47                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block11_fu_1020/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_2_fu_895/flow_control_loop_pipe_sequential_init_U/loop_index103_fu_260                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block_fu_668/i_1_fu_280                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block_fu_668/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                  | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block9_fu_956/i_fu_28[4]_i_2__10_n_47                                                                                                                                                                                          | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block9_fu_956/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block2_fu_732/i_7_fu_280                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block2_fu_732/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block12_fu_1052/i_fu_28[4]_i_2__6_n_47                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block12_fu_1052/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block10_fu_988/i_fu_28[4]_i_2__9_n_47                                                                                                                                                                                          | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block10_fu_988/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block8_fu_924/i_fu_28[4]_i_2__7_n_47                                                                                                                                                                                           | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block8_fu_924/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block4_fu_796/i_fu_280                                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block4_fu_796/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block14_fu_1116/i_fu_280                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block14_fu_1116/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__5_n_47                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block7_fu_892/i_fu_280                                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block7_fu_892/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                                                            | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/m_axi_bready                                                                                                                                                               | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block6_fu_860/i_fu_28[4]_i_2__3_n_47                                                                                                                                                                                           | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block6_fu_860/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_pynqrypt_encrypt_Pipeline_1_fu_110/flow_control_loop_pipe_sequential_init_U/loop_index5_i_fu_400                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block5_fu_828/i_fu_280                                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block5_fu_828/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                                        | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block3_fu_764/i_10_fu_280                                                                                                                                                                                                      | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block3_fu_764/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block15_fu_1148/i_fu_28[4]_i_2__8_n_47                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block15_fu_1148/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_1_fu_12/flow_control_loop_pipe_sequential_init_U/loop_index_fu_261                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_1_fu_12/flow_control_loop_pipe_sequential_init_U/loop_index_fu_260                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__9_n_47                                                                                                                                                                                                                                      | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block1_fu_700/i_4_fu_280                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block1_fu_700/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                                                                           | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                               | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                                                              | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__8_n_47                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__7_n_47                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                                                             | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                        | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                1 |              5 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__6_n_47                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                                          | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                                                           | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/ap_CS_fsm_state16                                                                                                                                                                    | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/flow_control_loop_pipe_sequential_init_U/i_fu_1040                                                                                                                                                    |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/full_n_reg                                                                                                                                                                                                                                      | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/flow_control_loop_pipe_sequential_init_U/atoms_result_reg_914_reg0                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                    | main_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_64_fu_1155/we                                                                                                                                                                                                                               | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                     | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              7 |         3.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                                                                    | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                4 |              7 |         1.75 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[6]_i_1__0_n_47                                                                                                                                                                                                                                   | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                                                                                          | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/aw_hs                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                                                                   | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/rs_rdata/WEBWE[0]                                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                                                                   | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                4 |              8 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                                                                   | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_pynqrypt_encrypt_Pipeline_1_fu_110/p_0_in__1                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                                                                   | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                                                                                   | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/ap_CS_fsm_state5                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                                                                                   | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                         | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_64_fu_1155/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf_reg[1]                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[2]_0                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/ap_CS_fsm_reg[8]_0[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                                                                                   | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[9][0]                                                                                                               |                                                                                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_2_fu_895/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/block_U/q10                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/E[0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                                                                                   | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                4 |              8 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                    | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_pynqrypt_encrypt_Pipeline_2_fu_118/p_0_in__0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/ram_reg_i_54__0_n_47                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/reg_729[7]_i_1_n_47                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/reg_7340                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/reg_738[7]_i_1_n_47                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/reg_428[7]_i_1_n_47                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/reg_743[7]_i_1_n_47                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                  | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/reg_423[7]_i_1_n_47                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/reg_9240                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/ap_CS_fsm_state9                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/reg_9160                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/reg_9200                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.first_pad_reg[0]                                                                                                                                                                                                   | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[32]_0[0]                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                                                                                  | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                4 |              9 |         2.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                3 |              9 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/E[0]                                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_reg[30]_0[0]                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg_reg[1][0]                                                                                                                                                                                               | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                                                                  |                2 |              9 |         4.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_47                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                                                | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                4 |              9 |         2.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg_reg[2][0]                                                                                                                                                                                               | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/SR[0]                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                            | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                   |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg_0                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                6 |             10 |         1.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                   |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                        |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                        |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             10 |         3.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/crypto_aes_rcon_U/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                   |                3 |             12 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                4 |             12 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             12 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             12 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                                                       | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                7 |             12 |         1.71 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             12 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             12 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/ap_CS_fsm_state14                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                6 |             12 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                        |                3 |             12 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                8 |             13 |         1.62 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                6 |             13 |         2.17 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                    |                2 |             14 |         7.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                2 |             14 |         7.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/ap_CS_fsm_state6                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/ap_CS_fsm_state5                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/ap_CS_fsm_state4                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                9 |             16 |         1.78 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_key/p_0_in0_out__0[8]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/ap_CS_fsm_reg[8]_0[1]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_key/p_0_in0_out__0[24]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_key/p_0_in0_out__0[16]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_nonce/p_0_in0_out[24]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_key/p_0_in0_out__0[0]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/ap_CS_fsm_state11                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                                     | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                7 |             16 |         2.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/ap_CS_fsm_state8                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/ap_CS_fsm_state7                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/ap_CS_fsm_state4                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/ap_CS_fsm_state13                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/ap_CS_fsm_state3                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/ap_CS_fsm_state2                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/ap_CS_fsm_state10                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_nonce/p_0_in0_out[16]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_2_fu_895/p_0_in_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_nonce/p_0_in0_out[8]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_nonce/p_0_in0_out[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/ap_CS_fsm_state9                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_29_fu_883/p_0_in__0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/ap_CS_fsm_state8                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/ap_CS_fsm_state12                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/ap_CS_fsm_state13                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/ap_CS_fsm_state14                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/ap_CS_fsm_state7                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |                7 |             17 |         2.43 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |                5 |             18 |         3.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                    |                5 |             18 |         3.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                6 |             19 |         3.17 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                  | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                6 |             19 |         3.17 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                6 |             19 |         3.17 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                9 |             19 |         2.11 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                    |                8 |             20 |         2.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/ap_CS_fsm_state2                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/bus_wide_gen.split_cnt_buf_reg[1]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |               14 |             24 |         1.71 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_aes_generate_round_keys_fu_126/grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20/ap_CS_fsm_state3                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                8 |             24 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/ap_CS_fsm_state4                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |                4 |             24 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                             |                                                                                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                               |                                                                                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |               14 |             26 |         1.86 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                7 |             28 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                5 |             28 |         5.60 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |                7 |             28 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |                6 |             28 |         4.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_54_in                                                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_1                                                                                                                                                                                                                                   |                8 |             30 |         3.75 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               15 |             31 |         2.07 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               11 |             31 |         2.82 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                  | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                9 |             31 |         3.44 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/select_ln24_1_reg_3533                                                                                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/select_ln24_reg_3527                                                                                                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_nonce/int_nonce_ce1                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/select_ln24_15_reg_3617                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/select_ln24_14_reg_3611                                                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/select_ln24_13_reg_3605                                                                                                                                                                                                                                                               |               19 |             32 |         1.68 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                       | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |               11 |             32 |         2.91 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                                                       | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |               11 |             32 |         2.91 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/select_ln24_12_reg_3599                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/select_ln24_11_reg_3593                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/ap_CS_fsm_reg[7]_0[2]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/ap_CS_fsm_reg[7]_0[3]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/select_ln24_10_reg_3587                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/ap_CS_fsm_state6                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_ciphertext[31]_i_1_n_47                                                                                                                                                                                                                                                 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_plaintext_length[63]_i_1_n_47                                                                                                                                                                                                                                           | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_plaintext[63]_i_1_n_47                                                                                                                                                                                                                                                  | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_plaintext_length[31]_i_1_n_47                                                                                                                                                                                                                                           | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_plaintext[31]_i_1_n_47                                                                                                                                                                                                                                                  | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_key/int_key_ce1                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/int_ciphertext[63]_i_1_n_47                                                                                                                                                                                                                                                 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/control_s_axi_U/rdata[31]_i_1_n_47                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                    |               17 |             32 |         1.88 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/select_ln24_8_reg_3575                                                                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/select_ln24_6_reg_3563                                                                                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/select_ln24_7_reg_3569                                                                                                                                                                                                                                                                |               16 |             32 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/select_ln24_4_reg_3551                                                                                                                                                                                                                                                                |               21 |             32 |         1.52 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/select_ln24_3_reg_3545                                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_pynqrypt_encrypt_Pipeline_1_fu_110_ap_start_reg                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/select_ln24_5_reg_3557                                                                                                                                                                                                                                                                |               21 |             32 |         1.52 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/select_ln24_2_reg_3539                                                                                                                                                                                                                                                                |               16 |             32 |         2.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/select_ln24_9_reg_3581                                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_pynqrypt_encrypt_Pipeline_2_fu_118_ap_start_reg                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                               | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |               10 |             33 |         3.30 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                9 |             33 |         3.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |               11 |             33 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                       | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                9 |             33 |         3.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                    |                5 |             34 |         6.80 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/pop                                                                                                                                                                                                                             | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                5 |             34 |         6.80 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_2                                                                                                                                                                                                                                 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/ap_rst_n_0                                                                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                    |                5 |             37 |         7.40 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                                                               | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                5 |             37 |         7.40 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |               17 |             40 |         2.35 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                            | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |               13 |             40 |         3.08 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                    |                8 |             40 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                            | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                9 |             40 |         4.44 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | main_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               10 |             41 |         4.10 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                    |                9 |             45 |         5.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |               10 |             45 |         4.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/ap_CS_fsm_reg[7]_0[1]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |               16 |             48 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg_3[0]                                                                                                                                                                                                                  | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                8 |             52 |         6.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |               11 |             52 |         4.73 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                                                                       | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                8 |             53 |         6.62 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/ap_NS_fsm14_out                                                                                                                                                                                                                                                      | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/ap_NS_fsm1297_out                                                                                                                                                                                                                                                                     |               14 |             56 |         4.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               17 |             61 |         3.59 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                    | main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               18 |             61 |         3.39 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |               14 |             62 |         4.43 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |               14 |             63 |         4.50 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_3[0]                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_29_fu_883/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |               20 |             64 |         3.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_13[0]                                                                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_44_fu_995/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |               18 |             64 |         3.56 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_16[0]                                                                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_64_fu_1155/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                    |               29 |             64 |         2.21 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_14[0]                                                                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_60_fu_1123/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                    |               22 |             64 |         2.91 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               28 |             64 |         2.29 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_15[0]                                                                                                                                                                                                                                         | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_4_fu_675/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                      |               21 |             64 |         3.05 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_1[0]                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_21_fu_819/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |               18 |             64 |         3.56 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | main_design_i/axi_mem_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               19 |             64 |         3.37 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/add_ln24_47_reg_36230                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |               17 |             64 |         3.76 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_4[0]                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_13_fu_755/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |               17 |             64 |         3.76 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_2[0]                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_25_fu_851/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                                     |               20 |             64 |         3.20 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |               20 |             65 |         3.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                    |               20 |             65 |         3.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                    |               19 |             65 |         3.42 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                    |               21 |             65 |         3.10 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |               20 |             65 |         3.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |               20 |             65 |         3.25 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                    |                9 |             66 |         7.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |               18 |             66 |         3.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |                9 |             66 |         7.33 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/full_n_reg                                                                                                                                                                                                                                      | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |               11 |             66 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |               11 |             66 |         6.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |               17 |             70 |         4.12 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |               26 |             70 |         2.69 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_13[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |               23 |             74 |         3.22 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_16[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |               23 |             74 |         3.22 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_14[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |               23 |             74 |         3.22 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_15[0]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |               24 |             74 |         3.08 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_1[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |               23 |             77 |         3.35 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_2[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |               23 |             77 |         3.35 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_3[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |               25 |             77 |         3.08 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_4[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |               21 |             77 |         3.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_aes_encrypt_block_fu_659/grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_868/ap_CS_fsm_state10                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                    |               39 |             88 |         2.26 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_loop_ctr_xor_block_fu_668/flow_control_loop_pipe_sequential_init_U/push_20                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                    |               12 |             96 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/grp_ctr_encrypt_Pipeline_6_fu_684/flow_control_loop_pipe_sequential_init_U/push                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |               12 |             96 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                                                             | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/E[0]                                                                                                                                                                                                                                        | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |               35 |             96 |         2.74 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |               32 |             96 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                                                     | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |               36 |             96 |         2.67 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                                                            | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |               12 |             96 |         8.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                    |               32 |             96 |         3.00 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/sel                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                    |               33 |            100 |         3.03 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/sel                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |               36 |            130 |         3.61 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_6                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |               43 |            134 |         3.12 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_5                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |               57 |            134 |         2.35 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                                                                                                  | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |               30 |            134 |         4.47 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_9                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |               41 |            134 |         3.27 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_2                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |               44 |            134 |         3.05 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_12                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                    |               37 |            134 |         3.62 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_3                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |               38 |            134 |         3.53 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_10                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                    |               41 |            134 |         3.27 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_11                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                    |               41 |            134 |         3.27 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_1                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |               42 |            134 |         3.19 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                                                                   | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |               36 |            134 |         3.72 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_8                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |               37 |            136 |         3.68 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_7                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |               45 |            136 |         3.02 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_15                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |               43 |            137 |         3.19 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/store_unit/buff_wdata/full_n_reg_4                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                    |               39 |            137 |         3.51 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_16                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |               46 |            137 |         2.98 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_8                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |               42 |            137 |         3.26 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_7                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |               41 |            137 |         3.34 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_6                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |               47 |            137 |         2.91 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_5                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |               41 |            137 |         3.34 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_11                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |               43 |            137 |         3.19 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_13                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |               41 |            137 |         3.34 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_14                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |               41 |            137 |         3.34 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_9                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                    |               46 |            137 |         2.98 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_10                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |               43 |            137 |         3.19 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_12                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                    |               38 |            137 |         3.61 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/ap_CS_fsm_state5                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                    |               78 |            192 |         2.46 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                    |              223 |            434 |         1.95 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                   | main_design_i/pynqrypt_encrypt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                                                                               |              346 |            749 |         2.16 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/ap_CS_fsm_state1                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |              256 |            962 |         3.76 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/indvars_iv96_fu_324                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                    |              288 |           1024 |         3.56 |
|  main_design_i/processing_system7_0/inst/FCLK_CLK0 | main_design_i/pynqrypt_encrypt_0/inst/grp_ctr_encrypt_fu_136/ap_CS_fsm_state3                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                    |              679 |           3038 |         4.47 |
+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


