`timescale 1ns/1ps
module page_rd_tb;

	reg clk,rst_n;
	
	wire  scl;
	wire 	sda;
	wire [7:0] rd_data;
	
	byte_rd_top byte_rd_top_inst(
	.clk(clk),
	.rst_n(rst_n),
	.rd_data(rd_data),
	.scl(scl),
	.sda(sda)
	);
	
	M24LC64 M24LC64_inst(
	.A0(1'b0),
	.A1(1'b0), 
	.A2(1'b0), 
	.WP(1'b0),               //0: 可读可写 1：可读不可写
	.SDA(sda), 
	.SCL(scl), 
	.RESET(~rst_n)
	);
	
	initial  begin
					clk = 0;
					rst_n = 0;
					#201;
					rst_n = 1;
				end
	always #10 clk=~clk;
endmodule
