

================================================================
== Vivado HLS Report for 'I_calc'
================================================================
* Date:           Sat Jan 11 14:24:38 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        IP_latest_2020_Enero
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.844|        4.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |  115|  50245001|  115|  50245001|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |                            |                 |  Latency  |  Interval | Pipeline|
        |          Instance          |      Module     | min | max | min | max |   Type  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_getTotalCurrent_fu_363  |getTotalCurrent  |   21|   21|   21|   21|   none  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------+-----+----------+-------------+-----------+-----------+----------+----------+
        |                         |     Latency    |  Iteration  |  Initiation Interval  |   Trip   |          |
        |        Loop Name        | min |    max   |   Latency   |  achieved |   target  |   Count  | Pipelined|
        +-------------------------+-----+----------+-------------+-----------+-----------+----------+----------+
        |- RowOfBlocks_Loop       |  114|  50245000| 114 ~ 20098 |          -|          -| 1 ~ 2500 |    no    |
        | + Blocks_Loop           |   17|     20001|           18|          8|          1| 1 ~ 2499 |    yes   |
        | + getTotalCurrent_Loop  |   92|        92|           23|          -|          -|         4|    no    |
        +-------------------------+-----+----------+-------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    137|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     27|    2550|   3442|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    672|
|Register         |        0|      -|    1016|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        4|     27|    3566|   4283|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     12|       3|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------------+---------+-------+------+------+
    |                      Instance                     |                    Module                    | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------------------------+----------------------------------------------+---------+-------+------+------+
    |GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U212  |GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1  |        0|      2|   296|   438|
    |grp_getTotalCurrent_fu_363                         |getTotalCurrent                               |        0|     25|  2254|  3004|
    +---------------------------------------------------+----------------------------------------------+---------+-------+------+------+
    |Total                                              |                                              |        0|     27|  2550|  3442|
    +---------------------------------------------------+----------------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+---+----+------+-----+------+-------------+
    |F_temp_data_U  |I_calc_F_temp_data  |        2|  0|   0|     4|   32|     1|          128|
    |V_temp_data_U  |I_calc_F_temp_data  |        2|  0|   0|     4|   32|     1|          128|
    +---------------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                    |        4|  0|   0|     8|   64|     2|          256|
    +---------------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |RowOfBlocks_V_fu_399_p2                     |     +    |      0|  0|  33|          26|           1|
    |block_fu_414_p2                             |     +    |      0|  0|  33|          26|           1|
    |row_fu_458_p2                               |     +    |      0|  0|  12|           3|           1|
    |F_acc_V_data_00_status                      |    and   |      0|  0|   2|           1|           1|
    |V_acc_V_data_00_status                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001                   |    and   |      0|  0|   2|           1|           1|
    |grp_getTotalCurrent_fu_363_output_r_TREADY  |    and   |      0|  0|   2|           1|           1|
    |exitcond_i_i_fu_452_p2                      |   icmp   |      0|  0|   9|           3|           4|
    |tmp_35_i_i_fu_409_p2                        |   icmp   |      0|  0|  18|          27|          27|
    |tmp_i_i_fu_394_p2                           |   icmp   |      0|  0|  18|          27|          27|
    |ap_block_state1                             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter0            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                               |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0| 137|         119|          69|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |F_acc_V_data_0_blk_n                             |   9|          2|    1|          2|
    |F_acc_V_data_1_blk_n                             |   9|          2|    1|          2|
    |F_acc_V_data_2_blk_n                             |   9|          2|    1|          2|
    |F_acc_V_data_3_blk_n                             |   9|          2|    1|          2|
    |F_temp_data_address0                             |  33|          6|    2|         12|
    |F_temp_data_address1                             |  27|          5|    2|         10|
    |F_temp_data_ce0                                  |  15|          3|    1|          3|
    |F_temp_data_d0                                   |  21|          4|   32|        128|
    |F_temp_data_d1                                   |  21|          4|   32|        128|
    |F_temp_data_i_i_load_1_reg_304                   |   9|          2|   32|         64|
    |F_temp_data_i_i_load_2_reg_280                   |   9|          2|   32|         64|
    |F_temp_data_i_i_load_3_reg_256                   |   9|          2|   32|         64|
    |F_temp_data_i_i_load_reg_328                     |   9|          2|   32|         64|
    |RowOfBlocks_V_2_reg_232                          |   9|          2|   26|         52|
    |V_acc_V_data_0_blk_n                             |   9|          2|    1|          2|
    |V_acc_V_data_1_blk_n                             |   9|          2|    1|          2|
    |V_acc_V_data_2_blk_n                             |   9|          2|    1|          2|
    |V_acc_V_data_3_blk_n                             |   9|          2|    1|          2|
    |V_temp_data_address0                             |  33|          6|    2|         12|
    |V_temp_data_address1                             |  27|          5|    2|         10|
    |V_temp_data_ce0                                  |  15|          3|    1|          3|
    |V_temp_data_d0                                   |  21|          4|   32|        128|
    |V_temp_data_d1                                   |  21|          4|   32|        128|
    |V_temp_data_i_i_load_1_reg_292                   |   9|          2|   32|         64|
    |V_temp_data_i_i_load_2_reg_268                   |   9|          2|   32|         64|
    |V_temp_data_i_i_load_3_reg_244                   |   9|          2|   32|         64|
    |V_temp_data_i_i_load_reg_316                     |   9|          2|   32|         64|
    |ap_NS_fsm                                        |  62|         15|    1|         15|
    |ap_done                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                          |   9|          2|    1|          2|
    |ap_phi_mux_F_temp_data_i_i_load_1_phi_fu_308_p4  |   9|          2|   32|         64|
    |ap_phi_mux_F_temp_data_i_i_load_2_phi_fu_284_p4  |   9|          2|   32|         64|
    |ap_phi_mux_F_temp_data_i_i_load_3_phi_fu_260_p4  |   9|          2|   32|         64|
    |ap_phi_mux_F_temp_data_i_i_load_phi_fu_332_p4    |   9|          2|   32|         64|
    |ap_phi_mux_V_temp_data_i_i_load_1_phi_fu_296_p4  |   9|          2|   32|         64|
    |ap_phi_mux_V_temp_data_i_i_load_2_phi_fu_272_p4  |   9|          2|   32|         64|
    |ap_phi_mux_V_temp_data_i_i_load_3_phi_fu_248_p4  |   9|          2|   32|         64|
    |ap_phi_mux_V_temp_data_i_i_load_phi_fu_320_p4    |   9|          2|   32|         64|
    |ap_phi_mux_i_op_assign_phi_fu_344_p4             |   9|          2|   26|         52|
    |grp_fu_378_p0                                    |  44|          9|   32|        288|
    |grp_fu_378_p1                                    |  44|          9|   32|        288|
    |i_op_assign_reg_340                              |   9|          2|   26|         52|
    |simConfig_BLOCK_NUMBERS_V_blk_n                  |   9|          2|    1|          2|
    |simConfig_rowsToSimulate_V_blk_n                 |   9|          2|    1|          2|
    |val_assign_reg_351                               |   9|          2|    3|          6|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 672|        141|  808|       2363|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |F_temp_data_i_i_load_1_reg_304           |  32|   0|   32|          0|
    |F_temp_data_i_i_load_2_reg_280           |  32|   0|   32|          0|
    |F_temp_data_i_i_load_3_reg_256           |  32|   0|   32|          0|
    |F_temp_data_i_i_load_reg_328             |  32|   0|   32|          0|
    |RowOfBlocks_V_2_reg_232                  |  26|   0|   26|          0|
    |RowOfBlocks_V_reg_526                    |  26|   0|   26|          0|
    |V_temp_data_i_i_load_1_reg_292           |  32|   0|   32|          0|
    |V_temp_data_i_i_load_2_reg_268           |  32|   0|   32|          0|
    |V_temp_data_i_i_load_3_reg_244           |  32|   0|   32|          0|
    |V_temp_data_i_i_load_reg_316             |  32|   0|   32|          0|
    |ap_CS_fsm                                |  14|   0|   14|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |block_reg_535                            |  26|   0|   26|          0|
    |grp_getTotalCurrent_fu_363_ap_start_reg  |   1|   0|    1|          0|
    |i_op_assign_reg_340                      |  26|   0|   26|          0|
    |row_reg_631                              |   3|   0|    3|          0|
    |simConfig_BLOCK_NUMB_reg_464             |  27|   0|   27|          0|
    |simConfig_rowsToSimu_reg_469             |  27|   0|   27|          0|
    |tmp_35_i_i_reg_531                       |   1|   0|    1|          0|
    |tmp_53_1_i_i_reg_592                     |  32|   0|   32|          0|
    |tmp_53_2_i_i_reg_604                     |  32|   0|   32|          0|
    |tmp_53_3_i_i_reg_616                     |  32|   0|   32|          0|
    |tmp_53_i_i_reg_580                       |  32|   0|   32|          0|
    |tmp_54_1_i_i_reg_598                     |  32|   0|   32|          0|
    |tmp_54_2_i_i_reg_610                     |  32|   0|   32|          0|
    |tmp_54_3_i_i_reg_622                     |  32|   0|   32|          0|
    |tmp_54_i_i_reg_586                       |  32|   0|   32|          0|
    |tmp_data_0_9_reg_560                     |  32|   0|   32|          0|
    |tmp_data_0_reg_540                       |  32|   0|   32|          0|
    |tmp_data_1_9_reg_565                     |  32|   0|   32|          0|
    |tmp_data_1_reg_545                       |  32|   0|   32|          0|
    |tmp_data_2_9_reg_570                     |  32|   0|   32|          0|
    |tmp_data_2_reg_550                       |  32|   0|   32|          0|
    |tmp_data_3_9_reg_575                     |  32|   0|   32|          0|
    |tmp_data_3_reg_555                       |  32|   0|   32|          0|
    |val_assign_reg_351                       |   3|   0|    3|          0|
    |tmp_35_i_i_reg_531                       |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1016|  32|  953|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs |           I_calc           | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |           I_calc           | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |           I_calc           | return value |
|ap_done                             | out |    1| ap_ctrl_hs |           I_calc           | return value |
|ap_continue                         |  in |    1| ap_ctrl_hs |           I_calc           | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |           I_calc           | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |           I_calc           | return value |
|output_r_TDATA                      | out |   32|    axis    |          I_V_data          |    pointer   |
|output_r_TVALID                     | out |    1|    axis    |         I_V_tlast_V        |    pointer   |
|output_r_TREADY                     |  in |    1|    axis    |         I_V_tlast_V        |    pointer   |
|output_r_TLAST                      | out |    1|    axis    |         I_V_tlast_V        |    pointer   |
|simConfig_rowsToSimulate_V_dout     |  in |   27|   ap_fifo  | simConfig_rowsToSimulate_V |    pointer   |
|simConfig_rowsToSimulate_V_empty_n  |  in |    1|   ap_fifo  | simConfig_rowsToSimulate_V |    pointer   |
|simConfig_rowsToSimulate_V_read     | out |    1|   ap_fifo  | simConfig_rowsToSimulate_V |    pointer   |
|simConfig_BLOCK_NUMBERS_V_dout      |  in |   27|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V |    pointer   |
|simConfig_BLOCK_NUMBERS_V_empty_n   |  in |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V |    pointer   |
|simConfig_BLOCK_NUMBERS_V_read      | out |    1|   ap_fifo  |  simConfig_BLOCK_NUMBERS_V |    pointer   |
|F_acc_V_data_0_dout                 |  in |   32|   ap_fifo  |       F_acc_V_data_0       |    pointer   |
|F_acc_V_data_0_empty_n              |  in |    1|   ap_fifo  |       F_acc_V_data_0       |    pointer   |
|F_acc_V_data_0_read                 | out |    1|   ap_fifo  |       F_acc_V_data_0       |    pointer   |
|F_acc_V_data_1_dout                 |  in |   32|   ap_fifo  |       F_acc_V_data_1       |    pointer   |
|F_acc_V_data_1_empty_n              |  in |    1|   ap_fifo  |       F_acc_V_data_1       |    pointer   |
|F_acc_V_data_1_read                 | out |    1|   ap_fifo  |       F_acc_V_data_1       |    pointer   |
|F_acc_V_data_2_dout                 |  in |   32|   ap_fifo  |       F_acc_V_data_2       |    pointer   |
|F_acc_V_data_2_empty_n              |  in |    1|   ap_fifo  |       F_acc_V_data_2       |    pointer   |
|F_acc_V_data_2_read                 | out |    1|   ap_fifo  |       F_acc_V_data_2       |    pointer   |
|F_acc_V_data_3_dout                 |  in |   32|   ap_fifo  |       F_acc_V_data_3       |    pointer   |
|F_acc_V_data_3_empty_n              |  in |    1|   ap_fifo  |       F_acc_V_data_3       |    pointer   |
|F_acc_V_data_3_read                 | out |    1|   ap_fifo  |       F_acc_V_data_3       |    pointer   |
|V_acc_V_data_0_dout                 |  in |   32|   ap_fifo  |       V_acc_V_data_0       |    pointer   |
|V_acc_V_data_0_empty_n              |  in |    1|   ap_fifo  |       V_acc_V_data_0       |    pointer   |
|V_acc_V_data_0_read                 | out |    1|   ap_fifo  |       V_acc_V_data_0       |    pointer   |
|V_acc_V_data_1_dout                 |  in |   32|   ap_fifo  |       V_acc_V_data_1       |    pointer   |
|V_acc_V_data_1_empty_n              |  in |    1|   ap_fifo  |       V_acc_V_data_1       |    pointer   |
|V_acc_V_data_1_read                 | out |    1|   ap_fifo  |       V_acc_V_data_1       |    pointer   |
|V_acc_V_data_2_dout                 |  in |   32|   ap_fifo  |       V_acc_V_data_2       |    pointer   |
|V_acc_V_data_2_empty_n              |  in |    1|   ap_fifo  |       V_acc_V_data_2       |    pointer   |
|V_acc_V_data_2_read                 | out |    1|   ap_fifo  |       V_acc_V_data_2       |    pointer   |
|V_acc_V_data_3_dout                 |  in |   32|   ap_fifo  |       V_acc_V_data_3       |    pointer   |
|V_acc_V_data_3_empty_n              |  in |    1|   ap_fifo  |       V_acc_V_data_3       |    pointer   |
|V_acc_V_data_3_read                 | out |    1|   ap_fifo  |       V_acc_V_data_3       |    pointer   |
+------------------------------------+-----+-----+------------+----------------------------+--------------+

