;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-30
	MOV -4, <-20
	DJN -1, @-20
	SLT 20, @12
	ADD 940, 60
	ADD #270, <1
	SLT 172, @10
	SPL 940, 60
	SUB @-127, 100
	SUB @0, @2
	DJN 172, <10
	SUB @0, @-2
	SPL 0, -2
	SUB @0, @-2
	SPL 940, 60
	SUB 12, @10
	MOV -7, -28
	SPL @12, #262
	SPL @12, #262
	SPL @72, <-3
	DJN 132, <80
	SPL 172, <10
	DJN 172, <10
	ADD @12, @10
	DAT #107, #106
	MOV 0, @12
	SUB @0, @-2
	SLT @12, @10
	MOV @107, 106
	SLT 20, @12
	ADD #270, <1
	JMP <-127, #600
	MOV -7, -28
	SUB 12, @10
	SPL @12, #262
	SUB 940, 60
	JMP @42, #200
	ADD 940, 60
	SUB -7, <-125
	SPL @12, #262
	SUB 12, @10
	DAT #107, #106
	SLT @12, @10
	SPL 0, <402
	SPL 0, <402
	SUB @-127, 100
	MOV -4, <-20
	MOV -4, <-20
	ADD 240, 60
	MOV -4, <-20
	MOV -4, <-20
