\subsection{arch Architecture Reference}
\label{classdiq2fifo_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{d2/d6d/classdiq2fifo_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+348}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0\+\_\+diq\+\_\+out\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+diq\+\_\+out\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+data\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+data\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst3\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+diq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+diq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+diq\+\_\+h\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux0\+\_\+diq\+\_\+l\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0\+\_\+lms7002\+\_\+ddin}  {\bfseries entity lms7002\+\_\+ddin}   
\item 
{\bf inst1\+\_\+rxiq}  {\bfseries entity rxiq}   
\item 
{\bf int2\+\_\+test\+\_\+data\+\_\+dd}  {\bfseries entity test\+\_\+data\+\_\+dd}   
\item 
{\bf inst3\+\_\+smpl\+\_\+cmp}  {\bfseries entity smpl\+\_\+cmp}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 51} of file {\bf diq2fifo.\+vhd}.



\subsubsection{Member Function Documentation}
\index{diq2fifo\+::arch@{diq2fifo\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+348@{P\+R\+O\+C\+E\+S\+S\+\_\+348}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+348@{P\+R\+O\+C\+E\+S\+S\+\_\+348}!diq2fifo\+::arch@{diq2fifo\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+348clk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+348 (
\begin{DoxyParamCaption}
\item[{}]{clk, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classdiq2fifo_1_1arch_ac4a3de3dbd50fd24368e69d1967b68c7}


Definition at line {\bf 125} of file {\bf diq2fifo.\+vhd}.



\subsubsection{Member Data Documentation}
\index{diq2fifo\+::arch@{diq2fifo\+::arch}!inst0\+\_\+diq\+\_\+out\+\_\+h@{inst0\+\_\+diq\+\_\+out\+\_\+h}}
\index{inst0\+\_\+diq\+\_\+out\+\_\+h@{inst0\+\_\+diq\+\_\+out\+\_\+h}!diq2fifo\+::arch@{diq2fifo\+::arch}}
\paragraph[{inst0\+\_\+diq\+\_\+out\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+diq\+\_\+out\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo_1_1arch_ae5e5e3a3ab615371c115f2d8221d3201}


Definition at line {\bf 53} of file {\bf diq2fifo.\+vhd}.

\index{diq2fifo\+::arch@{diq2fifo\+::arch}!inst0\+\_\+diq\+\_\+out\+\_\+l@{inst0\+\_\+diq\+\_\+out\+\_\+l}}
\index{inst0\+\_\+diq\+\_\+out\+\_\+l@{inst0\+\_\+diq\+\_\+out\+\_\+l}!diq2fifo\+::arch@{diq2fifo\+::arch}}
\paragraph[{inst0\+\_\+diq\+\_\+out\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+diq\+\_\+out\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo_1_1arch_a54b1f9c22ac8c9793ff94c3271f612d4}


Definition at line {\bf 54} of file {\bf diq2fifo.\+vhd}.

\index{diq2fifo\+::arch@{diq2fifo\+::arch}!inst0\+\_\+lms7002\+\_\+ddin@{inst0\+\_\+lms7002\+\_\+ddin}}
\index{inst0\+\_\+lms7002\+\_\+ddin@{inst0\+\_\+lms7002\+\_\+ddin}!diq2fifo\+::arch@{diq2fifo\+::arch}}
\paragraph[{inst0\+\_\+lms7002\+\_\+ddin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+lms7002\+\_\+ddin} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{lms7002\+\_\+ddin}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classdiq2fifo_1_1arch_a96a13d0da91ecd59d8f4b5d6fdc0e164}


Definition at line {\bf 85} of file {\bf diq2fifo.\+vhd}.

\index{diq2fifo\+::arch@{diq2fifo\+::arch}!inst0\+\_\+reset\+\_\+n@{inst0\+\_\+reset\+\_\+n}}
\index{inst0\+\_\+reset\+\_\+n@{inst0\+\_\+reset\+\_\+n}!diq2fifo\+::arch@{diq2fifo\+::arch}}
\paragraph[{inst0\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo_1_1arch_a4b6af19981b4822cfccf8892d8029d53}


Definition at line {\bf 55} of file {\bf diq2fifo.\+vhd}.

\index{diq2fifo\+::arch@{diq2fifo\+::arch}!inst1\+\_\+rxiq@{inst1\+\_\+rxiq}}
\index{inst1\+\_\+rxiq@{inst1\+\_\+rxiq}!diq2fifo\+::arch@{diq2fifo\+::arch}}
\paragraph[{inst1\+\_\+rxiq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+rxiq} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rxiq}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classdiq2fifo_1_1arch_a0dbaf26ef3cc20b1fbe7aef8ce8ede67}


Definition at line {\bf 106} of file {\bf diq2fifo.\+vhd}.

\index{diq2fifo\+::arch@{diq2fifo\+::arch}!inst2\+\_\+data\+\_\+h@{inst2\+\_\+data\+\_\+h}}
\index{inst2\+\_\+data\+\_\+h@{inst2\+\_\+data\+\_\+h}!diq2fifo\+::arch@{diq2fifo\+::arch}}
\paragraph[{inst2\+\_\+data\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+data\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo_1_1arch_a4047ca28b1d85f85af47a52bb67604df}


Definition at line {\bf 57} of file {\bf diq2fifo.\+vhd}.

\index{diq2fifo\+::arch@{diq2fifo\+::arch}!inst2\+\_\+data\+\_\+l@{inst2\+\_\+data\+\_\+l}}
\index{inst2\+\_\+data\+\_\+l@{inst2\+\_\+data\+\_\+l}!diq2fifo\+::arch@{diq2fifo\+::arch}}
\paragraph[{inst2\+\_\+data\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+data\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo_1_1arch_a87182fd11bd90df41f86fe3167368b8e}


Definition at line {\bf 58} of file {\bf diq2fifo.\+vhd}.

\index{diq2fifo\+::arch@{diq2fifo\+::arch}!inst3\+\_\+reset\+\_\+n@{inst3\+\_\+reset\+\_\+n}}
\index{inst3\+\_\+reset\+\_\+n@{inst3\+\_\+reset\+\_\+n}!diq2fifo\+::arch@{diq2fifo\+::arch}}
\paragraph[{inst3\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst3\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo_1_1arch_ae86ce39b9650793ba9c06612996ae4db}


Definition at line {\bf 60} of file {\bf diq2fifo.\+vhd}.

\index{diq2fifo\+::arch@{diq2fifo\+::arch}!inst3\+\_\+smpl\+\_\+cmp@{inst3\+\_\+smpl\+\_\+cmp}}
\index{inst3\+\_\+smpl\+\_\+cmp@{inst3\+\_\+smpl\+\_\+cmp}!diq2fifo\+::arch@{diq2fifo\+::arch}}
\paragraph[{inst3\+\_\+smpl\+\_\+cmp}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst3\+\_\+smpl\+\_\+cmp} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{smpl\+\_\+cmp}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classdiq2fifo_1_1arch_a3f118c3683fe7c0deafc82c48fe955dd}


Definition at line {\bf 166} of file {\bf diq2fifo.\+vhd}.

\index{diq2fifo\+::arch@{diq2fifo\+::arch}!int2\+\_\+test\+\_\+data\+\_\+dd@{int2\+\_\+test\+\_\+data\+\_\+dd}}
\index{int2\+\_\+test\+\_\+data\+\_\+dd@{int2\+\_\+test\+\_\+data\+\_\+dd}!diq2fifo\+::arch@{diq2fifo\+::arch}}
\paragraph[{int2\+\_\+test\+\_\+data\+\_\+dd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int2\+\_\+test\+\_\+data\+\_\+dd} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{test\+\_\+data\+\_\+dd}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classdiq2fifo_1_1arch_ac59cfd31719333dea5639b19e5fab2ba}


Definition at line {\bf 118} of file {\bf diq2fifo.\+vhd}.

\index{diq2fifo\+::arch@{diq2fifo\+::arch}!mux0\+\_\+diq\+\_\+h@{mux0\+\_\+diq\+\_\+h}}
\index{mux0\+\_\+diq\+\_\+h@{mux0\+\_\+diq\+\_\+h}!diq2fifo\+::arch@{diq2fifo\+::arch}}
\paragraph[{mux0\+\_\+diq\+\_\+h}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+diq\+\_\+h} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo_1_1arch_a3a9eb5e0933664c826b44de887ed9f17}


Definition at line {\bf 62} of file {\bf diq2fifo.\+vhd}.

\index{diq2fifo\+::arch@{diq2fifo\+::arch}!mux0\+\_\+diq\+\_\+h\+\_\+reg@{mux0\+\_\+diq\+\_\+h\+\_\+reg}}
\index{mux0\+\_\+diq\+\_\+h\+\_\+reg@{mux0\+\_\+diq\+\_\+h\+\_\+reg}!diq2fifo\+::arch@{diq2fifo\+::arch}}
\paragraph[{mux0\+\_\+diq\+\_\+h\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+diq\+\_\+h\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo_1_1arch_a684f5b02e9b8fdc20a16e85cac11859b}


Definition at line {\bf 65} of file {\bf diq2fifo.\+vhd}.

\index{diq2fifo\+::arch@{diq2fifo\+::arch}!mux0\+\_\+diq\+\_\+l@{mux0\+\_\+diq\+\_\+l}}
\index{mux0\+\_\+diq\+\_\+l@{mux0\+\_\+diq\+\_\+l}!diq2fifo\+::arch@{diq2fifo\+::arch}}
\paragraph[{mux0\+\_\+diq\+\_\+l}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+diq\+\_\+l} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo_1_1arch_a4c0ab8e077795fee692bd216015daa7b}


Definition at line {\bf 63} of file {\bf diq2fifo.\+vhd}.

\index{diq2fifo\+::arch@{diq2fifo\+::arch}!mux0\+\_\+diq\+\_\+l\+\_\+reg@{mux0\+\_\+diq\+\_\+l\+\_\+reg}}
\index{mux0\+\_\+diq\+\_\+l\+\_\+reg@{mux0\+\_\+diq\+\_\+l\+\_\+reg}!diq2fifo\+::arch@{diq2fifo\+::arch}}
\paragraph[{mux0\+\_\+diq\+\_\+l\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux0\+\_\+diq\+\_\+l\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classdiq2fifo_1_1arch_a6e7f3decb142b7e16ad31da5ca9dac03}


Definition at line {\bf 66} of file {\bf diq2fifo.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/diq2fifo/synth/{\bf diq2fifo.\+vhd}\end{DoxyCompactItemize}
