$date
	Wed Mar 12 10:08:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_full_adder $end
$var wire 1 ! carry_out $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c_in $end
$scope module dut $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c_in $end
$var wire 1 ! carry_out $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1%
1(
#20
0%
0(
1$
1'
#30
1!
0"
1%
1(
#40
0!
1"
0%
0(
0$
0'
1#
1&
#50
