// Seed: 3215821047
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    output logic id_3,
    input id_4,
    input id_5,
    output logic id_6,
    output id_7,
    input logic id_8
    , id_14,
    input logic id_9,
    input id_10,
    output id_11,
    input logic id_12,
    input logic id_13
);
  logic id_15;
  logic id_16;
  assign id_6 = &id_10;
  type_27(
      id_5, id_14, 1
  ); type_28(
      id_14, 1 == id_1
  );
  logic id_17;
endmodule
