
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2026  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, clang++ 17.0.0 -fPIC -O3)

-- Running command `read_verilog *.v; synth_ice40 -top alu8bit; stat' --

1. Executing Verilog-2005 frontend: add_4bit.v
Parsing Verilog input from `add_4bit.v' to AST representation.
Generating RTLIL representation for module `\add_4bit'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: add_8bit.v
Parsing Verilog input from `add_8bit.v' to AST representation.
Generating RTLIL representation for module `\add_8bit'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: add_subtract_8bit.v
Parsing Verilog input from `add_subtract_8bit.v' to AST representation.
Generating RTLIL representation for module `\add_subtract_8bit'.
Warning: wire '\b_in' is assigned in a block at add_subtract_8bit.v:18.4-18.25.
Warning: wire '\b_in' is assigned in a block at add_subtract_8bit.v:18.4-18.25.
Warning: wire '\b_in' is assigned in a block at add_subtract_8bit.v:18.4-18.25.
Warning: wire '\b_in' is assigned in a block at add_subtract_8bit.v:18.4-18.25.
Warning: wire '\b_in' is assigned in a block at add_subtract_8bit.v:18.4-18.25.
Warning: wire '\b_in' is assigned in a block at add_subtract_8bit.v:18.4-18.25.
Warning: wire '\b_in' is assigned in a block at add_subtract_8bit.v:18.4-18.25.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: alu8bit.v
Parsing Verilog input from `alu8bit.v' to AST representation.
Generating RTLIL representation for module `\alu8bit'.
Note: Assuming pure combinatorial block at alu8bit.v:29.2-94.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: and_gate4.v
Parsing Verilog input from `and_gate4.v' to AST representation.
Generating RTLIL representation for module `\and_gate4'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: and_gate8.v
Parsing Verilog input from `and_gate8.v' to AST representation.
Generating RTLIL representation for module `\and_gate8'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: dec_8bit.v
Parsing Verilog input from `dec_8bit.v' to AST representation.
Generating RTLIL representation for module `\dec_8bit'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: exor_gate4.v
Parsing Verilog input from `exor_gate4.v' to AST representation.
Generating RTLIL representation for module `\exor_gate4'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: exor_gate8.v
Parsing Verilog input from `exor_gate8.v' to AST representation.
Generating RTLIL representation for module `\exor_gate8'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: inc_8bit.v
Parsing Verilog input from `inc_8bit.v' to AST representation.
Generating RTLIL representation for module `\inc_8bit'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: mux38.v
Parsing Verilog input from `mux38.v' to AST representation.
Generating RTLIL representation for module `\mux38'.
Note: Assuming pure combinatorial block at mux38.v:8.2-38.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: not_gate4.v
Parsing Verilog input from `not_gate4.v' to AST representation.
Generating RTLIL representation for module `\not_gate4'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: not_gate8.v
Parsing Verilog input from `not_gate8.v' to AST representation.
Generating RTLIL representation for module `\not_gate8'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: or_gate4.v
Parsing Verilog input from `or_gate4.v' to AST representation.
Generating RTLIL representation for module `\or_gate4'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: or_gate8.v
Parsing Verilog input from `or_gate8.v' to AST representation.
Generating RTLIL representation for module `\or_gate8'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: shift_8bit.v
Parsing Verilog input from `shift_8bit.v' to AST representation.
Generating RTLIL representation for module `\shift_8bit'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: sub_8bit.v
Parsing Verilog input from `sub_8bit.v' to AST representation.
Generating RTLIL representation for module `\sub_8bit'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: testbench_alu.v
Parsing Verilog input from `testbench_alu.v' to AST representation.
Generating RTLIL representation for module `\testbench_alu'.
Successfully finished Verilog frontend.

19. Executing SYNTH_ICE40 pass.

19.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

19.2. Executing HIERARCHY pass (managing design hierarchy).

19.2.1. Analyzing design hierarchy..
Top module:  \alu8bit
Used module:     \not_gate8
Used module:         \not_gate4
Used module:     \exor_gate8
Used module:         \exor_gate4
Used module:     \or_gate8
Used module:         \or_gate4
Used module:     \and_gate8
Used module:         \and_gate4
Used module:     \dec_8bit
Used module:         \sub_8bit
Used module:             \add_8bit
Used module:                 \add_4bit
Used module:     \inc_8bit

19.2.2. Analyzing design hierarchy..
Top module:  \alu8bit
Used module:     \not_gate8
Used module:         \not_gate4
Used module:     \exor_gate8
Used module:         \exor_gate4
Used module:     \or_gate8
Used module:         \or_gate4
Used module:     \and_gate8
Used module:         \and_gate4
Used module:     \dec_8bit
Used module:         \sub_8bit
Used module:             \add_8bit
Used module:                 \add_4bit
Used module:     \inc_8bit
Removing unused module `\testbench_alu'.
Removing unused module `\shift_8bit'.
Removing unused module `\mux38'.
Removing unused module `\add_subtract_8bit'.
Removed 4 unused modules.
Mapping positional arguments of cell sub_8bit.sub_out (add_8bit).
Mapping positional arguments of cell sub_8bit.ones_comp (not_gate8).
Mapping positional arguments of cell or_gate8.or47 (or_gate4).
Mapping positional arguments of cell or_gate8.or03 (or_gate4).
Mapping positional arguments of cell not_gate8.n47 (not_gate4).
Mapping positional arguments of cell not_gate8.n03 (not_gate4).
Mapping positional arguments of cell inc_8bit.inc_byte (add_8bit).
Mapping positional arguments of cell exor_gate8.x47 (exor_gate4).
Mapping positional arguments of cell exor_gate8.x03 (exor_gate4).
Mapping positional arguments of cell dec_8bit.dec (sub_8bit).
Mapping positional arguments of cell and_gate8.a47 (and_gate4).
Mapping positional arguments of cell and_gate8.a03 (and_gate4).
Mapping positional arguments of cell alu8bit.not_gate (not_gate8).
Mapping positional arguments of cell alu8bit.exor_gate (exor_gate8).
Mapping positional arguments of cell alu8bit.or_gate (or_gate8).
Mapping positional arguments of cell alu8bit.and_gate (and_gate8).
Mapping positional arguments of cell alu8bit.dec (dec_8bit).
Mapping positional arguments of cell alu8bit.inc (inc_8bit).
Mapping positional arguments of cell alu8bit.sub (sub_8bit).
Mapping positional arguments of cell alu8bit.add (add_8bit).
Mapping positional arguments of cell add_8bit.add47 (add_4bit).
Mapping positional arguments of cell add_8bit.add03 (add_4bit).
Mapping positional arguments of cell add_4bit.Cprop (exor_gate4).
Mapping positional arguments of cell add_4bit.Cgen (and_gate4).

19.3. Executing PROC pass (convert processes to netlists).

19.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

19.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$alu8bit.v:29$44 in module alu8bit.
Removed a total of 0 dead cases.

19.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 2 assignments to connections.

19.3.4. Executing PROC_INIT pass (extract init attributes).

19.3.5. Executing PROC_ARST pass (detect async resets in processes).

19.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

19.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\alu8bit.$proc$alu8bit.v:29$44'.
     1/5: $3\out[7:0]
     2/5: $2\cout[0:0]
     3/5: $2\out[7:0]
     4/5: $1\out[7:0]
     5/5: $1\cout[0:0]

19.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\alu8bit.\out' from process `\alu8bit.$proc$alu8bit.v:29$44'.
Latch inferred for signal `\alu8bit.\cout' from process `\alu8bit.$proc$alu8bit.v:29$44': $auto$proc_dlatch.cc:432:proc_dlatch$480

19.3.9. Executing PROC_DFF pass (convert process syncs to FFs).

19.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

19.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\alu8bit.$proc$alu8bit.v:29$44'.
Removing empty process `alu8bit.$proc$alu8bit.v:29$44'.
Cleaned up 3 empty switches.

19.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module sub_8bit.
Optimizing module or_gate8.
Optimizing module or_gate4.
Optimizing module not_gate8.
Optimizing module not_gate4.
Optimizing module inc_8bit.
Optimizing module exor_gate8.
Optimizing module exor_gate4.
Optimizing module dec_8bit.
Optimizing module and_gate8.
Optimizing module and_gate4.
Optimizing module alu8bit.
<suppressed ~13 debug messages>
Optimizing module add_8bit.
Optimizing module add_4bit.

19.4. Executing FLATTEN pass (flatten design).
Deleting now unused module sub_8bit.
Deleting now unused module or_gate8.
Deleting now unused module or_gate4.
Deleting now unused module not_gate8.
Deleting now unused module not_gate4.
Deleting now unused module inc_8bit.
Deleting now unused module exor_gate8.
Deleting now unused module exor_gate4.
Deleting now unused module dec_8bit.
Deleting now unused module and_gate8.
Deleting now unused module and_gate4.
Deleting now unused module add_8bit.
Deleting now unused module add_4bit.
<suppressed ~24 debug messages>

19.5. Executing TRIBUF pass.

19.6. Executing DEMINOUT pass (demote inout ports to input or output).

19.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.
<suppressed ~103 debug messages>

19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..
Removed 18 unused cells and 285 unused wires.
<suppressed ~19 debug messages>

19.9. Executing CHECK pass (checking for obvious problems).
Checking module alu8bit...
Found and reported 0 problems.

19.10. Executing OPT pass (performing simple optimizations).

19.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.

19.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu8bit'.
Computing hashes of 353 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
Computing hashes of 306 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
Computing hashes of 302 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

19.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu8bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$454.
    dead port 2/2 on $mux $procmux$472.
Removed 2 multiplexer ports.
<suppressed ~9 debug messages>

19.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu8bit.
    New ctrl vector for $pmux cell $procmux$458: { $procmux$451_CMP $procmux$450_CMP $procmux$449_CMP }
  Optimizing cells in module \alu8bit.
Performed a total of 1 changes.

19.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu8bit'.
Computing hashes of 300 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
Removed a total of 0 cells.

19.10.6. Executing OPT_DFF pass (perform DFF optimizations).

19.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

19.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.

19.10.9. Rerunning OPT passes. (Maybe there is more to do..)

19.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu8bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

19.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu8bit.
Performed a total of 0 changes.

19.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu8bit'.
Computing hashes of 300 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
Removed a total of 0 cells.

19.10.13. Executing OPT_DFF pass (perform DFF optimizations).

19.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..

19.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.

19.10.16. Finished fast OPT passes. (There is nothing left to do.)

19.11. Executing FSM pass (extract and optimize FSM).

19.11.1. Executing FSM_DETECT pass (finding FSMs in design).

19.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

19.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

19.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..

19.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

19.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

19.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

19.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

19.12. Executing OPT pass (performing simple optimizations).

19.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.

19.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu8bit'.
Computing hashes of 300 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
Removed a total of 0 cells.

19.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu8bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

19.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu8bit.
Performed a total of 0 changes.

19.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu8bit'.
Computing hashes of 300 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
Removed a total of 0 cells.

19.12.6. Executing OPT_DFF pass (perform DFF optimizations).

19.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..

19.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.

19.12.9. Finished fast OPT passes. (There is nothing left to do.)

19.13. Executing WREDUCE pass (reducing word size of cells).

19.14. Executing PEEPOPT pass (run peephole optimizers).

19.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..

19.16. Executing SHARE pass (SAT-based resource sharing).

19.17. Executing TECHMAP pass (map to technology primitives).

19.17.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

19.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

19.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.

19.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..

19.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module alu8bit:
  created 0 $alu and 0 $macc cells.

19.21. Executing OPT pass (performing simple optimizations).

19.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.

19.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu8bit'.
Computing hashes of 300 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
Removed a total of 0 cells.

19.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu8bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

19.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu8bit.
Performed a total of 0 changes.

19.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu8bit'.
Computing hashes of 300 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
Removed a total of 0 cells.

19.21.6. Executing OPT_DFF pass (perform DFF optimizations).

19.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..

19.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.

19.21.9. Finished fast OPT passes. (There is nothing left to do.)

19.22. Executing MEMORY pass.

19.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

19.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

19.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

19.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

19.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

19.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..

19.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

19.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

19.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..

19.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

19.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..

19.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

19.25. Executing TECHMAP pass (map to technology primitives).

19.25.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

19.25.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

19.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

19.26. Executing ICE40_BRAMINIT pass.

19.27. Executing OPT pass (performing simple optimizations).

19.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.

19.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu8bit'.
Computing hashes of 300 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
Removed a total of 0 cells.

19.27.3. Executing OPT_DFF pass (perform DFF optimizations).

19.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..

19.27.5. Finished fast OPT passes.

19.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

19.29. Executing OPT pass (performing simple optimizations).

19.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.

19.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu8bit'.
Computing hashes of 300 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
Removed a total of 0 cells.

19.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \alu8bit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

19.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \alu8bit.
Performed a total of 0 changes.

19.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu8bit'.
Computing hashes of 300 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
Removed a total of 0 cells.

19.29.6. Executing OPT_DFF pass (perform DFF optimizations).

19.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..

19.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.

19.29.9. Finished fast OPT passes. (There is nothing left to do.)

19.30. Executing ICE40_WRAPCARRY pass (wrap carries).

19.31. Executing TECHMAP pass (map to technology primitives).

19.31.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `$__div_mod_u'.
Generating RTLIL representation for module `$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `$connect'.
Generating RTLIL representation for module `$input_port'.
Successfully finished Verilog frontend.

19.31.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

19.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$ee721315a7b0169d82611b9aea01747035b97792\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
No more expansions possible.
<suppressed ~387 debug messages>

19.32. Executing OPT pass (performing simple optimizations).

19.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.
<suppressed ~16 debug messages>

19.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu8bit'.
Computing hashes of 458 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
Computing hashes of 449 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
Computing hashes of 448 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

19.32.3. Executing OPT_DFF pass (perform DFF optimizations).

19.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..
Removed 0 unused cells and 102 unused wires.
<suppressed ~1 debug messages>

19.32.5. Finished fast OPT passes.

19.33. Executing ICE40_OPT pass (performing simple optimizations).

19.33.1. Running ICE40 specific optimizations.

19.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.

19.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu8bit'.
Computing hashes of 448 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
Removed a total of 0 cells.

19.33.4. Executing OPT_DFF pass (perform DFF optimizations).

19.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..

19.33.6. Finished OPT passes. (There is nothing left to do.)

19.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

19.35. Executing TECHMAP pass (map to technology primitives).

19.35.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `$_DFF_N_'.
Generating RTLIL representation for module `$_DFF_P_'.
Generating RTLIL representation for module `$_DFFE_NP_'.
Generating RTLIL representation for module `$_DFFE_PP_'.
Generating RTLIL representation for module `$_DFF_NP0_'.
Generating RTLIL representation for module `$_DFF_NP1_'.
Generating RTLIL representation for module `$_DFF_PP0_'.
Generating RTLIL representation for module `$_DFF_PP1_'.
Generating RTLIL representation for module `$_DFFE_NP0P_'.
Generating RTLIL representation for module `$_DFFE_NP1P_'.
Generating RTLIL representation for module `$_DFFE_PP0P_'.
Generating RTLIL representation for module `$_DFFE_PP1P_'.
Generating RTLIL representation for module `$_SDFF_NP0_'.
Generating RTLIL representation for module `$_SDFF_NP1_'.
Generating RTLIL representation for module `$_SDFF_PP0_'.
Generating RTLIL representation for module `$_SDFF_PP1_'.
Generating RTLIL representation for module `$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

19.35.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>

19.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.

19.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).

19.38. Executing ICE40_OPT pass (performing simple optimizations).

19.38.1. Running ICE40 specific optimizations.

19.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.
<suppressed ~17 debug messages>

19.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu8bit'.
Computing hashes of 448 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
Removed a total of 0 cells.

19.38.4. Executing OPT_DFF pass (perform DFF optimizations).

19.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..

19.38.6. Rerunning OPT passes. (Removed registers in this run.)

19.38.7. Running ICE40 specific optimizations.

19.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module alu8bit.

19.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\alu8bit'.
Computing hashes of 448 cells of `\alu8bit'.
Finding duplicate cells in `\alu8bit'.
Removed a total of 0 cells.

19.38.10. Executing OPT_DFF pass (perform DFF optimizations).

19.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \alu8bit..

19.38.12. Finished OPT passes. (There is nothing left to do.)

19.39. Executing TECHMAP pass (map to technology primitives).

19.39.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `$_DLATCH_N_'.
Generating RTLIL representation for module `$_DLATCH_P_'.
Successfully finished Verilog frontend.

19.39.2. Continuing TECHMAP pass.

19.39.3. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping $_DLATCH_N_.$ternary$/opt/homebrew/bin/../share/yosys/ice40/latches_map.v:4$1185 ($mux).
Mapping $_DLATCH_N_.$logic_not$/opt/homebrew/bin/../share/yosys/ice40/latches_map.v:4$1184 ($logic_not).
<suppressed ~4 debug messages>

19.39.4. Executing OPT pass (performing simple optimizations).

19.39.4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $_DLATCH_N_.
Couldn't topologically sort cells, optimizing module $_DLATCH_N_ may take a longer time.
Couldn't topologically sort cells, optimizing module $_DLATCH_N_ may take a longer time.
Couldn't topologically sort cells, optimizing module $_DLATCH_N_ may take a longer time.
<suppressed ~1 debug messages>

19.39.4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$_DLATCH_N_'.
Computing hashes of 2 cells of `$_DLATCH_N_'.
Finding duplicate cells in `$_DLATCH_N_'.
Removed a total of 0 cells.

19.39.4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $_DLATCH_N_..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

19.39.4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $_DLATCH_N_.
Performed a total of 0 changes.

19.39.4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$_DLATCH_N_'.
Computing hashes of 2 cells of `$_DLATCH_N_'.
Finding duplicate cells in `$_DLATCH_N_'.
Removed a total of 0 cells.

19.39.4.6. Executing OPT_DFF pass (perform DFF optimizations).

19.39.4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $_DLATCH_N_..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

19.39.4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $_DLATCH_N_.
Couldn't topologically sort cells, optimizing module $_DLATCH_N_ may take a longer time.
Couldn't topologically sort cells, optimizing module $_DLATCH_N_ may take a longer time.

19.39.4.9. Rerunning OPT passes. (Maybe there is more to do..)

19.39.4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $_DLATCH_N_..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

19.39.4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $_DLATCH_N_.
Performed a total of 0 changes.

19.39.4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$_DLATCH_N_'.
Computing hashes of 1 cells of `$_DLATCH_N_'.
Finding duplicate cells in `$_DLATCH_N_'.
Removed a total of 0 cells.

19.39.4.13. Executing OPT_DFF pass (perform DFF optimizations).

19.39.4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $_DLATCH_N_..

19.39.4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $_DLATCH_N_.
Couldn't topologically sort cells, optimizing module $_DLATCH_N_ may take a longer time.
Couldn't topologically sort cells, optimizing module $_DLATCH_N_ may take a longer time.

19.39.4.16. Finished fast OPT passes. (There is nothing left to do.)
Using template $_DLATCH_N_ for cells of type $_DLATCH_N_.
No more expansions possible.
<suppressed ~1 debug messages>

19.40. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

19.41. Executing ABC9 pass.

19.41.1. Executing ABC9_OPS pass (helper functions for ABC9).

19.41.2. Executing ABC9_OPS pass (helper functions for ABC9).

19.41.3. Executing SCC pass (detecting logic loops).
Found an SCC: $techmap$auto$ff.cc:337:slice$682.$auto$simplemap.cc:298:simplemap_mux$1187
Found 1 SCCs in module alu8bit.
Found 1 SCCs.

19.41.4. Executing ABC9_OPS pass (helper functions for ABC9).

19.41.5. Executing TECHMAP pass (map to technology primitives).

19.41.5.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `$__div_mod_u'.
Generating RTLIL representation for module `$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `$connect'.
Generating RTLIL representation for module `$input_port'.
Successfully finished Verilog frontend.

19.41.5.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~129 debug messages>

19.41.6. Executing OPT pass (performing simple optimizations).

19.41.6.1. Executing OPT_EXPR pass (perform const folding).

19.41.6.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

19.41.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

19.41.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

19.41.6.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

19.41.6.6. Executing OPT_DFF pass (perform DFF optimizations).

19.41.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).

19.41.6.8. Executing OPT_EXPR pass (perform const folding).

19.41.6.9. Finished fast OPT passes. (There is nothing left to do.)

19.41.7. Executing TECHMAP pass (map to technology primitives).

19.41.7.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

19.41.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

19.41.8. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

19.41.9. Executing ABC9_OPS pass (helper functions for ABC9).

19.41.10. Executing ABC9_OPS pass (helper functions for ABC9).

19.41.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

19.41.12. Executing AIGMAP pass (map logic to AIG).
Module alu8bit: replaced 176 cells with 866 new cells, skipped 273 cells.
  replaced 3 cell types:
      10 $_MUX_
     122 $_OR_
      44 $_XOR_
  not replaced 4 cell types:
     198 $_AND_
      24 $_NOT_
       1 $__ABC9_SCC_BREAKER
      50 $scopeinfo

19.41.12.1. Executing ABC9_OPS pass (helper functions for ABC9).

19.41.12.2. Executing ABC9_OPS pass (helper functions for ABC9).

19.41.12.3. Executing XAIGER backend.
<suppressed ~5 debug messages>
Extracted 482 AND gates and 1113 wires from module `alu8bit' to a netlist network with 22 inputs and 10 outputs.

19.41.12.4. Executing ABC9_EXE pass (technology mapping using ABC9).

19.41.12.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     22/     10  and =     449  lev =   17 (12.80)  mem = 0.01 MB  box = 0  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     22/     10  and =     439  lev =   16 (10.80)  mem = 0.01 MB  ch =   62  box = 0  bb = 0
ABC: cst =       0  cls =     52  lit =      62  unused =     347  proof =     0
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   52. Obj =  136. Set =  564. CutMin = no
ABC: Node =     439.  Ch =    52.  Total mem =    0.07 MB. Peak cut mem =    0.04 MB.
ABC: P:  Del = 3110.00.  Ar =     142.0.  Edge =      503.  Cut =     3239.  T =     0.00 sec
ABC: P:  Del = 3110.00.  Ar =     137.0.  Edge =      499.  Cut =     3115.  T =     0.00 sec
ABC: P:  Del = 3110.00.  Ar =     139.0.  Edge =      486.  Cut =     3265.  T =     0.00 sec
ABC: F:  Del = 3110.00.  Ar =     120.0.  Edge =      437.  Cut =     2663.  T =     0.00 sec
ABC: A:  Del = 3110.00.  Ar =     119.0.  Edge =      416.  Cut =     2534.  T =     0.00 sec
ABC: A:  Del = 3110.00.  Ar =     119.0.  Edge =      416.  Cut =     2472.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: Timing manager is given but there is no GIA of boxes.
ABC: Error: Abc_FrameUpdateGia(): Transformation has failed.
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =     22/     10  and =     438  lev =   16 (10.90)  mem = 0.01 MB  box = 0  bb = 0
ABC: Mapping (K=4)  :  lut =    119  edge =     416  lev =    5 (4.20)  mem = 0.00 MB
ABC: LUT = 119 : 2=18 15.1 %  3=24 20.2 %  4=77 64.7 %  Ave = 3.50
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.02 seconds, total: 0.02 seconds

19.41.12.6. Executing AIGER frontend.
<suppressed ~72 debug messages>
Removed 646 unused cells and 678 unused wires.

19.41.12.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      119
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

19.41.13. Executing TECHMAP pass (map to technology primitives).

19.41.13.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

19.41.13.2. Continuing TECHMAP pass.
Using template $paramod$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000000001 for cells of type $__ABC9_SCC_BREAKER.
No more expansions possible.
<suppressed ~17 debug messages>

19.42. Executing ICE40_WRAPCARRY pass (wrap carries).

19.43. Executing TECHMAP pass (map to technology primitives).

19.43.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `$_DFF_N_'.
Generating RTLIL representation for module `$_DFF_P_'.
Generating RTLIL representation for module `$_DFFE_NP_'.
Generating RTLIL representation for module `$_DFFE_PP_'.
Generating RTLIL representation for module `$_DFF_NP0_'.
Generating RTLIL representation for module `$_DFF_NP1_'.
Generating RTLIL representation for module `$_DFF_PP0_'.
Generating RTLIL representation for module `$_DFF_PP1_'.
Generating RTLIL representation for module `$_DFFE_NP0P_'.
Generating RTLIL representation for module `$_DFFE_NP1P_'.
Generating RTLIL representation for module `$_DFFE_PP0P_'.
Generating RTLIL representation for module `$_DFFE_PP1P_'.
Generating RTLIL representation for module `$_SDFF_NP0_'.
Generating RTLIL representation for module `$_SDFF_NP1_'.
Generating RTLIL representation for module `$_SDFF_PP0_'.
Generating RTLIL representation for module `$_SDFF_PP1_'.
Generating RTLIL representation for module `$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

19.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 1 unused cells and 1186 unused wires.

19.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      119
  2-LUT               18
  3-LUT               24
  4-LUT               77
  with \SB_CARRY    (#0)    0
  with \SB_CARRY    (#1)    0

Eliminating LUTs.
Number of LUTs:      119
  2-LUT               18
  3-LUT               24
  4-LUT               77
  with \SB_CARRY    (#0)    0
  with \SB_CARRY    (#1)    0

Combining LUTs.
Number of LUTs:      119
  2-LUT               18
  3-LUT               24
  4-LUT               77
  with \SB_CARRY    (#0)    0
  with \SB_CARRY    (#1)    0

Eliminated 0 LUTs.
Combined 0 LUTs.
<suppressed ~814 debug messages>

19.45. Executing TECHMAP pass (map to technology primitives).

19.45.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `$lut'.
Successfully finished Verilog frontend.

19.45.2. Continuing TECHMAP pass.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$21a1ca6f9f5c15b304c8c46ce6cda8b91e063cf1$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$a745274df8f514565625fa7fee7a9fb864a85f2f$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$f0fa022f1442d8b969dc2482c51c3082775b78c4$lut for cells of type $lut.
Using template $paramod$201033aba90f001917635c834c514d0275ab154d$lut for cells of type $lut.
Using template $paramod$ec37958480699d8ec4c44f21f7d809daea40b1a4$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$d6a246575d0ba3dcbbccd768ad41b602f82ff057$lut for cells of type $lut.
Using template $paramod$15942ac7be0dd725beac7480dcc74ee28533af66$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$a238bb199d4b53d4c976c9e68dafcfe86b19f40f$lut for cells of type $lut.
Using template $paramod$e3f0f1b1a91dadf82d87013c252f9f5fc0dc6888$lut for cells of type $lut.
Using template $paramod$ff74d3b36221c7c7b417c242545ab45c7d96a8ff$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod$41cf3e7f9a592734c11550fc575af1ecb816015d$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644$lut for cells of type $lut.
Using template $paramod$2385935dc23d70dbcfc04649cd6c576ad4c62a08$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9$lut for cells of type $lut.
Using template $paramod$b3149ae6a90ca5a920ac863469739f6491f88956$lut for cells of type $lut.
Using template $paramod$5e7bd6288e5b7407feff45c6e90557a411d3560a$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d$lut for cells of type $lut.
Using template $paramod$e5758a88c2c156ccb3037f71a73d1b15af5b310d$lut for cells of type $lut.
Using template $paramod$afb8959a93937986ded51b1cddcab9e31c6ea2ed$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001000 for cells of type $lut.
Using template $paramod$9a509867dd686d83fbc2b8f52c9463381a3df8cf$lut for cells of type $lut.
Using template $paramod$ea5280fce2698f0f291737e66fca69a1d9d058e1$lut for cells of type $lut.
Using template $paramod$e4cede61517c69f4283b34833b70389aba0ba4b3$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$e8b1383c6901b56df73ac402d78a5e0a42461be0$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201$lut for cells of type $lut.
Using template $paramod$e093a05f74fc031473112d7e221a0dbf9c458043$lut for cells of type $lut.
Using template $paramod$f65cf6380214e831938c4f25f730307ae86218f7$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e$lut for cells of type $lut.
Using template $paramod$018e29963d034312685935c1597208553f32a6fe$lut for cells of type $lut.
Using template $paramod$bf9d12be9e757c28b1374b63e168615e76b4b315$lut for cells of type $lut.
Using template $paramod$efbcee56054525cfafa17d017d34cd41a27dc15b$lut for cells of type $lut.
Using template $paramod$6e98fea82e288eb70fa7833e8442d9b57c9d67e7$lut for cells of type $lut.
Using template $paramod$f1029f646005abda698426a043a7c8fe4e2bd078$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$178bda39ffdcebd3e876f3983b329791c49ec5d5$lut for cells of type $lut.
Using template $paramod$10a6d42c84663fca6c1622800fdec61acbd34667$lut for cells of type $lut.
Using template $paramod$f24ba3ced4b870f8e829f5ac5a8af88573350e6f$lut for cells of type $lut.
Using template $paramod$c8d76329e2cacdfd0dddb761c7b0e8feb8f91509$lut for cells of type $lut.
Using template $paramod$4804ba902596a9a62ec5704b6cbf7afdc5ab29d6$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$2c637120c6d9fc5c5bf88b8f5959bb09ad31cbae$lut for cells of type $lut.
Using template $paramod$150ee00bee81b2fcb159e621f4ef27bccb5ede20$lut for cells of type $lut.
Using template $paramod$6a3d1b4c6389888034ca851571f0d03f46d1c4e9$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542$lut for cells of type $lut.
Using template $paramod$f2c7724a377078ae43fd5553a51bddaa7059bce8$lut for cells of type $lut.
Using template $paramod$3d7168c8134c4765b84a7b86d5ef7e1e65bbf4a0$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000100 for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c$lut for cells of type $lut.
Using template $paramod$e85b6eba0dacefc5f73f8748159b8b9599212afc$lut for cells of type $lut.
Using template $paramod$132e9e648ef5bd14c8d5077f18789d30b426641b$lut for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668$lut for cells of type $lut.
Using template $paramod$32b7a4b91fed1cbc2f9d1dc336d22189a0b87db9$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$06af8e98b1ee32760d0eff675cf4988d49cbfdfa$lut for cells of type $lut.
Using template $paramod$c217e185eb8e6463ca272982ba8c5940fa90d81f$lut for cells of type $lut.
Using template $paramod$923dcce08caf6566907491e53d81680cb3c74b4c$lut for cells of type $lut.
Using template $paramod$4385b611926e5c0509dba4de58311d325da0ff0d$lut for cells of type $lut.
No more expansions possible.
<suppressed ~1123 debug messages>
Removed 0 unused cells and 296 unused wires.

19.46. Executing AUTONAME pass.
Renamed 171 objects in module alu8bit (47 iterations).
<suppressed ~171 debug messages>

19.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `alu8bit'. Setting top module to alu8bit.

19.47.1. Analyzing design hierarchy..
Top module:  \alu8bit

19.47.2. Analyzing design hierarchy..
Top module:  \alu8bit
Removed 0 unused modules.

19.48. Printing statistics.

=== alu8bit ===

        +----------Local Count, excluding submodules.
        | 
      173 wires
      760 wire bits
      173 public wires
      760 public wire bits
        6 ports
       30 port bits
       50 cells
       50   $scopeinfo
      119 submodules
      119   SB_LUT4

=== design hierarchy ===

        +----------Count including submodules.
        | 
       50 alu8bit

        +----------Count including submodules.
        | 
      173 wires
      760 wire bits
      173 public wires
      760 public wire bits
        6 ports
       30 port bits
        - memories
        - memory bits
        - processes
       50 cells
       50   $scopeinfo
      119 submodules
      119   SB_LUT4

19.49. Executing CHECK pass (checking for obvious problems).
Checking module alu8bit...
Found and reported 0 problems.

20. Printing statistics.

=== alu8bit ===

        +----------Local Count, excluding submodules.
        | 
      173 wires
      760 wire bits
      173 public wires
      760 public wire bits
        6 ports
       30 port bits
      169 cells
       50   $scopeinfo
      119   SB_LUT4

Warnings: 1 unique messages, 7 total
End of script. Logfile hash: b6ea4647a7, CPU: user 0.59s system 0.01s, MEM: 32.27 MB peak
Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, clang++ 17.0.0 -fPIC -O3)
Time spent: 68% 37x read_verilog (0 sec), 7% 1x abc9_exe (0 sec), ...
