Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne04.ecn.purdue.edu, pid 6026
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/facesim/butter_donut_x_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/facesim --router_map_file configs/topologies/paper_solutions/butter_donut_x_noci.map --flat_vn_map_file configs/topologies/vn_maps/butter_donut_x_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/butter_donut_x_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e53776668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e5377e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e537866d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e537916d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e537996d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e537236d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e5372b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e537346d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e5373e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e537466d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e537506d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e537586d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536e26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536ea6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536f46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536fc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e537076d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e5370f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e537176d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536a16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536a96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536b36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536bc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536c66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536cf6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536d86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536616d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e5366a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536746d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e5367c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536866d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e5368e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536986d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536a06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536296d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536326d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e5363c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536456d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e5364e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536576d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535e16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535ea6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535f26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535fb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536046d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e5360e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536176d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e536206d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535a96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535b26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535bb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535c56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535ce6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535d76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535e06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535696d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535726d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e5357b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535846d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e5358c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535966d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e5359e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535286d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f9e535306d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5353b3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5353be10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53541898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5354c320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5354cd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e535547f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5355e278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5355ecc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534e4748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534f11d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534f1c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534f76a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53501128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53501b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e535075f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53513080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53513ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5351d550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5351df98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534a7a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534aa4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534aaef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534b6978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534c1400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534c1e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534ca8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534d2358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534d2da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534d9828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534652b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53465cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5346d780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53478208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53478c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5347d6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53488160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53488ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53490630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5349b0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5349bb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53424588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53424fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5342fa58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534374e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53437f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5343d9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53448438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53448e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5344f908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5345a390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5345add8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e533e2860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e533eb2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e533ebd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e533f27b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e533fe240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e533fec88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53406710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5457f0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e5457fb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e534165f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53420080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e53420ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f9e533a9550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e533a9e80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e533b00f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e533b0320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e533b0550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e533b0780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e533b09b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e533b0be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e533b0e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e533bd080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e533bd2b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e533bd4e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e533bd710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e533bd940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e533bdb70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e533bdda0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f9e533bdfd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f9e5336fef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f9e53378550>]
others(0)=[]
ingesting configs/topologies/nr_list/butter_donut_x_noci_naive.nrl
ingesting configs/topologies/vn_maps/butter_donut_x_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/butter_donut_x_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 40826279412000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 41187225947500 because a thread reached the max instruction count
