0.6
2018.3
Dec  7 2018
00:33:28
D:/project_4/project_4.sim/sim_3/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/project_4/project_4.srcs/sim_3/new/tb.v,1708592978,verilog,,,,testbench_display,,,,,,,,
D:/project_4/project_4.srcs/sources_1/new/add_display.v,1708592610,verilog,,D:/project_4/project_4.srcs/sim_3/new/tb.v,,BCD_to_SevenSegment;BinaryToDecimal;disp_add;four_bit_adder;fourbitadd_display;full_adder,,,,,,,,
