#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019f101b2720 .scope module, "ring_counter" "ring_counter" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "set_in";
    .port_info 2 /OUTPUT 4 "count_out";
o0000019f101e6fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000019f101b28b0_0 .net "clk", 0 0, o0000019f101e6fd8;  0 drivers
v0000019f101b2950_0 .var "count_out", 3 0;
o0000019f101e7038 .functor BUFZ 1, C4<z>; HiZ drive
v0000019f101b29f0_0 .net "set_in", 0 0, o0000019f101e7038;  0 drivers
E_0000019f101e4b60 .event posedge, v0000019f101b28b0_0;
    .scope S_0000019f101b2720;
T_0 ;
    %wait E_0000019f101e4b60;
    %load/vec4 v0000019f101b29f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000019f101b2950_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019f101b2950_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000019f101b2950_0, 0;
    %load/vec4 v0000019f101b2950_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000019f101b2950_0, 4, 5;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ring_counter.v";
