        Variable          |       Rank      
------------------------- | ----------------
         CD_out           | 0.0969192512279 
     U_0_000.RegOut       | 0.00793016555979
     U_0_026.RegOut       | 0.00793016555979
     U_0_020.RegOut       | 0.00793016555979
     U_0_029.RegOut       | 0.00793016555979
     U_0_013.RegOut       | 0.00793016555979
     U_0_019.RegOut       | 0.00793016555979
     U_0_017.RegOut       | 0.00793016555979
     U_0_009.RegOut       | 0.00793016555979
     U_0_011.RegOut       | 0.00793016555979
     U_0_012.RegOut       | 0.00793016555979
     U_0_023.RegOut       | 0.00793016555979
     U_0_033.RegOut       | 0.00793016555979
     U_0_010.RegOut       | 0.00793016555979
     U_0_022.RegOut       | 0.00793016555979
     U_0_001.RegOut       | 0.00793016555979
     U_0_021.RegOut       | 0.00793016555979
     U_0_004.RegOut       | 0.00793016555979
     U_0_003.RegOut       | 0.00793016555979
     U_0_025.RegOut       | 0.00793016555979
     U_0_007.RegOut       | 0.00793016555979
     U_0_006.RegOut       | 0.00793016555979
     U_0_008.RegOut       | 0.00793016555979
     U_0_002.RegOut       | 0.00793016555979
     U_0_014.RegOut       | 0.00793016555979
     U_0_034.RegOut       | 0.00793016555979
     U_0_005.RegOut       | 0.00793016555979
     U_0_027.RegOut       | 0.00793016555979
     U_0_015.RegOut       | 0.00793016555979
     U_0_024.RegOut       | 0.00793016555979
     U_0_028.RegOut       | 0.00793016555979
     U_0_018.RegOut       | 0.00793016555979
     U_0_016.RegOut       | 0.00793016555979
      RX_APPEND_CRC       | 0.00571852560641
      MAC_tx_add_en       | 0.00571852560641
       tx_pause_en        | 0.00571852560641
        Tx_Lwmark         | 0.00571852560641
        Tx_Hwmark         | 0.00571852560641
      CPU_rd_apply        | 0.00571852560641
   MAC_rx_add_prom_wr     | 0.00571852560641
    pause_quanta_set      | 0.00571852560641
        xoff_cpu          | 0.00571852560641
       CRC_chk_en         | 0.00571852560641
broadcast_bucket_interval | 0.00571852560641
  MAC_rx_add_prom_data    | 0.00571852560641
       CPU_rd_addr        | 0.00571852560641
      RX_MIN_LENGTH       | 0.00571852560641
       RX_IFG_SET         | 0.00571852560641
 broadcast_bucket_depth   | 0.00571852560641
       FullDuplex         | 0.00571852560641
        MaxRetry          | 0.00571852560641
      RX_MAX_LENGTH       | 0.00571852560641
    MAC_rx_add_chk_en     | 0.00571852560641
         xon_cpu          | 0.00571852560641
        Rx_Lwmark         | 0.00571852560641
   MAC_rx_add_prom_add    | 0.00571852560641
   broadcast_filter_en    | 0.00571852560641
         IFGset           | 0.00571852560641
   pause_frame_send_en    | 0.00571852560641
        Rx_Hwmark         | 0.00571852560641
      Line_loop_en        | 0.00571852560641
   MAC_tx_add_prom_wr     | 0.00571852560641
   MAC_tx_add_prom_add    | 0.00571852560641
  MAC_tx_add_prom_data    | 0.00571852560641
          Speed           | 0.00571852560641
    U_0_000.CD_in_reg     | 0.00178090135889
    U_0_015.CD_in_reg     | 0.00178090135889
       U_0_016.Clk        | 0.00178090135889
    U_0_002.CD_in_reg     | 0.00178090135889
    U_0_024.CD_in_reg     | 0.00178090135889
    U_0_010.CD_in_reg     | 0.00178090135889
    U_0_020.CD_in_reg     | 0.00178090135889
       U_0_004.Clk        | 0.00178090135889
       U_0_024.Clk        | 0.00178090135889
    U_0_026.CD_in_reg     | 0.00178090135889
    U_0_034.CD_in_reg     | 0.00178090135889
    U_0_012.CD_in_reg     | 0.00178090135889
       U_0_007.Clk        | 0.00178090135889
    U_0_006.CD_in_reg     | 0.00178090135889
       U_0_017.Clk        | 0.00178090135889
    U_0_027.CD_in_reg     | 0.00178090135889
       U_0_011.Clk        | 0.00178090135889
    U_0_019.CD_in_reg     | 0.00178090135889
       U_0_015.Clk        | 0.00178090135889
       U_0_026.Clk        | 0.00178090135889
    U_0_004.CD_in_reg     | 0.00178090135889
       U_0_005.Clk        | 0.00178090135889
    U_0_009.CD_in_reg     | 0.00178090135889
       U_0_019.Clk        | 0.00178090135889
    U_0_011.CD_in_reg     | 0.00178090135889
       U_0_027.Clk        | 0.00178090135889
    U_0_022.CD_in_reg     | 0.00178090135889
       U_0_001.Clk        | 0.00178090135889
       U_0_020.Clk        | 0.00178090135889
       U_0_010.Clk        | 0.00178090135889
    U_0_007.CD_in_reg     | 0.00178090135889
       U_0_023.Clk        | 0.00178090135889
       U_0_033.Clk        | 0.00178090135889
    U_0_029.CD_in_reg     | 0.00178090135889
       U_0_008.Clk        | 0.00178090135889
       U_0_002.Clk        | 0.00178090135889
       U_0_003.Clk        | 0.00178090135889
    U_0_018.CD_in_reg     | 0.00178090135889
    U_0_017.CD_in_reg     | 0.00178090135889
       U_0_028.Clk        | 0.00178090135889
       U_0_021.Clk        | 0.00178090135889
    U_0_003.CD_in_reg     | 0.00178090135889
       U_0_012.Clk        | 0.00178090135889
       U_0_006.Clk        | 0.00178090135889
       U_0_029.Clk        | 0.00178090135889
       U_0_009.Clk        | 0.00178090135889
       U_0_018.Clk        | 0.00178090135889
    U_0_021.CD_in_reg     | 0.00178090135889
    U_0_016.CD_in_reg     | 0.00178090135889
       U_0_025.Clk        | 0.00178090135889
    U_0_014.CD_in_reg     | 0.00178090135889
       U_0_014.Clk        | 0.00178090135889
    U_0_001.CD_in_reg     | 0.00178090135889
    U_0_005.CD_in_reg     | 0.00178090135889
    U_0_028.CD_in_reg     | 0.00178090135889
    U_0_033.CD_in_reg     | 0.00178090135889
       U_0_022.Clk        | 0.00178090135889
       U_0_013.Clk        | 0.00178090135889
    U_0_025.CD_in_reg     | 0.00178090135889
       U_0_034.Clk        | 0.00178090135889
    U_0_013.CD_in_reg     | 0.00178090135889
       U_0_000.Clk        | 0.00178090135889
    U_0_008.CD_in_reg     | 0.00178090135889
    U_0_023.CD_in_reg     | 0.00178090135889
     U_0_022.CA_reg       | 0.00176639625384
    U_0_003.CWR_pulse     | 0.00176639625384
    U_0_023.CWR_pulse     | 0.00176639625384
     U_0_016.CA_reg       | 0.00176639625384
     U_0_033.CA_reg       | 0.00176639625384
    U_0_024.CWR_pulse     | 0.00176639625384
    U_0_008.CWR_pulse     | 0.00176639625384
     U_0_007.CA_reg       | 0.00176639625384
    U_0_010.CWR_pulse     | 0.00176639625384
      U_0_016.CCSB        | 0.00176639625384
     U_0_034.CA_reg       | 0.00176639625384
    U_0_015.CWR_pulse     | 0.00176639625384
      U_0_005.CCSB        | 0.00176639625384
    U_0_027.CWR_pulse     | 0.00176639625384
     U_0_010.CA_reg       | 0.00176639625384
     U_0_028.CA_reg       | 0.00176639625384
    U_0_006.CWR_pulse     | 0.00176639625384
      U_0_021.CCSB        | 0.00176639625384
     U_0_002.CA_reg       | 0.00176639625384
     U_0_003.CA_reg       | 0.00176639625384
      U_0_012.CCSB        | 0.00176639625384
     U_0_013.CA_reg       | 0.00176639625384
    U_0_014.CWR_pulse     | 0.00176639625384
    U_0_034.CWR_pulse     | 0.00176639625384
    U_0_004.CWR_pulse     | 0.00176639625384
      U_0_010.CCSB        | 0.00176639625384
      U_0_025.CCSB        | 0.00176639625384
      U_0_015.CCSB        | 0.00176639625384
      U_0_034.CCSB        | 0.00176639625384
     U_0_024.CA_reg       | 0.00176639625384
      U_0_019.CCSB        | 0.00176639625384
     U_0_005.CA_reg       | 0.00176639625384
    U_0_025.CWR_pulse     | 0.00176639625384
      U_0_024.CCSB        | 0.00176639625384
     U_0_001.CA_reg       | 0.00176639625384
    U_0_012.CWR_pulse     | 0.00176639625384
      U_0_013.CCSB        | 0.00176639625384
    U_0_017.CWR_pulse     | 0.00176639625384
     U_0_025.CA_reg       | 0.00176639625384
    U_0_021.CWR_pulse     | 0.00176639625384
    U_0_000.CWR_pulse     | 0.00176639625384
    U_0_026.CWR_pulse     | 0.00176639625384
      U_0_001.CCSB        | 0.00176639625384
      U_0_018.CCSB        | 0.00176639625384
     U_0_027.CA_reg       | 0.00176639625384
    U_0_002.CWR_pulse     | 0.00176639625384
      U_0_006.CCSB        | 0.00176639625384
     U_0_000.CA_reg       | 0.00176639625384
     U_0_008.CA_reg       | 0.00176639625384
     U_0_029.CA_reg       | 0.00176639625384
    U_0_009.CWR_pulse     | 0.00176639625384
    U_0_033.CWR_pulse     | 0.00176639625384
    U_0_016.CWR_pulse     | 0.00176639625384
     U_0_021.CA_reg       | 0.00176639625384
      U_0_023.CCSB        | 0.00176639625384
     U_0_011.CA_reg       | 0.00176639625384
     U_0_019.CA_reg       | 0.00176639625384
     U_0_004.CA_reg       | 0.00176639625384
    U_0_022.CWR_pulse     | 0.00176639625384
      U_0_003.CCSB        | 0.00176639625384
    U_0_011.CWR_pulse     | 0.00176639625384
      U_0_029.CCSB        | 0.00176639625384
      U_0_007.CCSB        | 0.00176639625384
      U_0_026.CCSB        | 0.00176639625384
      U_0_009.CCSB        | 0.00176639625384
     U_0_014.CA_reg       | 0.00176639625384
     U_0_018.CA_reg       | 0.00176639625384
      U_0_002.CCSB        | 0.00176639625384
     U_0_017.CA_reg       | 0.00176639625384
      U_0_011.CCSB        | 0.00176639625384
      U_0_017.CCSB        | 0.00176639625384
      U_0_000.CCSB        | 0.00176639625384
    U_0_029.CWR_pulse     | 0.00176639625384
     U_0_009.CA_reg       | 0.00176639625384
      U_0_014.CCSB        | 0.00176639625384
    U_0_005.CWR_pulse     | 0.00176639625384
    U_0_019.CWR_pulse     | 0.00176639625384
      U_0_004.CCSB        | 0.00176639625384
    U_0_001.CWR_pulse     | 0.00176639625384
     U_0_026.CA_reg       | 0.00176639625384
    U_0_028.CWR_pulse     | 0.00176639625384
      U_0_027.CCSB        | 0.00176639625384
      U_0_008.CCSB        | 0.00176639625384
     U_0_015.CA_reg       | 0.00176639625384
    U_0_018.CWR_pulse     | 0.00176639625384
     U_0_023.CA_reg       | 0.00176639625384
      U_0_022.CCSB        | 0.00176639625384
     U_0_020.CA_reg       | 0.00176639625384
    U_0_020.CWR_pulse     | 0.00176639625384
    U_0_013.CWR_pulse     | 0.00176639625384
    U_0_007.CWR_pulse     | 0.00176639625384
      U_0_020.CCSB        | 0.00176639625384
     U_0_006.CA_reg       | 0.00176639625384
      U_0_028.CCSB        | 0.00176639625384
      U_0_033.CCSB        | 0.00176639625384
     U_0_012.CA_reg       | 0.00176639625384
      U_0_014.Reset       | 0.00176620939258
      U_0_033.Reset       | 0.00176620939258
      U_0_011.Reset       | 0.00176620939258
      U_0_019.Reset       | 0.00176620939258
      U_0_034.Reset       | 0.00176620939258
      U_0_025.Reset       | 0.00176620939258
      U_0_007.Reset       | 0.00176620939258
      U_0_024.Reset       | 0.00176620939258
      U_0_000.Reset       | 0.00176620939258
      U_0_001.Reset       | 0.00176620939258
      U_0_018.Reset       | 0.00176620939258
      U_0_002.Reset       | 0.00176620939258
      U_0_008.Reset       | 0.00176620939258
      U_0_022.Reset       | 0.00176620939258
      U_0_028.Reset       | 0.00176620939258
      U_0_012.Reset       | 0.00176620939258
      U_0_013.Reset       | 0.00176620939258
      U_0_021.Reset       | 0.00176620939258
      U_0_023.Reset       | 0.00176620939258
      U_0_026.Reset       | 0.00176620939258
      U_0_005.Reset       | 0.00176620939258
      U_0_010.Reset       | 0.00176620939258
      U_0_016.Reset       | 0.00176620939258
      U_0_009.Reset       | 0.00176620939258
      U_0_015.Reset       | 0.00176620939258
      U_0_003.Reset       | 0.00176620939258
      U_0_020.Reset       | 0.00176620939258
      U_0_017.Reset       | 0.00176620939258
      U_0_006.Reset       | 0.00176620939258
      U_0_029.Reset       | 0.00176620939258
      U_0_027.Reset       | 0.00176620939258
      U_0_004.Reset       | 0.00176620939258
   U_0_025.CA_reg_set     | 0.00175350282713
     U_0_029.RegInit      | 0.00175350282713
     U_0_014.RegInit      | 0.00175350282713
          CD_in           | 0.00175350282713
   U_0_029.CA_reg_set     | 0.00175350282713
   U_0_004.CA_reg_set     | 0.00175350282713
   U_0_023.CA_reg_set     | 0.00175350282713
   U_0_028.CA_reg_set     | 0.00175350282713
     U_0_033.RegInit      | 0.00175350282713
   U_0_014.CA_reg_set     | 0.00175350282713
     U_0_011.RegInit      | 0.00175350282713
           WRB            | 0.00175350282713
     U_0_000.RegInit      | 0.00175350282713
   U_0_012.CA_reg_set     | 0.00175350282713
   U_0_021.CA_reg_set     | 0.00175350282713
   U_0_007.CA_reg_set     | 0.00175350282713
   U_0_034.CA_reg_set     | 0.00175350282713
   U_0_009.CA_reg_set     | 0.00175350282713
       CPU_rd_dout        | 0.00175350282713
     U_0_025.RegInit      | 0.00175350282713
     U_0_027.RegInit      | 0.00175350282713
   U_0_015.CA_reg_set     | 0.00175350282713
   U_0_008.CA_reg_set     | 0.00175350282713
     U_0_017.RegInit      | 0.00175350282713
     U_0_021.RegInit      | 0.00175350282713
   U_0_013.CA_reg_set     | 0.00175350282713
     U_0_005.RegInit      | 0.00175350282713
     U_0_013.RegInit      | 0.00175350282713
   U_0_020.CA_reg_set     | 0.00175350282713
          Reset           | 0.00175350282713
           CSB            | 0.00175350282713
   U_0_018.CA_reg_set     | 0.00175350282713
   U_0_017.CA_reg_set     | 0.00175350282713
     U_0_015.RegInit      | 0.00175350282713
     U_0_020.RegInit      | 0.00175350282713
   U_0_003.CA_reg_set     | 0.00175350282713
     U_0_018.RegInit      | 0.00175350282713
   U_0_005.CA_reg_set     | 0.00175350282713
     U_0_034.RegInit      | 0.00175350282713
     U_0_003.RegInit      | 0.00175350282713
   U_0_027.CA_reg_set     | 0.00175350282713
   U_0_022.CA_reg_set     | 0.00175350282713
     U_0_026.RegInit      | 0.00175350282713
     U_0_008.RegInit      | 0.00175350282713
   U_0_002.CA_reg_set     | 0.00175350282713
           CA             | 0.00175350282713
     U_0_007.RegInit      | 0.00175350282713
   U_0_001.CA_reg_set     | 0.00175350282713
     U_0_004.RegInit      | 0.00175350282713
     U_0_019.RegInit      | 0.00175350282713
     U_0_010.RegInit      | 0.00175350282713
   U_0_033.CA_reg_set     | 0.00175350282713
     U_0_028.RegInit      | 0.00175350282713
     U_0_024.RegInit      | 0.00175350282713
      CPU_rd_grant        | 0.00175350282713
     U_0_006.RegInit      | 0.00175350282713
   U_0_016.CA_reg_set     | 0.00175350282713
     U_0_002.RegInit      | 0.00175350282713
   U_0_010.CA_reg_set     | 0.00175350282713
     U_0_012.RegInit      | 0.00175350282713
   U_0_000.CA_reg_set     | 0.00175350282713
         Clk_reg          | 0.00175350282713
     U_0_001.RegInit      | 0.00175350282713
   U_0_024.CA_reg_set     | 0.00175350282713
     U_0_022.RegInit      | 0.00175350282713
   U_0_019.CA_reg_set     | 0.00175350282713
   U_0_011.CA_reg_set     | 0.00175350282713
     U_0_009.RegInit      | 0.00175350282713
     U_0_016.RegInit      | 0.00175350282713
   U_0_006.CA_reg_set     | 0.00175350282713
     U_0_023.RegInit      | 0.00175350282713
   U_0_026.CA_reg_set     | 0.00175350282713
