// Seed: 323226369
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_2;
  generate
    assign id_4[-1==-1] = -1;
  endgenerate
  logic id_9;
  ;
  assign id_3 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_4,
      id_1,
      id_5,
      id_5,
      id_5
  );
  output logic [7:0] id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_6 = -1;
  assign id_4[-1&&1] = 1'h0;
endmodule
