`include "_includes/verilog_gate_lib.v"
`include "_includes/mem16x8.v"
`include "_includes/LFSR1.v"
`include "_includes/LFSR2.v"
`include "_includes/LFSR3.v"
`include "_includes/count5_beh.v"
`include "_includes/count5.v"
`include "_includes/counter4bit.v"
`include "_includes/add.v"
`include "_includes/add_beh.v"
`include "_includes/addsub.v"
`include "_includes/addsub_beh.v"