library verilog;
use verilog.vl_types.all;
entity rst_gen is
    port(
        HCLK            : in     vl_logic;
        pad_nRST        : in     vl_logic;
        ddrc_init_done  : in     vl_logic;
        watchdog_reset  : in     vl_logic;
        SYSRESETREQ     : in     vl_logic;
        DBGRESETn       : out    vl_logic;
        SYSRESETn       : out    vl_logic
    );
end rst_gen;
