// Seed: 726936798
module module_0 (
    module_0,
    id_1
);
  input wire id_2;
  output wire id_1;
  supply0 id_3;
  tri1 id_4;
  assign id_3 = 1;
  uwire id_5;
  uwire id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  wire id_13;
  tri0 id_14;
  always @(*) force id_9 = 1;
  assign id_13 = 1;
  assign id_9  = id_5 ? (!id_4) == id_14 - 1 : 1;
  assign id_12 = id_6;
  always @(0) begin : LABEL_0
    id_4 = id_10;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5[(1'h0)] = 1;
  wire id_10;
  initial id_3 = 1;
  module_0 modCall_1 (
      id_2,
      id_6
  );
endmodule
