###verilog HDL

 ##Basic Gates
  - [NOT]()
  - [OR]()
  - [AND]()
  - [X-OR]()
  - [X-NOR]()
##
