Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Mar 17 15:16:18 2022
| Host         : PF1K6K4W running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               9 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             115 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                      Enable Signal                     |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                        |                                                                |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/xtra_cteq_neopixel_0/U0/delay_low_cntr_n_0  |                                                                |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/xtra_cteq_neopixel_0/U0/delay_low_cntr_n_0  | design_1_i/xtra_cteq_neopixel_0/U0/delay_low_cntr[31]_i_1_n_0  |                8 |             23 |         2.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/xtra_cteq_neopixel_0/U0/delay_high_cntr_n_0 | design_1_i/xtra_cteq_neopixel_0/U0/delay_high_cntr[31]_i_1_n_0 |                8 |             28 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/xtra_cteq_neopixel_0/U0/bit_cntr_n_0        | design_1_i/xtra_cteq_neopixel_0/U0/bit_cntr[0]_i_1_n_0         |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/xtra_cteq_neopixel_0/U0/index_n_0           | design_1_i/xtra_cteq_neopixel_0/U0/index[31]_i_1_n_0           |                9 |             32 |         3.56 |
+-------------------------------------+--------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


