
Projekt4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b694  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  0800b868  0800b868  0000c868  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd04  0800bd04  0000d21c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bd04  0800bd04  0000cd04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bd0c  0800bd0c  0000d21c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd0c  0800bd0c  0000cd0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bd10  0800bd10  0000cd10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000021c  20000000  0800bd14  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c0  2000021c  0800bf30  0000d21c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005dc  0800bf30  0000d5dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d21c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001616b  00000000  00000000  0000d24c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fd3  00000000  00000000  000233b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001390  00000000  00000000  00026390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f39  00000000  00000000  00027720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002875e  00000000  00000000  00028659  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000195c4  00000000  00000000  00050db7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f9b19  00000000  00000000  0006a37b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00163e94  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066e8  00000000  00000000  00163ed8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0016a5c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000021c 	.word	0x2000021c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b84c 	.word	0x0800b84c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000220 	.word	0x20000220
 800020c:	0800b84c 	.word	0x0800b84c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <VOLTAGE_DIVIDER_Read_R_DOWM>:
 * @param[in/out] hvd : Voltage divider handle
 * @param[in] voltage : Output voltage of voltage divider in millivolts
 * @return Pull-down resistance in ohms. 
 */
float VOLTAGE_DIVIDER_Read_R_DOWM(VOLTAGE_DIVIDER_Handle_TypeDef* hvd, float voltage)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	ed87 0a00 	vstr	s0, [r7]
  if(voltage == 0.0f)
 800106c:	edd7 7a00 	vldr	s15, [r7]
 8001070:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001078:	d104      	bne.n	8001084 <VOLTAGE_DIVIDER_Read_R_DOWM+0x24>
    hvd->R_down = 0;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	f04f 0200 	mov.w	r2, #0
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	e017      	b.n	80010b4 <VOLTAGE_DIVIDER_Read_R_DOWM+0x54>
  else
    hvd->R_down = (hvd->R_up)/(hvd->Gain * hvd->PowerSupplyVoltage / voltage - 1.0f);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	edd3 6a00 	vldr	s13, [r3]
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	edd3 7a03 	vldr	s15, [r3, #12]
 8001096:	ee27 6a27 	vmul.f32	s12, s14, s15
 800109a:	ed97 7a00 	vldr	s14, [r7]
 800109e:	eec6 7a07 	vdiv.f32	s15, s12, s14
 80010a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80010a6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80010aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	edc3 7a01 	vstr	s15, [r3, #4]
  return hvd->R_down;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	ee07 3a90 	vmov	s15, r3
}
 80010bc:	eeb0 0a67 	vmov.f32	s0, s15
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
	...

080010cc <lcd_send_cmd>:

//#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup
#define SLAVE_ADDRESS_LCD (0x27 << 1)  // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af02      	add	r7, sp, #8
 80010d2:	4603      	mov	r3, r0
 80010d4:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	f023 030f 	bic.w	r3, r3, #15
 80010dc:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	011b      	lsls	r3, r3, #4
 80010e2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80010e4:	7bfb      	ldrb	r3, [r7, #15]
 80010e6:	f043 030c 	orr.w	r3, r3, #12
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80010ee:	7bfb      	ldrb	r3, [r7, #15]
 80010f0:	f043 0308 	orr.w	r3, r3, #8
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 80010f8:	7bbb      	ldrb	r3, [r7, #14]
 80010fa:	f043 030c 	orr.w	r3, r3, #12
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8001102:	7bbb      	ldrb	r3, [r7, #14]
 8001104:	f043 0308 	orr.w	r3, r3, #8
 8001108:	b2db      	uxtb	r3, r3
 800110a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c4, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800110c:	f107 0208 	add.w	r2, r7, #8
 8001110:	2364      	movs	r3, #100	@ 0x64
 8001112:	9300      	str	r3, [sp, #0]
 8001114:	2304      	movs	r3, #4
 8001116:	214e      	movs	r1, #78	@ 0x4e
 8001118:	4803      	ldr	r0, [pc, #12]	@ (8001128 <lcd_send_cmd+0x5c>)
 800111a:	f002 fdc7 	bl	8003cac <HAL_I2C_Master_Transmit>
}
 800111e:	bf00      	nop
 8001120:	3710      	adds	r7, #16
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	2000031c 	.word	0x2000031c

0800112c <lcd_send_data>:

void lcd_send_data (char data)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af02      	add	r7, sp, #8
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001136:	79fb      	ldrb	r3, [r7, #7]
 8001138:	f023 030f 	bic.w	r3, r3, #15
 800113c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	011b      	lsls	r3, r3, #4
 8001142:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8001144:	7bfb      	ldrb	r3, [r7, #15]
 8001146:	f043 030d 	orr.w	r3, r3, #13
 800114a:	b2db      	uxtb	r3, r3
 800114c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 800114e:	7bfb      	ldrb	r3, [r7, #15]
 8001150:	f043 0309 	orr.w	r3, r3, #9
 8001154:	b2db      	uxtb	r3, r3
 8001156:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8001158:	7bbb      	ldrb	r3, [r7, #14]
 800115a:	f043 030d 	orr.w	r3, r3, #13
 800115e:	b2db      	uxtb	r3, r3
 8001160:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8001162:	7bbb      	ldrb	r3, [r7, #14]
 8001164:	f043 0309 	orr.w	r3, r3, #9
 8001168:	b2db      	uxtb	r3, r3
 800116a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c4, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800116c:	f107 0208 	add.w	r2, r7, #8
 8001170:	2364      	movs	r3, #100	@ 0x64
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	2304      	movs	r3, #4
 8001176:	214e      	movs	r1, #78	@ 0x4e
 8001178:	4803      	ldr	r0, [pc, #12]	@ (8001188 <lcd_send_data+0x5c>)
 800117a:	f002 fd97 	bl	8003cac <HAL_I2C_Master_Transmit>
}
 800117e:	bf00      	nop
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	2000031c 	.word	0x2000031c

0800118c <lcd_clear>:

void lcd_clear (void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 8001192:	2080      	movs	r0, #128	@ 0x80
 8001194:	f7ff ff9a 	bl	80010cc <lcd_send_cmd>
	for (int i=0; i<70; i++)
 8001198:	2300      	movs	r3, #0
 800119a:	607b      	str	r3, [r7, #4]
 800119c:	e005      	b.n	80011aa <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 800119e:	2020      	movs	r0, #32
 80011a0:	f7ff ffc4 	bl	800112c <lcd_send_data>
	for (int i=0; i<70; i++)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	3301      	adds	r3, #1
 80011a8:	607b      	str	r3, [r7, #4]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2b45      	cmp	r3, #69	@ 0x45
 80011ae:	ddf6      	ble.n	800119e <lcd_clear+0x12>
	}
	lcd_put_cur(0, 0); //Dopisane ustawienie kursora na 0,0
 80011b0:	2100      	movs	r1, #0
 80011b2:	2000      	movs	r0, #0
 80011b4:	f000 f804 	bl	80011c0 <lcd_put_cur>
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
    switch (row)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d003      	beq.n	80011d8 <lcd_put_cur+0x18>
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d005      	beq.n	80011e2 <lcd_put_cur+0x22>
 80011d6:	e009      	b.n	80011ec <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011de:	603b      	str	r3, [r7, #0]
            break;
 80011e0:	e004      	b.n	80011ec <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80011e8:	603b      	str	r3, [r7, #0]
            break;
 80011ea:	bf00      	nop
    }

    lcd_send_cmd (col);
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff ff6b 	bl	80010cc <lcd_send_cmd>
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <lcd_init>:


void lcd_init (void)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001202:	2032      	movs	r0, #50	@ 0x32
 8001204:	f001 fba6 	bl	8002954 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001208:	2030      	movs	r0, #48	@ 0x30
 800120a:	f7ff ff5f 	bl	80010cc <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 800120e:	2005      	movs	r0, #5
 8001210:	f001 fba0 	bl	8002954 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001214:	2030      	movs	r0, #48	@ 0x30
 8001216:	f7ff ff59 	bl	80010cc <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 800121a:	2001      	movs	r0, #1
 800121c:	f001 fb9a 	bl	8002954 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001220:	2030      	movs	r0, #48	@ 0x30
 8001222:	f7ff ff53 	bl	80010cc <lcd_send_cmd>
	HAL_Delay(10);
 8001226:	200a      	movs	r0, #10
 8001228:	f001 fb94 	bl	8002954 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 800122c:	2020      	movs	r0, #32
 800122e:	f7ff ff4d 	bl	80010cc <lcd_send_cmd>
	HAL_Delay(10);
 8001232:	200a      	movs	r0, #10
 8001234:	f001 fb8e 	bl	8002954 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001238:	2028      	movs	r0, #40	@ 0x28
 800123a:	f7ff ff47 	bl	80010cc <lcd_send_cmd>
	HAL_Delay(1);
 800123e:	2001      	movs	r0, #1
 8001240:	f001 fb88 	bl	8002954 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001244:	2008      	movs	r0, #8
 8001246:	f7ff ff41 	bl	80010cc <lcd_send_cmd>
	HAL_Delay(1);
 800124a:	2001      	movs	r0, #1
 800124c:	f001 fb82 	bl	8002954 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001250:	2001      	movs	r0, #1
 8001252:	f7ff ff3b 	bl	80010cc <lcd_send_cmd>
	HAL_Delay(1);
 8001256:	2001      	movs	r0, #1
 8001258:	f001 fb7c 	bl	8002954 <HAL_Delay>
	HAL_Delay(1);
 800125c:	2001      	movs	r0, #1
 800125e:	f001 fb79 	bl	8002954 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001262:	2006      	movs	r0, #6
 8001264:	f7ff ff32 	bl	80010cc <lcd_send_cmd>
	HAL_Delay(1);
 8001268:	2001      	movs	r0, #1
 800126a:	f001 fb73 	bl	8002954 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 800126e:	200c      	movs	r0, #12
 8001270:	f7ff ff2c 	bl	80010cc <lcd_send_cmd>
}
 8001274:	bf00      	nop
 8001276:	bd80      	pop	{r7, pc}

08001278 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
	while (*str)
 8001280:	e006      	b.n	8001290 <lcd_send_string+0x18>
	{
		lcd_send_data (*str++);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	1c5a      	adds	r2, r3, #1
 8001286:	607a      	str	r2, [r7, #4]
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff ff4e 	bl	800112c <lcd_send_data>
	while (*str)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d1f4      	bne.n	8001282 <lcd_send_string+0xa>
	}
}
 8001298:	bf00      	nop
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
	...

080012a4 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Funkcja - naciskanie przycisku
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == GPIO_PIN_2)
 80012ae:	88fb      	ldrh	r3, [r7, #6]
 80012b0:	2b04      	cmp	r3, #4
 80012b2:	d11b      	bne.n	80012ec <HAL_GPIO_EXTI_Callback+0x48>
    {
        uint32_t current_time = HAL_GetTick();
 80012b4:	f001 fb42 	bl	800293c <HAL_GetTick>
 80012b8:	60f8      	str	r0, [r7, #12]

        if(current_time - last_press_time > debounce_delay)
 80012ba:	4b0e      	ldr	r3, [pc, #56]	@ (80012f4 <HAL_GPIO_EXTI_Callback+0x50>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	22c8      	movs	r2, #200	@ 0xc8
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d911      	bls.n	80012ec <HAL_GPIO_EXTI_Callback+0x48>
        {
            state = !state;
 80012c8:	4b0b      	ldr	r3, [pc, #44]	@ (80012f8 <HAL_GPIO_EXTI_Callback+0x54>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	bf14      	ite	ne
 80012d0:	2301      	movne	r3, #1
 80012d2:	2300      	moveq	r3, #0
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	f083 0301 	eor.w	r3, r3, #1
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	f003 0301 	and.w	r3, r3, #1
 80012e0:	b2da      	uxtb	r2, r3
 80012e2:	4b05      	ldr	r3, [pc, #20]	@ (80012f8 <HAL_GPIO_EXTI_Callback+0x54>)
 80012e4:	701a      	strb	r2, [r3, #0]
            last_press_time = current_time;
 80012e6:	4a03      	ldr	r2, [pc, #12]	@ (80012f4 <HAL_GPIO_EXTI_Callback+0x50>)
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	6013      	str	r3, [r2, #0]
        }
    }
}
 80012ec:	bf00      	nop
 80012ee:	3710      	adds	r7, #16
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	20000478 	.word	0x20000478
 80012f8:	20000475 	.word	0x20000475

080012fc <SetHeaterPWM>:

// Funkcja - stawianie sygnau PWM na grzace
void SetHeaterPWM(float power_percent)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	ed87 0a01 	vstr	s0, [r7, #4]
    if (power_percent < 0.0f) power_percent = 0.0f;
 8001306:	edd7 7a01 	vldr	s15, [r7, #4]
 800130a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800130e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001312:	d502      	bpl.n	800131a <SetHeaterPWM+0x1e>
 8001314:	f04f 0300 	mov.w	r3, #0
 8001318:	607b      	str	r3, [r7, #4]
    if (power_percent > 100.0f) power_percent = 100.0f;
 800131a:	edd7 7a01 	vldr	s15, [r7, #4]
 800131e:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800136c <SetHeaterPWM+0x70>
 8001322:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132a:	dd01      	ble.n	8001330 <SetHeaterPWM+0x34>
 800132c:	4b10      	ldr	r3, [pc, #64]	@ (8001370 <SetHeaterPWM+0x74>)
 800132e:	607b      	str	r3, [r7, #4]

    uint32_t pwm = (uint32_t)((power_percent / 100.0f) * htim2.Init.Period);
 8001330:	edd7 7a01 	vldr	s15, [r7, #4]
 8001334:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 800136c <SetHeaterPWM+0x70>
 8001338:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800133c:	4b0d      	ldr	r3, [pc, #52]	@ (8001374 <SetHeaterPWM+0x78>)
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	ee07 3a90 	vmov	s15, r3
 8001344:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001348:	ee67 7a27 	vmul.f32	s15, s14, s15
 800134c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001350:	ee17 3a90 	vmov	r3, s15
 8001354:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, pwm);
 8001356:	4b07      	ldr	r3, [pc, #28]	@ (8001374 <SetHeaterPWM+0x78>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	68fa      	ldr	r2, [r7, #12]
 800135c:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800135e:	bf00      	nop
 8001360:	3714      	adds	r7, #20
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	42c80000 	.word	0x42c80000
 8001370:	42c80000 	.word	0x42c80000
 8001374:	20000370 	.word	0x20000370

08001378 <UART_ReadSetTemperature>:

// Funkcja - sczytywanie warttoci zadanej z terminala
void UART_ReadSetTemperature(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b08c      	sub	sp, #48	@ 0x30
 800137c:	af00      	add	r7, sp, #0
    if (HAL_UART_Receive(&huart3, &uart_rx_char, 1, 0) == HAL_OK)
 800137e:	2300      	movs	r3, #0
 8001380:	2201      	movs	r2, #1
 8001382:	4931      	ldr	r1, [pc, #196]	@ (8001448 <UART_ReadSetTemperature+0xd0>)
 8001384:	4831      	ldr	r0, [pc, #196]	@ (800144c <UART_ReadSetTemperature+0xd4>)
 8001386:	f005 f81a 	bl	80063be <HAL_UART_Receive>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d156      	bne.n	800143e <UART_ReadSetTemperature+0xc6>
    {
        HAL_UART_Transmit(&huart3, &uart_rx_char, 1, 10);
 8001390:	230a      	movs	r3, #10
 8001392:	2201      	movs	r2, #1
 8001394:	492c      	ldr	r1, [pc, #176]	@ (8001448 <UART_ReadSetTemperature+0xd0>)
 8001396:	482d      	ldr	r0, [pc, #180]	@ (800144c <UART_ReadSetTemperature+0xd4>)
 8001398:	f004 ff88 	bl	80062ac <HAL_UART_Transmit>

        if (!(uart_rx_char >= '0' && uart_rx_char <= '9') &&
 800139c:	4b2a      	ldr	r3, [pc, #168]	@ (8001448 <UART_ReadSetTemperature+0xd0>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	2b2f      	cmp	r3, #47	@ 0x2f
 80013a2:	d903      	bls.n	80013ac <UART_ReadSetTemperature+0x34>
 80013a4:	4b28      	ldr	r3, [pc, #160]	@ (8001448 <UART_ReadSetTemperature+0xd0>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	2b39      	cmp	r3, #57	@ 0x39
 80013aa:	d939      	bls.n	8001420 <UART_ReadSetTemperature+0xa8>
            uart_rx_char != '.' &&
 80013ac:	4b26      	ldr	r3, [pc, #152]	@ (8001448 <UART_ReadSetTemperature+0xd0>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
        if (!(uart_rx_char >= '0' && uart_rx_char <= '9') &&
 80013b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80013b2:	d035      	beq.n	8001420 <UART_ReadSetTemperature+0xa8>
            uart_rx_char != '-')
 80013b4:	4b24      	ldr	r3, [pc, #144]	@ (8001448 <UART_ReadSetTemperature+0xd0>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
            uart_rx_char != '.' &&
 80013b8:	2b2d      	cmp	r3, #45	@ 0x2d
 80013ba:	d031      	beq.n	8001420 <UART_ReadSetTemperature+0xa8>
        {
            uart_rx_buf[uart_rx_idx] = '\0';
 80013bc:	4b24      	ldr	r3, [pc, #144]	@ (8001450 <UART_ReadSetTemperature+0xd8>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	461a      	mov	r2, r3
 80013c2:	4b24      	ldr	r3, [pc, #144]	@ (8001454 <UART_ReadSetTemperature+0xdc>)
 80013c4:	2100      	movs	r1, #0
 80013c6:	5499      	strb	r1, [r3, r2]

            if (uart_rx_idx > 0)
 80013c8:	4b21      	ldr	r3, [pc, #132]	@ (8001450 <UART_ReadSetTemperature+0xd8>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d023      	beq.n	8001418 <UART_ReadSetTemperature+0xa0>
            {
                float temp = atof(uart_rx_buf);
 80013d0:	4820      	ldr	r0, [pc, #128]	@ (8001454 <UART_ReadSetTemperature+0xdc>)
 80013d2:	f006 f959 	bl	8007688 <atof>
 80013d6:	ec53 2b10 	vmov	r2, r3, d0
 80013da:	4610      	mov	r0, r2
 80013dc:	4619      	mov	r1, r3
 80013de:	f7ff fc23 	bl	8000c28 <__aeabi_d2f>
 80013e2:	4603      	mov	r3, r0
 80013e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                temp_zadana_terminal = temp;
 80013e6:	4a1c      	ldr	r2, [pc, #112]	@ (8001458 <UART_ReadSetTemperature+0xe0>)
 80013e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013ea:	6013      	str	r3, [r2, #0]

                char msg[40];
                sprintf(msg, "\r\nOK: T_zad = %.2f\r\n", temp_zadana_terminal);
 80013ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001458 <UART_ReadSetTemperature+0xe0>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff f8c9 	bl	8000588 <__aeabi_f2d>
 80013f6:	4602      	mov	r2, r0
 80013f8:	460b      	mov	r3, r1
 80013fa:	1d38      	adds	r0, r7, #4
 80013fc:	4917      	ldr	r1, [pc, #92]	@ (800145c <UART_ReadSetTemperature+0xe4>)
 80013fe:	f007 fc6f 	bl	8008ce0 <siprintf>
                HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 100);
 8001402:	1d3b      	adds	r3, r7, #4
 8001404:	4618      	mov	r0, r3
 8001406:	f7fe ff53 	bl	80002b0 <strlen>
 800140a:	4603      	mov	r3, r0
 800140c:	b29a      	uxth	r2, r3
 800140e:	1d39      	adds	r1, r7, #4
 8001410:	2364      	movs	r3, #100	@ 0x64
 8001412:	480e      	ldr	r0, [pc, #56]	@ (800144c <UART_ReadSetTemperature+0xd4>)
 8001414:	f004 ff4a 	bl	80062ac <HAL_UART_Transmit>
            }

            uart_rx_idx = 0;
 8001418:	4b0d      	ldr	r3, [pc, #52]	@ (8001450 <UART_ReadSetTemperature+0xd8>)
 800141a:	2200      	movs	r2, #0
 800141c:	701a      	strb	r2, [r3, #0]
            {
                uart_rx_buf[uart_rx_idx++] = uart_rx_char;
            }
        }
    }
}
 800141e:	e00e      	b.n	800143e <UART_ReadSetTemperature+0xc6>
            if (uart_rx_idx < sizeof(uart_rx_buf) - 1)
 8001420:	4b0b      	ldr	r3, [pc, #44]	@ (8001450 <UART_ReadSetTemperature+0xd8>)
 8001422:	781b      	ldrb	r3, [r3, #0]
 8001424:	2b0e      	cmp	r3, #14
 8001426:	d80a      	bhi.n	800143e <UART_ReadSetTemperature+0xc6>
                uart_rx_buf[uart_rx_idx++] = uart_rx_char;
 8001428:	4b09      	ldr	r3, [pc, #36]	@ (8001450 <UART_ReadSetTemperature+0xd8>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	1c5a      	adds	r2, r3, #1
 800142e:	b2d1      	uxtb	r1, r2
 8001430:	4a07      	ldr	r2, [pc, #28]	@ (8001450 <UART_ReadSetTemperature+0xd8>)
 8001432:	7011      	strb	r1, [r2, #0]
 8001434:	461a      	mov	r2, r3
 8001436:	4b04      	ldr	r3, [pc, #16]	@ (8001448 <UART_ReadSetTemperature+0xd0>)
 8001438:	7819      	ldrb	r1, [r3, #0]
 800143a:	4b06      	ldr	r3, [pc, #24]	@ (8001454 <UART_ReadSetTemperature+0xdc>)
 800143c:	5499      	strb	r1, [r3, r2]
}
 800143e:	bf00      	nop
 8001440:	3730      	adds	r7, #48	@ 0x30
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	20000460 	.word	0x20000460
 800144c:	200003bc 	.word	0x200003bc
 8001450:	20000474 	.word	0x20000474
 8001454:	20000464 	.word	0x20000464
 8001458:	20000000 	.word	0x20000000
 800145c:	0800b868 	.word	0x0800b868

08001460 <PID_Compute>:

// Funkcja - regulator PID
float PID_Compute(PID_t *pid, float setpoint, float measured)
{
 8001460:	b480      	push	{r7}
 8001462:	b087      	sub	sp, #28
 8001464:	af00      	add	r7, sp, #0
 8001466:	60f8      	str	r0, [r7, #12]
 8001468:	ed87 0a02 	vstr	s0, [r7, #8]
 800146c:	edc7 0a01 	vstr	s1, [r7, #4]
    float error = setpoint - measured;
 8001470:	ed97 7a02 	vldr	s14, [r7, #8]
 8001474:	edd7 7a01 	vldr	s15, [r7, #4]
 8001478:	ee77 7a67 	vsub.f32	s15, s14, s15
 800147c:	edc7 7a04 	vstr	s15, [r7, #16]

    pid->integral += error;
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	ed93 7a04 	vldr	s14, [r3, #16]
 8001486:	edd7 7a04 	vldr	s15, [r7, #16]
 800148a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	edc3 7a04 	vstr	s15, [r3, #16]

    if (pid->integral > 200.0f) pid->integral = 200.0f;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	edd3 7a04 	vldr	s15, [r3, #16]
 800149a:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001558 <PID_Compute+0xf8>
 800149e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014a6:	dd02      	ble.n	80014ae <PID_Compute+0x4e>
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	4a2c      	ldr	r2, [pc, #176]	@ (800155c <PID_Compute+0xfc>)
 80014ac:	611a      	str	r2, [r3, #16]
    if (pid->integral < -200.0f) pid->integral = -200.0f;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	edd3 7a04 	vldr	s15, [r3, #16]
 80014b4:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001560 <PID_Compute+0x100>
 80014b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c0:	d502      	bpl.n	80014c8 <PID_Compute+0x68>
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	4a27      	ldr	r2, [pc, #156]	@ (8001564 <PID_Compute+0x104>)
 80014c6:	611a      	str	r2, [r3, #16]

    float output =
        pid->Kp * error +
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	ed93 7a00 	vldr	s14, [r3]
 80014ce:	edd7 7a04 	vldr	s15, [r7, #16]
 80014d2:	ee27 7a27 	vmul.f32	s14, s14, s15
        pid->Ki * pid->integral +
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	edd3 6a01 	vldr	s13, [r3, #4]
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	edd3 7a04 	vldr	s15, [r3, #16]
 80014e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
        pid->Kp * error +
 80014e6:	ee37 7a27 	vadd.f32	s14, s14, s15
        pid->Kd * (error - pid->prev_error);
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	edd3 6a02 	vldr	s13, [r3, #8]
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	edd3 7a03 	vldr	s15, [r3, #12]
 80014f6:	ed97 6a04 	vldr	s12, [r7, #16]
 80014fa:	ee76 7a67 	vsub.f32	s15, s12, s15
 80014fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float output =
 8001502:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001506:	edc7 7a05 	vstr	s15, [r7, #20]

    pid->prev_error = error;
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	693a      	ldr	r2, [r7, #16]
 800150e:	60da      	str	r2, [r3, #12]

    if (output > pid->out_max) output = pid->out_max;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	edd3 7a06 	vldr	s15, [r3, #24]
 8001516:	ed97 7a05 	vldr	s14, [r7, #20]
 800151a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800151e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001522:	dd02      	ble.n	800152a <PID_Compute+0xca>
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	617b      	str	r3, [r7, #20]
    if (output < pid->out_min) output = pid->out_min;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001530:	ed97 7a05 	vldr	s14, [r7, #20]
 8001534:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153c:	d502      	bpl.n	8001544 <PID_Compute+0xe4>
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	695b      	ldr	r3, [r3, #20]
 8001542:	617b      	str	r3, [r7, #20]

    return output;
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	ee07 3a90 	vmov	s15, r3
}
 800154a:	eeb0 0a67 	vmov.f32	s0, s15
 800154e:	371c      	adds	r7, #28
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr
 8001558:	43480000 	.word	0x43480000
 800155c:	43480000 	.word	0x43480000
 8001560:	c3480000 	.word	0xc3480000
 8001564:	c3480000 	.word	0xc3480000

08001568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001568:	b5b0      	push	{r4, r5, r7, lr}
 800156a:	b0a2      	sub	sp, #136	@ 0x88
 800156c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800156e:	f001 f994 	bl	800289a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001572:	f000 fa35 	bl	80019e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001576:	f000 fc49 	bl	8001e0c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800157a:	f000 fc17 	bl	8001dac <MX_USART3_UART_Init>
  MX_I2C1_Init();
 800157e:	f000 fb3b 	bl	8001bf8 <MX_I2C1_Init>
  MX_I2C4_Init();
 8001582:	f000 fb79 	bl	8001c78 <MX_I2C4_Init>
  MX_ADC1_Init();
 8001586:	f000 fa93 	bl	8001ab0 <MX_ADC1_Init>
  MX_TIM2_Init();
 800158a:	f000 fbb5 	bl	8001cf8 <MX_TIM2_Init>
  MX_ADC2_Init();
 800158e:	f000 fae1 	bl	8001b54 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  lcd_init ();
 8001592:	f7ff fe34 	bl	80011fe <lcd_init>
  lcd_send_string ("PROJEKT");
 8001596:	48b6      	ldr	r0, [pc, #728]	@ (8001870 <main+0x308>)
 8001598:	f7ff fe6e 	bl	8001278 <lcd_send_string>
  HAL_Delay(100);
 800159c:	2064      	movs	r0, #100	@ 0x64
 800159e:	f001 f9d9 	bl	8002954 <HAL_Delay>
  lcd_put_cur(1, 0);
 80015a2:	2100      	movs	r1, #0
 80015a4:	2001      	movs	r0, #1
 80015a6:	f7ff fe0b 	bl	80011c0 <lcd_put_cur>
  lcd_send_string("I2C4-LCD");
 80015aa:	48b2      	ldr	r0, [pc, #712]	@ (8001874 <main+0x30c>)
 80015ac:	f7ff fe64 	bl	8001278 <lcd_send_string>
  HAL_Delay(1000);
 80015b0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015b4:	f001 f9ce 	bl	8002954 <HAL_Delay>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80015b8:	210c      	movs	r1, #12
 80015ba:	48af      	ldr	r0, [pc, #700]	@ (8001878 <main+0x310>)
 80015bc:	f004 f862 	bl	8005684 <HAL_TIM_PWM_Start>

  bool button_prev_state = 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  uint32_t temp_zadana_enkoder;
  uint32_t pot1_mV = 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	67bb      	str	r3, [r7, #120]	@ 0x78
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Aktualny czas
	  uint32_t now = HAL_GetTick();
 80015ca:	f001 f9b7 	bl	800293c <HAL_GetTick>
 80015ce:	6738      	str	r0, [r7, #112]	@ 0x70

	  // Odczyt z potencjometru
	  HAL_ADC_Start(&hadc2);
 80015d0:	48aa      	ldr	r0, [pc, #680]	@ (800187c <main+0x314>)
 80015d2:	f001 fa27 	bl	8002a24 <HAL_ADC_Start>
	  if(HAL_ADC_PollForConversion(&hadc2, ADC2_TIMEOUT) == HAL_OK)
 80015d6:	210a      	movs	r1, #10
 80015d8:	48a8      	ldr	r0, [pc, #672]	@ (800187c <main+0x314>)
 80015da:	f001 fb25 	bl	8002c28 <HAL_ADC_PollForConversion>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d11b      	bne.n	800161c <main+0xb4>
	  {
	      pot1_mV = ADC_REG2VOLTAGE(HAL_ADC_GetValue(&hadc2));
 80015e4:	48a5      	ldr	r0, [pc, #660]	@ (800187c <main+0x314>)
 80015e6:	f001 fcba 	bl	8002f5e <HAL_ADC_GetValue>
 80015ea:	ee07 0a90 	vmov	s15, r0
 80015ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015f2:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 8001880 <main+0x318>
 80015f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015fa:	ed9f 7aa2 	vldr	s14, [pc, #648]	@ 8001884 <main+0x31c>
 80015fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001602:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 8001888 <main+0x320>
 8001606:	ee77 7a87 	vadd.f32	s15, s15, s14
 800160a:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 800188c <main+0x324>
 800160e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001612:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001616:	ee17 3a90 	vmov	r3, s15
 800161a:	67bb      	str	r3, [r7, #120]	@ 0x78
	  }
	  HAL_ADC_Stop(&hadc2);
 800161c:	4897      	ldr	r0, [pc, #604]	@ (800187c <main+0x314>)
 800161e:	f001 facf 	bl	8002bc0 <HAL_ADC_Stop>

	  // Odczyt z terminala
	  UART_ReadSetTemperature();
 8001622:	f7ff fea9 	bl	8001378 <UART_ReadSetTemperature>

	  // Odczyt stanu przycisku
	  if(state)
 8001626:	4b9a      	ldr	r3, [pc, #616]	@ (8001890 <main+0x328>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d014      	beq.n	8001658 <main+0xf0>
	  {
	      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_SET);
 800162e:	2201      	movs	r2, #1
 8001630:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001634:	4897      	ldr	r0, [pc, #604]	@ (8001894 <main+0x32c>)
 8001636:	f002 fa6b 	bl	8003b10 <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);
 800163a:	2200      	movs	r2, #0
 800163c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001640:	4895      	ldr	r0, [pc, #596]	@ (8001898 <main+0x330>)
 8001642:	f002 fa65 	bl	8003b10 <HAL_GPIO_WritePin>
	      temp_zadana = temp_zadana_enkoder;
 8001646:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001648:	ee07 3a90 	vmov	s15, r3
 800164c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001650:	4b92      	ldr	r3, [pc, #584]	@ (800189c <main+0x334>)
 8001652:	edc3 7a00 	vstr	s15, [r3]
 8001656:	e00f      	b.n	8001678 <main+0x110>
	  }
	  else
	  {
	      HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
 8001658:	2200      	movs	r2, #0
 800165a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800165e:	488d      	ldr	r0, [pc, #564]	@ (8001894 <main+0x32c>)
 8001660:	f002 fa56 	bl	8003b10 <HAL_GPIO_WritePin>
	      HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);
 8001664:	2201      	movs	r2, #1
 8001666:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800166a:	488b      	ldr	r0, [pc, #556]	@ (8001898 <main+0x330>)
 800166c:	f002 fa50 	bl	8003b10 <HAL_GPIO_WritePin>
	      temp_zadana = temp_zadana_terminal;
 8001670:	4b8b      	ldr	r3, [pc, #556]	@ (80018a0 <main+0x338>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a89      	ldr	r2, [pc, #548]	@ (800189c <main+0x334>)
 8001676:	6013      	str	r3, [r2, #0]
	  }

	  // Odczyt temperatury oraz usrednainie
	  if (now - last_adc_time >= 10)
 8001678:	4b8a      	ldr	r3, [pc, #552]	@ (80018a4 <main+0x33c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800167e:	1ad3      	subs	r3, r2, r3
 8001680:	2b09      	cmp	r3, #9
 8001682:	d956      	bls.n	8001732 <main+0x1ca>
	  {
		  last_adc_time = now;
 8001684:	4a87      	ldr	r2, [pc, #540]	@ (80018a4 <main+0x33c>)
 8001686:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001688:	6013      	str	r3, [r2, #0]
		  HAL_ADC_Start(&hadc1);
 800168a:	4887      	ldr	r0, [pc, #540]	@ (80018a8 <main+0x340>)
 800168c:	f001 f9ca 	bl	8002a24 <HAL_ADC_Start>
	  	  if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 8001690:	210a      	movs	r1, #10
 8001692:	4885      	ldr	r0, [pc, #532]	@ (80018a8 <main+0x340>)
 8001694:	f001 fac8 	bl	8002c28 <HAL_ADC_PollForConversion>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d149      	bne.n	8001732 <main+0x1ca>
	  	  {
	  		  sen1_mV = ADC_REG2VOLTAGE(HAL_ADC_GetValue(&hadc1));
 800169e:	4882      	ldr	r0, [pc, #520]	@ (80018a8 <main+0x340>)
 80016a0:	f001 fc5d 	bl	8002f5e <HAL_ADC_GetValue>
 80016a4:	ee07 0a90 	vmov	s15, r0
 80016a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016ac:	eddf 6a74 	vldr	s13, [pc, #464]	@ 8001880 <main+0x318>
 80016b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016b4:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8001884 <main+0x31c>
 80016b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016bc:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8001888 <main+0x320>
 80016c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016c4:	ed9f 7a71 	vldr	s14, [pc, #452]	@ 800188c <main+0x324>
 80016c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016d0:	ee17 2a90 	vmov	r2, s15
 80016d4:	4b75      	ldr	r3, [pc, #468]	@ (80018ac <main+0x344>)
 80016d6:	601a      	str	r2, [r3, #0]
	  	      float temp_now = NTC_Beta_ReadTemperature_degC(&hntc1_beta, sen1_mV);
 80016d8:	4b74      	ldr	r3, [pc, #464]	@ (80018ac <main+0x344>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4619      	mov	r1, r3
 80016de:	4874      	ldr	r0, [pc, #464]	@ (80018b0 <main+0x348>)
 80016e0:	f000 fd16 	bl	8002110 <NTC_Beta_ReadTemperature_degC>
 80016e4:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
	  	      temp_sum += temp_now;
 80016e8:	4b72      	ldr	r3, [pc, #456]	@ (80018b4 <main+0x34c>)
 80016ea:	ed93 7a00 	vldr	s14, [r3]
 80016ee:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80016f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016f6:	4b6f      	ldr	r3, [pc, #444]	@ (80018b4 <main+0x34c>)
 80016f8:	edc3 7a00 	vstr	s15, [r3]
	  	      temp_count++;
 80016fc:	4b6e      	ldr	r3, [pc, #440]	@ (80018b8 <main+0x350>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	3301      	adds	r3, #1
 8001702:	b2da      	uxtb	r2, r3
 8001704:	4b6c      	ldr	r3, [pc, #432]	@ (80018b8 <main+0x350>)
 8001706:	701a      	strb	r2, [r3, #0]

	  	      if (temp_count >= TEMP_SAMPLES)
 8001708:	4b6b      	ldr	r3, [pc, #428]	@ (80018b8 <main+0x350>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	2b63      	cmp	r3, #99	@ 0x63
 800170e:	d910      	bls.n	8001732 <main+0x1ca>
	  	      {
	  	    	  temperatura = temp_sum / TEMP_SAMPLES;
 8001710:	4b68      	ldr	r3, [pc, #416]	@ (80018b4 <main+0x34c>)
 8001712:	ed93 7a00 	vldr	s14, [r3]
 8001716:	eddf 6a69 	vldr	s13, [pc, #420]	@ 80018bc <main+0x354>
 800171a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800171e:	4b68      	ldr	r3, [pc, #416]	@ (80018c0 <main+0x358>)
 8001720:	edc3 7a00 	vstr	s15, [r3]
	  	          temp_sum = 0.0f;
 8001724:	4b63      	ldr	r3, [pc, #396]	@ (80018b4 <main+0x34c>)
 8001726:	f04f 0200 	mov.w	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
	  	          temp_count = 0;
 800172c:	4b62      	ldr	r3, [pc, #392]	@ (80018b8 <main+0x350>)
 800172e:	2200      	movs	r2, #0
 8001730:	701a      	strb	r2, [r3, #0]
	  	      }
	  	  }
	  }

	  // Wyswietlanie danych na LCD i w terminalu
	  if (now - last_lcd_time >= 1000)
 8001732:	4b64      	ldr	r3, [pc, #400]	@ (80018c4 <main+0x35c>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800173e:	d34b      	bcc.n	80017d8 <main+0x270>
	  {
		  last_lcd_time = now;
 8001740:	4a60      	ldr	r2, [pc, #384]	@ (80018c4 <main+0x35c>)
 8001742:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001744:	6013      	str	r3, [r2, #0]
		  char text[32];

	  	  lcd_clear();
 8001746:	f7ff fd21 	bl	800118c <lcd_clear>
	  	  lcd_put_cur(0, 0);
 800174a:	2100      	movs	r1, #0
 800174c:	2000      	movs	r0, #0
 800174e:	f7ff fd37 	bl	80011c0 <lcd_put_cur>
	  	  sprintf(text, "Temp: %.2f C", temperatura);
 8001752:	4b5b      	ldr	r3, [pc, #364]	@ (80018c0 <main+0x358>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4618      	mov	r0, r3
 8001758:	f7fe ff16 	bl	8000588 <__aeabi_f2d>
 800175c:	4602      	mov	r2, r0
 800175e:	460b      	mov	r3, r1
 8001760:	1d38      	adds	r0, r7, #4
 8001762:	4959      	ldr	r1, [pc, #356]	@ (80018c8 <main+0x360>)
 8001764:	f007 fabc 	bl	8008ce0 <siprintf>
	  	  lcd_send_string(text);
 8001768:	1d3b      	adds	r3, r7, #4
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff fd84 	bl	8001278 <lcd_send_string>
	  	  lcd_put_cur(1, 0);
 8001770:	2100      	movs	r1, #0
 8001772:	2001      	movs	r0, #1
 8001774:	f7ff fd24 	bl	80011c0 <lcd_put_cur>
	  	  sprintf(text, "Zad:  %.2f C", temp_zadana);
 8001778:	4b48      	ldr	r3, [pc, #288]	@ (800189c <main+0x334>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4618      	mov	r0, r3
 800177e:	f7fe ff03 	bl	8000588 <__aeabi_f2d>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	1d38      	adds	r0, r7, #4
 8001788:	4950      	ldr	r1, [pc, #320]	@ (80018cc <main+0x364>)
 800178a:	f007 faa9 	bl	8008ce0 <siprintf>
	  	  lcd_send_string(text);
 800178e:	1d3b      	adds	r3, r7, #4
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff fd71 	bl	8001278 <lcd_send_string>

	  	  sprintf(text, "%.2f; %.2f\r\n", temperatura, temp_zadana);
 8001796:	4b4a      	ldr	r3, [pc, #296]	@ (80018c0 <main+0x358>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4618      	mov	r0, r3
 800179c:	f7fe fef4 	bl	8000588 <__aeabi_f2d>
 80017a0:	4604      	mov	r4, r0
 80017a2:	460d      	mov	r5, r1
 80017a4:	4b3d      	ldr	r3, [pc, #244]	@ (800189c <main+0x334>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7fe feed 	bl	8000588 <__aeabi_f2d>
 80017ae:	4602      	mov	r2, r0
 80017b0:	460b      	mov	r3, r1
 80017b2:	1d38      	adds	r0, r7, #4
 80017b4:	e9cd 2300 	strd	r2, r3, [sp]
 80017b8:	4622      	mov	r2, r4
 80017ba:	462b      	mov	r3, r5
 80017bc:	4944      	ldr	r1, [pc, #272]	@ (80018d0 <main+0x368>)
 80017be:	f007 fa8f 	bl	8008ce0 <siprintf>
	  	  HAL_UART_Transmit(&huart3, (uint8_t*)text, strlen(text), 100);
 80017c2:	1d3b      	adds	r3, r7, #4
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7fe fd73 	bl	80002b0 <strlen>
 80017ca:	4603      	mov	r3, r0
 80017cc:	b29a      	uxth	r2, r3
 80017ce:	1d39      	adds	r1, r7, #4
 80017d0:	2364      	movs	r3, #100	@ 0x64
 80017d2:	4840      	ldr	r0, [pc, #256]	@ (80018d4 <main+0x36c>)
 80017d4:	f004 fd6a 	bl	80062ac <HAL_UART_Transmit>
	  }

	  // PID
	  static uint32_t last_pid_time = 0;

	  if (now - last_pid_time >= 1000)
 80017d8:	4b3f      	ldr	r3, [pc, #252]	@ (80018d8 <main+0x370>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80017e4:	d31b      	bcc.n	800181e <main+0x2b6>
	  {
		  last_pid_time = now;
 80017e6:	4a3c      	ldr	r2, [pc, #240]	@ (80018d8 <main+0x370>)
 80017e8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80017ea:	6013      	str	r3, [r2, #0]
	  	  heater_power = PID_Compute(&pid, temp_zadana, temperatura);
 80017ec:	4b2b      	ldr	r3, [pc, #172]	@ (800189c <main+0x334>)
 80017ee:	edd3 7a00 	vldr	s15, [r3]
 80017f2:	4b33      	ldr	r3, [pc, #204]	@ (80018c0 <main+0x358>)
 80017f4:	ed93 7a00 	vldr	s14, [r3]
 80017f8:	eef0 0a47 	vmov.f32	s1, s14
 80017fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001800:	4836      	ldr	r0, [pc, #216]	@ (80018dc <main+0x374>)
 8001802:	f7ff fe2d 	bl	8001460 <PID_Compute>
 8001806:	eef0 7a40 	vmov.f32	s15, s0
 800180a:	4b35      	ldr	r3, [pc, #212]	@ (80018e0 <main+0x378>)
 800180c:	edc3 7a00 	vstr	s15, [r3]
	  	  SetHeaterPWM(heater_power);
 8001810:	4b33      	ldr	r3, [pc, #204]	@ (80018e0 <main+0x378>)
 8001812:	edd3 7a00 	vldr	s15, [r3]
 8001816:	eeb0 0a67 	vmov.f32	s0, s15
 800181a:	f7ff fd6f 	bl	80012fc <SetHeaterPWM>
	  }

	  // Awaryjne wyczenie
	  if (temperatura > temp_zadana + 5.0f)
 800181e:	4b1f      	ldr	r3, [pc, #124]	@ (800189c <main+0x334>)
 8001820:	edd3 7a00 	vldr	s15, [r3]
 8001824:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001828:	ee37 7a87 	vadd.f32	s14, s15, s14
 800182c:	4b24      	ldr	r3, [pc, #144]	@ (80018c0 <main+0x358>)
 800182e:	edd3 7a00 	vldr	s15, [r3]
 8001832:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183a:	d503      	bpl.n	8001844 <main+0x2dc>
	  {
		  SetHeaterPWM(0);
 800183c:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 8001888 <main+0x320>
 8001840:	f7ff fd5c 	bl	80012fc <SetHeaterPWM>
	  }

	  // Wentylator
	  if (temperatura > temp_zadana + 10.0f)
 8001844:	4b15      	ldr	r3, [pc, #84]	@ (800189c <main+0x334>)
 8001846:	edd3 7a00 	vldr	s15, [r3]
 800184a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800184e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001852:	4b1b      	ldr	r3, [pc, #108]	@ (80018c0 <main+0x358>)
 8001854:	edd3 7a00 	vldr	s15, [r3]
 8001858:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800185c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001860:	d542      	bpl.n	80018e8 <main+0x380>
	  {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001862:	2201      	movs	r2, #1
 8001864:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001868:	481e      	ldr	r0, [pc, #120]	@ (80018e4 <main+0x37c>)
 800186a:	f002 f951 	bl	8003b10 <HAL_GPIO_WritePin>
 800186e:	e041      	b.n	80018f4 <main+0x38c>
 8001870:	0800b880 	.word	0x0800b880
 8001874:	0800b888 	.word	0x0800b888
 8001878:	20000370 	.word	0x20000370
 800187c:	20000280 	.word	0x20000280
 8001880:	457ff000 	.word	0x457ff000
 8001884:	40533333 	.word	0x40533333
 8001888:	00000000 	.word	0x00000000
 800188c:	447a0000 	.word	0x447a0000
 8001890:	20000475 	.word	0x20000475
 8001894:	40021400 	.word	0x40021400
 8001898:	40021000 	.word	0x40021000
 800189c:	20000004 	.word	0x20000004
 80018a0:	20000000 	.word	0x20000000
 80018a4:	20000444 	.word	0x20000444
 80018a8:	20000238 	.word	0x20000238
 80018ac:	2000045c 	.word	0x2000045c
 80018b0:	20000034 	.word	0x20000034
 80018b4:	20000450 	.word	0x20000450
 80018b8:	20000454 	.word	0x20000454
 80018bc:	42c80000 	.word	0x42c80000
 80018c0:	2000044c 	.word	0x2000044c
 80018c4:	20000448 	.word	0x20000448
 80018c8:	0800b894 	.word	0x0800b894
 80018cc:	0800b8a4 	.word	0x0800b8a4
 80018d0:	0800b8b4 	.word	0x0800b8b4
 80018d4:	200003bc 	.word	0x200003bc
 80018d8:	20000484 	.word	0x20000484
 80018dc:	20000008 	.word	0x20000008
 80018e0:	20000458 	.word	0x20000458
 80018e4:	40020400 	.word	0x40020400
	  }
	  else
	  {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80018e8:	2200      	movs	r2, #0
 80018ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018ee:	4834      	ldr	r0, [pc, #208]	@ (80019c0 <main+0x458>)
 80018f0:	f002 f90e 	bl	8003b10 <HAL_GPIO_WritePin>
	  }

	  // Dioda kontrolna
	  if ((temperatura - temp_zadana) < 2.0f && (temperatura - temp_zadana) > -2.0f)
 80018f4:	4b33      	ldr	r3, [pc, #204]	@ (80019c4 <main+0x45c>)
 80018f6:	ed93 7a00 	vldr	s14, [r3]
 80018fa:	4b33      	ldr	r3, [pc, #204]	@ (80019c8 <main+0x460>)
 80018fc:	edd3 7a00 	vldr	s15, [r3]
 8001900:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001904:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001908:	eef4 7ac7 	vcmpe.f32	s15, s14
 800190c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001910:	d515      	bpl.n	800193e <main+0x3d6>
 8001912:	4b2c      	ldr	r3, [pc, #176]	@ (80019c4 <main+0x45c>)
 8001914:	ed93 7a00 	vldr	s14, [r3]
 8001918:	4b2b      	ldr	r3, [pc, #172]	@ (80019c8 <main+0x460>)
 800191a:	edd3 7a00 	vldr	s15, [r3]
 800191e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001922:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8001926:	eef4 7ac7 	vcmpe.f32	s15, s14
 800192a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800192e:	dd06      	ble.n	800193e <main+0x3d6>
	  {
		  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 8001930:	2201      	movs	r2, #1
 8001932:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001936:	4825      	ldr	r0, [pc, #148]	@ (80019cc <main+0x464>)
 8001938:	f002 f8ea 	bl	8003b10 <HAL_GPIO_WritePin>
 800193c:	e005      	b.n	800194a <main+0x3e2>
	  }
	  else
	  {
		  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 800193e:	2200      	movs	r2, #0
 8001940:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001944:	4821      	ldr	r0, [pc, #132]	@ (80019cc <main+0x464>)
 8001946:	f002 f8e3 	bl	8003b10 <HAL_GPIO_WritePin>
	  }

	  // Temperatura zadana z enkodera
	  if(pot1_mV < 100) pot1_mV = 100;
 800194a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800194c:	2b63      	cmp	r3, #99	@ 0x63
 800194e:	d801      	bhi.n	8001954 <main+0x3ec>
 8001950:	2364      	movs	r3, #100	@ 0x64
 8001952:	67bb      	str	r3, [r7, #120]	@ 0x78
	  if(pot1_mV > 3200) pot1_mV = 3200;
 8001954:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001956:	f5b3 6f48 	cmp.w	r3, #3200	@ 0xc80
 800195a:	d902      	bls.n	8001962 <main+0x3fa>
 800195c:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 8001960:	67bb      	str	r3, [r7, #120]	@ 0x78
	  int temp_nowa = 20 + (pot1_mV - 100) * (220 - 20) / (3200 - 100);
 8001962:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001964:	22c8      	movs	r2, #200	@ 0xc8
 8001966:	fb03 f202 	mul.w	r2, r3, r2
 800196a:	4b19      	ldr	r3, [pc, #100]	@ (80019d0 <main+0x468>)
 800196c:	4413      	add	r3, r2
 800196e:	089b      	lsrs	r3, r3, #2
 8001970:	4a18      	ldr	r2, [pc, #96]	@ (80019d4 <main+0x46c>)
 8001972:	fba2 2303 	umull	r2, r3, r2, r3
 8001976:	09db      	lsrs	r3, r3, #7
 8001978:	3314      	adds	r3, #20
 800197a:	66bb      	str	r3, [r7, #104]	@ 0x68
	  int diff = abs(temp_nowa - temp_stabilna);
 800197c:	4b16      	ldr	r3, [pc, #88]	@ (80019d8 <main+0x470>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	2b00      	cmp	r3, #0
 8001986:	bfb8      	it	lt
 8001988:	425b      	neglt	r3, r3
 800198a:	667b      	str	r3, [r7, #100]	@ 0x64

	  if (diff > 10)
 800198c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800198e:	2b0a      	cmp	r3, #10
 8001990:	dd06      	ble.n	80019a0 <main+0x438>
	  {
	  	  temp_stabilna = temp_nowa;
 8001992:	4a11      	ldr	r2, [pc, #68]	@ (80019d8 <main+0x470>)
 8001994:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001996:	6013      	str	r3, [r2, #0]
	  	  last_big_change_time = now;
 8001998:	4a10      	ldr	r2, [pc, #64]	@ (80019dc <main+0x474>)
 800199a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800199c:	6013      	str	r3, [r2, #0]
 800199e:	e00a      	b.n	80019b6 <main+0x44e>
	  }
	  else
	  {
		  if ((now - last_big_change_time) <= 3000)
 80019a0:	4b0e      	ldr	r3, [pc, #56]	@ (80019dc <main+0x474>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80019a6:	1ad3      	subs	r3, r2, r3
 80019a8:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d802      	bhi.n	80019b6 <main+0x44e>
	  	  {
		      temp_stabilna = temp_nowa;
 80019b0:	4a09      	ldr	r2, [pc, #36]	@ (80019d8 <main+0x470>)
 80019b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80019b4:	6013      	str	r3, [r2, #0]
	  	  }
	  }
	  temp_zadana_enkoder = temp_stabilna;
 80019b6:	4b08      	ldr	r3, [pc, #32]	@ (80019d8 <main+0x470>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
  {
 80019bc:	e605      	b.n	80015ca <main+0x62>
 80019be:	bf00      	nop
 80019c0:	40020400 	.word	0x40020400
 80019c4:	2000044c 	.word	0x2000044c
 80019c8:	20000004 	.word	0x20000004
 80019cc:	40021000 	.word	0x40021000
 80019d0:	ffffb1e0 	.word	0xffffb1e0
 80019d4:	2a4802a5 	.word	0x2a4802a5
 80019d8:	2000047c 	.word	0x2000047c
 80019dc:	20000480 	.word	0x20000480

080019e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b094      	sub	sp, #80	@ 0x50
 80019e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019e6:	f107 0320 	add.w	r3, r7, #32
 80019ea:	2230      	movs	r2, #48	@ 0x30
 80019ec:	2100      	movs	r1, #0
 80019ee:	4618      	mov	r0, r3
 80019f0:	f007 f9db 	bl	8008daa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019f4:	f107 030c 	add.w	r3, r7, #12
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	60da      	str	r2, [r3, #12]
 8001a02:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001a04:	f002 fd1c 	bl	8004440 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a08:	4b27      	ldr	r3, [pc, #156]	@ (8001aa8 <SystemClock_Config+0xc8>)
 8001a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a0c:	4a26      	ldr	r2, [pc, #152]	@ (8001aa8 <SystemClock_Config+0xc8>)
 8001a0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a12:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a14:	4b24      	ldr	r3, [pc, #144]	@ (8001aa8 <SystemClock_Config+0xc8>)
 8001a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a1c:	60bb      	str	r3, [r7, #8]
 8001a1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001a20:	4b22      	ldr	r3, [pc, #136]	@ (8001aac <SystemClock_Config+0xcc>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001a28:	4a20      	ldr	r2, [pc, #128]	@ (8001aac <SystemClock_Config+0xcc>)
 8001a2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a2e:	6013      	str	r3, [r2, #0]
 8001a30:	4b1e      	ldr	r3, [pc, #120]	@ (8001aac <SystemClock_Config+0xcc>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a38:	607b      	str	r3, [r7, #4]
 8001a3a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001a40:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001a44:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a46:	2302      	movs	r3, #2
 8001a48:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a4a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001a50:	2304      	movs	r3, #4
 8001a52:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001a54:	2348      	movs	r3, #72	@ 0x48
 8001a56:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a58:	2302      	movs	r3, #2
 8001a5a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a60:	f107 0320 	add.w	r3, r7, #32
 8001a64:	4618      	mov	r0, r3
 8001a66:	f002 fcfb 	bl	8004460 <HAL_RCC_OscConfig>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a70:	f000 fb48 	bl	8002104 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a74:	230f      	movs	r3, #15
 8001a76:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a84:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a86:	2300      	movs	r3, #0
 8001a88:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a8a:	f107 030c 	add.w	r3, r7, #12
 8001a8e:	2102      	movs	r1, #2
 8001a90:	4618      	mov	r0, r3
 8001a92:	f002 ff89 	bl	80049a8 <HAL_RCC_ClockConfig>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001a9c:	f000 fb32 	bl	8002104 <Error_Handler>
  }
}
 8001aa0:	bf00      	nop
 8001aa2:	3750      	adds	r7, #80	@ 0x50
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40023800 	.word	0x40023800
 8001aac:	40007000 	.word	0x40007000

08001ab0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ab6:	463b      	mov	r3, r7
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ac2:	4b21      	ldr	r3, [pc, #132]	@ (8001b48 <MX_ADC1_Init+0x98>)
 8001ac4:	4a21      	ldr	r2, [pc, #132]	@ (8001b4c <MX_ADC1_Init+0x9c>)
 8001ac6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001ac8:	4b1f      	ldr	r3, [pc, #124]	@ (8001b48 <MX_ADC1_Init+0x98>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ace:	4b1e      	ldr	r3, [pc, #120]	@ (8001b48 <MX_ADC1_Init+0x98>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ad4:	4b1c      	ldr	r3, [pc, #112]	@ (8001b48 <MX_ADC1_Init+0x98>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001ada:	4b1b      	ldr	r3, [pc, #108]	@ (8001b48 <MX_ADC1_Init+0x98>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ae0:	4b19      	ldr	r3, [pc, #100]	@ (8001b48 <MX_ADC1_Init+0x98>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ae8:	4b17      	ldr	r3, [pc, #92]	@ (8001b48 <MX_ADC1_Init+0x98>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001aee:	4b16      	ldr	r3, [pc, #88]	@ (8001b48 <MX_ADC1_Init+0x98>)
 8001af0:	4a17      	ldr	r2, [pc, #92]	@ (8001b50 <MX_ADC1_Init+0xa0>)
 8001af2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001af4:	4b14      	ldr	r3, [pc, #80]	@ (8001b48 <MX_ADC1_Init+0x98>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001afa:	4b13      	ldr	r3, [pc, #76]	@ (8001b48 <MX_ADC1_Init+0x98>)
 8001afc:	2201      	movs	r2, #1
 8001afe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001b00:	4b11      	ldr	r3, [pc, #68]	@ (8001b48 <MX_ADC1_Init+0x98>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b08:	4b0f      	ldr	r3, [pc, #60]	@ (8001b48 <MX_ADC1_Init+0x98>)
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b0e:	480e      	ldr	r0, [pc, #56]	@ (8001b48 <MX_ADC1_Init+0x98>)
 8001b10:	f000 ff44 	bl	800299c <HAL_ADC_Init>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001b1a:	f000 faf3 	bl	8002104 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b22:	2301      	movs	r3, #1
 8001b24:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001b26:	2300      	movs	r3, #0
 8001b28:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b2a:	463b      	mov	r3, r7
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4806      	ldr	r0, [pc, #24]	@ (8001b48 <MX_ADC1_Init+0x98>)
 8001b30:	f001 fa40 	bl	8002fb4 <HAL_ADC_ConfigChannel>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001b3a:	f000 fae3 	bl	8002104 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b3e:	bf00      	nop
 8001b40:	3710      	adds	r7, #16
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	20000238 	.word	0x20000238
 8001b4c:	40012000 	.word	0x40012000
 8001b50:	0f000001 	.word	0x0f000001

08001b54 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b5a:	463b      	mov	r3, r7
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001b66:	4b21      	ldr	r3, [pc, #132]	@ (8001bec <MX_ADC2_Init+0x98>)
 8001b68:	4a21      	ldr	r2, [pc, #132]	@ (8001bf0 <MX_ADC2_Init+0x9c>)
 8001b6a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001b6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001bec <MX_ADC2_Init+0x98>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001b72:	4b1e      	ldr	r3, [pc, #120]	@ (8001bec <MX_ADC2_Init+0x98>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b78:	4b1c      	ldr	r3, [pc, #112]	@ (8001bec <MX_ADC2_Init+0x98>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001b7e:	4b1b      	ldr	r3, [pc, #108]	@ (8001bec <MX_ADC2_Init+0x98>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001b84:	4b19      	ldr	r3, [pc, #100]	@ (8001bec <MX_ADC2_Init+0x98>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b8c:	4b17      	ldr	r3, [pc, #92]	@ (8001bec <MX_ADC2_Init+0x98>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b92:	4b16      	ldr	r3, [pc, #88]	@ (8001bec <MX_ADC2_Init+0x98>)
 8001b94:	4a17      	ldr	r2, [pc, #92]	@ (8001bf4 <MX_ADC2_Init+0xa0>)
 8001b96:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b98:	4b14      	ldr	r3, [pc, #80]	@ (8001bec <MX_ADC2_Init+0x98>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001b9e:	4b13      	ldr	r3, [pc, #76]	@ (8001bec <MX_ADC2_Init+0x98>)
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001ba4:	4b11      	ldr	r3, [pc, #68]	@ (8001bec <MX_ADC2_Init+0x98>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001bac:	4b0f      	ldr	r3, [pc, #60]	@ (8001bec <MX_ADC2_Init+0x98>)
 8001bae:	2201      	movs	r2, #1
 8001bb0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001bb2:	480e      	ldr	r0, [pc, #56]	@ (8001bec <MX_ADC2_Init+0x98>)
 8001bb4:	f000 fef2 	bl	800299c <HAL_ADC_Init>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8001bbe:	f000 faa1 	bl	8002104 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001bc2:	2306      	movs	r3, #6
 8001bc4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001bce:	463b      	mov	r3, r7
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	4806      	ldr	r0, [pc, #24]	@ (8001bec <MX_ADC2_Init+0x98>)
 8001bd4:	f001 f9ee 	bl	8002fb4 <HAL_ADC_ConfigChannel>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001bde:	f000 fa91 	bl	8002104 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001be2:	bf00      	nop
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	20000280 	.word	0x20000280
 8001bf0:	40012100 	.word	0x40012100
 8001bf4:	0f000001 	.word	0x0f000001

08001bf8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bfc:	4b1b      	ldr	r3, [pc, #108]	@ (8001c6c <MX_I2C1_Init+0x74>)
 8001bfe:	4a1c      	ldr	r2, [pc, #112]	@ (8001c70 <MX_I2C1_Init+0x78>)
 8001c00:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 8001c02:	4b1a      	ldr	r3, [pc, #104]	@ (8001c6c <MX_I2C1_Init+0x74>)
 8001c04:	4a1b      	ldr	r2, [pc, #108]	@ (8001c74 <MX_I2C1_Init+0x7c>)
 8001c06:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001c08:	4b18      	ldr	r3, [pc, #96]	@ (8001c6c <MX_I2C1_Init+0x74>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c0e:	4b17      	ldr	r3, [pc, #92]	@ (8001c6c <MX_I2C1_Init+0x74>)
 8001c10:	2201      	movs	r2, #1
 8001c12:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c14:	4b15      	ldr	r3, [pc, #84]	@ (8001c6c <MX_I2C1_Init+0x74>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001c1a:	4b14      	ldr	r3, [pc, #80]	@ (8001c6c <MX_I2C1_Init+0x74>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c20:	4b12      	ldr	r3, [pc, #72]	@ (8001c6c <MX_I2C1_Init+0x74>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c26:	4b11      	ldr	r3, [pc, #68]	@ (8001c6c <MX_I2C1_Init+0x74>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c6c <MX_I2C1_Init+0x74>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c32:	480e      	ldr	r0, [pc, #56]	@ (8001c6c <MX_I2C1_Init+0x74>)
 8001c34:	f001 ff9e 	bl	8003b74 <HAL_I2C_Init>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001c3e:	f000 fa61 	bl	8002104 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c42:	2100      	movs	r1, #0
 8001c44:	4809      	ldr	r0, [pc, #36]	@ (8001c6c <MX_I2C1_Init+0x74>)
 8001c46:	f002 fb63 	bl	8004310 <HAL_I2CEx_ConfigAnalogFilter>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001c50:	f000 fa58 	bl	8002104 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001c54:	2100      	movs	r1, #0
 8001c56:	4805      	ldr	r0, [pc, #20]	@ (8001c6c <MX_I2C1_Init+0x74>)
 8001c58:	f002 fba5 	bl	80043a6 <HAL_I2CEx_ConfigDigitalFilter>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001c62:	f000 fa4f 	bl	8002104 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	200002c8 	.word	0x200002c8
 8001c70:	40005400 	.word	0x40005400
 8001c74:	00808cd2 	.word	0x00808cd2

08001c78 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8001c7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cec <MX_I2C4_Init+0x74>)
 8001c7e:	4a1c      	ldr	r2, [pc, #112]	@ (8001cf0 <MX_I2C4_Init+0x78>)
 8001c80:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00808CD2;
 8001c82:	4b1a      	ldr	r3, [pc, #104]	@ (8001cec <MX_I2C4_Init+0x74>)
 8001c84:	4a1b      	ldr	r2, [pc, #108]	@ (8001cf4 <MX_I2C4_Init+0x7c>)
 8001c86:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001c88:	4b18      	ldr	r3, [pc, #96]	@ (8001cec <MX_I2C4_Init+0x74>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c8e:	4b17      	ldr	r3, [pc, #92]	@ (8001cec <MX_I2C4_Init+0x74>)
 8001c90:	2201      	movs	r2, #1
 8001c92:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c94:	4b15      	ldr	r3, [pc, #84]	@ (8001cec <MX_I2C4_Init+0x74>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8001c9a:	4b14      	ldr	r3, [pc, #80]	@ (8001cec <MX_I2C4_Init+0x74>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001ca0:	4b12      	ldr	r3, [pc, #72]	@ (8001cec <MX_I2C4_Init+0x74>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ca6:	4b11      	ldr	r3, [pc, #68]	@ (8001cec <MX_I2C4_Init+0x74>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cac:	4b0f      	ldr	r3, [pc, #60]	@ (8001cec <MX_I2C4_Init+0x74>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001cb2:	480e      	ldr	r0, [pc, #56]	@ (8001cec <MX_I2C4_Init+0x74>)
 8001cb4:	f001 ff5e 	bl	8003b74 <HAL_I2C_Init>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8001cbe:	f000 fa21 	bl	8002104 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	4809      	ldr	r0, [pc, #36]	@ (8001cec <MX_I2C4_Init+0x74>)
 8001cc6:	f002 fb23 	bl	8004310 <HAL_I2CEx_ConfigAnalogFilter>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8001cd0:	f000 fa18 	bl	8002104 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	4805      	ldr	r0, [pc, #20]	@ (8001cec <MX_I2C4_Init+0x74>)
 8001cd8:	f002 fb65 	bl	80043a6 <HAL_I2CEx_ConfigDigitalFilter>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d001      	beq.n	8001ce6 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8001ce2:	f000 fa0f 	bl	8002104 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	2000031c 	.word	0x2000031c
 8001cf0:	40006000 	.word	0x40006000
 8001cf4:	00808cd2 	.word	0x00808cd2

08001cf8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08a      	sub	sp, #40	@ 0x28
 8001cfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cfe:	f107 031c 	add.w	r3, r7, #28
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]
 8001d08:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d0a:	463b      	mov	r3, r7
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	605a      	str	r2, [r3, #4]
 8001d12:	609a      	str	r2, [r3, #8]
 8001d14:	60da      	str	r2, [r3, #12]
 8001d16:	611a      	str	r2, [r3, #16]
 8001d18:	615a      	str	r2, [r3, #20]
 8001d1a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d1c:	4b22      	ldr	r3, [pc, #136]	@ (8001da8 <MX_TIM2_Init+0xb0>)
 8001d1e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d22:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001d24:	4b20      	ldr	r3, [pc, #128]	@ (8001da8 <MX_TIM2_Init+0xb0>)
 8001d26:	2247      	movs	r2, #71	@ 0x47
 8001d28:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d2a:	4b1f      	ldr	r3, [pc, #124]	@ (8001da8 <MX_TIM2_Init+0xb0>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1999;
 8001d30:	4b1d      	ldr	r3, [pc, #116]	@ (8001da8 <MX_TIM2_Init+0xb0>)
 8001d32:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001d36:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d38:	4b1b      	ldr	r3, [pc, #108]	@ (8001da8 <MX_TIM2_Init+0xb0>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001da8 <MX_TIM2_Init+0xb0>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001d44:	4818      	ldr	r0, [pc, #96]	@ (8001da8 <MX_TIM2_Init+0xb0>)
 8001d46:	f003 fc45 	bl	80055d4 <HAL_TIM_PWM_Init>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001d50:	f000 f9d8 	bl	8002104 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d54:	2300      	movs	r3, #0
 8001d56:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d5c:	f107 031c 	add.w	r3, r7, #28
 8001d60:	4619      	mov	r1, r3
 8001d62:	4811      	ldr	r0, [pc, #68]	@ (8001da8 <MX_TIM2_Init+0xb0>)
 8001d64:	f004 f9c6 	bl	80060f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001d6e:	f000 f9c9 	bl	8002104 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d72:	2360      	movs	r3, #96	@ 0x60
 8001d74:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 499;
 8001d76:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8001d7a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d80:	2300      	movs	r3, #0
 8001d82:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d84:	463b      	mov	r3, r7
 8001d86:	220c      	movs	r2, #12
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4807      	ldr	r0, [pc, #28]	@ (8001da8 <MX_TIM2_Init+0xb0>)
 8001d8c:	f003 fd74 	bl	8005878 <HAL_TIM_PWM_ConfigChannel>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8001d96:	f000 f9b5 	bl	8002104 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001d9a:	4803      	ldr	r0, [pc, #12]	@ (8001da8 <MX_TIM2_Init+0xb0>)
 8001d9c:	f000 fb88 	bl	80024b0 <HAL_TIM_MspPostInit>

}
 8001da0:	bf00      	nop
 8001da2:	3728      	adds	r7, #40	@ 0x28
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20000370 	.word	0x20000370

08001dac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001db0:	4b14      	ldr	r3, [pc, #80]	@ (8001e04 <MX_USART3_UART_Init+0x58>)
 8001db2:	4a15      	ldr	r2, [pc, #84]	@ (8001e08 <MX_USART3_UART_Init+0x5c>)
 8001db4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001db6:	4b13      	ldr	r3, [pc, #76]	@ (8001e04 <MX_USART3_UART_Init+0x58>)
 8001db8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001dbc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001dbe:	4b11      	ldr	r3, [pc, #68]	@ (8001e04 <MX_USART3_UART_Init+0x58>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001e04 <MX_USART3_UART_Init+0x58>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001dca:	4b0e      	ldr	r3, [pc, #56]	@ (8001e04 <MX_USART3_UART_Init+0x58>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e04 <MX_USART3_UART_Init+0x58>)
 8001dd2:	220c      	movs	r2, #12
 8001dd4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001e04 <MX_USART3_UART_Init+0x58>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ddc:	4b09      	ldr	r3, [pc, #36]	@ (8001e04 <MX_USART3_UART_Init+0x58>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001de2:	4b08      	ldr	r3, [pc, #32]	@ (8001e04 <MX_USART3_UART_Init+0x58>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001de8:	4b06      	ldr	r3, [pc, #24]	@ (8001e04 <MX_USART3_UART_Init+0x58>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001dee:	4805      	ldr	r0, [pc, #20]	@ (8001e04 <MX_USART3_UART_Init+0x58>)
 8001df0:	f004 fa0e 	bl	8006210 <HAL_UART_Init>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001dfa:	f000 f983 	bl	8002104 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001dfe:	bf00      	nop
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	200003bc 	.word	0x200003bc
 8001e08:	40004800 	.word	0x40004800

08001e0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b08e      	sub	sp, #56	@ 0x38
 8001e10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e16:	2200      	movs	r2, #0
 8001e18:	601a      	str	r2, [r3, #0]
 8001e1a:	605a      	str	r2, [r3, #4]
 8001e1c:	609a      	str	r2, [r3, #8]
 8001e1e:	60da      	str	r2, [r3, #12]
 8001e20:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e22:	4bb0      	ldr	r3, [pc, #704]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e26:	4aaf      	ldr	r2, [pc, #700]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001e28:	f043 0310 	orr.w	r3, r3, #16
 8001e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e2e:	4bad      	ldr	r3, [pc, #692]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	f003 0310 	and.w	r3, r3, #16
 8001e36:	623b      	str	r3, [r7, #32]
 8001e38:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e3a:	4baa      	ldr	r3, [pc, #680]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3e:	4aa9      	ldr	r2, [pc, #676]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001e40:	f043 0304 	orr.w	r3, r3, #4
 8001e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e46:	4ba7      	ldr	r3, [pc, #668]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4a:	f003 0304 	and.w	r3, r3, #4
 8001e4e:	61fb      	str	r3, [r7, #28]
 8001e50:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e52:	4ba4      	ldr	r3, [pc, #656]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e56:	4aa3      	ldr	r2, [pc, #652]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001e58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e5e:	4ba1      	ldr	r3, [pc, #644]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e66:	61bb      	str	r3, [r7, #24]
 8001e68:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e6a:	4b9e      	ldr	r3, [pc, #632]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6e:	4a9d      	ldr	r2, [pc, #628]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001e70:	f043 0301 	orr.w	r3, r3, #1
 8001e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e76:	4b9b      	ldr	r3, [pc, #620]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	617b      	str	r3, [r7, #20]
 8001e80:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e82:	4b98      	ldr	r3, [pc, #608]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e86:	4a97      	ldr	r2, [pc, #604]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001e88:	f043 0302 	orr.w	r3, r3, #2
 8001e8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e8e:	4b95      	ldr	r3, [pc, #596]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	613b      	str	r3, [r7, #16]
 8001e98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e9a:	4b92      	ldr	r3, [pc, #584]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9e:	4a91      	ldr	r2, [pc, #580]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001ea0:	f043 0320 	orr.w	r3, r3, #32
 8001ea4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ea6:	4b8f      	ldr	r3, [pc, #572]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eaa:	f003 0320 	and.w	r3, r3, #32
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eb2:	4b8c      	ldr	r3, [pc, #560]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb6:	4a8b      	ldr	r2, [pc, #556]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001eb8:	f043 0308 	orr.w	r3, r3, #8
 8001ebc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ebe:	4b89      	ldr	r3, [pc, #548]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec2:	f003 0308 	and.w	r3, r3, #8
 8001ec6:	60bb      	str	r3, [r7, #8]
 8001ec8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001eca:	4b86      	ldr	r3, [pc, #536]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ece:	4a85      	ldr	r2, [pc, #532]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001ed0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ed4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ed6:	4b83      	ldr	r3, [pc, #524]	@ (80020e4 <MX_GPIO_Init+0x2d8>)
 8001ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ede:	607b      	str	r3, [r7, #4]
 8001ee0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_10|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f244 4181 	movw	r1, #17537	@ 0x4481
 8001ee8:	487f      	ldr	r0, [pc, #508]	@ (80020e8 <MX_GPIO_Init+0x2dc>)
 8001eea:	f001 fe11 	bl	8003b10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_RESET);
 8001eee:	2200      	movs	r2, #0
 8001ef0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ef4:	487d      	ldr	r0, [pc, #500]	@ (80020ec <MX_GPIO_Init+0x2e0>)
 8001ef6:	f001 fe0b 	bl	8003b10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9|GPIO_PIN_11, GPIO_PIN_RESET);
 8001efa:	2200      	movs	r2, #0
 8001efc:	f44f 6120 	mov.w	r1, #2560	@ 0xa00
 8001f00:	487b      	ldr	r0, [pc, #492]	@ (80020f0 <MX_GPIO_Init+0x2e4>)
 8001f02:	f001 fe05 	bl	8003b10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001f06:	2200      	movs	r2, #0
 8001f08:	2140      	movs	r1, #64	@ 0x40
 8001f0a:	487a      	ldr	r0, [pc, #488]	@ (80020f4 <MX_GPIO_Init+0x2e8>)
 8001f0c:	f001 fe00 	bl	8003b10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8001f10:	2200      	movs	r2, #0
 8001f12:	2180      	movs	r1, #128	@ 0x80
 8001f14:	4878      	ldr	r0, [pc, #480]	@ (80020f8 <MX_GPIO_Init+0x2ec>)
 8001f16:	f001 fdfb 	bl	8003b10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001f1a:	2304      	movs	r3, #4
 8001f1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f1e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	4870      	ldr	r0, [pc, #448]	@ (80020f0 <MX_GPIO_Init+0x2e4>)
 8001f30:	f001 fc42 	bl	80037b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001f34:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f3a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f40:	2300      	movs	r3, #0
 8001f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001f44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f48:	4619      	mov	r1, r3
 8001f4a:	486c      	ldr	r0, [pc, #432]	@ (80020fc <MX_GPIO_Init+0x2f0>)
 8001f4c:	f001 fc34 	bl	80037b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001f50:	2332      	movs	r3, #50	@ 0x32
 8001f52:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f54:	2302      	movs	r3, #2
 8001f56:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f60:	230b      	movs	r3, #11
 8001f62:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4864      	ldr	r0, [pc, #400]	@ (80020fc <MX_GPIO_Init+0x2f0>)
 8001f6c:	f001 fc24 	bl	80037b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001f70:	2386      	movs	r3, #134	@ 0x86
 8001f72:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f74:	2302      	movs	r3, #2
 8001f76:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f7c:	2303      	movs	r3, #3
 8001f7e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f80:	230b      	movs	r3, #11
 8001f82:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f88:	4619      	mov	r1, r3
 8001f8a:	485d      	ldr	r0, [pc, #372]	@ (8002100 <MX_GPIO_Init+0x2f4>)
 8001f8c:	f001 fc14 	bl	80037b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB10 LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_10|LD3_Pin|LD2_Pin;
 8001f90:	f244 4381 	movw	r3, #17537	@ 0x4481
 8001f94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f96:	2301      	movs	r3, #1
 8001f98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fa2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	484f      	ldr	r0, [pc, #316]	@ (80020e8 <MX_GPIO_Init+0x2dc>)
 8001faa:	f001 fc05 	bl	80037b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001fae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4849      	ldr	r0, [pc, #292]	@ (80020ec <MX_GPIO_Init+0x2e0>)
 8001fc8:	f001 fbf6 	bl	80037b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE9 PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8001fcc:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001fd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	4842      	ldr	r0, [pc, #264]	@ (80020f0 <MX_GPIO_Init+0x2e4>)
 8001fe6:	f001 fbe7 	bl	80037b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001fea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001ffc:	230b      	movs	r3, #11
 8001ffe:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002000:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002004:	4619      	mov	r1, r3
 8002006:	4838      	ldr	r0, [pc, #224]	@ (80020e8 <MX_GPIO_Init+0x2dc>)
 8002008:	f001 fbd6 	bl	80037b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800200c:	2340      	movs	r3, #64	@ 0x40
 800200e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002010:	2301      	movs	r3, #1
 8002012:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002014:	2300      	movs	r3, #0
 8002016:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002018:	2300      	movs	r3, #0
 800201a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800201c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002020:	4619      	mov	r1, r3
 8002022:	4834      	ldr	r0, [pc, #208]	@ (80020f4 <MX_GPIO_Init+0x2e8>)
 8002024:	f001 fbc8 	bl	80037b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002028:	2380      	movs	r3, #128	@ 0x80
 800202a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800202c:	2300      	movs	r3, #0
 800202e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002030:	2300      	movs	r3, #0
 8002032:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002034:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002038:	4619      	mov	r1, r3
 800203a:	482e      	ldr	r0, [pc, #184]	@ (80020f4 <MX_GPIO_Init+0x2e8>)
 800203c:	f001 fbbc 	bl	80037b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002040:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002044:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002046:	2302      	movs	r3, #2
 8002048:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204a:	2300      	movs	r3, #0
 800204c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800204e:	2303      	movs	r3, #3
 8002050:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002052:	230a      	movs	r3, #10
 8002054:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002056:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800205a:	4619      	mov	r1, r3
 800205c:	4828      	ldr	r0, [pc, #160]	@ (8002100 <MX_GPIO_Init+0x2f4>)
 800205e:	f001 fbab 	bl	80037b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002062:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002066:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002068:	2300      	movs	r3, #0
 800206a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206c:	2300      	movs	r3, #0
 800206e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002070:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002074:	4619      	mov	r1, r3
 8002076:	4822      	ldr	r0, [pc, #136]	@ (8002100 <MX_GPIO_Init+0x2f4>)
 8002078:	f001 fb9e 	bl	80037b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800207c:	2380      	movs	r3, #128	@ 0x80
 800207e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002080:	2301      	movs	r3, #1
 8002082:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002084:	2300      	movs	r3, #0
 8002086:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002088:	2300      	movs	r3, #0
 800208a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800208c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002090:	4619      	mov	r1, r3
 8002092:	4819      	ldr	r0, [pc, #100]	@ (80020f8 <MX_GPIO_Init+0x2ec>)
 8002094:	f001 fb90 	bl	80037b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002098:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800209c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209e:	2302      	movs	r3, #2
 80020a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a2:	2300      	movs	r3, #0
 80020a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a6:	2303      	movs	r3, #3
 80020a8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80020aa:	230b      	movs	r3, #11
 80020ac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020b2:	4619      	mov	r1, r3
 80020b4:	480f      	ldr	r0, [pc, #60]	@ (80020f4 <MX_GPIO_Init+0x2e8>)
 80020b6:	f001 fb7f 	bl	80037b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80020ba:	2200      	movs	r2, #0
 80020bc:	2100      	movs	r1, #0
 80020be:	2008      	movs	r0, #8
 80020c0:	f001 fab1 	bl	8003626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80020c4:	2008      	movs	r0, #8
 80020c6:	f001 faca 	bl	800365e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80020ca:	2200      	movs	r2, #0
 80020cc:	2100      	movs	r1, #0
 80020ce:	2028      	movs	r0, #40	@ 0x28
 80020d0:	f001 faa9 	bl	8003626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80020d4:	2028      	movs	r0, #40	@ 0x28
 80020d6:	f001 fac2 	bl	800365e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80020da:	bf00      	nop
 80020dc:	3738      	adds	r7, #56	@ 0x38
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	40023800 	.word	0x40023800
 80020e8:	40020400 	.word	0x40020400
 80020ec:	40021400 	.word	0x40021400
 80020f0:	40021000 	.word	0x40021000
 80020f4:	40021800 	.word	0x40021800
 80020f8:	40020c00 	.word	0x40020c00
 80020fc:	40020800 	.word	0x40020800
 8002100:	40020000 	.word	0x40020000

08002104 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002108:	b672      	cpsid	i
}
 800210a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800210c:	bf00      	nop
 800210e:	e7fd      	b.n	800210c <Error_Handler+0x8>

08002110 <NTC_Beta_ReadTemperature_degC>:
 * @param[in/out] hvd : NTC thermistor (Beta parameter) handle
 * @param[in] voltage : Output voltage of voltage divider in millivolts
 * @return Temperature in deg C
 */
float NTC_Beta_ReadTemperature_degC(NTC_Beta_Handle_TypeDef* hntc, unsigned int voltage)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	ed2d 8b02 	vpush	{d8}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  hntc->R = VOLTAGE_DIVIDER_Read_R_DOWM(hntc->VoltageDivider, voltage) - hntc->Roffset;;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	683a      	ldr	r2, [r7, #0]
 8002124:	ee07 2a90 	vmov	s15, r2
 8002128:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800212c:	eeb0 0a67 	vmov.f32	s0, s15
 8002130:	4618      	mov	r0, r3
 8002132:	f7fe ff95 	bl	8001060 <VOLTAGE_DIVIDER_Read_R_DOWM>
 8002136:	eeb0 7a40 	vmov.f32	s14, s0
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002140:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	edc3 7a00 	vstr	s15, [r3]
  float T = (1.0f / ((1.0f/298.15)+(1/hntc->beta)*logf(hntc->R/hntc->R25degC))) - 273.15;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002150:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002154:	ee87 8a27 	vdiv.f32	s16, s14, s15
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	ed93 7a00 	vldr	s14, [r3]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	edd3 7a03 	vldr	s15, [r3, #12]
 8002164:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002168:	eeb0 0a66 	vmov.f32	s0, s13
 800216c:	f005 f966 	bl	800743c <logf>
 8002170:	eef0 7a40 	vmov.f32	s15, s0
 8002174:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002178:	ee17 0a90 	vmov	r0, s15
 800217c:	f7fe fa04 	bl	8000588 <__aeabi_f2d>
 8002180:	a316      	add	r3, pc, #88	@ (adr r3, 80021dc <NTC_Beta_ReadTemperature_degC+0xcc>)
 8002182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002186:	f7fe f8a1 	bl	80002cc <__adddf3>
 800218a:	4602      	mov	r2, r0
 800218c:	460b      	mov	r3, r1
 800218e:	f04f 0000 	mov.w	r0, #0
 8002192:	4911      	ldr	r1, [pc, #68]	@ (80021d8 <NTC_Beta_ReadTemperature_degC+0xc8>)
 8002194:	f7fe fb7a 	bl	800088c <__aeabi_ddiv>
 8002198:	4602      	mov	r2, r0
 800219a:	460b      	mov	r3, r1
 800219c:	4610      	mov	r0, r2
 800219e:	4619      	mov	r1, r3
 80021a0:	a30b      	add	r3, pc, #44	@ (adr r3, 80021d0 <NTC_Beta_ReadTemperature_degC+0xc0>)
 80021a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a6:	f7fe f88f 	bl	80002c8 <__aeabi_dsub>
 80021aa:	4602      	mov	r2, r0
 80021ac:	460b      	mov	r3, r1
 80021ae:	4610      	mov	r0, r2
 80021b0:	4619      	mov	r1, r3
 80021b2:	f7fe fd39 	bl	8000c28 <__aeabi_d2f>
 80021b6:	4603      	mov	r3, r0
 80021b8:	60fb      	str	r3, [r7, #12]
  return T;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	ee07 3a90 	vmov	s15, r3
}
 80021c0:	eeb0 0a67 	vmov.f32	s0, s15
 80021c4:	3710      	adds	r7, #16
 80021c6:	46bd      	mov	sp, r7
 80021c8:	ecbd 8b02 	vpop	{d8}
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	66666666 	.word	0x66666666
 80021d4:	40711266 	.word	0x40711266
 80021d8:	3ff00000 	.word	0x3ff00000
 80021dc:	dcb5db83 	.word	0xdcb5db83
 80021e0:	3f6b79e1 	.word	0x3f6b79e1

080021e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80021ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002228 <HAL_MspInit+0x44>)
 80021ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ee:	4a0e      	ldr	r2, [pc, #56]	@ (8002228 <HAL_MspInit+0x44>)
 80021f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80021f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002228 <HAL_MspInit+0x44>)
 80021f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021fe:	607b      	str	r3, [r7, #4]
 8002200:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002202:	4b09      	ldr	r3, [pc, #36]	@ (8002228 <HAL_MspInit+0x44>)
 8002204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002206:	4a08      	ldr	r2, [pc, #32]	@ (8002228 <HAL_MspInit+0x44>)
 8002208:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800220c:	6453      	str	r3, [r2, #68]	@ 0x44
 800220e:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <HAL_MspInit+0x44>)
 8002210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002212:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002216:	603b      	str	r3, [r7, #0]
 8002218:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	40023800 	.word	0x40023800

0800222c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b08c      	sub	sp, #48	@ 0x30
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002234:	f107 031c 	add.w	r3, r7, #28
 8002238:	2200      	movs	r2, #0
 800223a:	601a      	str	r2, [r3, #0]
 800223c:	605a      	str	r2, [r3, #4]
 800223e:	609a      	str	r2, [r3, #8]
 8002240:	60da      	str	r2, [r3, #12]
 8002242:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a32      	ldr	r2, [pc, #200]	@ (8002314 <HAL_ADC_MspInit+0xe8>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d12c      	bne.n	80022a8 <HAL_ADC_MspInit+0x7c>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800224e:	4b32      	ldr	r3, [pc, #200]	@ (8002318 <HAL_ADC_MspInit+0xec>)
 8002250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002252:	4a31      	ldr	r2, [pc, #196]	@ (8002318 <HAL_ADC_MspInit+0xec>)
 8002254:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002258:	6453      	str	r3, [r2, #68]	@ 0x44
 800225a:	4b2f      	ldr	r3, [pc, #188]	@ (8002318 <HAL_ADC_MspInit+0xec>)
 800225c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002262:	61bb      	str	r3, [r7, #24]
 8002264:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002266:	4b2c      	ldr	r3, [pc, #176]	@ (8002318 <HAL_ADC_MspInit+0xec>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226a:	4a2b      	ldr	r2, [pc, #172]	@ (8002318 <HAL_ADC_MspInit+0xec>)
 800226c:	f043 0301 	orr.w	r3, r3, #1
 8002270:	6313      	str	r3, [r2, #48]	@ 0x30
 8002272:	4b29      	ldr	r3, [pc, #164]	@ (8002318 <HAL_ADC_MspInit+0xec>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	617b      	str	r3, [r7, #20]
 800227c:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800227e:	2308      	movs	r3, #8
 8002280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002282:	2303      	movs	r3, #3
 8002284:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002286:	2300      	movs	r3, #0
 8002288:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800228a:	f107 031c 	add.w	r3, r7, #28
 800228e:	4619      	mov	r1, r3
 8002290:	4822      	ldr	r0, [pc, #136]	@ (800231c <HAL_ADC_MspInit+0xf0>)
 8002292:	f001 fa91 	bl	80037b8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002296:	2200      	movs	r2, #0
 8002298:	2100      	movs	r1, #0
 800229a:	2012      	movs	r0, #18
 800229c:	f001 f9c3 	bl	8003626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80022a0:	2012      	movs	r0, #18
 80022a2:	f001 f9dc 	bl	800365e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 80022a6:	e030      	b.n	800230a <HAL_ADC_MspInit+0xde>
  else if(hadc->Instance==ADC2)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a1c      	ldr	r2, [pc, #112]	@ (8002320 <HAL_ADC_MspInit+0xf4>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d12b      	bne.n	800230a <HAL_ADC_MspInit+0xde>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80022b2:	4b19      	ldr	r3, [pc, #100]	@ (8002318 <HAL_ADC_MspInit+0xec>)
 80022b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022b6:	4a18      	ldr	r2, [pc, #96]	@ (8002318 <HAL_ADC_MspInit+0xec>)
 80022b8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80022be:	4b16      	ldr	r3, [pc, #88]	@ (8002318 <HAL_ADC_MspInit+0xec>)
 80022c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022c6:	613b      	str	r3, [r7, #16]
 80022c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ca:	4b13      	ldr	r3, [pc, #76]	@ (8002318 <HAL_ADC_MspInit+0xec>)
 80022cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ce:	4a12      	ldr	r2, [pc, #72]	@ (8002318 <HAL_ADC_MspInit+0xec>)
 80022d0:	f043 0301 	orr.w	r3, r3, #1
 80022d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022d6:	4b10      	ldr	r3, [pc, #64]	@ (8002318 <HAL_ADC_MspInit+0xec>)
 80022d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022da:	f003 0301 	and.w	r3, r3, #1
 80022de:	60fb      	str	r3, [r7, #12]
 80022e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80022e2:	2340      	movs	r3, #64	@ 0x40
 80022e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022e6:	2303      	movs	r3, #3
 80022e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ea:	2300      	movs	r3, #0
 80022ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ee:	f107 031c 	add.w	r3, r7, #28
 80022f2:	4619      	mov	r1, r3
 80022f4:	4809      	ldr	r0, [pc, #36]	@ (800231c <HAL_ADC_MspInit+0xf0>)
 80022f6:	f001 fa5f 	bl	80037b8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80022fa:	2200      	movs	r2, #0
 80022fc:	2100      	movs	r1, #0
 80022fe:	2012      	movs	r0, #18
 8002300:	f001 f991 	bl	8003626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002304:	2012      	movs	r0, #18
 8002306:	f001 f9aa 	bl	800365e <HAL_NVIC_EnableIRQ>
}
 800230a:	bf00      	nop
 800230c:	3730      	adds	r7, #48	@ 0x30
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	40012000 	.word	0x40012000
 8002318:	40023800 	.word	0x40023800
 800231c:	40020000 	.word	0x40020000
 8002320:	40012100 	.word	0x40012100

08002324 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b0ac      	sub	sp, #176	@ 0xb0
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800232c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]
 8002338:	60da      	str	r2, [r3, #12]
 800233a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800233c:	f107 0318 	add.w	r3, r7, #24
 8002340:	2284      	movs	r2, #132	@ 0x84
 8002342:	2100      	movs	r1, #0
 8002344:	4618      	mov	r0, r3
 8002346:	f006 fd30 	bl	8008daa <memset>
  if(hi2c->Instance==I2C1)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a44      	ldr	r2, [pc, #272]	@ (8002460 <HAL_I2C_MspInit+0x13c>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d13d      	bne.n	80023d0 <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002354:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002358:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800235a:	2300      	movs	r3, #0
 800235c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800235e:	f107 0318 	add.w	r3, r7, #24
 8002362:	4618      	mov	r0, r3
 8002364:	f002 fd46 	bl	8004df4 <HAL_RCCEx_PeriphCLKConfig>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800236e:	f7ff fec9 	bl	8002104 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002372:	4b3c      	ldr	r3, [pc, #240]	@ (8002464 <HAL_I2C_MspInit+0x140>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002376:	4a3b      	ldr	r2, [pc, #236]	@ (8002464 <HAL_I2C_MspInit+0x140>)
 8002378:	f043 0302 	orr.w	r3, r3, #2
 800237c:	6313      	str	r3, [r2, #48]	@ 0x30
 800237e:	4b39      	ldr	r3, [pc, #228]	@ (8002464 <HAL_I2C_MspInit+0x140>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002382:	f003 0302 	and.w	r3, r3, #2
 8002386:	617b      	str	r3, [r7, #20]
 8002388:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800238a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800238e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002392:	2312      	movs	r3, #18
 8002394:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002398:	2300      	movs	r3, #0
 800239a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800239e:	2303      	movs	r3, #3
 80023a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80023a4:	2304      	movs	r3, #4
 80023a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023aa:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80023ae:	4619      	mov	r1, r3
 80023b0:	482d      	ldr	r0, [pc, #180]	@ (8002468 <HAL_I2C_MspInit+0x144>)
 80023b2:	f001 fa01 	bl	80037b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023b6:	4b2b      	ldr	r3, [pc, #172]	@ (8002464 <HAL_I2C_MspInit+0x140>)
 80023b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ba:	4a2a      	ldr	r2, [pc, #168]	@ (8002464 <HAL_I2C_MspInit+0x140>)
 80023bc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80023c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80023c2:	4b28      	ldr	r3, [pc, #160]	@ (8002464 <HAL_I2C_MspInit+0x140>)
 80023c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023ca:	613b      	str	r3, [r7, #16]
 80023cc:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C4_MspInit 1 */

    /* USER CODE END I2C4_MspInit 1 */
  }

}
 80023ce:	e042      	b.n	8002456 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C4)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a25      	ldr	r2, [pc, #148]	@ (800246c <HAL_I2C_MspInit+0x148>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d13d      	bne.n	8002456 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 80023da:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023de:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 80023e0:	2300      	movs	r3, #0
 80023e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80023e6:	f107 0318 	add.w	r3, r7, #24
 80023ea:	4618      	mov	r0, r3
 80023ec:	f002 fd02 	bl	8004df4 <HAL_RCCEx_PeriphCLKConfig>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 80023f6:	f7ff fe85 	bl	8002104 <Error_Handler>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002464 <HAL_I2C_MspInit+0x140>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fe:	4a19      	ldr	r2, [pc, #100]	@ (8002464 <HAL_I2C_MspInit+0x140>)
 8002400:	f043 0308 	orr.w	r3, r3, #8
 8002404:	6313      	str	r3, [r2, #48]	@ 0x30
 8002406:	4b17      	ldr	r3, [pc, #92]	@ (8002464 <HAL_I2C_MspInit+0x140>)
 8002408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240a:	f003 0308 	and.w	r3, r3, #8
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002412:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002416:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800241a:	2312      	movs	r3, #18
 800241c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002420:	2300      	movs	r3, #0
 8002422:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002426:	2303      	movs	r3, #3
 8002428:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 800242c:	2304      	movs	r3, #4
 800242e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002432:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002436:	4619      	mov	r1, r3
 8002438:	480d      	ldr	r0, [pc, #52]	@ (8002470 <HAL_I2C_MspInit+0x14c>)
 800243a:	f001 f9bd 	bl	80037b8 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 800243e:	4b09      	ldr	r3, [pc, #36]	@ (8002464 <HAL_I2C_MspInit+0x140>)
 8002440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002442:	4a08      	ldr	r2, [pc, #32]	@ (8002464 <HAL_I2C_MspInit+0x140>)
 8002444:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002448:	6413      	str	r3, [r2, #64]	@ 0x40
 800244a:	4b06      	ldr	r3, [pc, #24]	@ (8002464 <HAL_I2C_MspInit+0x140>)
 800244c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002452:	60bb      	str	r3, [r7, #8]
 8002454:	68bb      	ldr	r3, [r7, #8]
}
 8002456:	bf00      	nop
 8002458:	37b0      	adds	r7, #176	@ 0xb0
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	40005400 	.word	0x40005400
 8002464:	40023800 	.word	0x40023800
 8002468:	40020400 	.word	0x40020400
 800246c:	40006000 	.word	0x40006000
 8002470:	40020c00 	.word	0x40020c00

08002474 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002484:	d10b      	bne.n	800249e <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002486:	4b09      	ldr	r3, [pc, #36]	@ (80024ac <HAL_TIM_PWM_MspInit+0x38>)
 8002488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248a:	4a08      	ldr	r2, [pc, #32]	@ (80024ac <HAL_TIM_PWM_MspInit+0x38>)
 800248c:	f043 0301 	orr.w	r3, r3, #1
 8002490:	6413      	str	r3, [r2, #64]	@ 0x40
 8002492:	4b06      	ldr	r3, [pc, #24]	@ (80024ac <HAL_TIM_PWM_MspInit+0x38>)
 8002494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	60fb      	str	r3, [r7, #12]
 800249c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800249e:	bf00      	nop
 80024a0:	3714      	adds	r7, #20
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	40023800 	.word	0x40023800

080024b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b088      	sub	sp, #32
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b8:	f107 030c 	add.w	r3, r7, #12
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	605a      	str	r2, [r3, #4]
 80024c2:	609a      	str	r2, [r3, #8]
 80024c4:	60da      	str	r2, [r3, #12]
 80024c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024d0:	d11c      	bne.n	800250c <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024d2:	4b10      	ldr	r3, [pc, #64]	@ (8002514 <HAL_TIM_MspPostInit+0x64>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d6:	4a0f      	ldr	r2, [pc, #60]	@ (8002514 <HAL_TIM_MspPostInit+0x64>)
 80024d8:	f043 0302 	orr.w	r3, r3, #2
 80024dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80024de:	4b0d      	ldr	r3, [pc, #52]	@ (8002514 <HAL_TIM_MspPostInit+0x64>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	60bb      	str	r3, [r7, #8]
 80024e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80024ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80024ee:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f0:	2302      	movs	r3, #2
 80024f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f4:	2300      	movs	r3, #0
 80024f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024f8:	2300      	movs	r3, #0
 80024fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80024fc:	2301      	movs	r3, #1
 80024fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002500:	f107 030c 	add.w	r3, r7, #12
 8002504:	4619      	mov	r1, r3
 8002506:	4804      	ldr	r0, [pc, #16]	@ (8002518 <HAL_TIM_MspPostInit+0x68>)
 8002508:	f001 f956 	bl	80037b8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800250c:	bf00      	nop
 800250e:	3720      	adds	r7, #32
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	40023800 	.word	0x40023800
 8002518:	40020400 	.word	0x40020400

0800251c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b0aa      	sub	sp, #168	@ 0xa8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002524:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002528:	2200      	movs	r2, #0
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	605a      	str	r2, [r3, #4]
 800252e:	609a      	str	r2, [r3, #8]
 8002530:	60da      	str	r2, [r3, #12]
 8002532:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002534:	f107 0310 	add.w	r3, r7, #16
 8002538:	2284      	movs	r2, #132	@ 0x84
 800253a:	2100      	movs	r1, #0
 800253c:	4618      	mov	r0, r3
 800253e:	f006 fc34 	bl	8008daa <memset>
  if(huart->Instance==USART3)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a26      	ldr	r2, [pc, #152]	@ (80025e0 <HAL_UART_MspInit+0xc4>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d144      	bne.n	80025d6 <HAL_UART_MspInit+0xba>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800254c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002550:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002552:	2300      	movs	r3, #0
 8002554:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002556:	f107 0310 	add.w	r3, r7, #16
 800255a:	4618      	mov	r0, r3
 800255c:	f002 fc4a 	bl	8004df4 <HAL_RCCEx_PeriphCLKConfig>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002566:	f7ff fdcd 	bl	8002104 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800256a:	4b1e      	ldr	r3, [pc, #120]	@ (80025e4 <HAL_UART_MspInit+0xc8>)
 800256c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256e:	4a1d      	ldr	r2, [pc, #116]	@ (80025e4 <HAL_UART_MspInit+0xc8>)
 8002570:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002574:	6413      	str	r3, [r2, #64]	@ 0x40
 8002576:	4b1b      	ldr	r3, [pc, #108]	@ (80025e4 <HAL_UART_MspInit+0xc8>)
 8002578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800257e:	60fb      	str	r3, [r7, #12]
 8002580:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002582:	4b18      	ldr	r3, [pc, #96]	@ (80025e4 <HAL_UART_MspInit+0xc8>)
 8002584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002586:	4a17      	ldr	r2, [pc, #92]	@ (80025e4 <HAL_UART_MspInit+0xc8>)
 8002588:	f043 0308 	orr.w	r3, r3, #8
 800258c:	6313      	str	r3, [r2, #48]	@ 0x30
 800258e:	4b15      	ldr	r3, [pc, #84]	@ (80025e4 <HAL_UART_MspInit+0xc8>)
 8002590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002592:	f003 0308 	and.w	r3, r3, #8
 8002596:	60bb      	str	r3, [r7, #8]
 8002598:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800259a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800259e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a2:	2302      	movs	r3, #2
 80025a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a8:	2300      	movs	r3, #0
 80025aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ae:	2303      	movs	r3, #3
 80025b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80025b4:	2307      	movs	r3, #7
 80025b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025ba:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80025be:	4619      	mov	r1, r3
 80025c0:	4809      	ldr	r0, [pc, #36]	@ (80025e8 <HAL_UART_MspInit+0xcc>)
 80025c2:	f001 f8f9 	bl	80037b8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80025c6:	2200      	movs	r2, #0
 80025c8:	2100      	movs	r1, #0
 80025ca:	2027      	movs	r0, #39	@ 0x27
 80025cc:	f001 f82b 	bl	8003626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80025d0:	2027      	movs	r0, #39	@ 0x27
 80025d2:	f001 f844 	bl	800365e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80025d6:	bf00      	nop
 80025d8:	37a8      	adds	r7, #168	@ 0xa8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	40004800 	.word	0x40004800
 80025e4:	40023800 	.word	0x40023800
 80025e8:	40020c00 	.word	0x40020c00

080025ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025f0:	bf00      	nop
 80025f2:	e7fd      	b.n	80025f0 <NMI_Handler+0x4>

080025f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025f8:	bf00      	nop
 80025fa:	e7fd      	b.n	80025f8 <HardFault_Handler+0x4>

080025fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002600:	bf00      	nop
 8002602:	e7fd      	b.n	8002600 <MemManage_Handler+0x4>

08002604 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002608:	bf00      	nop
 800260a:	e7fd      	b.n	8002608 <BusFault_Handler+0x4>

0800260c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002610:	bf00      	nop
 8002612:	e7fd      	b.n	8002610 <UsageFault_Handler+0x4>

08002614 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002618:	bf00      	nop
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr

08002622 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002622:	b480      	push	{r7}
 8002624:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002626:	bf00      	nop
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002634:	bf00      	nop
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr

0800263e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800263e:	b580      	push	{r7, lr}
 8002640:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002642:	f000 f967 	bl	8002914 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002646:	bf00      	nop
 8002648:	bd80      	pop	{r7, pc}

0800264a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800264a:	b580      	push	{r7, lr}
 800264c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800264e:	2004      	movs	r0, #4
 8002650:	f001 fa78 	bl	8003b44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002654:	bf00      	nop
 8002656:	bd80      	pop	{r7, pc}

08002658 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800265c:	4803      	ldr	r0, [pc, #12]	@ (800266c <ADC_IRQHandler+0x14>)
 800265e:	f000 fb6e 	bl	8002d3e <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002662:	4803      	ldr	r0, [pc, #12]	@ (8002670 <ADC_IRQHandler+0x18>)
 8002664:	f000 fb6b 	bl	8002d3e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002668:	bf00      	nop
 800266a:	bd80      	pop	{r7, pc}
 800266c:	20000238 	.word	0x20000238
 8002670:	20000280 	.word	0x20000280

08002674 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002678:	4802      	ldr	r0, [pc, #8]	@ (8002684 <USART3_IRQHandler+0x10>)
 800267a:	f003 ff69 	bl	8006550 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	200003bc 	.word	0x200003bc

08002688 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 800268c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002690:	f001 fa58 	bl	8003b44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002694:	bf00      	nop
 8002696:	bd80      	pop	{r7, pc}

08002698 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
	return 1;
 800269c:	2301      	movs	r3, #1
}
 800269e:	4618      	mov	r0, r3
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr

080026a8 <_kill>:

int _kill(int pid, int sig)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80026b2:	f006 fbdf 	bl	8008e74 <__errno>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2216      	movs	r2, #22
 80026ba:	601a      	str	r2, [r3, #0]
	return -1;
 80026bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <_exit>:

void _exit (int status)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80026d0:	f04f 31ff 	mov.w	r1, #4294967295
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f7ff ffe7 	bl	80026a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80026da:	bf00      	nop
 80026dc:	e7fd      	b.n	80026da <_exit+0x12>

080026de <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	b086      	sub	sp, #24
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	60f8      	str	r0, [r7, #12]
 80026e6:	60b9      	str	r1, [r7, #8]
 80026e8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ea:	2300      	movs	r3, #0
 80026ec:	617b      	str	r3, [r7, #20]
 80026ee:	e00a      	b.n	8002706 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80026f0:	f3af 8000 	nop.w
 80026f4:	4601      	mov	r1, r0
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	1c5a      	adds	r2, r3, #1
 80026fa:	60ba      	str	r2, [r7, #8]
 80026fc:	b2ca      	uxtb	r2, r1
 80026fe:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	3301      	adds	r3, #1
 8002704:	617b      	str	r3, [r7, #20]
 8002706:	697a      	ldr	r2, [r7, #20]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	429a      	cmp	r2, r3
 800270c:	dbf0      	blt.n	80026f0 <_read+0x12>
	}

return len;
 800270e:	687b      	ldr	r3, [r7, #4]
}
 8002710:	4618      	mov	r0, r3
 8002712:	3718      	adds	r7, #24
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002724:	2300      	movs	r3, #0
 8002726:	617b      	str	r3, [r7, #20]
 8002728:	e009      	b.n	800273e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	1c5a      	adds	r2, r3, #1
 800272e:	60ba      	str	r2, [r7, #8]
 8002730:	781b      	ldrb	r3, [r3, #0]
 8002732:	4618      	mov	r0, r3
 8002734:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	3301      	adds	r3, #1
 800273c:	617b      	str	r3, [r7, #20]
 800273e:	697a      	ldr	r2, [r7, #20]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	429a      	cmp	r2, r3
 8002744:	dbf1      	blt.n	800272a <_write+0x12>
	}
	return len;
 8002746:	687b      	ldr	r3, [r7, #4]
}
 8002748:	4618      	mov	r0, r3
 800274a:	3718      	adds	r7, #24
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <_close>:

int _close(int file)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
	return -1;
 8002758:	f04f 33ff 	mov.w	r3, #4294967295
}
 800275c:	4618      	mov	r0, r3
 800275e:	370c      	adds	r7, #12
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002778:	605a      	str	r2, [r3, #4]
	return 0;
 800277a:	2300      	movs	r3, #0
}
 800277c:	4618      	mov	r0, r3
 800277e:	370c      	adds	r7, #12
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr

08002788 <_isatty>:

int _isatty(int file)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
	return 1;
 8002790:	2301      	movs	r3, #1
}
 8002792:	4618      	mov	r0, r3
 8002794:	370c      	adds	r7, #12
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr

0800279e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800279e:	b480      	push	{r7}
 80027a0:	b085      	sub	sp, #20
 80027a2:	af00      	add	r7, sp, #0
 80027a4:	60f8      	str	r0, [r7, #12]
 80027a6:	60b9      	str	r1, [r7, #8]
 80027a8:	607a      	str	r2, [r7, #4]
	return 0;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3714      	adds	r7, #20
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027c0:	4a14      	ldr	r2, [pc, #80]	@ (8002814 <_sbrk+0x5c>)
 80027c2:	4b15      	ldr	r3, [pc, #84]	@ (8002818 <_sbrk+0x60>)
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027cc:	4b13      	ldr	r3, [pc, #76]	@ (800281c <_sbrk+0x64>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d102      	bne.n	80027da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027d4:	4b11      	ldr	r3, [pc, #68]	@ (800281c <_sbrk+0x64>)
 80027d6:	4a12      	ldr	r2, [pc, #72]	@ (8002820 <_sbrk+0x68>)
 80027d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027da:	4b10      	ldr	r3, [pc, #64]	@ (800281c <_sbrk+0x64>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4413      	add	r3, r2
 80027e2:	693a      	ldr	r2, [r7, #16]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d207      	bcs.n	80027f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027e8:	f006 fb44 	bl	8008e74 <__errno>
 80027ec:	4603      	mov	r3, r0
 80027ee:	220c      	movs	r2, #12
 80027f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027f2:	f04f 33ff 	mov.w	r3, #4294967295
 80027f6:	e009      	b.n	800280c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027f8:	4b08      	ldr	r3, [pc, #32]	@ (800281c <_sbrk+0x64>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027fe:	4b07      	ldr	r3, [pc, #28]	@ (800281c <_sbrk+0x64>)
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4413      	add	r3, r2
 8002806:	4a05      	ldr	r2, [pc, #20]	@ (800281c <_sbrk+0x64>)
 8002808:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800280a:	68fb      	ldr	r3, [r7, #12]
}
 800280c:	4618      	mov	r0, r3
 800280e:	3718      	adds	r7, #24
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	20050000 	.word	0x20050000
 8002818:	00000400 	.word	0x00000400
 800281c:	20000488 	.word	0x20000488
 8002820:	200005e0 	.word	0x200005e0

08002824 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002828:	4b06      	ldr	r3, [pc, #24]	@ (8002844 <SystemInit+0x20>)
 800282a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800282e:	4a05      	ldr	r2, [pc, #20]	@ (8002844 <SystemInit+0x20>)
 8002830:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002834:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002838:	bf00      	nop
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	e000ed00 	.word	0xe000ed00

08002848 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002848:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002880 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800284c:	480d      	ldr	r0, [pc, #52]	@ (8002884 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800284e:	490e      	ldr	r1, [pc, #56]	@ (8002888 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002850:	4a0e      	ldr	r2, [pc, #56]	@ (800288c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002852:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002854:	e002      	b.n	800285c <LoopCopyDataInit>

08002856 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002856:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002858:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800285a:	3304      	adds	r3, #4

0800285c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800285c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800285e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002860:	d3f9      	bcc.n	8002856 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002862:	4a0b      	ldr	r2, [pc, #44]	@ (8002890 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002864:	4c0b      	ldr	r4, [pc, #44]	@ (8002894 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002866:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002868:	e001      	b.n	800286e <LoopFillZerobss>

0800286a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800286a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800286c:	3204      	adds	r2, #4

0800286e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800286e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002870:	d3fb      	bcc.n	800286a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002872:	f7ff ffd7 	bl	8002824 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002876:	f006 fb03 	bl	8008e80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800287a:	f7fe fe75 	bl	8001568 <main>
  bx  lr    
 800287e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002880:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002884:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002888:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 800288c:	0800bd14 	.word	0x0800bd14
  ldr r2, =_sbss
 8002890:	2000021c 	.word	0x2000021c
  ldr r4, =_ebss
 8002894:	200005dc 	.word	0x200005dc

08002898 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002898:	e7fe      	b.n	8002898 <CAN1_RX0_IRQHandler>

0800289a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800289a:	b580      	push	{r7, lr}
 800289c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800289e:	2003      	movs	r0, #3
 80028a0:	f000 feb6 	bl	8003610 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028a4:	2000      	movs	r0, #0
 80028a6:	f000 f805 	bl	80028b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028aa:	f7ff fc9b 	bl	80021e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028bc:	4b12      	ldr	r3, [pc, #72]	@ (8002908 <HAL_InitTick+0x54>)
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	4b12      	ldr	r3, [pc, #72]	@ (800290c <HAL_InitTick+0x58>)
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	4619      	mov	r1, r3
 80028c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80028ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80028d2:	4618      	mov	r0, r3
 80028d4:	f000 fed1 	bl	800367a <HAL_SYSTICK_Config>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e00e      	b.n	8002900 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2b0f      	cmp	r3, #15
 80028e6:	d80a      	bhi.n	80028fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028e8:	2200      	movs	r2, #0
 80028ea:	6879      	ldr	r1, [r7, #4]
 80028ec:	f04f 30ff 	mov.w	r0, #4294967295
 80028f0:	f000 fe99 	bl	8003626 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028f4:	4a06      	ldr	r2, [pc, #24]	@ (8002910 <HAL_InitTick+0x5c>)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028fa:	2300      	movs	r3, #0
 80028fc:	e000      	b.n	8002900 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
}
 8002900:	4618      	mov	r0, r3
 8002902:	3708      	adds	r7, #8
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}
 8002908:	20000048 	.word	0x20000048
 800290c:	20000050 	.word	0x20000050
 8002910:	2000004c 	.word	0x2000004c

08002914 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002918:	4b06      	ldr	r3, [pc, #24]	@ (8002934 <HAL_IncTick+0x20>)
 800291a:	781b      	ldrb	r3, [r3, #0]
 800291c:	461a      	mov	r2, r3
 800291e:	4b06      	ldr	r3, [pc, #24]	@ (8002938 <HAL_IncTick+0x24>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4413      	add	r3, r2
 8002924:	4a04      	ldr	r2, [pc, #16]	@ (8002938 <HAL_IncTick+0x24>)
 8002926:	6013      	str	r3, [r2, #0]
}
 8002928:	bf00      	nop
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	20000050 	.word	0x20000050
 8002938:	2000048c 	.word	0x2000048c

0800293c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  return uwTick;
 8002940:	4b03      	ldr	r3, [pc, #12]	@ (8002950 <HAL_GetTick+0x14>)
 8002942:	681b      	ldr	r3, [r3, #0]
}
 8002944:	4618      	mov	r0, r3
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	2000048c 	.word	0x2000048c

08002954 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800295c:	f7ff ffee 	bl	800293c <HAL_GetTick>
 8002960:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800296c:	d005      	beq.n	800297a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800296e:	4b0a      	ldr	r3, [pc, #40]	@ (8002998 <HAL_Delay+0x44>)
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	461a      	mov	r2, r3
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	4413      	add	r3, r2
 8002978:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800297a:	bf00      	nop
 800297c:	f7ff ffde 	bl	800293c <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	68fa      	ldr	r2, [r7, #12]
 8002988:	429a      	cmp	r2, r3
 800298a:	d8f7      	bhi.n	800297c <HAL_Delay+0x28>
  {
  }
}
 800298c:	bf00      	nop
 800298e:	bf00      	nop
 8002990:	3710      	adds	r7, #16
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	20000050 	.word	0x20000050

0800299c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029a4:	2300      	movs	r3, #0
 80029a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d101      	bne.n	80029b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e031      	b.n	8002a16 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d109      	bne.n	80029ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f7ff fc36 	bl	800222c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2200      	movs	r2, #0
 80029c4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d2:	f003 0310 	and.w	r3, r3, #16
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d116      	bne.n	8002a08 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029de:	4b10      	ldr	r3, [pc, #64]	@ (8002a20 <HAL_ADC_Init+0x84>)
 80029e0:	4013      	ands	r3, r2
 80029e2:	f043 0202 	orr.w	r2, r3, #2
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 fc3c 	bl	8003268 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fa:	f023 0303 	bic.w	r3, r3, #3
 80029fe:	f043 0201 	orr.w	r2, r3, #1
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	641a      	str	r2, [r3, #64]	@ 0x40
 8002a06:	e001      	b.n	8002a0c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	ffffeefd 	.word	0xffffeefd

08002a24 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b085      	sub	sp, #20
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d101      	bne.n	8002a3e <HAL_ADC_Start+0x1a>
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	e0ad      	b.n	8002b9a <HAL_ADC_Start+0x176>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2201      	movs	r2, #1
 8002a42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f003 0301 	and.w	r3, r3, #1
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d018      	beq.n	8002a86 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	689a      	ldr	r2, [r3, #8]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f042 0201 	orr.w	r2, r2, #1
 8002a62:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002a64:	4b50      	ldr	r3, [pc, #320]	@ (8002ba8 <HAL_ADC_Start+0x184>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a50      	ldr	r2, [pc, #320]	@ (8002bac <HAL_ADC_Start+0x188>)
 8002a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6e:	0c9a      	lsrs	r2, r3, #18
 8002a70:	4613      	mov	r3, r2
 8002a72:	005b      	lsls	r3, r3, #1
 8002a74:	4413      	add	r3, r2
 8002a76:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002a78:	e002      	b.n	8002a80 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	3b01      	subs	r3, #1
 8002a7e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1f9      	bne.n	8002a7a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f003 0301 	and.w	r3, r3, #1
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d175      	bne.n	8002b80 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a98:	4b45      	ldr	r3, [pc, #276]	@ (8002bb0 <HAL_ADC_Start+0x18c>)
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d007      	beq.n	8002ac2 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002aba:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002aca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ace:	d106      	bne.n	8002ade <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ad4:	f023 0206 	bic.w	r2, r3, #6
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	645a      	str	r2, [r3, #68]	@ 0x44
 8002adc:	e002      	b.n	8002ae4 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002af4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002af6:	4b2f      	ldr	r3, [pc, #188]	@ (8002bb4 <HAL_ADC_Start+0x190>)
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f003 031f 	and.w	r3, r3, #31
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d10f      	bne.n	8002b22 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d143      	bne.n	8002b98 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	689a      	ldr	r2, [r3, #8]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b1e:	609a      	str	r2, [r3, #8]
 8002b20:	e03a      	b.n	8002b98 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a24      	ldr	r2, [pc, #144]	@ (8002bb8 <HAL_ADC_Start+0x194>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d10e      	bne.n	8002b4a <HAL_ADC_Start+0x126>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d107      	bne.n	8002b4a <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	689a      	ldr	r2, [r3, #8]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b48:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002b4a:	4b1a      	ldr	r3, [pc, #104]	@ (8002bb4 <HAL_ADC_Start+0x190>)
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f003 0310 	and.w	r3, r3, #16
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d120      	bne.n	8002b98 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a18      	ldr	r2, [pc, #96]	@ (8002bbc <HAL_ADC_Start+0x198>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d11b      	bne.n	8002b98 <HAL_ADC_Start+0x174>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d114      	bne.n	8002b98 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	689a      	ldr	r2, [r3, #8]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002b7c:	609a      	str	r2, [r3, #8]
 8002b7e:	e00b      	b.n	8002b98 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b84:	f043 0210 	orr.w	r2, r3, #16
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b90:	f043 0201 	orr.w	r2, r3, #1
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3714      	adds	r7, #20
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	20000048 	.word	0x20000048
 8002bac:	431bde83 	.word	0x431bde83
 8002bb0:	fffff8fe 	.word	0xfffff8fe
 8002bb4:	40012300 	.word	0x40012300
 8002bb8:	40012000 	.word	0x40012000
 8002bbc:	40012200 	.word	0x40012200

08002bc0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d101      	bne.n	8002bd6 <HAL_ADC_Stop+0x16>
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	e01f      	b.n	8002c16 <HAL_ADC_Stop+0x56>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2201      	movs	r2, #1
 8002bda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f022 0201 	bic.w	r2, r2, #1
 8002bec:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f003 0301 	and.w	r3, r3, #1
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d107      	bne.n	8002c0c <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c00:	4b08      	ldr	r3, [pc, #32]	@ (8002c24 <HAL_ADC_Stop+0x64>)
 8002c02:	4013      	ands	r3, r2
 8002c04:	f043 0201 	orr.w	r2, r3, #1
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	370c      	adds	r7, #12
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	ffffeefe 	.word	0xffffeefe

08002c28 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002c32:	2300      	movs	r3, #0
 8002c34:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c44:	d113      	bne.n	8002c6e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002c50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c54:	d10b      	bne.n	8002c6e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5a:	f043 0220 	orr.w	r2, r3, #32
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e063      	b.n	8002d36 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002c6e:	f7ff fe65 	bl	800293c <HAL_GetTick>
 8002c72:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002c74:	e021      	b.n	8002cba <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c7c:	d01d      	beq.n	8002cba <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d007      	beq.n	8002c94 <HAL_ADC_PollForConversion+0x6c>
 8002c84:	f7ff fe5a 	bl	800293c <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	683a      	ldr	r2, [r7, #0]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d212      	bcs.n	8002cba <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 0302 	and.w	r3, r3, #2
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d00b      	beq.n	8002cba <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ca6:	f043 0204 	orr.w	r2, r3, #4
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e03d      	b.n	8002d36 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d1d6      	bne.n	8002c76 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f06f 0212 	mvn.w	r2, #18
 8002cd0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d123      	bne.n	8002d34 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d11f      	bne.n	8002d34 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cfa:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d006      	beq.n	8002d10 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d111      	bne.n	8002d34 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d14:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d105      	bne.n	8002d34 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2c:	f043 0201 	orr.w	r2, r3, #1
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3710      	adds	r7, #16
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b086      	sub	sp, #24
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8002d46:	2300      	movs	r3, #0
 8002d48:	617b      	str	r3, [r7, #20]
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	f003 0302 	and.w	r3, r3, #2
 8002d64:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	f003 0320 	and.w	r3, r3, #32
 8002d6c:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d049      	beq.n	8002e08 <HAL_ADC_IRQHandler+0xca>
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d046      	beq.n	8002e08 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7e:	f003 0310 	and.w	r3, r3, #16
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d105      	bne.n	8002d92 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d8a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d12b      	bne.n	8002df8 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d127      	bne.n	8002df8 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dae:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d006      	beq.n	8002dc4 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d119      	bne.n	8002df8 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	685a      	ldr	r2, [r3, #4]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 0220 	bic.w	r2, r2, #32
 8002dd2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d105      	bne.n	8002df8 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002df0:	f043 0201 	orr.w	r2, r3, #1
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	f000 f8bd 	bl	8002f78 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f06f 0212 	mvn.w	r2, #18
 8002e06:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f003 0304 	and.w	r3, r3, #4
 8002e0e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e16:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d057      	beq.n	8002ece <HAL_ADC_IRQHandler+0x190>
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d054      	beq.n	8002ece <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e28:	f003 0310 	and.w	r3, r3, #16
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d105      	bne.n	8002e3c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e34:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d139      	bne.n	8002ebe <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e50:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d006      	beq.n	8002e66 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d12b      	bne.n	8002ebe <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d124      	bne.n	8002ebe <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d11d      	bne.n	8002ebe <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d119      	bne.n	8002ebe <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	685a      	ldr	r2, [r3, #4]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e98:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e9e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d105      	bne.n	8002ebe <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb6:	f043 0201 	orr.w	r2, r3, #1
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f000 facc 	bl	800345c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f06f 020c 	mvn.w	r2, #12
 8002ecc:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f003 0301 	and.w	r3, r3, #1
 8002ed4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002edc:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d017      	beq.n	8002f14 <HAL_ADC_IRQHandler+0x1d6>
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d014      	beq.n	8002f14 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d10d      	bne.n	8002f14 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f000 f841 	bl	8002f8c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f06f 0201 	mvn.w	r2, #1
 8002f12:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f003 0320 	and.w	r3, r3, #32
 8002f1a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002f22:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d015      	beq.n	8002f56 <HAL_ADC_IRQHandler+0x218>
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d012      	beq.n	8002f56 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f34:	f043 0202 	orr.w	r2, r3, #2
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f06f 0220 	mvn.w	r2, #32
 8002f44:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 f82a 	bl	8002fa0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f06f 0220 	mvn.w	r2, #32
 8002f54:	601a      	str	r2, [r3, #0]
  }
}
 8002f56:	bf00      	nop
 8002f58:	3718      	adds	r7, #24
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}

08002f5e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002f5e:	b480      	push	{r7}
 8002f60:	b083      	sub	sp, #12
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	370c      	adds	r7, #12
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002f80:	bf00      	nop
 8002f82:	370c      	adds	r7, #12
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002f94:	bf00      	nop
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr

08002fa0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002fa8:	bf00      	nop
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b085      	sub	sp, #20
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d101      	bne.n	8002fd0 <HAL_ADC_ConfigChannel+0x1c>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	e13a      	b.n	8003246 <HAL_ADC_ConfigChannel+0x292>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2b09      	cmp	r3, #9
 8002fde:	d93a      	bls.n	8003056 <HAL_ADC_ConfigChannel+0xa2>
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002fe8:	d035      	beq.n	8003056 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	68d9      	ldr	r1, [r3, #12]
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	4413      	add	r3, r2
 8002ffe:	3b1e      	subs	r3, #30
 8003000:	2207      	movs	r2, #7
 8003002:	fa02 f303 	lsl.w	r3, r2, r3
 8003006:	43da      	mvns	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	400a      	ands	r2, r1
 800300e:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a8f      	ldr	r2, [pc, #572]	@ (8003254 <HAL_ADC_ConfigChannel+0x2a0>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d10a      	bne.n	8003030 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	68d9      	ldr	r1, [r3, #12]
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	061a      	lsls	r2, r3, #24
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	430a      	orrs	r2, r1
 800302c:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800302e:	e039      	b.n	80030a4 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68d9      	ldr	r1, [r3, #12]
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	689a      	ldr	r2, [r3, #8]
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	b29b      	uxth	r3, r3
 8003040:	4618      	mov	r0, r3
 8003042:	4603      	mov	r3, r0
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	4403      	add	r3, r0
 8003048:	3b1e      	subs	r3, #30
 800304a:	409a      	lsls	r2, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	430a      	orrs	r2, r1
 8003052:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003054:	e026      	b.n	80030a4 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	6919      	ldr	r1, [r3, #16]
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	b29b      	uxth	r3, r3
 8003062:	461a      	mov	r2, r3
 8003064:	4613      	mov	r3, r2
 8003066:	005b      	lsls	r3, r3, #1
 8003068:	4413      	add	r3, r2
 800306a:	f003 031f 	and.w	r3, r3, #31
 800306e:	2207      	movs	r2, #7
 8003070:	fa02 f303 	lsl.w	r3, r2, r3
 8003074:	43da      	mvns	r2, r3
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	400a      	ands	r2, r1
 800307c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	6919      	ldr	r1, [r3, #16]
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	689a      	ldr	r2, [r3, #8]
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	b29b      	uxth	r3, r3
 800308e:	4618      	mov	r0, r3
 8003090:	4603      	mov	r3, r0
 8003092:	005b      	lsls	r3, r3, #1
 8003094:	4403      	add	r3, r0
 8003096:	f003 031f 	and.w	r3, r3, #31
 800309a:	409a      	lsls	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	430a      	orrs	r2, r1
 80030a2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	2b06      	cmp	r3, #6
 80030aa:	d824      	bhi.n	80030f6 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685a      	ldr	r2, [r3, #4]
 80030b6:	4613      	mov	r3, r2
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	4413      	add	r3, r2
 80030bc:	3b05      	subs	r3, #5
 80030be:	221f      	movs	r2, #31
 80030c0:	fa02 f303 	lsl.w	r3, r2, r3
 80030c4:	43da      	mvns	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	400a      	ands	r2, r1
 80030cc:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	b29b      	uxth	r3, r3
 80030da:	4618      	mov	r0, r3
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	685a      	ldr	r2, [r3, #4]
 80030e0:	4613      	mov	r3, r2
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	4413      	add	r3, r2
 80030e6:	3b05      	subs	r3, #5
 80030e8:	fa00 f203 	lsl.w	r2, r0, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	430a      	orrs	r2, r1
 80030f2:	635a      	str	r2, [r3, #52]	@ 0x34
 80030f4:	e04c      	b.n	8003190 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	2b0c      	cmp	r3, #12
 80030fc:	d824      	bhi.n	8003148 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685a      	ldr	r2, [r3, #4]
 8003108:	4613      	mov	r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	4413      	add	r3, r2
 800310e:	3b23      	subs	r3, #35	@ 0x23
 8003110:	221f      	movs	r2, #31
 8003112:	fa02 f303 	lsl.w	r3, r2, r3
 8003116:	43da      	mvns	r2, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	400a      	ands	r2, r1
 800311e:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	b29b      	uxth	r3, r3
 800312c:	4618      	mov	r0, r3
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	685a      	ldr	r2, [r3, #4]
 8003132:	4613      	mov	r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	4413      	add	r3, r2
 8003138:	3b23      	subs	r3, #35	@ 0x23
 800313a:	fa00 f203 	lsl.w	r2, r0, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	430a      	orrs	r2, r1
 8003144:	631a      	str	r2, [r3, #48]	@ 0x30
 8003146:	e023      	b.n	8003190 <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	685a      	ldr	r2, [r3, #4]
 8003152:	4613      	mov	r3, r2
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	4413      	add	r3, r2
 8003158:	3b41      	subs	r3, #65	@ 0x41
 800315a:	221f      	movs	r2, #31
 800315c:	fa02 f303 	lsl.w	r3, r2, r3
 8003160:	43da      	mvns	r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	400a      	ands	r2, r1
 8003168:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	b29b      	uxth	r3, r3
 8003176:	4618      	mov	r0, r3
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685a      	ldr	r2, [r3, #4]
 800317c:	4613      	mov	r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	4413      	add	r3, r2
 8003182:	3b41      	subs	r3, #65	@ 0x41
 8003184:	fa00 f203 	lsl.w	r2, r0, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	430a      	orrs	r2, r1
 800318e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a30      	ldr	r2, [pc, #192]	@ (8003258 <HAL_ADC_ConfigChannel+0x2a4>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d10a      	bne.n	80031b0 <HAL_ADC_ConfigChannel+0x1fc>
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80031a2:	d105      	bne.n	80031b0 <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80031a4:	4b2d      	ldr	r3, [pc, #180]	@ (800325c <HAL_ADC_ConfigChannel+0x2a8>)
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	4a2c      	ldr	r2, [pc, #176]	@ (800325c <HAL_ADC_ConfigChannel+0x2a8>)
 80031aa:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80031ae:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a28      	ldr	r2, [pc, #160]	@ (8003258 <HAL_ADC_ConfigChannel+0x2a4>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d10f      	bne.n	80031da <HAL_ADC_ConfigChannel+0x226>
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	2b12      	cmp	r3, #18
 80031c0:	d10b      	bne.n	80031da <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80031c2:	4b26      	ldr	r3, [pc, #152]	@ (800325c <HAL_ADC_ConfigChannel+0x2a8>)
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	4a25      	ldr	r2, [pc, #148]	@ (800325c <HAL_ADC_ConfigChannel+0x2a8>)
 80031c8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80031cc:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80031ce:	4b23      	ldr	r3, [pc, #140]	@ (800325c <HAL_ADC_ConfigChannel+0x2a8>)
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	4a22      	ldr	r2, [pc, #136]	@ (800325c <HAL_ADC_ConfigChannel+0x2a8>)
 80031d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80031d8:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a1e      	ldr	r2, [pc, #120]	@ (8003258 <HAL_ADC_ConfigChannel+0x2a4>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d12b      	bne.n	800323c <HAL_ADC_ConfigChannel+0x288>
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a1a      	ldr	r2, [pc, #104]	@ (8003254 <HAL_ADC_ConfigChannel+0x2a0>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d003      	beq.n	80031f6 <HAL_ADC_ConfigChannel+0x242>
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2b11      	cmp	r3, #17
 80031f4:	d122      	bne.n	800323c <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80031f6:	4b19      	ldr	r3, [pc, #100]	@ (800325c <HAL_ADC_ConfigChannel+0x2a8>)
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	4a18      	ldr	r2, [pc, #96]	@ (800325c <HAL_ADC_ConfigChannel+0x2a8>)
 80031fc:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003200:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003202:	4b16      	ldr	r3, [pc, #88]	@ (800325c <HAL_ADC_ConfigChannel+0x2a8>)
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	4a15      	ldr	r2, [pc, #84]	@ (800325c <HAL_ADC_ConfigChannel+0x2a8>)
 8003208:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800320c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a10      	ldr	r2, [pc, #64]	@ (8003254 <HAL_ADC_ConfigChannel+0x2a0>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d111      	bne.n	800323c <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003218:	4b11      	ldr	r3, [pc, #68]	@ (8003260 <HAL_ADC_ConfigChannel+0x2ac>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a11      	ldr	r2, [pc, #68]	@ (8003264 <HAL_ADC_ConfigChannel+0x2b0>)
 800321e:	fba2 2303 	umull	r2, r3, r2, r3
 8003222:	0c9a      	lsrs	r2, r3, #18
 8003224:	4613      	mov	r3, r2
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	4413      	add	r3, r2
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800322e:	e002      	b.n	8003236 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	3b01      	subs	r3, #1
 8003234:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d1f9      	bne.n	8003230 <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003244:	2300      	movs	r3, #0
}
 8003246:	4618      	mov	r0, r3
 8003248:	3714      	adds	r7, #20
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	10000012 	.word	0x10000012
 8003258:	40012000 	.word	0x40012000
 800325c:	40012300 	.word	0x40012300
 8003260:	20000048 	.word	0x20000048
 8003264:	431bde83 	.word	0x431bde83

08003268 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003270:	4b78      	ldr	r3, [pc, #480]	@ (8003454 <ADC_Init+0x1ec>)
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	4a77      	ldr	r2, [pc, #476]	@ (8003454 <ADC_Init+0x1ec>)
 8003276:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800327a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800327c:	4b75      	ldr	r3, [pc, #468]	@ (8003454 <ADC_Init+0x1ec>)
 800327e:	685a      	ldr	r2, [r3, #4]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	4973      	ldr	r1, [pc, #460]	@ (8003454 <ADC_Init+0x1ec>)
 8003286:	4313      	orrs	r3, r2
 8003288:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	685a      	ldr	r2, [r3, #4]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003298:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	6859      	ldr	r1, [r3, #4]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	021a      	lsls	r2, r3, #8
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	430a      	orrs	r2, r1
 80032ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	685a      	ldr	r2, [r3, #4]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80032bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	6859      	ldr	r1, [r3, #4]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	430a      	orrs	r2, r1
 80032ce:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	689a      	ldr	r2, [r3, #8]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	6899      	ldr	r1, [r3, #8]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	68da      	ldr	r2, [r3, #12]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	430a      	orrs	r2, r1
 80032f0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f6:	4a58      	ldr	r2, [pc, #352]	@ (8003458 <ADC_Init+0x1f0>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d022      	beq.n	8003342 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	689a      	ldr	r2, [r3, #8]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800330a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	6899      	ldr	r1, [r3, #8]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	430a      	orrs	r2, r1
 800331c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	689a      	ldr	r2, [r3, #8]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800332c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	6899      	ldr	r1, [r3, #8]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	430a      	orrs	r2, r1
 800333e:	609a      	str	r2, [r3, #8]
 8003340:	e00f      	b.n	8003362 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003350:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	689a      	ldr	r2, [r3, #8]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003360:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	689a      	ldr	r2, [r3, #8]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f022 0202 	bic.w	r2, r2, #2
 8003370:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	6899      	ldr	r1, [r3, #8]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	005a      	lsls	r2, r3, #1
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	430a      	orrs	r2, r1
 8003384:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f893 3020 	ldrb.w	r3, [r3, #32]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d01b      	beq.n	80033c8 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800339e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	685a      	ldr	r2, [r3, #4]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80033ae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6859      	ldr	r1, [r3, #4]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ba:	3b01      	subs	r3, #1
 80033bc:	035a      	lsls	r2, r3, #13
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	605a      	str	r2, [r3, #4]
 80033c6:	e007      	b.n	80033d8 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033d6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80033e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	69db      	ldr	r3, [r3, #28]
 80033f2:	3b01      	subs	r3, #1
 80033f4:	051a      	lsls	r2, r3, #20
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	430a      	orrs	r2, r1
 80033fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	689a      	ldr	r2, [r3, #8]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800340c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	6899      	ldr	r1, [r3, #8]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800341a:	025a      	lsls	r2, r3, #9
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	430a      	orrs	r2, r1
 8003422:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	689a      	ldr	r2, [r3, #8]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003432:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	6899      	ldr	r1, [r3, #8]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	695b      	ldr	r3, [r3, #20]
 800343e:	029a      	lsls	r2, r3, #10
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	430a      	orrs	r2, r1
 8003446:	609a      	str	r2, [r3, #8]
}
 8003448:	bf00      	nop
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr
 8003454:	40012300 	.word	0x40012300
 8003458:	0f000001 	.word	0x0f000001

0800345c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003464:	bf00      	nop
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f003 0307 	and.w	r3, r3, #7
 800347e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003480:	4b0b      	ldr	r3, [pc, #44]	@ (80034b0 <__NVIC_SetPriorityGrouping+0x40>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003486:	68ba      	ldr	r2, [r7, #8]
 8003488:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800348c:	4013      	ands	r3, r2
 800348e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003498:	4b06      	ldr	r3, [pc, #24]	@ (80034b4 <__NVIC_SetPriorityGrouping+0x44>)
 800349a:	4313      	orrs	r3, r2
 800349c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800349e:	4a04      	ldr	r2, [pc, #16]	@ (80034b0 <__NVIC_SetPriorityGrouping+0x40>)
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	60d3      	str	r3, [r2, #12]
}
 80034a4:	bf00      	nop
 80034a6:	3714      	adds	r7, #20
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr
 80034b0:	e000ed00 	.word	0xe000ed00
 80034b4:	05fa0000 	.word	0x05fa0000

080034b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034bc:	4b04      	ldr	r3, [pc, #16]	@ (80034d0 <__NVIC_GetPriorityGrouping+0x18>)
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	0a1b      	lsrs	r3, r3, #8
 80034c2:	f003 0307 	and.w	r3, r3, #7
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr
 80034d0:	e000ed00 	.word	0xe000ed00

080034d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	db0b      	blt.n	80034fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034e6:	79fb      	ldrb	r3, [r7, #7]
 80034e8:	f003 021f 	and.w	r2, r3, #31
 80034ec:	4907      	ldr	r1, [pc, #28]	@ (800350c <__NVIC_EnableIRQ+0x38>)
 80034ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f2:	095b      	lsrs	r3, r3, #5
 80034f4:	2001      	movs	r0, #1
 80034f6:	fa00 f202 	lsl.w	r2, r0, r2
 80034fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034fe:	bf00      	nop
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	e000e100 	.word	0xe000e100

08003510 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	4603      	mov	r3, r0
 8003518:	6039      	str	r1, [r7, #0]
 800351a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800351c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003520:	2b00      	cmp	r3, #0
 8003522:	db0a      	blt.n	800353a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	b2da      	uxtb	r2, r3
 8003528:	490c      	ldr	r1, [pc, #48]	@ (800355c <__NVIC_SetPriority+0x4c>)
 800352a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800352e:	0112      	lsls	r2, r2, #4
 8003530:	b2d2      	uxtb	r2, r2
 8003532:	440b      	add	r3, r1
 8003534:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003538:	e00a      	b.n	8003550 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	b2da      	uxtb	r2, r3
 800353e:	4908      	ldr	r1, [pc, #32]	@ (8003560 <__NVIC_SetPriority+0x50>)
 8003540:	79fb      	ldrb	r3, [r7, #7]
 8003542:	f003 030f 	and.w	r3, r3, #15
 8003546:	3b04      	subs	r3, #4
 8003548:	0112      	lsls	r2, r2, #4
 800354a:	b2d2      	uxtb	r2, r2
 800354c:	440b      	add	r3, r1
 800354e:	761a      	strb	r2, [r3, #24]
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr
 800355c:	e000e100 	.word	0xe000e100
 8003560:	e000ed00 	.word	0xe000ed00

08003564 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003564:	b480      	push	{r7}
 8003566:	b089      	sub	sp, #36	@ 0x24
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	60b9      	str	r1, [r7, #8]
 800356e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f003 0307 	and.w	r3, r3, #7
 8003576:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	f1c3 0307 	rsb	r3, r3, #7
 800357e:	2b04      	cmp	r3, #4
 8003580:	bf28      	it	cs
 8003582:	2304      	movcs	r3, #4
 8003584:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	3304      	adds	r3, #4
 800358a:	2b06      	cmp	r3, #6
 800358c:	d902      	bls.n	8003594 <NVIC_EncodePriority+0x30>
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	3b03      	subs	r3, #3
 8003592:	e000      	b.n	8003596 <NVIC_EncodePriority+0x32>
 8003594:	2300      	movs	r3, #0
 8003596:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003598:	f04f 32ff 	mov.w	r2, #4294967295
 800359c:	69bb      	ldr	r3, [r7, #24]
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	43da      	mvns	r2, r3
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	401a      	ands	r2, r3
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035ac:	f04f 31ff 	mov.w	r1, #4294967295
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	fa01 f303 	lsl.w	r3, r1, r3
 80035b6:	43d9      	mvns	r1, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035bc:	4313      	orrs	r3, r2
         );
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3724      	adds	r7, #36	@ 0x24
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
	...

080035cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	3b01      	subs	r3, #1
 80035d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035dc:	d301      	bcc.n	80035e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035de:	2301      	movs	r3, #1
 80035e0:	e00f      	b.n	8003602 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035e2:	4a0a      	ldr	r2, [pc, #40]	@ (800360c <SysTick_Config+0x40>)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	3b01      	subs	r3, #1
 80035e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035ea:	210f      	movs	r1, #15
 80035ec:	f04f 30ff 	mov.w	r0, #4294967295
 80035f0:	f7ff ff8e 	bl	8003510 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035f4:	4b05      	ldr	r3, [pc, #20]	@ (800360c <SysTick_Config+0x40>)
 80035f6:	2200      	movs	r2, #0
 80035f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035fa:	4b04      	ldr	r3, [pc, #16]	@ (800360c <SysTick_Config+0x40>)
 80035fc:	2207      	movs	r2, #7
 80035fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3708      	adds	r7, #8
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	e000e010 	.word	0xe000e010

08003610 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f7ff ff29 	bl	8003470 <__NVIC_SetPriorityGrouping>
}
 800361e:	bf00      	nop
 8003620:	3708      	adds	r7, #8
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}

08003626 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003626:	b580      	push	{r7, lr}
 8003628:	b086      	sub	sp, #24
 800362a:	af00      	add	r7, sp, #0
 800362c:	4603      	mov	r3, r0
 800362e:	60b9      	str	r1, [r7, #8]
 8003630:	607a      	str	r2, [r7, #4]
 8003632:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003634:	2300      	movs	r3, #0
 8003636:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003638:	f7ff ff3e 	bl	80034b8 <__NVIC_GetPriorityGrouping>
 800363c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	68b9      	ldr	r1, [r7, #8]
 8003642:	6978      	ldr	r0, [r7, #20]
 8003644:	f7ff ff8e 	bl	8003564 <NVIC_EncodePriority>
 8003648:	4602      	mov	r2, r0
 800364a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800364e:	4611      	mov	r1, r2
 8003650:	4618      	mov	r0, r3
 8003652:	f7ff ff5d 	bl	8003510 <__NVIC_SetPriority>
}
 8003656:	bf00      	nop
 8003658:	3718      	adds	r7, #24
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}

0800365e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800365e:	b580      	push	{r7, lr}
 8003660:	b082      	sub	sp, #8
 8003662:	af00      	add	r7, sp, #0
 8003664:	4603      	mov	r3, r0
 8003666:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800366c:	4618      	mov	r0, r3
 800366e:	f7ff ff31 	bl	80034d4 <__NVIC_EnableIRQ>
}
 8003672:	bf00      	nop
 8003674:	3708      	adds	r7, #8
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}

0800367a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800367a:	b580      	push	{r7, lr}
 800367c:	b082      	sub	sp, #8
 800367e:	af00      	add	r7, sp, #0
 8003680:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f7ff ffa2 	bl	80035cc <SysTick_Config>
 8003688:	4603      	mov	r3, r0
}
 800368a:	4618      	mov	r0, r3
 800368c:	3708      	adds	r7, #8
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}

08003692 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003692:	b580      	push	{r7, lr}
 8003694:	b084      	sub	sp, #16
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800369e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80036a0:	f7ff f94c 	bl	800293c <HAL_GetTick>
 80036a4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d008      	beq.n	80036c4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2280      	movs	r2, #128	@ 0x80
 80036b6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e052      	b.n	800376a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f022 0216 	bic.w	r2, r2, #22
 80036d2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	695a      	ldr	r2, [r3, #20]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036e2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d103      	bne.n	80036f4 <HAL_DMA_Abort+0x62>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d007      	beq.n	8003704 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f022 0208 	bic.w	r2, r2, #8
 8003702:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f022 0201 	bic.w	r2, r2, #1
 8003712:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003714:	e013      	b.n	800373e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003716:	f7ff f911 	bl	800293c <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	1ad3      	subs	r3, r2, r3
 8003720:	2b05      	cmp	r3, #5
 8003722:	d90c      	bls.n	800373e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2220      	movs	r2, #32
 8003728:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2203      	movs	r2, #3
 800372e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e015      	b.n	800376a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0301 	and.w	r3, r3, #1
 8003748:	2b00      	cmp	r3, #0
 800374a:	d1e4      	bne.n	8003716 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003750:	223f      	movs	r2, #63	@ 0x3f
 8003752:	409a      	lsls	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3710      	adds	r7, #16
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}

08003772 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003772:	b480      	push	{r7}
 8003774:	b083      	sub	sp, #12
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2b02      	cmp	r3, #2
 8003784:	d004      	beq.n	8003790 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2280      	movs	r2, #128	@ 0x80
 800378a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e00c      	b.n	80037aa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2205      	movs	r2, #5
 8003794:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f022 0201 	bic.w	r2, r2, #1
 80037a6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	370c      	adds	r7, #12
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
	...

080037b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b089      	sub	sp, #36	@ 0x24
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
 80037c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80037c2:	2300      	movs	r3, #0
 80037c4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80037c6:	2300      	movs	r3, #0
 80037c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80037ca:	2300      	movs	r3, #0
 80037cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80037ce:	2300      	movs	r3, #0
 80037d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80037d2:	2300      	movs	r3, #0
 80037d4:	61fb      	str	r3, [r7, #28]
 80037d6:	e175      	b.n	8003ac4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80037d8:	2201      	movs	r2, #1
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	fa02 f303 	lsl.w	r3, r2, r3
 80037e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	697a      	ldr	r2, [r7, #20]
 80037e8:	4013      	ands	r3, r2
 80037ea:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80037ec:	693a      	ldr	r2, [r7, #16]
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	f040 8164 	bne.w	8003abe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f003 0303 	and.w	r3, r3, #3
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d005      	beq.n	800380e <HAL_GPIO_Init+0x56>
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	f003 0303 	and.w	r3, r3, #3
 800380a:	2b02      	cmp	r3, #2
 800380c:	d130      	bne.n	8003870 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	005b      	lsls	r3, r3, #1
 8003818:	2203      	movs	r2, #3
 800381a:	fa02 f303 	lsl.w	r3, r2, r3
 800381e:	43db      	mvns	r3, r3
 8003820:	69ba      	ldr	r2, [r7, #24]
 8003822:	4013      	ands	r3, r2
 8003824:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	68da      	ldr	r2, [r3, #12]
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	fa02 f303 	lsl.w	r3, r2, r3
 8003832:	69ba      	ldr	r2, [r7, #24]
 8003834:	4313      	orrs	r3, r2
 8003836:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	69ba      	ldr	r2, [r7, #24]
 800383c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003844:	2201      	movs	r2, #1
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	fa02 f303 	lsl.w	r3, r2, r3
 800384c:	43db      	mvns	r3, r3
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	4013      	ands	r3, r2
 8003852:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	091b      	lsrs	r3, r3, #4
 800385a:	f003 0201 	and.w	r2, r3, #1
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	fa02 f303 	lsl.w	r3, r2, r3
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	4313      	orrs	r3, r2
 8003868:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f003 0303 	and.w	r3, r3, #3
 8003878:	2b03      	cmp	r3, #3
 800387a:	d017      	beq.n	80038ac <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	2203      	movs	r2, #3
 8003888:	fa02 f303 	lsl.w	r3, r2, r3
 800388c:	43db      	mvns	r3, r3
 800388e:	69ba      	ldr	r2, [r7, #24]
 8003890:	4013      	ands	r3, r2
 8003892:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	689a      	ldr	r2, [r3, #8]
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	fa02 f303 	lsl.w	r3, r2, r3
 80038a0:	69ba      	ldr	r2, [r7, #24]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	69ba      	ldr	r2, [r7, #24]
 80038aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f003 0303 	and.w	r3, r3, #3
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d123      	bne.n	8003900 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	08da      	lsrs	r2, r3, #3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	3208      	adds	r2, #8
 80038c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	f003 0307 	and.w	r3, r3, #7
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	220f      	movs	r2, #15
 80038d0:	fa02 f303 	lsl.w	r3, r2, r3
 80038d4:	43db      	mvns	r3, r3
 80038d6:	69ba      	ldr	r2, [r7, #24]
 80038d8:	4013      	ands	r3, r2
 80038da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	691a      	ldr	r2, [r3, #16]
 80038e0:	69fb      	ldr	r3, [r7, #28]
 80038e2:	f003 0307 	and.w	r3, r3, #7
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	fa02 f303 	lsl.w	r3, r2, r3
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	08da      	lsrs	r2, r3, #3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	3208      	adds	r2, #8
 80038fa:	69b9      	ldr	r1, [r7, #24]
 80038fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	005b      	lsls	r3, r3, #1
 800390a:	2203      	movs	r2, #3
 800390c:	fa02 f303 	lsl.w	r3, r2, r3
 8003910:	43db      	mvns	r3, r3
 8003912:	69ba      	ldr	r2, [r7, #24]
 8003914:	4013      	ands	r3, r2
 8003916:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f003 0203 	and.w	r2, r3, #3
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	005b      	lsls	r3, r3, #1
 8003924:	fa02 f303 	lsl.w	r3, r2, r3
 8003928:	69ba      	ldr	r2, [r7, #24]
 800392a:	4313      	orrs	r3, r2
 800392c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	69ba      	ldr	r2, [r7, #24]
 8003932:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800393c:	2b00      	cmp	r3, #0
 800393e:	f000 80be 	beq.w	8003abe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003942:	4b66      	ldr	r3, [pc, #408]	@ (8003adc <HAL_GPIO_Init+0x324>)
 8003944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003946:	4a65      	ldr	r2, [pc, #404]	@ (8003adc <HAL_GPIO_Init+0x324>)
 8003948:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800394c:	6453      	str	r3, [r2, #68]	@ 0x44
 800394e:	4b63      	ldr	r3, [pc, #396]	@ (8003adc <HAL_GPIO_Init+0x324>)
 8003950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003952:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003956:	60fb      	str	r3, [r7, #12]
 8003958:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800395a:	4a61      	ldr	r2, [pc, #388]	@ (8003ae0 <HAL_GPIO_Init+0x328>)
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	089b      	lsrs	r3, r3, #2
 8003960:	3302      	adds	r3, #2
 8003962:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003966:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	f003 0303 	and.w	r3, r3, #3
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	220f      	movs	r2, #15
 8003972:	fa02 f303 	lsl.w	r3, r2, r3
 8003976:	43db      	mvns	r3, r3
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	4013      	ands	r3, r2
 800397c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a58      	ldr	r2, [pc, #352]	@ (8003ae4 <HAL_GPIO_Init+0x32c>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d037      	beq.n	80039f6 <HAL_GPIO_Init+0x23e>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a57      	ldr	r2, [pc, #348]	@ (8003ae8 <HAL_GPIO_Init+0x330>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d031      	beq.n	80039f2 <HAL_GPIO_Init+0x23a>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a56      	ldr	r2, [pc, #344]	@ (8003aec <HAL_GPIO_Init+0x334>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d02b      	beq.n	80039ee <HAL_GPIO_Init+0x236>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a55      	ldr	r2, [pc, #340]	@ (8003af0 <HAL_GPIO_Init+0x338>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d025      	beq.n	80039ea <HAL_GPIO_Init+0x232>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a54      	ldr	r2, [pc, #336]	@ (8003af4 <HAL_GPIO_Init+0x33c>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d01f      	beq.n	80039e6 <HAL_GPIO_Init+0x22e>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a53      	ldr	r2, [pc, #332]	@ (8003af8 <HAL_GPIO_Init+0x340>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d019      	beq.n	80039e2 <HAL_GPIO_Init+0x22a>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4a52      	ldr	r2, [pc, #328]	@ (8003afc <HAL_GPIO_Init+0x344>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d013      	beq.n	80039de <HAL_GPIO_Init+0x226>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4a51      	ldr	r2, [pc, #324]	@ (8003b00 <HAL_GPIO_Init+0x348>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d00d      	beq.n	80039da <HAL_GPIO_Init+0x222>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	4a50      	ldr	r2, [pc, #320]	@ (8003b04 <HAL_GPIO_Init+0x34c>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d007      	beq.n	80039d6 <HAL_GPIO_Init+0x21e>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a4f      	ldr	r2, [pc, #316]	@ (8003b08 <HAL_GPIO_Init+0x350>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d101      	bne.n	80039d2 <HAL_GPIO_Init+0x21a>
 80039ce:	2309      	movs	r3, #9
 80039d0:	e012      	b.n	80039f8 <HAL_GPIO_Init+0x240>
 80039d2:	230a      	movs	r3, #10
 80039d4:	e010      	b.n	80039f8 <HAL_GPIO_Init+0x240>
 80039d6:	2308      	movs	r3, #8
 80039d8:	e00e      	b.n	80039f8 <HAL_GPIO_Init+0x240>
 80039da:	2307      	movs	r3, #7
 80039dc:	e00c      	b.n	80039f8 <HAL_GPIO_Init+0x240>
 80039de:	2306      	movs	r3, #6
 80039e0:	e00a      	b.n	80039f8 <HAL_GPIO_Init+0x240>
 80039e2:	2305      	movs	r3, #5
 80039e4:	e008      	b.n	80039f8 <HAL_GPIO_Init+0x240>
 80039e6:	2304      	movs	r3, #4
 80039e8:	e006      	b.n	80039f8 <HAL_GPIO_Init+0x240>
 80039ea:	2303      	movs	r3, #3
 80039ec:	e004      	b.n	80039f8 <HAL_GPIO_Init+0x240>
 80039ee:	2302      	movs	r3, #2
 80039f0:	e002      	b.n	80039f8 <HAL_GPIO_Init+0x240>
 80039f2:	2301      	movs	r3, #1
 80039f4:	e000      	b.n	80039f8 <HAL_GPIO_Init+0x240>
 80039f6:	2300      	movs	r3, #0
 80039f8:	69fa      	ldr	r2, [r7, #28]
 80039fa:	f002 0203 	and.w	r2, r2, #3
 80039fe:	0092      	lsls	r2, r2, #2
 8003a00:	4093      	lsls	r3, r2
 8003a02:	69ba      	ldr	r2, [r7, #24]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003a08:	4935      	ldr	r1, [pc, #212]	@ (8003ae0 <HAL_GPIO_Init+0x328>)
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	089b      	lsrs	r3, r3, #2
 8003a0e:	3302      	adds	r3, #2
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a16:	4b3d      	ldr	r3, [pc, #244]	@ (8003b0c <HAL_GPIO_Init+0x354>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	43db      	mvns	r3, r3
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	4013      	ands	r3, r2
 8003a24:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d003      	beq.n	8003a3a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003a32:	69ba      	ldr	r2, [r7, #24]
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a3a:	4a34      	ldr	r2, [pc, #208]	@ (8003b0c <HAL_GPIO_Init+0x354>)
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a40:	4b32      	ldr	r3, [pc, #200]	@ (8003b0c <HAL_GPIO_Init+0x354>)
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	43db      	mvns	r3, r3
 8003a4a:	69ba      	ldr	r2, [r7, #24]
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d003      	beq.n	8003a64 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a64:	4a29      	ldr	r2, [pc, #164]	@ (8003b0c <HAL_GPIO_Init+0x354>)
 8003a66:	69bb      	ldr	r3, [r7, #24]
 8003a68:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a6a:	4b28      	ldr	r3, [pc, #160]	@ (8003b0c <HAL_GPIO_Init+0x354>)
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	43db      	mvns	r3, r3
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	4013      	ands	r3, r2
 8003a78:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d003      	beq.n	8003a8e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003a86:	69ba      	ldr	r2, [r7, #24]
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a8e:	4a1f      	ldr	r2, [pc, #124]	@ (8003b0c <HAL_GPIO_Init+0x354>)
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a94:	4b1d      	ldr	r3, [pc, #116]	@ (8003b0c <HAL_GPIO_Init+0x354>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	43db      	mvns	r3, r3
 8003a9e:	69ba      	ldr	r2, [r7, #24]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d003      	beq.n	8003ab8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003ab0:	69ba      	ldr	r2, [r7, #24]
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ab8:	4a14      	ldr	r2, [pc, #80]	@ (8003b0c <HAL_GPIO_Init+0x354>)
 8003aba:	69bb      	ldr	r3, [r7, #24]
 8003abc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	61fb      	str	r3, [r7, #28]
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	2b0f      	cmp	r3, #15
 8003ac8:	f67f ae86 	bls.w	80037d8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003acc:	bf00      	nop
 8003ace:	bf00      	nop
 8003ad0:	3724      	adds	r7, #36	@ 0x24
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
 8003ada:	bf00      	nop
 8003adc:	40023800 	.word	0x40023800
 8003ae0:	40013800 	.word	0x40013800
 8003ae4:	40020000 	.word	0x40020000
 8003ae8:	40020400 	.word	0x40020400
 8003aec:	40020800 	.word	0x40020800
 8003af0:	40020c00 	.word	0x40020c00
 8003af4:	40021000 	.word	0x40021000
 8003af8:	40021400 	.word	0x40021400
 8003afc:	40021800 	.word	0x40021800
 8003b00:	40021c00 	.word	0x40021c00
 8003b04:	40022000 	.word	0x40022000
 8003b08:	40022400 	.word	0x40022400
 8003b0c:	40013c00 	.word	0x40013c00

08003b10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	460b      	mov	r3, r1
 8003b1a:	807b      	strh	r3, [r7, #2]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b20:	787b      	ldrb	r3, [r7, #1]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b26:	887a      	ldrh	r2, [r7, #2]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003b2c:	e003      	b.n	8003b36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003b2e:	887b      	ldrh	r3, [r7, #2]
 8003b30:	041a      	lsls	r2, r3, #16
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	619a      	str	r2, [r3, #24]
}
 8003b36:	bf00      	nop
 8003b38:	370c      	adds	r7, #12
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b40:	4770      	bx	lr
	...

08003b44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003b4e:	4b08      	ldr	r3, [pc, #32]	@ (8003b70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b50:	695a      	ldr	r2, [r3, #20]
 8003b52:	88fb      	ldrh	r3, [r7, #6]
 8003b54:	4013      	ands	r3, r2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d006      	beq.n	8003b68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b5a:	4a05      	ldr	r2, [pc, #20]	@ (8003b70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b5c:	88fb      	ldrh	r3, [r7, #6]
 8003b5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b60:	88fb      	ldrh	r3, [r7, #6]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7fd fb9e 	bl	80012a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003b68:	bf00      	nop
 8003b6a:	3708      	adds	r7, #8
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	40013c00 	.word	0x40013c00

08003b74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d101      	bne.n	8003b86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e08b      	b.n	8003c9e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d106      	bne.n	8003ba0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f7fe fbc2 	bl	8002324 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2224      	movs	r2, #36	@ 0x24
 8003ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f022 0201 	bic.w	r2, r2, #1
 8003bb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003bc4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	689a      	ldr	r2, [r3, #8]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003bd4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d107      	bne.n	8003bee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	689a      	ldr	r2, [r3, #8]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003bea:	609a      	str	r2, [r3, #8]
 8003bec:	e006      	b.n	8003bfc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	689a      	ldr	r2, [r3, #8]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003bfa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	2b02      	cmp	r3, #2
 8003c02:	d108      	bne.n	8003c16 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c12:	605a      	str	r2, [r3, #4]
 8003c14:	e007      	b.n	8003c26 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	685a      	ldr	r2, [r3, #4]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c24:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	6859      	ldr	r1, [r3, #4]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	4b1d      	ldr	r3, [pc, #116]	@ (8003ca8 <HAL_I2C_Init+0x134>)
 8003c32:	430b      	orrs	r3, r1
 8003c34:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68da      	ldr	r2, [r3, #12]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c44:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	691a      	ldr	r2, [r3, #16]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	699b      	ldr	r3, [r3, #24]
 8003c56:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	430a      	orrs	r2, r1
 8003c5e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	69d9      	ldr	r1, [r3, #28]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6a1a      	ldr	r2, [r3, #32]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	430a      	orrs	r2, r1
 8003c6e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f042 0201 	orr.w	r2, r2, #1
 8003c7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2200      	movs	r2, #0
 8003c84:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2220      	movs	r2, #32
 8003c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003c9c:	2300      	movs	r3, #0
}
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	3708      	adds	r7, #8
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	02008000 	.word	0x02008000

08003cac <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b088      	sub	sp, #32
 8003cb0:	af02      	add	r7, sp, #8
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	607a      	str	r2, [r7, #4]
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	460b      	mov	r3, r1
 8003cba:	817b      	strh	r3, [r7, #10]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cc6:	b2db      	uxtb	r3, r3
 8003cc8:	2b20      	cmp	r3, #32
 8003cca:	f040 80fd 	bne.w	8003ec8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d101      	bne.n	8003cdc <HAL_I2C_Master_Transmit+0x30>
 8003cd8:	2302      	movs	r3, #2
 8003cda:	e0f6      	b.n	8003eca <HAL_I2C_Master_Transmit+0x21e>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003ce4:	f7fe fe2a 	bl	800293c <HAL_GetTick>
 8003ce8:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	9300      	str	r3, [sp, #0]
 8003cee:	2319      	movs	r3, #25
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f000 f914 	bl	8003f24 <I2C_WaitOnFlagUntilTimeout>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d001      	beq.n	8003d06 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e0e1      	b.n	8003eca <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2221      	movs	r2, #33	@ 0x21
 8003d0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2210      	movs	r2, #16
 8003d12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	893a      	ldrh	r2, [r7, #8]
 8003d26:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	2bff      	cmp	r3, #255	@ 0xff
 8003d36:	d906      	bls.n	8003d46 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	22ff      	movs	r2, #255	@ 0xff
 8003d3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003d3e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d42:	617b      	str	r3, [r7, #20]
 8003d44:	e007      	b.n	8003d56 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d4a:	b29a      	uxth	r2, r3
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003d50:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d54:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d024      	beq.n	8003da8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d62:	781a      	ldrb	r2, [r3, #0]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d6e:	1c5a      	adds	r2, r3, #1
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	b29a      	uxth	r2, r3
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d86:	3b01      	subs	r3, #1
 8003d88:	b29a      	uxth	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	3301      	adds	r3, #1
 8003d96:	b2da      	uxtb	r2, r3
 8003d98:	8979      	ldrh	r1, [r7, #10]
 8003d9a:	4b4e      	ldr	r3, [pc, #312]	@ (8003ed4 <HAL_I2C_Master_Transmit+0x228>)
 8003d9c:	9300      	str	r3, [sp, #0]
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	68f8      	ldr	r0, [r7, #12]
 8003da2:	f000 fa83 	bl	80042ac <I2C_TransferConfig>
 8003da6:	e066      	b.n	8003e76 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dac:	b2da      	uxtb	r2, r3
 8003dae:	8979      	ldrh	r1, [r7, #10]
 8003db0:	4b48      	ldr	r3, [pc, #288]	@ (8003ed4 <HAL_I2C_Master_Transmit+0x228>)
 8003db2:	9300      	str	r3, [sp, #0]
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	68f8      	ldr	r0, [r7, #12]
 8003db8:	f000 fa78 	bl	80042ac <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003dbc:	e05b      	b.n	8003e76 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dbe:	693a      	ldr	r2, [r7, #16]
 8003dc0:	6a39      	ldr	r1, [r7, #32]
 8003dc2:	68f8      	ldr	r0, [r7, #12]
 8003dc4:	f000 f907 	bl	8003fd6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d001      	beq.n	8003dd2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e07b      	b.n	8003eca <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd6:	781a      	ldrb	r2, [r3, #0]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de2:	1c5a      	adds	r2, r3, #1
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	3b01      	subs	r3, #1
 8003df0:	b29a      	uxth	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d034      	beq.n	8003e76 <HAL_I2C_Master_Transmit+0x1ca>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d130      	bne.n	8003e76 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	9300      	str	r3, [sp, #0]
 8003e18:	6a3b      	ldr	r3, [r7, #32]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	2180      	movs	r1, #128	@ 0x80
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f000 f880 	bl	8003f24 <I2C_WaitOnFlagUntilTimeout>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d001      	beq.n	8003e2e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e04d      	b.n	8003eca <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	2bff      	cmp	r3, #255	@ 0xff
 8003e36:	d90e      	bls.n	8003e56 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	22ff      	movs	r2, #255	@ 0xff
 8003e3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e42:	b2da      	uxtb	r2, r3
 8003e44:	8979      	ldrh	r1, [r7, #10]
 8003e46:	2300      	movs	r3, #0
 8003e48:	9300      	str	r3, [sp, #0]
 8003e4a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e4e:	68f8      	ldr	r0, [r7, #12]
 8003e50:	f000 fa2c 	bl	80042ac <I2C_TransferConfig>
 8003e54:	e00f      	b.n	8003e76 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e5a:	b29a      	uxth	r2, r3
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e64:	b2da      	uxtb	r2, r3
 8003e66:	8979      	ldrh	r1, [r7, #10]
 8003e68:	2300      	movs	r3, #0
 8003e6a:	9300      	str	r3, [sp, #0]
 8003e6c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e70:	68f8      	ldr	r0, [r7, #12]
 8003e72:	f000 fa1b 	bl	80042ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d19e      	bne.n	8003dbe <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e80:	693a      	ldr	r2, [r7, #16]
 8003e82:	6a39      	ldr	r1, [r7, #32]
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f000 f8ed 	bl	8004064 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d001      	beq.n	8003e94 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e01a      	b.n	8003eca <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2220      	movs	r2, #32
 8003e9a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	6859      	ldr	r1, [r3, #4]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ed8 <HAL_I2C_Master_Transmit+0x22c>)
 8003ea8:	400b      	ands	r3, r1
 8003eaa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2220      	movs	r2, #32
 8003eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	e000      	b.n	8003eca <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003ec8:	2302      	movs	r3, #2
  }
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3718      	adds	r7, #24
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	80002000 	.word	0x80002000
 8003ed8:	fe00e800 	.word	0xfe00e800

08003edc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	699b      	ldr	r3, [r3, #24]
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d103      	bne.n	8003efa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	699b      	ldr	r3, [r3, #24]
 8003f00:	f003 0301 	and.w	r3, r3, #1
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d007      	beq.n	8003f18 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	699a      	ldr	r2, [r3, #24]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f042 0201 	orr.w	r2, r2, #1
 8003f16:	619a      	str	r2, [r3, #24]
  }
}
 8003f18:	bf00      	nop
 8003f1a:	370c      	adds	r7, #12
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr

08003f24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	603b      	str	r3, [r7, #0]
 8003f30:	4613      	mov	r3, r2
 8003f32:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f34:	e03b      	b.n	8003fae <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f36:	69ba      	ldr	r2, [r7, #24]
 8003f38:	6839      	ldr	r1, [r7, #0]
 8003f3a:	68f8      	ldr	r0, [r7, #12]
 8003f3c:	f000 f8d6 	bl	80040ec <I2C_IsErrorOccurred>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d001      	beq.n	8003f4a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e041      	b.n	8003fce <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f50:	d02d      	beq.n	8003fae <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f52:	f7fe fcf3 	bl	800293c <HAL_GetTick>
 8003f56:	4602      	mov	r2, r0
 8003f58:	69bb      	ldr	r3, [r7, #24]
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	683a      	ldr	r2, [r7, #0]
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	d302      	bcc.n	8003f68 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d122      	bne.n	8003fae <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	699a      	ldr	r2, [r3, #24]
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	4013      	ands	r3, r2
 8003f72:	68ba      	ldr	r2, [r7, #8]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	bf0c      	ite	eq
 8003f78:	2301      	moveq	r3, #1
 8003f7a:	2300      	movne	r3, #0
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	461a      	mov	r2, r3
 8003f80:	79fb      	ldrb	r3, [r7, #7]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d113      	bne.n	8003fae <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f8a:	f043 0220 	orr.w	r2, r3, #32
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2220      	movs	r2, #32
 8003f96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e00f      	b.n	8003fce <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	699a      	ldr	r2, [r3, #24]
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	68ba      	ldr	r2, [r7, #8]
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	bf0c      	ite	eq
 8003fbe:	2301      	moveq	r3, #1
 8003fc0:	2300      	movne	r3, #0
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	79fb      	ldrb	r3, [r7, #7]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d0b4      	beq.n	8003f36 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fcc:	2300      	movs	r3, #0
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3710      	adds	r7, #16
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b084      	sub	sp, #16
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	60f8      	str	r0, [r7, #12]
 8003fde:	60b9      	str	r1, [r7, #8]
 8003fe0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003fe2:	e033      	b.n	800404c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	68b9      	ldr	r1, [r7, #8]
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	f000 f87f 	bl	80040ec <I2C_IsErrorOccurred>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d001      	beq.n	8003ff8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e031      	b.n	800405c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ffe:	d025      	beq.n	800404c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004000:	f7fe fc9c 	bl	800293c <HAL_GetTick>
 8004004:	4602      	mov	r2, r0
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	68ba      	ldr	r2, [r7, #8]
 800400c:	429a      	cmp	r2, r3
 800400e:	d302      	bcc.n	8004016 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d11a      	bne.n	800404c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	699b      	ldr	r3, [r3, #24]
 800401c:	f003 0302 	and.w	r3, r3, #2
 8004020:	2b02      	cmp	r3, #2
 8004022:	d013      	beq.n	800404c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004028:	f043 0220 	orr.w	r2, r3, #32
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2220      	movs	r2, #32
 8004034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e007      	b.n	800405c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	699b      	ldr	r3, [r3, #24]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b02      	cmp	r3, #2
 8004058:	d1c4      	bne.n	8003fe4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800405a:	2300      	movs	r3, #0
}
 800405c:	4618      	mov	r0, r3
 800405e:	3710      	adds	r7, #16
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}

08004064 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	60f8      	str	r0, [r7, #12]
 800406c:	60b9      	str	r1, [r7, #8]
 800406e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004070:	e02f      	b.n	80040d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	68b9      	ldr	r1, [r7, #8]
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f000 f838 	bl	80040ec <I2C_IsErrorOccurred>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e02d      	b.n	80040e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004086:	f7fe fc59 	bl	800293c <HAL_GetTick>
 800408a:	4602      	mov	r2, r0
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	1ad3      	subs	r3, r2, r3
 8004090:	68ba      	ldr	r2, [r7, #8]
 8004092:	429a      	cmp	r2, r3
 8004094:	d302      	bcc.n	800409c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d11a      	bne.n	80040d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	699b      	ldr	r3, [r3, #24]
 80040a2:	f003 0320 	and.w	r3, r3, #32
 80040a6:	2b20      	cmp	r3, #32
 80040a8:	d013      	beq.n	80040d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ae:	f043 0220 	orr.w	r2, r3, #32
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2220      	movs	r2, #32
 80040ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e007      	b.n	80040e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	699b      	ldr	r3, [r3, #24]
 80040d8:	f003 0320 	and.w	r3, r3, #32
 80040dc:	2b20      	cmp	r3, #32
 80040de:	d1c8      	bne.n	8004072 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80040e0:	2300      	movs	r3, #0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3710      	adds	r7, #16
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
	...

080040ec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b08a      	sub	sp, #40	@ 0x28
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040f8:	2300      	movs	r3, #0
 80040fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004106:	2300      	movs	r3, #0
 8004108:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800410e:	69bb      	ldr	r3, [r7, #24]
 8004110:	f003 0310 	and.w	r3, r3, #16
 8004114:	2b00      	cmp	r3, #0
 8004116:	d068      	beq.n	80041ea <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2210      	movs	r2, #16
 800411e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004120:	e049      	b.n	80041b6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004128:	d045      	beq.n	80041b6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800412a:	f7fe fc07 	bl	800293c <HAL_GetTick>
 800412e:	4602      	mov	r2, r0
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	68ba      	ldr	r2, [r7, #8]
 8004136:	429a      	cmp	r2, r3
 8004138:	d302      	bcc.n	8004140 <I2C_IsErrorOccurred+0x54>
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d13a      	bne.n	80041b6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800414a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004152:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	699b      	ldr	r3, [r3, #24]
 800415a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800415e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004162:	d121      	bne.n	80041a8 <I2C_IsErrorOccurred+0xbc>
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800416a:	d01d      	beq.n	80041a8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800416c:	7cfb      	ldrb	r3, [r7, #19]
 800416e:	2b20      	cmp	r3, #32
 8004170:	d01a      	beq.n	80041a8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	685a      	ldr	r2, [r3, #4]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004180:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004182:	f7fe fbdb 	bl	800293c <HAL_GetTick>
 8004186:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004188:	e00e      	b.n	80041a8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800418a:	f7fe fbd7 	bl	800293c <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	69fb      	ldr	r3, [r7, #28]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	2b19      	cmp	r3, #25
 8004196:	d907      	bls.n	80041a8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004198:	6a3b      	ldr	r3, [r7, #32]
 800419a:	f043 0320 	orr.w	r3, r3, #32
 800419e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80041a6:	e006      	b.n	80041b6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	699b      	ldr	r3, [r3, #24]
 80041ae:	f003 0320 	and.w	r3, r3, #32
 80041b2:	2b20      	cmp	r3, #32
 80041b4:	d1e9      	bne.n	800418a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	699b      	ldr	r3, [r3, #24]
 80041bc:	f003 0320 	and.w	r3, r3, #32
 80041c0:	2b20      	cmp	r3, #32
 80041c2:	d003      	beq.n	80041cc <I2C_IsErrorOccurred+0xe0>
 80041c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d0aa      	beq.n	8004122 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80041cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d103      	bne.n	80041dc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	2220      	movs	r2, #32
 80041da:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80041dc:	6a3b      	ldr	r3, [r7, #32]
 80041de:	f043 0304 	orr.w	r3, r3, #4
 80041e2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	699b      	ldr	r3, [r3, #24]
 80041f0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d00b      	beq.n	8004214 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80041fc:	6a3b      	ldr	r3, [r7, #32]
 80041fe:	f043 0301 	orr.w	r3, r3, #1
 8004202:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800420c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00b      	beq.n	8004236 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800421e:	6a3b      	ldr	r3, [r7, #32]
 8004220:	f043 0308 	orr.w	r3, r3, #8
 8004224:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800422e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00b      	beq.n	8004258 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004240:	6a3b      	ldr	r3, [r7, #32]
 8004242:	f043 0302 	orr.w	r3, r3, #2
 8004246:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004250:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004258:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800425c:	2b00      	cmp	r3, #0
 800425e:	d01c      	beq.n	800429a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004260:	68f8      	ldr	r0, [r7, #12]
 8004262:	f7ff fe3b 	bl	8003edc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	6859      	ldr	r1, [r3, #4]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	4b0d      	ldr	r3, [pc, #52]	@ (80042a8 <I2C_IsErrorOccurred+0x1bc>)
 8004272:	400b      	ands	r3, r1
 8004274:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800427a:	6a3b      	ldr	r3, [r7, #32]
 800427c:	431a      	orrs	r2, r3
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2220      	movs	r2, #32
 8004286:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800429a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3728      	adds	r7, #40	@ 0x28
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	fe00e800 	.word	0xfe00e800

080042ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80042ac:	b480      	push	{r7}
 80042ae:	b087      	sub	sp, #28
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	607b      	str	r3, [r7, #4]
 80042b6:	460b      	mov	r3, r1
 80042b8:	817b      	strh	r3, [r7, #10]
 80042ba:	4613      	mov	r3, r2
 80042bc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042be:	897b      	ldrh	r3, [r7, #10]
 80042c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80042c4:	7a7b      	ldrb	r3, [r7, #9]
 80042c6:	041b      	lsls	r3, r3, #16
 80042c8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042cc:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042d2:	6a3b      	ldr	r3, [r7, #32]
 80042d4:	4313      	orrs	r3, r2
 80042d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80042da:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	685a      	ldr	r2, [r3, #4]
 80042e2:	6a3b      	ldr	r3, [r7, #32]
 80042e4:	0d5b      	lsrs	r3, r3, #21
 80042e6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80042ea:	4b08      	ldr	r3, [pc, #32]	@ (800430c <I2C_TransferConfig+0x60>)
 80042ec:	430b      	orrs	r3, r1
 80042ee:	43db      	mvns	r3, r3
 80042f0:	ea02 0103 	and.w	r1, r2, r3
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	697a      	ldr	r2, [r7, #20]
 80042fa:	430a      	orrs	r2, r1
 80042fc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80042fe:	bf00      	nop
 8004300:	371c      	adds	r7, #28
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	03ff63ff 	.word	0x03ff63ff

08004310 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004310:	b480      	push	{r7}
 8004312:	b083      	sub	sp, #12
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004320:	b2db      	uxtb	r3, r3
 8004322:	2b20      	cmp	r3, #32
 8004324:	d138      	bne.n	8004398 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800432c:	2b01      	cmp	r3, #1
 800432e:	d101      	bne.n	8004334 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004330:	2302      	movs	r3, #2
 8004332:	e032      	b.n	800439a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2224      	movs	r2, #36	@ 0x24
 8004340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f022 0201 	bic.w	r2, r2, #1
 8004352:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004362:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6819      	ldr	r1, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	683a      	ldr	r2, [r7, #0]
 8004370:	430a      	orrs	r2, r1
 8004372:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f042 0201 	orr.w	r2, r2, #1
 8004382:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2220      	movs	r2, #32
 8004388:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004394:	2300      	movs	r3, #0
 8004396:	e000      	b.n	800439a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004398:	2302      	movs	r3, #2
  }
}
 800439a:	4618      	mov	r0, r3
 800439c:	370c      	adds	r7, #12
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr

080043a6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80043a6:	b480      	push	{r7}
 80043a8:	b085      	sub	sp, #20
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	6078      	str	r0, [r7, #4]
 80043ae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	2b20      	cmp	r3, #32
 80043ba:	d139      	bne.n	8004430 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d101      	bne.n	80043ca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80043c6:	2302      	movs	r3, #2
 80043c8:	e033      	b.n	8004432 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2201      	movs	r2, #1
 80043ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2224      	movs	r2, #36	@ 0x24
 80043d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f022 0201 	bic.w	r2, r2, #1
 80043e8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80043f8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	021b      	lsls	r3, r3, #8
 80043fe:	68fa      	ldr	r2, [r7, #12]
 8004400:	4313      	orrs	r3, r2
 8004402:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68fa      	ldr	r2, [r7, #12]
 800440a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f042 0201 	orr.w	r2, r2, #1
 800441a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2220      	movs	r2, #32
 8004420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800442c:	2300      	movs	r3, #0
 800442e:	e000      	b.n	8004432 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004430:	2302      	movs	r3, #2
  }
}
 8004432:	4618      	mov	r0, r3
 8004434:	3714      	adds	r7, #20
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
	...

08004440 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004440:	b480      	push	{r7}
 8004442:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004444:	4b05      	ldr	r3, [pc, #20]	@ (800445c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a04      	ldr	r2, [pc, #16]	@ (800445c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800444a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800444e:	6013      	str	r3, [r2, #0]
}
 8004450:	bf00      	nop
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
 800445a:	bf00      	nop
 800445c:	40007000 	.word	0x40007000

08004460 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b086      	sub	sp, #24
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004468:	2300      	movs	r3, #0
 800446a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e291      	b.n	800499a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0301 	and.w	r3, r3, #1
 800447e:	2b00      	cmp	r3, #0
 8004480:	f000 8087 	beq.w	8004592 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004484:	4b96      	ldr	r3, [pc, #600]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	f003 030c 	and.w	r3, r3, #12
 800448c:	2b04      	cmp	r3, #4
 800448e:	d00c      	beq.n	80044aa <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004490:	4b93      	ldr	r3, [pc, #588]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f003 030c 	and.w	r3, r3, #12
 8004498:	2b08      	cmp	r3, #8
 800449a:	d112      	bne.n	80044c2 <HAL_RCC_OscConfig+0x62>
 800449c:	4b90      	ldr	r3, [pc, #576]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80044a8:	d10b      	bne.n	80044c2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044aa:	4b8d      	ldr	r3, [pc, #564]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d06c      	beq.n	8004590 <HAL_RCC_OscConfig+0x130>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d168      	bne.n	8004590 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e26b      	b.n	800499a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044ca:	d106      	bne.n	80044da <HAL_RCC_OscConfig+0x7a>
 80044cc:	4b84      	ldr	r3, [pc, #528]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a83      	ldr	r2, [pc, #524]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80044d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044d6:	6013      	str	r3, [r2, #0]
 80044d8:	e02e      	b.n	8004538 <HAL_RCC_OscConfig+0xd8>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d10c      	bne.n	80044fc <HAL_RCC_OscConfig+0x9c>
 80044e2:	4b7f      	ldr	r3, [pc, #508]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a7e      	ldr	r2, [pc, #504]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80044e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044ec:	6013      	str	r3, [r2, #0]
 80044ee:	4b7c      	ldr	r3, [pc, #496]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a7b      	ldr	r2, [pc, #492]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80044f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044f8:	6013      	str	r3, [r2, #0]
 80044fa:	e01d      	b.n	8004538 <HAL_RCC_OscConfig+0xd8>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004504:	d10c      	bne.n	8004520 <HAL_RCC_OscConfig+0xc0>
 8004506:	4b76      	ldr	r3, [pc, #472]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a75      	ldr	r2, [pc, #468]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 800450c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004510:	6013      	str	r3, [r2, #0]
 8004512:	4b73      	ldr	r3, [pc, #460]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a72      	ldr	r2, [pc, #456]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 8004518:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800451c:	6013      	str	r3, [r2, #0]
 800451e:	e00b      	b.n	8004538 <HAL_RCC_OscConfig+0xd8>
 8004520:	4b6f      	ldr	r3, [pc, #444]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a6e      	ldr	r2, [pc, #440]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 8004526:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800452a:	6013      	str	r3, [r2, #0]
 800452c:	4b6c      	ldr	r3, [pc, #432]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a6b      	ldr	r2, [pc, #428]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 8004532:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004536:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d013      	beq.n	8004568 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004540:	f7fe f9fc 	bl	800293c <HAL_GetTick>
 8004544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004546:	e008      	b.n	800455a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004548:	f7fe f9f8 	bl	800293c <HAL_GetTick>
 800454c:	4602      	mov	r2, r0
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	1ad3      	subs	r3, r2, r3
 8004552:	2b64      	cmp	r3, #100	@ 0x64
 8004554:	d901      	bls.n	800455a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	e21f      	b.n	800499a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800455a:	4b61      	ldr	r3, [pc, #388]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d0f0      	beq.n	8004548 <HAL_RCC_OscConfig+0xe8>
 8004566:	e014      	b.n	8004592 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004568:	f7fe f9e8 	bl	800293c <HAL_GetTick>
 800456c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800456e:	e008      	b.n	8004582 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004570:	f7fe f9e4 	bl	800293c <HAL_GetTick>
 8004574:	4602      	mov	r2, r0
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	1ad3      	subs	r3, r2, r3
 800457a:	2b64      	cmp	r3, #100	@ 0x64
 800457c:	d901      	bls.n	8004582 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800457e:	2303      	movs	r3, #3
 8004580:	e20b      	b.n	800499a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004582:	4b57      	ldr	r3, [pc, #348]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d1f0      	bne.n	8004570 <HAL_RCC_OscConfig+0x110>
 800458e:	e000      	b.n	8004592 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004590:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0302 	and.w	r3, r3, #2
 800459a:	2b00      	cmp	r3, #0
 800459c:	d069      	beq.n	8004672 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800459e:	4b50      	ldr	r3, [pc, #320]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	f003 030c 	and.w	r3, r3, #12
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d00b      	beq.n	80045c2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045aa:	4b4d      	ldr	r3, [pc, #308]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	f003 030c 	and.w	r3, r3, #12
 80045b2:	2b08      	cmp	r3, #8
 80045b4:	d11c      	bne.n	80045f0 <HAL_RCC_OscConfig+0x190>
 80045b6:	4b4a      	ldr	r3, [pc, #296]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d116      	bne.n	80045f0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045c2:	4b47      	ldr	r3, [pc, #284]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d005      	beq.n	80045da <HAL_RCC_OscConfig+0x17a>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d001      	beq.n	80045da <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e1df      	b.n	800499a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045da:	4b41      	ldr	r3, [pc, #260]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	00db      	lsls	r3, r3, #3
 80045e8:	493d      	ldr	r1, [pc, #244]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045ee:	e040      	b.n	8004672 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d023      	beq.n	8004640 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045f8:	4b39      	ldr	r3, [pc, #228]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a38      	ldr	r2, [pc, #224]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80045fe:	f043 0301 	orr.w	r3, r3, #1
 8004602:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004604:	f7fe f99a 	bl	800293c <HAL_GetTick>
 8004608:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800460a:	e008      	b.n	800461e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800460c:	f7fe f996 	bl	800293c <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	2b02      	cmp	r3, #2
 8004618:	d901      	bls.n	800461e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e1bd      	b.n	800499a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800461e:	4b30      	ldr	r3, [pc, #192]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0302 	and.w	r3, r3, #2
 8004626:	2b00      	cmp	r3, #0
 8004628:	d0f0      	beq.n	800460c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800462a:	4b2d      	ldr	r3, [pc, #180]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	691b      	ldr	r3, [r3, #16]
 8004636:	00db      	lsls	r3, r3, #3
 8004638:	4929      	ldr	r1, [pc, #164]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 800463a:	4313      	orrs	r3, r2
 800463c:	600b      	str	r3, [r1, #0]
 800463e:	e018      	b.n	8004672 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004640:	4b27      	ldr	r3, [pc, #156]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a26      	ldr	r2, [pc, #152]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 8004646:	f023 0301 	bic.w	r3, r3, #1
 800464a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800464c:	f7fe f976 	bl	800293c <HAL_GetTick>
 8004650:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004652:	e008      	b.n	8004666 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004654:	f7fe f972 	bl	800293c <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b02      	cmp	r3, #2
 8004660:	d901      	bls.n	8004666 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e199      	b.n	800499a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004666:	4b1e      	ldr	r3, [pc, #120]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1f0      	bne.n	8004654 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0308 	and.w	r3, r3, #8
 800467a:	2b00      	cmp	r3, #0
 800467c:	d038      	beq.n	80046f0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	695b      	ldr	r3, [r3, #20]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d019      	beq.n	80046ba <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004686:	4b16      	ldr	r3, [pc, #88]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 8004688:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800468a:	4a15      	ldr	r2, [pc, #84]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 800468c:	f043 0301 	orr.w	r3, r3, #1
 8004690:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004692:	f7fe f953 	bl	800293c <HAL_GetTick>
 8004696:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004698:	e008      	b.n	80046ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800469a:	f7fe f94f 	bl	800293c <HAL_GetTick>
 800469e:	4602      	mov	r2, r0
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	2b02      	cmp	r3, #2
 80046a6:	d901      	bls.n	80046ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e176      	b.n	800499a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046ac:	4b0c      	ldr	r3, [pc, #48]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80046ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046b0:	f003 0302 	and.w	r3, r3, #2
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d0f0      	beq.n	800469a <HAL_RCC_OscConfig+0x23a>
 80046b8:	e01a      	b.n	80046f0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046ba:	4b09      	ldr	r3, [pc, #36]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80046bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046be:	4a08      	ldr	r2, [pc, #32]	@ (80046e0 <HAL_RCC_OscConfig+0x280>)
 80046c0:	f023 0301 	bic.w	r3, r3, #1
 80046c4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046c6:	f7fe f939 	bl	800293c <HAL_GetTick>
 80046ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046cc:	e00a      	b.n	80046e4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046ce:	f7fe f935 	bl	800293c <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	2b02      	cmp	r3, #2
 80046da:	d903      	bls.n	80046e4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80046dc:	2303      	movs	r3, #3
 80046de:	e15c      	b.n	800499a <HAL_RCC_OscConfig+0x53a>
 80046e0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046e4:	4b91      	ldr	r3, [pc, #580]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 80046e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d1ee      	bne.n	80046ce <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f003 0304 	and.w	r3, r3, #4
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	f000 80a4 	beq.w	8004846 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046fe:	4b8b      	ldr	r3, [pc, #556]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 8004700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004702:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10d      	bne.n	8004726 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800470a:	4b88      	ldr	r3, [pc, #544]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 800470c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470e:	4a87      	ldr	r2, [pc, #540]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 8004710:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004714:	6413      	str	r3, [r2, #64]	@ 0x40
 8004716:	4b85      	ldr	r3, [pc, #532]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 8004718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800471e:	60bb      	str	r3, [r7, #8]
 8004720:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004722:	2301      	movs	r3, #1
 8004724:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004726:	4b82      	ldr	r3, [pc, #520]	@ (8004930 <HAL_RCC_OscConfig+0x4d0>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800472e:	2b00      	cmp	r3, #0
 8004730:	d118      	bne.n	8004764 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004732:	4b7f      	ldr	r3, [pc, #508]	@ (8004930 <HAL_RCC_OscConfig+0x4d0>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a7e      	ldr	r2, [pc, #504]	@ (8004930 <HAL_RCC_OscConfig+0x4d0>)
 8004738:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800473c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800473e:	f7fe f8fd 	bl	800293c <HAL_GetTick>
 8004742:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004744:	e008      	b.n	8004758 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004746:	f7fe f8f9 	bl	800293c <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	2b64      	cmp	r3, #100	@ 0x64
 8004752:	d901      	bls.n	8004758 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e120      	b.n	800499a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004758:	4b75      	ldr	r3, [pc, #468]	@ (8004930 <HAL_RCC_OscConfig+0x4d0>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004760:	2b00      	cmp	r3, #0
 8004762:	d0f0      	beq.n	8004746 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	2b01      	cmp	r3, #1
 800476a:	d106      	bne.n	800477a <HAL_RCC_OscConfig+0x31a>
 800476c:	4b6f      	ldr	r3, [pc, #444]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 800476e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004770:	4a6e      	ldr	r2, [pc, #440]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 8004772:	f043 0301 	orr.w	r3, r3, #1
 8004776:	6713      	str	r3, [r2, #112]	@ 0x70
 8004778:	e02d      	b.n	80047d6 <HAL_RCC_OscConfig+0x376>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d10c      	bne.n	800479c <HAL_RCC_OscConfig+0x33c>
 8004782:	4b6a      	ldr	r3, [pc, #424]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 8004784:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004786:	4a69      	ldr	r2, [pc, #420]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 8004788:	f023 0301 	bic.w	r3, r3, #1
 800478c:	6713      	str	r3, [r2, #112]	@ 0x70
 800478e:	4b67      	ldr	r3, [pc, #412]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 8004790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004792:	4a66      	ldr	r2, [pc, #408]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 8004794:	f023 0304 	bic.w	r3, r3, #4
 8004798:	6713      	str	r3, [r2, #112]	@ 0x70
 800479a:	e01c      	b.n	80047d6 <HAL_RCC_OscConfig+0x376>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	2b05      	cmp	r3, #5
 80047a2:	d10c      	bne.n	80047be <HAL_RCC_OscConfig+0x35e>
 80047a4:	4b61      	ldr	r3, [pc, #388]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 80047a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047a8:	4a60      	ldr	r2, [pc, #384]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 80047aa:	f043 0304 	orr.w	r3, r3, #4
 80047ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80047b0:	4b5e      	ldr	r3, [pc, #376]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 80047b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047b4:	4a5d      	ldr	r2, [pc, #372]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 80047b6:	f043 0301 	orr.w	r3, r3, #1
 80047ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80047bc:	e00b      	b.n	80047d6 <HAL_RCC_OscConfig+0x376>
 80047be:	4b5b      	ldr	r3, [pc, #364]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 80047c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047c2:	4a5a      	ldr	r2, [pc, #360]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 80047c4:	f023 0301 	bic.w	r3, r3, #1
 80047c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80047ca:	4b58      	ldr	r3, [pc, #352]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 80047cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047ce:	4a57      	ldr	r2, [pc, #348]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 80047d0:	f023 0304 	bic.w	r3, r3, #4
 80047d4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d015      	beq.n	800480a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047de:	f7fe f8ad 	bl	800293c <HAL_GetTick>
 80047e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047e4:	e00a      	b.n	80047fc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047e6:	f7fe f8a9 	bl	800293c <HAL_GetTick>
 80047ea:	4602      	mov	r2, r0
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d901      	bls.n	80047fc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e0ce      	b.n	800499a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047fc:	4b4b      	ldr	r3, [pc, #300]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 80047fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004800:	f003 0302 	and.w	r3, r3, #2
 8004804:	2b00      	cmp	r3, #0
 8004806:	d0ee      	beq.n	80047e6 <HAL_RCC_OscConfig+0x386>
 8004808:	e014      	b.n	8004834 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800480a:	f7fe f897 	bl	800293c <HAL_GetTick>
 800480e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004810:	e00a      	b.n	8004828 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004812:	f7fe f893 	bl	800293c <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004820:	4293      	cmp	r3, r2
 8004822:	d901      	bls.n	8004828 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e0b8      	b.n	800499a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004828:	4b40      	ldr	r3, [pc, #256]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 800482a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b00      	cmp	r3, #0
 8004832:	d1ee      	bne.n	8004812 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004834:	7dfb      	ldrb	r3, [r7, #23]
 8004836:	2b01      	cmp	r3, #1
 8004838:	d105      	bne.n	8004846 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800483a:	4b3c      	ldr	r3, [pc, #240]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 800483c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800483e:	4a3b      	ldr	r2, [pc, #236]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 8004840:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004844:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	699b      	ldr	r3, [r3, #24]
 800484a:	2b00      	cmp	r3, #0
 800484c:	f000 80a4 	beq.w	8004998 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004850:	4b36      	ldr	r3, [pc, #216]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	f003 030c 	and.w	r3, r3, #12
 8004858:	2b08      	cmp	r3, #8
 800485a:	d06b      	beq.n	8004934 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	2b02      	cmp	r3, #2
 8004862:	d149      	bne.n	80048f8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004864:	4b31      	ldr	r3, [pc, #196]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a30      	ldr	r2, [pc, #192]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 800486a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800486e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004870:	f7fe f864 	bl	800293c <HAL_GetTick>
 8004874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004876:	e008      	b.n	800488a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004878:	f7fe f860 	bl	800293c <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	2b02      	cmp	r3, #2
 8004884:	d901      	bls.n	800488a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e087      	b.n	800499a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800488a:	4b28      	ldr	r3, [pc, #160]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004892:	2b00      	cmp	r3, #0
 8004894:	d1f0      	bne.n	8004878 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	69da      	ldr	r2, [r3, #28]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	431a      	orrs	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a4:	019b      	lsls	r3, r3, #6
 80048a6:	431a      	orrs	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ac:	085b      	lsrs	r3, r3, #1
 80048ae:	3b01      	subs	r3, #1
 80048b0:	041b      	lsls	r3, r3, #16
 80048b2:	431a      	orrs	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048b8:	061b      	lsls	r3, r3, #24
 80048ba:	4313      	orrs	r3, r2
 80048bc:	4a1b      	ldr	r2, [pc, #108]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 80048be:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80048c2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048c4:	4b19      	ldr	r3, [pc, #100]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a18      	ldr	r2, [pc, #96]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 80048ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048d0:	f7fe f834 	bl	800293c <HAL_GetTick>
 80048d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048d6:	e008      	b.n	80048ea <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048d8:	f7fe f830 	bl	800293c <HAL_GetTick>
 80048dc:	4602      	mov	r2, r0
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d901      	bls.n	80048ea <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80048e6:	2303      	movs	r3, #3
 80048e8:	e057      	b.n	800499a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048ea:	4b10      	ldr	r3, [pc, #64]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d0f0      	beq.n	80048d8 <HAL_RCC_OscConfig+0x478>
 80048f6:	e04f      	b.n	8004998 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048f8:	4b0c      	ldr	r3, [pc, #48]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a0b      	ldr	r2, [pc, #44]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 80048fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004902:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004904:	f7fe f81a 	bl	800293c <HAL_GetTick>
 8004908:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800490a:	e008      	b.n	800491e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800490c:	f7fe f816 	bl	800293c <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	2b02      	cmp	r3, #2
 8004918:	d901      	bls.n	800491e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e03d      	b.n	800499a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800491e:	4b03      	ldr	r3, [pc, #12]	@ (800492c <HAL_RCC_OscConfig+0x4cc>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d1f0      	bne.n	800490c <HAL_RCC_OscConfig+0x4ac>
 800492a:	e035      	b.n	8004998 <HAL_RCC_OscConfig+0x538>
 800492c:	40023800 	.word	0x40023800
 8004930:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004934:	4b1b      	ldr	r3, [pc, #108]	@ (80049a4 <HAL_RCC_OscConfig+0x544>)
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d028      	beq.n	8004994 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800494c:	429a      	cmp	r2, r3
 800494e:	d121      	bne.n	8004994 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800495a:	429a      	cmp	r2, r3
 800495c:	d11a      	bne.n	8004994 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004964:	4013      	ands	r3, r2
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800496a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800496c:	4293      	cmp	r3, r2
 800496e:	d111      	bne.n	8004994 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800497a:	085b      	lsrs	r3, r3, #1
 800497c:	3b01      	subs	r3, #1
 800497e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004980:	429a      	cmp	r2, r3
 8004982:	d107      	bne.n	8004994 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800498e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004990:	429a      	cmp	r2, r3
 8004992:	d001      	beq.n	8004998 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e000      	b.n	800499a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	3718      	adds	r7, #24
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	40023800 	.word	0x40023800

080049a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b084      	sub	sp, #16
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80049b2:	2300      	movs	r3, #0
 80049b4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d101      	bne.n	80049c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e0d0      	b.n	8004b62 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049c0:	4b6a      	ldr	r3, [pc, #424]	@ (8004b6c <HAL_RCC_ClockConfig+0x1c4>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 030f 	and.w	r3, r3, #15
 80049c8:	683a      	ldr	r2, [r7, #0]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d910      	bls.n	80049f0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ce:	4b67      	ldr	r3, [pc, #412]	@ (8004b6c <HAL_RCC_ClockConfig+0x1c4>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f023 020f 	bic.w	r2, r3, #15
 80049d6:	4965      	ldr	r1, [pc, #404]	@ (8004b6c <HAL_RCC_ClockConfig+0x1c4>)
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	4313      	orrs	r3, r2
 80049dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049de:	4b63      	ldr	r3, [pc, #396]	@ (8004b6c <HAL_RCC_ClockConfig+0x1c4>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 030f 	and.w	r3, r3, #15
 80049e6:	683a      	ldr	r2, [r7, #0]
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d001      	beq.n	80049f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e0b8      	b.n	8004b62 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0302 	and.w	r3, r3, #2
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d020      	beq.n	8004a3e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0304 	and.w	r3, r3, #4
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d005      	beq.n	8004a14 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a08:	4b59      	ldr	r3, [pc, #356]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	4a58      	ldr	r2, [pc, #352]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004a0e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004a12:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0308 	and.w	r3, r3, #8
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d005      	beq.n	8004a2c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a20:	4b53      	ldr	r3, [pc, #332]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	4a52      	ldr	r2, [pc, #328]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004a26:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004a2a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a2c:	4b50      	ldr	r3, [pc, #320]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	494d      	ldr	r1, [pc, #308]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0301 	and.w	r3, r3, #1
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d040      	beq.n	8004acc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d107      	bne.n	8004a62 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a52:	4b47      	ldr	r3, [pc, #284]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d115      	bne.n	8004a8a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e07f      	b.n	8004b62 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	2b02      	cmp	r3, #2
 8004a68:	d107      	bne.n	8004a7a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a6a:	4b41      	ldr	r3, [pc, #260]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d109      	bne.n	8004a8a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e073      	b.n	8004b62 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a7a:	4b3d      	ldr	r3, [pc, #244]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0302 	and.w	r3, r3, #2
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d101      	bne.n	8004a8a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a86:	2301      	movs	r3, #1
 8004a88:	e06b      	b.n	8004b62 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a8a:	4b39      	ldr	r3, [pc, #228]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	f023 0203 	bic.w	r2, r3, #3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	4936      	ldr	r1, [pc, #216]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a9c:	f7fd ff4e 	bl	800293c <HAL_GetTick>
 8004aa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aa2:	e00a      	b.n	8004aba <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aa4:	f7fd ff4a 	bl	800293c <HAL_GetTick>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	1ad3      	subs	r3, r2, r3
 8004aae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d901      	bls.n	8004aba <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004ab6:	2303      	movs	r3, #3
 8004ab8:	e053      	b.n	8004b62 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aba:	4b2d      	ldr	r3, [pc, #180]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f003 020c 	and.w	r2, r3, #12
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d1eb      	bne.n	8004aa4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004acc:	4b27      	ldr	r3, [pc, #156]	@ (8004b6c <HAL_RCC_ClockConfig+0x1c4>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 030f 	and.w	r3, r3, #15
 8004ad4:	683a      	ldr	r2, [r7, #0]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d210      	bcs.n	8004afc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ada:	4b24      	ldr	r3, [pc, #144]	@ (8004b6c <HAL_RCC_ClockConfig+0x1c4>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f023 020f 	bic.w	r2, r3, #15
 8004ae2:	4922      	ldr	r1, [pc, #136]	@ (8004b6c <HAL_RCC_ClockConfig+0x1c4>)
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aea:	4b20      	ldr	r3, [pc, #128]	@ (8004b6c <HAL_RCC_ClockConfig+0x1c4>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 030f 	and.w	r3, r3, #15
 8004af2:	683a      	ldr	r2, [r7, #0]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d001      	beq.n	8004afc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e032      	b.n	8004b62 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0304 	and.w	r3, r3, #4
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d008      	beq.n	8004b1a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b08:	4b19      	ldr	r3, [pc, #100]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	4916      	ldr	r1, [pc, #88]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004b16:	4313      	orrs	r3, r2
 8004b18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0308 	and.w	r3, r3, #8
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d009      	beq.n	8004b3a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b26:	4b12      	ldr	r3, [pc, #72]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	00db      	lsls	r3, r3, #3
 8004b34:	490e      	ldr	r1, [pc, #56]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004b36:	4313      	orrs	r3, r2
 8004b38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b3a:	f000 f821 	bl	8004b80 <HAL_RCC_GetSysClockFreq>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	4b0b      	ldr	r3, [pc, #44]	@ (8004b70 <HAL_RCC_ClockConfig+0x1c8>)
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	091b      	lsrs	r3, r3, #4
 8004b46:	f003 030f 	and.w	r3, r3, #15
 8004b4a:	490a      	ldr	r1, [pc, #40]	@ (8004b74 <HAL_RCC_ClockConfig+0x1cc>)
 8004b4c:	5ccb      	ldrb	r3, [r1, r3]
 8004b4e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b52:	4a09      	ldr	r2, [pc, #36]	@ (8004b78 <HAL_RCC_ClockConfig+0x1d0>)
 8004b54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004b56:	4b09      	ldr	r3, [pc, #36]	@ (8004b7c <HAL_RCC_ClockConfig+0x1d4>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f7fd feaa 	bl	80028b4 <HAL_InitTick>

  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3710      	adds	r7, #16
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	40023c00 	.word	0x40023c00
 8004b70:	40023800 	.word	0x40023800
 8004b74:	0800b8c4 	.word	0x0800b8c4
 8004b78:	20000048 	.word	0x20000048
 8004b7c:	2000004c 	.word	0x2000004c

08004b80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b84:	b094      	sub	sp, #80	@ 0x50
 8004b86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b90:	2300      	movs	r3, #0
 8004b92:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004b94:	2300      	movs	r3, #0
 8004b96:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b98:	4b79      	ldr	r3, [pc, #484]	@ (8004d80 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	f003 030c 	and.w	r3, r3, #12
 8004ba0:	2b08      	cmp	r3, #8
 8004ba2:	d00d      	beq.n	8004bc0 <HAL_RCC_GetSysClockFreq+0x40>
 8004ba4:	2b08      	cmp	r3, #8
 8004ba6:	f200 80e1 	bhi.w	8004d6c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d002      	beq.n	8004bb4 <HAL_RCC_GetSysClockFreq+0x34>
 8004bae:	2b04      	cmp	r3, #4
 8004bb0:	d003      	beq.n	8004bba <HAL_RCC_GetSysClockFreq+0x3a>
 8004bb2:	e0db      	b.n	8004d6c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004bb4:	4b73      	ldr	r3, [pc, #460]	@ (8004d84 <HAL_RCC_GetSysClockFreq+0x204>)
 8004bb6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bb8:	e0db      	b.n	8004d72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004bba:	4b73      	ldr	r3, [pc, #460]	@ (8004d88 <HAL_RCC_GetSysClockFreq+0x208>)
 8004bbc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bbe:	e0d8      	b.n	8004d72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bc0:	4b6f      	ldr	r3, [pc, #444]	@ (8004d80 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004bc8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004bca:	4b6d      	ldr	r3, [pc, #436]	@ (8004d80 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d063      	beq.n	8004c9e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bd6:	4b6a      	ldr	r3, [pc, #424]	@ (8004d80 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	099b      	lsrs	r3, r3, #6
 8004bdc:	2200      	movs	r2, #0
 8004bde:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004be0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004be4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004be8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bea:	2300      	movs	r3, #0
 8004bec:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004bf2:	4622      	mov	r2, r4
 8004bf4:	462b      	mov	r3, r5
 8004bf6:	f04f 0000 	mov.w	r0, #0
 8004bfa:	f04f 0100 	mov.w	r1, #0
 8004bfe:	0159      	lsls	r1, r3, #5
 8004c00:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c04:	0150      	lsls	r0, r2, #5
 8004c06:	4602      	mov	r2, r0
 8004c08:	460b      	mov	r3, r1
 8004c0a:	4621      	mov	r1, r4
 8004c0c:	1a51      	subs	r1, r2, r1
 8004c0e:	6139      	str	r1, [r7, #16]
 8004c10:	4629      	mov	r1, r5
 8004c12:	eb63 0301 	sbc.w	r3, r3, r1
 8004c16:	617b      	str	r3, [r7, #20]
 8004c18:	f04f 0200 	mov.w	r2, #0
 8004c1c:	f04f 0300 	mov.w	r3, #0
 8004c20:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c24:	4659      	mov	r1, fp
 8004c26:	018b      	lsls	r3, r1, #6
 8004c28:	4651      	mov	r1, sl
 8004c2a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c2e:	4651      	mov	r1, sl
 8004c30:	018a      	lsls	r2, r1, #6
 8004c32:	4651      	mov	r1, sl
 8004c34:	ebb2 0801 	subs.w	r8, r2, r1
 8004c38:	4659      	mov	r1, fp
 8004c3a:	eb63 0901 	sbc.w	r9, r3, r1
 8004c3e:	f04f 0200 	mov.w	r2, #0
 8004c42:	f04f 0300 	mov.w	r3, #0
 8004c46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c52:	4690      	mov	r8, r2
 8004c54:	4699      	mov	r9, r3
 8004c56:	4623      	mov	r3, r4
 8004c58:	eb18 0303 	adds.w	r3, r8, r3
 8004c5c:	60bb      	str	r3, [r7, #8]
 8004c5e:	462b      	mov	r3, r5
 8004c60:	eb49 0303 	adc.w	r3, r9, r3
 8004c64:	60fb      	str	r3, [r7, #12]
 8004c66:	f04f 0200 	mov.w	r2, #0
 8004c6a:	f04f 0300 	mov.w	r3, #0
 8004c6e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c72:	4629      	mov	r1, r5
 8004c74:	024b      	lsls	r3, r1, #9
 8004c76:	4621      	mov	r1, r4
 8004c78:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c7c:	4621      	mov	r1, r4
 8004c7e:	024a      	lsls	r2, r1, #9
 8004c80:	4610      	mov	r0, r2
 8004c82:	4619      	mov	r1, r3
 8004c84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c86:	2200      	movs	r2, #0
 8004c88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c8c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c90:	f7fc f81a 	bl	8000cc8 <__aeabi_uldivmod>
 8004c94:	4602      	mov	r2, r0
 8004c96:	460b      	mov	r3, r1
 8004c98:	4613      	mov	r3, r2
 8004c9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c9c:	e058      	b.n	8004d50 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c9e:	4b38      	ldr	r3, [pc, #224]	@ (8004d80 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	099b      	lsrs	r3, r3, #6
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	4611      	mov	r1, r2
 8004caa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004cae:	623b      	str	r3, [r7, #32]
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cb4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004cb8:	4642      	mov	r2, r8
 8004cba:	464b      	mov	r3, r9
 8004cbc:	f04f 0000 	mov.w	r0, #0
 8004cc0:	f04f 0100 	mov.w	r1, #0
 8004cc4:	0159      	lsls	r1, r3, #5
 8004cc6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004cca:	0150      	lsls	r0, r2, #5
 8004ccc:	4602      	mov	r2, r0
 8004cce:	460b      	mov	r3, r1
 8004cd0:	4641      	mov	r1, r8
 8004cd2:	ebb2 0a01 	subs.w	sl, r2, r1
 8004cd6:	4649      	mov	r1, r9
 8004cd8:	eb63 0b01 	sbc.w	fp, r3, r1
 8004cdc:	f04f 0200 	mov.w	r2, #0
 8004ce0:	f04f 0300 	mov.w	r3, #0
 8004ce4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004ce8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004cec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004cf0:	ebb2 040a 	subs.w	r4, r2, sl
 8004cf4:	eb63 050b 	sbc.w	r5, r3, fp
 8004cf8:	f04f 0200 	mov.w	r2, #0
 8004cfc:	f04f 0300 	mov.w	r3, #0
 8004d00:	00eb      	lsls	r3, r5, #3
 8004d02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d06:	00e2      	lsls	r2, r4, #3
 8004d08:	4614      	mov	r4, r2
 8004d0a:	461d      	mov	r5, r3
 8004d0c:	4643      	mov	r3, r8
 8004d0e:	18e3      	adds	r3, r4, r3
 8004d10:	603b      	str	r3, [r7, #0]
 8004d12:	464b      	mov	r3, r9
 8004d14:	eb45 0303 	adc.w	r3, r5, r3
 8004d18:	607b      	str	r3, [r7, #4]
 8004d1a:	f04f 0200 	mov.w	r2, #0
 8004d1e:	f04f 0300 	mov.w	r3, #0
 8004d22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d26:	4629      	mov	r1, r5
 8004d28:	028b      	lsls	r3, r1, #10
 8004d2a:	4621      	mov	r1, r4
 8004d2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d30:	4621      	mov	r1, r4
 8004d32:	028a      	lsls	r2, r1, #10
 8004d34:	4610      	mov	r0, r2
 8004d36:	4619      	mov	r1, r3
 8004d38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	61bb      	str	r3, [r7, #24]
 8004d3e:	61fa      	str	r2, [r7, #28]
 8004d40:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d44:	f7fb ffc0 	bl	8000cc8 <__aeabi_uldivmod>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	4613      	mov	r3, r2
 8004d4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004d50:	4b0b      	ldr	r3, [pc, #44]	@ (8004d80 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	0c1b      	lsrs	r3, r3, #16
 8004d56:	f003 0303 	and.w	r3, r3, #3
 8004d5a:	3301      	adds	r3, #1
 8004d5c:	005b      	lsls	r3, r3, #1
 8004d5e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004d60:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d68:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d6a:	e002      	b.n	8004d72 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d6c:	4b05      	ldr	r3, [pc, #20]	@ (8004d84 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d6e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3750      	adds	r7, #80	@ 0x50
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d7e:	bf00      	nop
 8004d80:	40023800 	.word	0x40023800
 8004d84:	00f42400 	.word	0x00f42400
 8004d88:	007a1200 	.word	0x007a1200

08004d8c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d90:	4b03      	ldr	r3, [pc, #12]	@ (8004da0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d92:	681b      	ldr	r3, [r3, #0]
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr
 8004d9e:	bf00      	nop
 8004da0:	20000048 	.word	0x20000048

08004da4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004da8:	f7ff fff0 	bl	8004d8c <HAL_RCC_GetHCLKFreq>
 8004dac:	4602      	mov	r2, r0
 8004dae:	4b05      	ldr	r3, [pc, #20]	@ (8004dc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	0a9b      	lsrs	r3, r3, #10
 8004db4:	f003 0307 	and.w	r3, r3, #7
 8004db8:	4903      	ldr	r1, [pc, #12]	@ (8004dc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004dba:	5ccb      	ldrb	r3, [r1, r3]
 8004dbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	bd80      	pop	{r7, pc}
 8004dc4:	40023800 	.word	0x40023800
 8004dc8:	0800b8d4 	.word	0x0800b8d4

08004dcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004dd0:	f7ff ffdc 	bl	8004d8c <HAL_RCC_GetHCLKFreq>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	4b05      	ldr	r3, [pc, #20]	@ (8004dec <HAL_RCC_GetPCLK2Freq+0x20>)
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	0b5b      	lsrs	r3, r3, #13
 8004ddc:	f003 0307 	and.w	r3, r3, #7
 8004de0:	4903      	ldr	r1, [pc, #12]	@ (8004df0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004de2:	5ccb      	ldrb	r3, [r1, r3]
 8004de4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	bd80      	pop	{r7, pc}
 8004dec:	40023800 	.word	0x40023800
 8004df0:	0800b8d4 	.word	0x0800b8d4

08004df4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b088      	sub	sp, #32
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004e00:	2300      	movs	r3, #0
 8004e02:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004e04:	2300      	movs	r3, #0
 8004e06:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d012      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004e1c:	4b69      	ldr	r3, [pc, #420]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	4a68      	ldr	r2, [pc, #416]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e22:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004e26:	6093      	str	r3, [r2, #8]
 8004e28:	4b66      	ldr	r3, [pc, #408]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e2a:	689a      	ldr	r2, [r3, #8]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e30:	4964      	ldr	r1, [pc, #400]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e32:	4313      	orrs	r3, r2
 8004e34:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d101      	bne.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d017      	beq.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e4e:	4b5d      	ldr	r3, [pc, #372]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e54:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e5c:	4959      	ldr	r1, [pc, #356]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e68:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e6c:	d101      	bne.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d101      	bne.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d017      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e8a:	4b4e      	ldr	r3, [pc, #312]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e90:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e98:	494a      	ldr	r1, [pc, #296]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ea8:	d101      	bne.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d101      	bne.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d001      	beq.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f003 0320 	and.w	r3, r3, #32
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f000 808b 	beq.w	8004fee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ed8:	4b3a      	ldr	r3, [pc, #232]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004edc:	4a39      	ldr	r2, [pc, #228]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ede:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ee2:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ee4:	4b37      	ldr	r3, [pc, #220]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eec:	60bb      	str	r3, [r7, #8]
 8004eee:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004ef0:	4b35      	ldr	r3, [pc, #212]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a34      	ldr	r2, [pc, #208]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ef6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004efa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004efc:	f7fd fd1e 	bl	800293c <HAL_GetTick>
 8004f00:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004f02:	e008      	b.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f04:	f7fd fd1a 	bl	800293c <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	2b64      	cmp	r3, #100	@ 0x64
 8004f10:	d901      	bls.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004f12:	2303      	movs	r3, #3
 8004f14:	e357      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004f16:	4b2c      	ldr	r3, [pc, #176]	@ (8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d0f0      	beq.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f22:	4b28      	ldr	r3, [pc, #160]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f2a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d035      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f3a:	693a      	ldr	r2, [r7, #16]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d02e      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f40:	4b20      	ldr	r3, [pc, #128]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f48:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f4a:	4b1e      	ldr	r3, [pc, #120]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f4e:	4a1d      	ldr	r2, [pc, #116]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f54:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f56:	4b1b      	ldr	r3, [pc, #108]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f5a:	4a1a      	ldr	r2, [pc, #104]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f60:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004f62:	4a18      	ldr	r2, [pc, #96]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f64:	693b      	ldr	r3, [r7, #16]
 8004f66:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f68:	4b16      	ldr	r3, [pc, #88]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f6c:	f003 0301 	and.w	r3, r3, #1
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d114      	bne.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f74:	f7fd fce2 	bl	800293c <HAL_GetTick>
 8004f78:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f7a:	e00a      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f7c:	f7fd fcde 	bl	800293c <HAL_GetTick>
 8004f80:	4602      	mov	r2, r0
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e319      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f92:	4b0c      	ldr	r3, [pc, #48]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f96:	f003 0302 	and.w	r3, r3, #2
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d0ee      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fa6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004faa:	d111      	bne.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004fac:	4b05      	ldr	r3, [pc, #20]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004fb8:	4b04      	ldr	r3, [pc, #16]	@ (8004fcc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004fba:	400b      	ands	r3, r1
 8004fbc:	4901      	ldr	r1, [pc, #4]	@ (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	608b      	str	r3, [r1, #8]
 8004fc2:	e00b      	b.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004fc4:	40023800 	.word	0x40023800
 8004fc8:	40007000 	.word	0x40007000
 8004fcc:	0ffffcff 	.word	0x0ffffcff
 8004fd0:	4baa      	ldr	r3, [pc, #680]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	4aa9      	ldr	r2, [pc, #676]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fd6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004fda:	6093      	str	r3, [r2, #8]
 8004fdc:	4ba7      	ldr	r3, [pc, #668]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fde:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fe4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fe8:	49a4      	ldr	r1, [pc, #656]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004fea:	4313      	orrs	r3, r2
 8004fec:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f003 0310 	and.w	r3, r3, #16
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d010      	beq.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004ffa:	4ba0      	ldr	r3, [pc, #640]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004ffc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005000:	4a9e      	ldr	r2, [pc, #632]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005002:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005006:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800500a:	4b9c      	ldr	r3, [pc, #624]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800500c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005014:	4999      	ldr	r1, [pc, #612]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005016:	4313      	orrs	r3, r2
 8005018:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005024:	2b00      	cmp	r3, #0
 8005026:	d00a      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005028:	4b94      	ldr	r3, [pc, #592]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800502a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800502e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005036:	4991      	ldr	r1, [pc, #580]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005038:	4313      	orrs	r3, r2
 800503a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00a      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800504a:	4b8c      	ldr	r3, [pc, #560]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800504c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005050:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005058:	4988      	ldr	r1, [pc, #544]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800505a:	4313      	orrs	r3, r2
 800505c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d00a      	beq.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800506c:	4b83      	ldr	r3, [pc, #524]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800506e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005072:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800507a:	4980      	ldr	r1, [pc, #512]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800507c:	4313      	orrs	r3, r2
 800507e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d00a      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800508e:	4b7b      	ldr	r3, [pc, #492]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005090:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005094:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800509c:	4977      	ldr	r1, [pc, #476]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d00a      	beq.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80050b0:	4b72      	ldr	r3, [pc, #456]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050b6:	f023 0203 	bic.w	r2, r3, #3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050be:	496f      	ldr	r1, [pc, #444]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d00a      	beq.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80050d2:	4b6a      	ldr	r3, [pc, #424]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050d8:	f023 020c 	bic.w	r2, r3, #12
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050e0:	4966      	ldr	r1, [pc, #408]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050e2:	4313      	orrs	r3, r2
 80050e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d00a      	beq.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80050f4:	4b61      	ldr	r3, [pc, #388]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050fa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005102:	495e      	ldr	r1, [pc, #376]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005104:	4313      	orrs	r3, r2
 8005106:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005112:	2b00      	cmp	r3, #0
 8005114:	d00a      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005116:	4b59      	ldr	r3, [pc, #356]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005118:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800511c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005124:	4955      	ldr	r1, [pc, #340]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005126:	4313      	orrs	r3, r2
 8005128:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005134:	2b00      	cmp	r3, #0
 8005136:	d00a      	beq.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005138:	4b50      	ldr	r3, [pc, #320]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800513a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800513e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005146:	494d      	ldr	r1, [pc, #308]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005148:	4313      	orrs	r3, r2
 800514a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005156:	2b00      	cmp	r3, #0
 8005158:	d00a      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800515a:	4b48      	ldr	r3, [pc, #288]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800515c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005160:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005168:	4944      	ldr	r1, [pc, #272]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800516a:	4313      	orrs	r3, r2
 800516c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d00a      	beq.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800517c:	4b3f      	ldr	r3, [pc, #252]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800517e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005182:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800518a:	493c      	ldr	r1, [pc, #240]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800518c:	4313      	orrs	r3, r2
 800518e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00a      	beq.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800519e:	4b37      	ldr	r3, [pc, #220]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051a4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051ac:	4933      	ldr	r1, [pc, #204]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051ae:	4313      	orrs	r3, r2
 80051b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d00a      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80051c0:	4b2e      	ldr	r3, [pc, #184]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051c6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051ce:	492b      	ldr	r1, [pc, #172]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051d0:	4313      	orrs	r3, r2
 80051d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d011      	beq.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80051e2:	4b26      	ldr	r3, [pc, #152]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051e8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051f0:	4922      	ldr	r1, [pc, #136]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051f2:	4313      	orrs	r3, r2
 80051f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005200:	d101      	bne.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005202:	2301      	movs	r3, #1
 8005204:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 0308 	and.w	r3, r3, #8
 800520e:	2b00      	cmp	r3, #0
 8005210:	d001      	beq.n	8005216 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005212:	2301      	movs	r3, #1
 8005214:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800521e:	2b00      	cmp	r3, #0
 8005220:	d00a      	beq.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005222:	4b16      	ldr	r3, [pc, #88]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005228:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005230:	4912      	ldr	r1, [pc, #72]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005232:	4313      	orrs	r3, r2
 8005234:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005240:	2b00      	cmp	r3, #0
 8005242:	d00b      	beq.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005244:	4b0d      	ldr	r3, [pc, #52]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005246:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800524a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005254:	4909      	ldr	r1, [pc, #36]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005256:	4313      	orrs	r3, r2
 8005258:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800525c:	69fb      	ldr	r3, [r7, #28]
 800525e:	2b01      	cmp	r3, #1
 8005260:	d006      	beq.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800526a:	2b00      	cmp	r3, #0
 800526c:	f000 80d9 	beq.w	8005422 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005270:	4b02      	ldr	r3, [pc, #8]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a01      	ldr	r2, [pc, #4]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005276:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800527a:	e001      	b.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800527c:	40023800 	.word	0x40023800
 8005280:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005282:	f7fd fb5b 	bl	800293c <HAL_GetTick>
 8005286:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005288:	e008      	b.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800528a:	f7fd fb57 	bl	800293c <HAL_GetTick>
 800528e:	4602      	mov	r2, r0
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	1ad3      	subs	r3, r2, r3
 8005294:	2b64      	cmp	r3, #100	@ 0x64
 8005296:	d901      	bls.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005298:	2303      	movs	r3, #3
 800529a:	e194      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800529c:	4b6c      	ldr	r3, [pc, #432]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d1f0      	bne.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 0301 	and.w	r3, r3, #1
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d021      	beq.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d11d      	bne.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80052bc:	4b64      	ldr	r3, [pc, #400]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052c2:	0c1b      	lsrs	r3, r3, #16
 80052c4:	f003 0303 	and.w	r3, r3, #3
 80052c8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80052ca:	4b61      	ldr	r3, [pc, #388]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052d0:	0e1b      	lsrs	r3, r3, #24
 80052d2:	f003 030f 	and.w	r3, r3, #15
 80052d6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	019a      	lsls	r2, r3, #6
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	041b      	lsls	r3, r3, #16
 80052e2:	431a      	orrs	r2, r3
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	061b      	lsls	r3, r3, #24
 80052e8:	431a      	orrs	r2, r3
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	071b      	lsls	r3, r3, #28
 80052f0:	4957      	ldr	r1, [pc, #348]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80052f2:	4313      	orrs	r3, r2
 80052f4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005300:	2b00      	cmp	r3, #0
 8005302:	d004      	beq.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005308:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800530c:	d00a      	beq.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005316:	2b00      	cmp	r3, #0
 8005318:	d02e      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800531e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005322:	d129      	bne.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005324:	4b4a      	ldr	r3, [pc, #296]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005326:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800532a:	0c1b      	lsrs	r3, r3, #16
 800532c:	f003 0303 	and.w	r3, r3, #3
 8005330:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005332:	4b47      	ldr	r3, [pc, #284]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005334:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005338:	0f1b      	lsrs	r3, r3, #28
 800533a:	f003 0307 	and.w	r3, r3, #7
 800533e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	019a      	lsls	r2, r3, #6
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	041b      	lsls	r3, r3, #16
 800534a:	431a      	orrs	r2, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	061b      	lsls	r3, r3, #24
 8005352:	431a      	orrs	r2, r3
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	071b      	lsls	r3, r3, #28
 8005358:	493d      	ldr	r1, [pc, #244]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800535a:	4313      	orrs	r3, r2
 800535c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005360:	4b3b      	ldr	r3, [pc, #236]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005362:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005366:	f023 021f 	bic.w	r2, r3, #31
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800536e:	3b01      	subs	r3, #1
 8005370:	4937      	ldr	r1, [pc, #220]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005372:	4313      	orrs	r3, r2
 8005374:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005380:	2b00      	cmp	r3, #0
 8005382:	d01d      	beq.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005384:	4b32      	ldr	r3, [pc, #200]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005386:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800538a:	0e1b      	lsrs	r3, r3, #24
 800538c:	f003 030f 	and.w	r3, r3, #15
 8005390:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005392:	4b2f      	ldr	r3, [pc, #188]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005394:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005398:	0f1b      	lsrs	r3, r3, #28
 800539a:	f003 0307 	and.w	r3, r3, #7
 800539e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	019a      	lsls	r2, r3, #6
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	041b      	lsls	r3, r3, #16
 80053ac:	431a      	orrs	r2, r3
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	061b      	lsls	r3, r3, #24
 80053b2:	431a      	orrs	r2, r3
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	071b      	lsls	r3, r3, #28
 80053b8:	4925      	ldr	r1, [pc, #148]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d011      	beq.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	019a      	lsls	r2, r3, #6
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	041b      	lsls	r3, r3, #16
 80053d8:	431a      	orrs	r2, r3
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	061b      	lsls	r3, r3, #24
 80053e0:	431a      	orrs	r2, r3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	071b      	lsls	r3, r3, #28
 80053e8:	4919      	ldr	r1, [pc, #100]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053ea:	4313      	orrs	r3, r2
 80053ec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80053f0:	4b17      	ldr	r3, [pc, #92]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a16      	ldr	r2, [pc, #88]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80053fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053fc:	f7fd fa9e 	bl	800293c <HAL_GetTick>
 8005400:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005402:	e008      	b.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005404:	f7fd fa9a 	bl	800293c <HAL_GetTick>
 8005408:	4602      	mov	r2, r0
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	1ad3      	subs	r3, r2, r3
 800540e:	2b64      	cmp	r3, #100	@ 0x64
 8005410:	d901      	bls.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005412:	2303      	movs	r3, #3
 8005414:	e0d7      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005416:	4b0e      	ldr	r3, [pc, #56]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d0f0      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	2b01      	cmp	r3, #1
 8005426:	f040 80cd 	bne.w	80055c4 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800542a:	4b09      	ldr	r3, [pc, #36]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a08      	ldr	r2, [pc, #32]	@ (8005450 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005430:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005434:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005436:	f7fd fa81 	bl	800293c <HAL_GetTick>
 800543a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800543c:	e00a      	b.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800543e:	f7fd fa7d 	bl	800293c <HAL_GetTick>
 8005442:	4602      	mov	r2, r0
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	1ad3      	subs	r3, r2, r3
 8005448:	2b64      	cmp	r3, #100	@ 0x64
 800544a:	d903      	bls.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800544c:	2303      	movs	r3, #3
 800544e:	e0ba      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005450:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005454:	4b5e      	ldr	r3, [pc, #376]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800545c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005460:	d0ed      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800546a:	2b00      	cmp	r3, #0
 800546c:	d003      	beq.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005472:	2b00      	cmp	r3, #0
 8005474:	d009      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800547e:	2b00      	cmp	r3, #0
 8005480:	d02e      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005486:	2b00      	cmp	r3, #0
 8005488:	d12a      	bne.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800548a:	4b51      	ldr	r3, [pc, #324]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800548c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005490:	0c1b      	lsrs	r3, r3, #16
 8005492:	f003 0303 	and.w	r3, r3, #3
 8005496:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005498:	4b4d      	ldr	r3, [pc, #308]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800549a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800549e:	0f1b      	lsrs	r3, r3, #28
 80054a0:	f003 0307 	and.w	r3, r3, #7
 80054a4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	695b      	ldr	r3, [r3, #20]
 80054aa:	019a      	lsls	r2, r3, #6
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	041b      	lsls	r3, r3, #16
 80054b0:	431a      	orrs	r2, r3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	699b      	ldr	r3, [r3, #24]
 80054b6:	061b      	lsls	r3, r3, #24
 80054b8:	431a      	orrs	r2, r3
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	071b      	lsls	r3, r3, #28
 80054be:	4944      	ldr	r1, [pc, #272]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054c0:	4313      	orrs	r3, r2
 80054c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80054c6:	4b42      	ldr	r3, [pc, #264]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80054cc:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054d4:	3b01      	subs	r3, #1
 80054d6:	021b      	lsls	r3, r3, #8
 80054d8:	493d      	ldr	r1, [pc, #244]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054da:	4313      	orrs	r3, r2
 80054dc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d022      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80054f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054f4:	d11d      	bne.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80054f6:	4b36      	ldr	r3, [pc, #216]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054fc:	0e1b      	lsrs	r3, r3, #24
 80054fe:	f003 030f 	and.w	r3, r3, #15
 8005502:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005504:	4b32      	ldr	r3, [pc, #200]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800550a:	0f1b      	lsrs	r3, r3, #28
 800550c:	f003 0307 	and.w	r3, r3, #7
 8005510:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	695b      	ldr	r3, [r3, #20]
 8005516:	019a      	lsls	r2, r3, #6
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a1b      	ldr	r3, [r3, #32]
 800551c:	041b      	lsls	r3, r3, #16
 800551e:	431a      	orrs	r2, r3
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	061b      	lsls	r3, r3, #24
 8005524:	431a      	orrs	r2, r3
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	071b      	lsls	r3, r3, #28
 800552a:	4929      	ldr	r1, [pc, #164]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800552c:	4313      	orrs	r3, r2
 800552e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 0308 	and.w	r3, r3, #8
 800553a:	2b00      	cmp	r3, #0
 800553c:	d028      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800553e:	4b24      	ldr	r3, [pc, #144]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005544:	0e1b      	lsrs	r3, r3, #24
 8005546:	f003 030f 	and.w	r3, r3, #15
 800554a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800554c:	4b20      	ldr	r3, [pc, #128]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800554e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005552:	0c1b      	lsrs	r3, r3, #16
 8005554:	f003 0303 	and.w	r3, r3, #3
 8005558:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	695b      	ldr	r3, [r3, #20]
 800555e:	019a      	lsls	r2, r3, #6
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	041b      	lsls	r3, r3, #16
 8005564:	431a      	orrs	r2, r3
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	061b      	lsls	r3, r3, #24
 800556a:	431a      	orrs	r2, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	69db      	ldr	r3, [r3, #28]
 8005570:	071b      	lsls	r3, r3, #28
 8005572:	4917      	ldr	r1, [pc, #92]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005574:	4313      	orrs	r3, r2
 8005576:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800557a:	4b15      	ldr	r3, [pc, #84]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800557c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005580:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005588:	4911      	ldr	r1, [pc, #68]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800558a:	4313      	orrs	r3, r2
 800558c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005590:	4b0f      	ldr	r3, [pc, #60]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a0e      	ldr	r2, [pc, #56]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005596:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800559a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800559c:	f7fd f9ce 	bl	800293c <HAL_GetTick>
 80055a0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80055a2:	e008      	b.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80055a4:	f7fd f9ca 	bl	800293c <HAL_GetTick>
 80055a8:	4602      	mov	r2, r0
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	1ad3      	subs	r3, r2, r3
 80055ae:	2b64      	cmp	r3, #100	@ 0x64
 80055b0:	d901      	bls.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055b2:	2303      	movs	r3, #3
 80055b4:	e007      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80055b6:	4b06      	ldr	r3, [pc, #24]	@ (80055d0 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055c2:	d1ef      	bne.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3720      	adds	r7, #32
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	40023800 	.word	0x40023800

080055d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b082      	sub	sp, #8
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d101      	bne.n	80055e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e049      	b.n	800567a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d106      	bne.n	8005600 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f7fc ff3a 	bl	8002474 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2202      	movs	r2, #2
 8005604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681a      	ldr	r2, [r3, #0]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	3304      	adds	r3, #4
 8005610:	4619      	mov	r1, r3
 8005612:	4610      	mov	r0, r2
 8005614:	f000 fa44 	bl	8005aa0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2201      	movs	r2, #1
 800563c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2201      	movs	r2, #1
 800564c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2201      	movs	r2, #1
 8005674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005678:	2300      	movs	r3, #0
}
 800567a:	4618      	mov	r0, r3
 800567c:	3708      	adds	r7, #8
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}
	...

08005684 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b084      	sub	sp, #16
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d109      	bne.n	80056a8 <HAL_TIM_PWM_Start+0x24>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800569a:	b2db      	uxtb	r3, r3
 800569c:	2b01      	cmp	r3, #1
 800569e:	bf14      	ite	ne
 80056a0:	2301      	movne	r3, #1
 80056a2:	2300      	moveq	r3, #0
 80056a4:	b2db      	uxtb	r3, r3
 80056a6:	e03c      	b.n	8005722 <HAL_TIM_PWM_Start+0x9e>
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	2b04      	cmp	r3, #4
 80056ac:	d109      	bne.n	80056c2 <HAL_TIM_PWM_Start+0x3e>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80056b4:	b2db      	uxtb	r3, r3
 80056b6:	2b01      	cmp	r3, #1
 80056b8:	bf14      	ite	ne
 80056ba:	2301      	movne	r3, #1
 80056bc:	2300      	moveq	r3, #0
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	e02f      	b.n	8005722 <HAL_TIM_PWM_Start+0x9e>
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	2b08      	cmp	r3, #8
 80056c6:	d109      	bne.n	80056dc <HAL_TIM_PWM_Start+0x58>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056ce:	b2db      	uxtb	r3, r3
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	bf14      	ite	ne
 80056d4:	2301      	movne	r3, #1
 80056d6:	2300      	moveq	r3, #0
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	e022      	b.n	8005722 <HAL_TIM_PWM_Start+0x9e>
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	2b0c      	cmp	r3, #12
 80056e0:	d109      	bne.n	80056f6 <HAL_TIM_PWM_Start+0x72>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056e8:	b2db      	uxtb	r3, r3
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	bf14      	ite	ne
 80056ee:	2301      	movne	r3, #1
 80056f0:	2300      	moveq	r3, #0
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	e015      	b.n	8005722 <HAL_TIM_PWM_Start+0x9e>
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	2b10      	cmp	r3, #16
 80056fa:	d109      	bne.n	8005710 <HAL_TIM_PWM_Start+0x8c>
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005702:	b2db      	uxtb	r3, r3
 8005704:	2b01      	cmp	r3, #1
 8005706:	bf14      	ite	ne
 8005708:	2301      	movne	r3, #1
 800570a:	2300      	moveq	r3, #0
 800570c:	b2db      	uxtb	r3, r3
 800570e:	e008      	b.n	8005722 <HAL_TIM_PWM_Start+0x9e>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005716:	b2db      	uxtb	r3, r3
 8005718:	2b01      	cmp	r3, #1
 800571a:	bf14      	ite	ne
 800571c:	2301      	movne	r3, #1
 800571e:	2300      	moveq	r3, #0
 8005720:	b2db      	uxtb	r3, r3
 8005722:	2b00      	cmp	r3, #0
 8005724:	d001      	beq.n	800572a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e092      	b.n	8005850 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d104      	bne.n	800573a <HAL_TIM_PWM_Start+0xb6>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2202      	movs	r2, #2
 8005734:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005738:	e023      	b.n	8005782 <HAL_TIM_PWM_Start+0xfe>
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	2b04      	cmp	r3, #4
 800573e:	d104      	bne.n	800574a <HAL_TIM_PWM_Start+0xc6>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2202      	movs	r2, #2
 8005744:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005748:	e01b      	b.n	8005782 <HAL_TIM_PWM_Start+0xfe>
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	2b08      	cmp	r3, #8
 800574e:	d104      	bne.n	800575a <HAL_TIM_PWM_Start+0xd6>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2202      	movs	r2, #2
 8005754:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005758:	e013      	b.n	8005782 <HAL_TIM_PWM_Start+0xfe>
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	2b0c      	cmp	r3, #12
 800575e:	d104      	bne.n	800576a <HAL_TIM_PWM_Start+0xe6>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2202      	movs	r2, #2
 8005764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005768:	e00b      	b.n	8005782 <HAL_TIM_PWM_Start+0xfe>
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	2b10      	cmp	r3, #16
 800576e:	d104      	bne.n	800577a <HAL_TIM_PWM_Start+0xf6>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2202      	movs	r2, #2
 8005774:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005778:	e003      	b.n	8005782 <HAL_TIM_PWM_Start+0xfe>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2202      	movs	r2, #2
 800577e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	2201      	movs	r2, #1
 8005788:	6839      	ldr	r1, [r7, #0]
 800578a:	4618      	mov	r0, r3
 800578c:	f000 fc8c 	bl	80060a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a30      	ldr	r2, [pc, #192]	@ (8005858 <HAL_TIM_PWM_Start+0x1d4>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d004      	beq.n	80057a4 <HAL_TIM_PWM_Start+0x120>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a2f      	ldr	r2, [pc, #188]	@ (800585c <HAL_TIM_PWM_Start+0x1d8>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d101      	bne.n	80057a8 <HAL_TIM_PWM_Start+0x124>
 80057a4:	2301      	movs	r3, #1
 80057a6:	e000      	b.n	80057aa <HAL_TIM_PWM_Start+0x126>
 80057a8:	2300      	movs	r3, #0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d007      	beq.n	80057be <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80057bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a25      	ldr	r2, [pc, #148]	@ (8005858 <HAL_TIM_PWM_Start+0x1d4>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d022      	beq.n	800580e <HAL_TIM_PWM_Start+0x18a>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057d0:	d01d      	beq.n	800580e <HAL_TIM_PWM_Start+0x18a>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a22      	ldr	r2, [pc, #136]	@ (8005860 <HAL_TIM_PWM_Start+0x1dc>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d018      	beq.n	800580e <HAL_TIM_PWM_Start+0x18a>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4a20      	ldr	r2, [pc, #128]	@ (8005864 <HAL_TIM_PWM_Start+0x1e0>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d013      	beq.n	800580e <HAL_TIM_PWM_Start+0x18a>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a1f      	ldr	r2, [pc, #124]	@ (8005868 <HAL_TIM_PWM_Start+0x1e4>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d00e      	beq.n	800580e <HAL_TIM_PWM_Start+0x18a>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4a19      	ldr	r2, [pc, #100]	@ (800585c <HAL_TIM_PWM_Start+0x1d8>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d009      	beq.n	800580e <HAL_TIM_PWM_Start+0x18a>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a1b      	ldr	r2, [pc, #108]	@ (800586c <HAL_TIM_PWM_Start+0x1e8>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d004      	beq.n	800580e <HAL_TIM_PWM_Start+0x18a>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a19      	ldr	r2, [pc, #100]	@ (8005870 <HAL_TIM_PWM_Start+0x1ec>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d115      	bne.n	800583a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	689a      	ldr	r2, [r3, #8]
 8005814:	4b17      	ldr	r3, [pc, #92]	@ (8005874 <HAL_TIM_PWM_Start+0x1f0>)
 8005816:	4013      	ands	r3, r2
 8005818:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2b06      	cmp	r3, #6
 800581e:	d015      	beq.n	800584c <HAL_TIM_PWM_Start+0x1c8>
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005826:	d011      	beq.n	800584c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	681a      	ldr	r2, [r3, #0]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f042 0201 	orr.w	r2, r2, #1
 8005836:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005838:	e008      	b.n	800584c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f042 0201 	orr.w	r2, r2, #1
 8005848:	601a      	str	r2, [r3, #0]
 800584a:	e000      	b.n	800584e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800584c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800584e:	2300      	movs	r3, #0
}
 8005850:	4618      	mov	r0, r3
 8005852:	3710      	adds	r7, #16
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}
 8005858:	40010000 	.word	0x40010000
 800585c:	40010400 	.word	0x40010400
 8005860:	40000400 	.word	0x40000400
 8005864:	40000800 	.word	0x40000800
 8005868:	40000c00 	.word	0x40000c00
 800586c:	40014000 	.word	0x40014000
 8005870:	40001800 	.word	0x40001800
 8005874:	00010007 	.word	0x00010007

08005878 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b086      	sub	sp, #24
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005884:	2300      	movs	r3, #0
 8005886:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800588e:	2b01      	cmp	r3, #1
 8005890:	d101      	bne.n	8005896 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005892:	2302      	movs	r3, #2
 8005894:	e0ff      	b.n	8005a96 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2201      	movs	r2, #1
 800589a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2b14      	cmp	r3, #20
 80058a2:	f200 80f0 	bhi.w	8005a86 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80058a6:	a201      	add	r2, pc, #4	@ (adr r2, 80058ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80058a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058ac:	08005901 	.word	0x08005901
 80058b0:	08005a87 	.word	0x08005a87
 80058b4:	08005a87 	.word	0x08005a87
 80058b8:	08005a87 	.word	0x08005a87
 80058bc:	08005941 	.word	0x08005941
 80058c0:	08005a87 	.word	0x08005a87
 80058c4:	08005a87 	.word	0x08005a87
 80058c8:	08005a87 	.word	0x08005a87
 80058cc:	08005983 	.word	0x08005983
 80058d0:	08005a87 	.word	0x08005a87
 80058d4:	08005a87 	.word	0x08005a87
 80058d8:	08005a87 	.word	0x08005a87
 80058dc:	080059c3 	.word	0x080059c3
 80058e0:	08005a87 	.word	0x08005a87
 80058e4:	08005a87 	.word	0x08005a87
 80058e8:	08005a87 	.word	0x08005a87
 80058ec:	08005a05 	.word	0x08005a05
 80058f0:	08005a87 	.word	0x08005a87
 80058f4:	08005a87 	.word	0x08005a87
 80058f8:	08005a87 	.word	0x08005a87
 80058fc:	08005a45 	.word	0x08005a45
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	68b9      	ldr	r1, [r7, #8]
 8005906:	4618      	mov	r0, r3
 8005908:	f000 f970 	bl	8005bec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	699a      	ldr	r2, [r3, #24]
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f042 0208 	orr.w	r2, r2, #8
 800591a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	699a      	ldr	r2, [r3, #24]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f022 0204 	bic.w	r2, r2, #4
 800592a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	6999      	ldr	r1, [r3, #24]
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	691a      	ldr	r2, [r3, #16]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	430a      	orrs	r2, r1
 800593c:	619a      	str	r2, [r3, #24]
      break;
 800593e:	e0a5      	b.n	8005a8c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68b9      	ldr	r1, [r7, #8]
 8005946:	4618      	mov	r0, r3
 8005948:	f000 f9c2 	bl	8005cd0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	699a      	ldr	r2, [r3, #24]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800595a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	699a      	ldr	r2, [r3, #24]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800596a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	6999      	ldr	r1, [r3, #24]
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	691b      	ldr	r3, [r3, #16]
 8005976:	021a      	lsls	r2, r3, #8
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	430a      	orrs	r2, r1
 800597e:	619a      	str	r2, [r3, #24]
      break;
 8005980:	e084      	b.n	8005a8c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68b9      	ldr	r1, [r7, #8]
 8005988:	4618      	mov	r0, r3
 800598a:	f000 fa19 	bl	8005dc0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	69da      	ldr	r2, [r3, #28]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f042 0208 	orr.w	r2, r2, #8
 800599c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	69da      	ldr	r2, [r3, #28]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f022 0204 	bic.w	r2, r2, #4
 80059ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	69d9      	ldr	r1, [r3, #28]
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	691a      	ldr	r2, [r3, #16]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	430a      	orrs	r2, r1
 80059be:	61da      	str	r2, [r3, #28]
      break;
 80059c0:	e064      	b.n	8005a8c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	68b9      	ldr	r1, [r7, #8]
 80059c8:	4618      	mov	r0, r3
 80059ca:	f000 fa6f 	bl	8005eac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	69da      	ldr	r2, [r3, #28]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	69da      	ldr	r2, [r3, #28]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	69d9      	ldr	r1, [r3, #28]
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	691b      	ldr	r3, [r3, #16]
 80059f8:	021a      	lsls	r2, r3, #8
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	430a      	orrs	r2, r1
 8005a00:	61da      	str	r2, [r3, #28]
      break;
 8005a02:	e043      	b.n	8005a8c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	68b9      	ldr	r1, [r7, #8]
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f000 faa6 	bl	8005f5c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f042 0208 	orr.w	r2, r2, #8
 8005a1e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f022 0204 	bic.w	r2, r2, #4
 8005a2e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	691a      	ldr	r2, [r3, #16]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	430a      	orrs	r2, r1
 8005a40:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005a42:	e023      	b.n	8005a8c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	68b9      	ldr	r1, [r7, #8]
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f000 fad8 	bl	8006000 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a5e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a6e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	691b      	ldr	r3, [r3, #16]
 8005a7a:	021a      	lsls	r2, r3, #8
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	430a      	orrs	r2, r1
 8005a82:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005a84:	e002      	b.n	8005a8c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	75fb      	strb	r3, [r7, #23]
      break;
 8005a8a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a94:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3718      	adds	r7, #24
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop

08005aa0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b085      	sub	sp, #20
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a43      	ldr	r2, [pc, #268]	@ (8005bc0 <TIM_Base_SetConfig+0x120>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d013      	beq.n	8005ae0 <TIM_Base_SetConfig+0x40>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005abe:	d00f      	beq.n	8005ae0 <TIM_Base_SetConfig+0x40>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	4a40      	ldr	r2, [pc, #256]	@ (8005bc4 <TIM_Base_SetConfig+0x124>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d00b      	beq.n	8005ae0 <TIM_Base_SetConfig+0x40>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a3f      	ldr	r2, [pc, #252]	@ (8005bc8 <TIM_Base_SetConfig+0x128>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d007      	beq.n	8005ae0 <TIM_Base_SetConfig+0x40>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a3e      	ldr	r2, [pc, #248]	@ (8005bcc <TIM_Base_SetConfig+0x12c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d003      	beq.n	8005ae0 <TIM_Base_SetConfig+0x40>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a3d      	ldr	r2, [pc, #244]	@ (8005bd0 <TIM_Base_SetConfig+0x130>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d108      	bne.n	8005af2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ae6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	68fa      	ldr	r2, [r7, #12]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a32      	ldr	r2, [pc, #200]	@ (8005bc0 <TIM_Base_SetConfig+0x120>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d02b      	beq.n	8005b52 <TIM_Base_SetConfig+0xb2>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b00:	d027      	beq.n	8005b52 <TIM_Base_SetConfig+0xb2>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a2f      	ldr	r2, [pc, #188]	@ (8005bc4 <TIM_Base_SetConfig+0x124>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d023      	beq.n	8005b52 <TIM_Base_SetConfig+0xb2>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a2e      	ldr	r2, [pc, #184]	@ (8005bc8 <TIM_Base_SetConfig+0x128>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d01f      	beq.n	8005b52 <TIM_Base_SetConfig+0xb2>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a2d      	ldr	r2, [pc, #180]	@ (8005bcc <TIM_Base_SetConfig+0x12c>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d01b      	beq.n	8005b52 <TIM_Base_SetConfig+0xb2>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a2c      	ldr	r2, [pc, #176]	@ (8005bd0 <TIM_Base_SetConfig+0x130>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d017      	beq.n	8005b52 <TIM_Base_SetConfig+0xb2>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a2b      	ldr	r2, [pc, #172]	@ (8005bd4 <TIM_Base_SetConfig+0x134>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d013      	beq.n	8005b52 <TIM_Base_SetConfig+0xb2>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a2a      	ldr	r2, [pc, #168]	@ (8005bd8 <TIM_Base_SetConfig+0x138>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d00f      	beq.n	8005b52 <TIM_Base_SetConfig+0xb2>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a29      	ldr	r2, [pc, #164]	@ (8005bdc <TIM_Base_SetConfig+0x13c>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d00b      	beq.n	8005b52 <TIM_Base_SetConfig+0xb2>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a28      	ldr	r2, [pc, #160]	@ (8005be0 <TIM_Base_SetConfig+0x140>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d007      	beq.n	8005b52 <TIM_Base_SetConfig+0xb2>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a27      	ldr	r2, [pc, #156]	@ (8005be4 <TIM_Base_SetConfig+0x144>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d003      	beq.n	8005b52 <TIM_Base_SetConfig+0xb2>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a26      	ldr	r2, [pc, #152]	@ (8005be8 <TIM_Base_SetConfig+0x148>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d108      	bne.n	8005b64 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	689a      	ldr	r2, [r3, #8]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	4a0e      	ldr	r2, [pc, #56]	@ (8005bc0 <TIM_Base_SetConfig+0x120>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d003      	beq.n	8005b92 <TIM_Base_SetConfig+0xf2>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a10      	ldr	r2, [pc, #64]	@ (8005bd0 <TIM_Base_SetConfig+0x130>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d103      	bne.n	8005b9a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	691a      	ldr	r2, [r3, #16]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f043 0204 	orr.w	r2, r3, #4
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2201      	movs	r2, #1
 8005baa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	68fa      	ldr	r2, [r7, #12]
 8005bb0:	601a      	str	r2, [r3, #0]
}
 8005bb2:	bf00      	nop
 8005bb4:	3714      	adds	r7, #20
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr
 8005bbe:	bf00      	nop
 8005bc0:	40010000 	.word	0x40010000
 8005bc4:	40000400 	.word	0x40000400
 8005bc8:	40000800 	.word	0x40000800
 8005bcc:	40000c00 	.word	0x40000c00
 8005bd0:	40010400 	.word	0x40010400
 8005bd4:	40014000 	.word	0x40014000
 8005bd8:	40014400 	.word	0x40014400
 8005bdc:	40014800 	.word	0x40014800
 8005be0:	40001800 	.word	0x40001800
 8005be4:	40001c00 	.word	0x40001c00
 8005be8:	40002000 	.word	0x40002000

08005bec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b087      	sub	sp, #28
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a1b      	ldr	r3, [r3, #32]
 8005bfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6a1b      	ldr	r3, [r3, #32]
 8005c00:	f023 0201 	bic.w	r2, r3, #1
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	699b      	ldr	r3, [r3, #24]
 8005c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c14:	68fa      	ldr	r2, [r7, #12]
 8005c16:	4b2b      	ldr	r3, [pc, #172]	@ (8005cc4 <TIM_OC1_SetConfig+0xd8>)
 8005c18:	4013      	ands	r3, r2
 8005c1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f023 0303 	bic.w	r3, r3, #3
 8005c22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	68fa      	ldr	r2, [r7, #12]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	f023 0302 	bic.w	r3, r3, #2
 8005c34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	697a      	ldr	r2, [r7, #20]
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4a21      	ldr	r2, [pc, #132]	@ (8005cc8 <TIM_OC1_SetConfig+0xdc>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d003      	beq.n	8005c50 <TIM_OC1_SetConfig+0x64>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a20      	ldr	r2, [pc, #128]	@ (8005ccc <TIM_OC1_SetConfig+0xe0>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d10c      	bne.n	8005c6a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	f023 0308 	bic.w	r3, r3, #8
 8005c56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	697a      	ldr	r2, [r7, #20]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c62:	697b      	ldr	r3, [r7, #20]
 8005c64:	f023 0304 	bic.w	r3, r3, #4
 8005c68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a16      	ldr	r2, [pc, #88]	@ (8005cc8 <TIM_OC1_SetConfig+0xdc>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d003      	beq.n	8005c7a <TIM_OC1_SetConfig+0x8e>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a15      	ldr	r2, [pc, #84]	@ (8005ccc <TIM_OC1_SetConfig+0xe0>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d111      	bne.n	8005c9e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	695b      	ldr	r3, [r3, #20]
 8005c8e:	693a      	ldr	r2, [r7, #16]
 8005c90:	4313      	orrs	r3, r2
 8005c92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	699b      	ldr	r3, [r3, #24]
 8005c98:	693a      	ldr	r2, [r7, #16]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	693a      	ldr	r2, [r7, #16]
 8005ca2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	68fa      	ldr	r2, [r7, #12]
 8005ca8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	685a      	ldr	r2, [r3, #4]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	697a      	ldr	r2, [r7, #20]
 8005cb6:	621a      	str	r2, [r3, #32]
}
 8005cb8:	bf00      	nop
 8005cba:	371c      	adds	r7, #28
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr
 8005cc4:	fffeff8f 	.word	0xfffeff8f
 8005cc8:	40010000 	.word	0x40010000
 8005ccc:	40010400 	.word	0x40010400

08005cd0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b087      	sub	sp, #28
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
 8005cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a1b      	ldr	r3, [r3, #32]
 8005cde:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6a1b      	ldr	r3, [r3, #32]
 8005ce4:	f023 0210 	bic.w	r2, r3, #16
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	699b      	ldr	r3, [r3, #24]
 8005cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	4b2e      	ldr	r3, [pc, #184]	@ (8005db4 <TIM_OC2_SetConfig+0xe4>)
 8005cfc:	4013      	ands	r3, r2
 8005cfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	021b      	lsls	r3, r3, #8
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	f023 0320 	bic.w	r3, r3, #32
 8005d1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	011b      	lsls	r3, r3, #4
 8005d22:	697a      	ldr	r2, [r7, #20]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	4a23      	ldr	r2, [pc, #140]	@ (8005db8 <TIM_OC2_SetConfig+0xe8>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d003      	beq.n	8005d38 <TIM_OC2_SetConfig+0x68>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	4a22      	ldr	r2, [pc, #136]	@ (8005dbc <TIM_OC2_SetConfig+0xec>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d10d      	bne.n	8005d54 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	68db      	ldr	r3, [r3, #12]
 8005d44:	011b      	lsls	r3, r3, #4
 8005d46:	697a      	ldr	r2, [r7, #20]
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d52:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a18      	ldr	r2, [pc, #96]	@ (8005db8 <TIM_OC2_SetConfig+0xe8>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d003      	beq.n	8005d64 <TIM_OC2_SetConfig+0x94>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a17      	ldr	r2, [pc, #92]	@ (8005dbc <TIM_OC2_SetConfig+0xec>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d113      	bne.n	8005d8c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	695b      	ldr	r3, [r3, #20]
 8005d78:	009b      	lsls	r3, r3, #2
 8005d7a:	693a      	ldr	r2, [r7, #16]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	699b      	ldr	r3, [r3, #24]
 8005d84:	009b      	lsls	r3, r3, #2
 8005d86:	693a      	ldr	r2, [r7, #16]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	693a      	ldr	r2, [r7, #16]
 8005d90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	68fa      	ldr	r2, [r7, #12]
 8005d96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	685a      	ldr	r2, [r3, #4]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	697a      	ldr	r2, [r7, #20]
 8005da4:	621a      	str	r2, [r3, #32]
}
 8005da6:	bf00      	nop
 8005da8:	371c      	adds	r7, #28
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr
 8005db2:	bf00      	nop
 8005db4:	feff8fff 	.word	0xfeff8fff
 8005db8:	40010000 	.word	0x40010000
 8005dbc:	40010400 	.word	0x40010400

08005dc0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b087      	sub	sp, #28
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a1b      	ldr	r3, [r3, #32]
 8005dce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6a1b      	ldr	r3, [r3, #32]
 8005dd4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	69db      	ldr	r3, [r3, #28]
 8005de6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005de8:	68fa      	ldr	r2, [r7, #12]
 8005dea:	4b2d      	ldr	r3, [pc, #180]	@ (8005ea0 <TIM_OC3_SetConfig+0xe0>)
 8005dec:	4013      	ands	r3, r2
 8005dee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f023 0303 	bic.w	r3, r3, #3
 8005df6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68fa      	ldr	r2, [r7, #12]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005e08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	021b      	lsls	r3, r3, #8
 8005e10:	697a      	ldr	r2, [r7, #20]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a22      	ldr	r2, [pc, #136]	@ (8005ea4 <TIM_OC3_SetConfig+0xe4>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d003      	beq.n	8005e26 <TIM_OC3_SetConfig+0x66>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a21      	ldr	r2, [pc, #132]	@ (8005ea8 <TIM_OC3_SetConfig+0xe8>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d10d      	bne.n	8005e42 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e2c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	68db      	ldr	r3, [r3, #12]
 8005e32:	021b      	lsls	r3, r3, #8
 8005e34:	697a      	ldr	r2, [r7, #20]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	4a17      	ldr	r2, [pc, #92]	@ (8005ea4 <TIM_OC3_SetConfig+0xe4>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d003      	beq.n	8005e52 <TIM_OC3_SetConfig+0x92>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	4a16      	ldr	r2, [pc, #88]	@ (8005ea8 <TIM_OC3_SetConfig+0xe8>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d113      	bne.n	8005e7a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e5a:	693b      	ldr	r3, [r7, #16]
 8005e5c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	695b      	ldr	r3, [r3, #20]
 8005e66:	011b      	lsls	r3, r3, #4
 8005e68:	693a      	ldr	r2, [r7, #16]
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	699b      	ldr	r3, [r3, #24]
 8005e72:	011b      	lsls	r3, r3, #4
 8005e74:	693a      	ldr	r2, [r7, #16]
 8005e76:	4313      	orrs	r3, r2
 8005e78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	693a      	ldr	r2, [r7, #16]
 8005e7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	68fa      	ldr	r2, [r7, #12]
 8005e84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	685a      	ldr	r2, [r3, #4]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	697a      	ldr	r2, [r7, #20]
 8005e92:	621a      	str	r2, [r3, #32]
}
 8005e94:	bf00      	nop
 8005e96:	371c      	adds	r7, #28
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr
 8005ea0:	fffeff8f 	.word	0xfffeff8f
 8005ea4:	40010000 	.word	0x40010000
 8005ea8:	40010400 	.word	0x40010400

08005eac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b087      	sub	sp, #28
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6a1b      	ldr	r3, [r3, #32]
 8005eba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6a1b      	ldr	r3, [r3, #32]
 8005ec0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	69db      	ldr	r3, [r3, #28]
 8005ed2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ed4:	68fa      	ldr	r2, [r7, #12]
 8005ed6:	4b1e      	ldr	r3, [pc, #120]	@ (8005f50 <TIM_OC4_SetConfig+0xa4>)
 8005ed8:	4013      	ands	r3, r2
 8005eda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ee2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	021b      	lsls	r3, r3, #8
 8005eea:	68fa      	ldr	r2, [r7, #12]
 8005eec:	4313      	orrs	r3, r2
 8005eee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ef6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	031b      	lsls	r3, r3, #12
 8005efe:	693a      	ldr	r2, [r7, #16]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	4a13      	ldr	r2, [pc, #76]	@ (8005f54 <TIM_OC4_SetConfig+0xa8>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d003      	beq.n	8005f14 <TIM_OC4_SetConfig+0x68>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	4a12      	ldr	r2, [pc, #72]	@ (8005f58 <TIM_OC4_SetConfig+0xac>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d109      	bne.n	8005f28 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	695b      	ldr	r3, [r3, #20]
 8005f20:	019b      	lsls	r3, r3, #6
 8005f22:	697a      	ldr	r2, [r7, #20]
 8005f24:	4313      	orrs	r3, r2
 8005f26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	697a      	ldr	r2, [r7, #20]
 8005f2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	68fa      	ldr	r2, [r7, #12]
 8005f32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	685a      	ldr	r2, [r3, #4]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	693a      	ldr	r2, [r7, #16]
 8005f40:	621a      	str	r2, [r3, #32]
}
 8005f42:	bf00      	nop
 8005f44:	371c      	adds	r7, #28
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr
 8005f4e:	bf00      	nop
 8005f50:	feff8fff 	.word	0xfeff8fff
 8005f54:	40010000 	.word	0x40010000
 8005f58:	40010400 	.word	0x40010400

08005f5c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b087      	sub	sp, #28
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6a1b      	ldr	r3, [r3, #32]
 8005f6a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6a1b      	ldr	r3, [r3, #32]
 8005f70:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	4b1b      	ldr	r3, [pc, #108]	@ (8005ff4 <TIM_OC5_SetConfig+0x98>)
 8005f88:	4013      	ands	r3, r2
 8005f8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	68fa      	ldr	r2, [r7, #12]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005f9c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	041b      	lsls	r3, r3, #16
 8005fa4:	693a      	ldr	r2, [r7, #16]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	4a12      	ldr	r2, [pc, #72]	@ (8005ff8 <TIM_OC5_SetConfig+0x9c>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d003      	beq.n	8005fba <TIM_OC5_SetConfig+0x5e>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a11      	ldr	r2, [pc, #68]	@ (8005ffc <TIM_OC5_SetConfig+0xa0>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d109      	bne.n	8005fce <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fc0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	021b      	lsls	r3, r3, #8
 8005fc8:	697a      	ldr	r2, [r7, #20]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	697a      	ldr	r2, [r7, #20]
 8005fd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	68fa      	ldr	r2, [r7, #12]
 8005fd8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	685a      	ldr	r2, [r3, #4]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	693a      	ldr	r2, [r7, #16]
 8005fe6:	621a      	str	r2, [r3, #32]
}
 8005fe8:	bf00      	nop
 8005fea:	371c      	adds	r7, #28
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr
 8005ff4:	fffeff8f 	.word	0xfffeff8f
 8005ff8:	40010000 	.word	0x40010000
 8005ffc:	40010400 	.word	0x40010400

08006000 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006000:	b480      	push	{r7}
 8006002:	b087      	sub	sp, #28
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6a1b      	ldr	r3, [r3, #32]
 800600e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6a1b      	ldr	r3, [r3, #32]
 8006014:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006026:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006028:	68fa      	ldr	r2, [r7, #12]
 800602a:	4b1c      	ldr	r3, [pc, #112]	@ (800609c <TIM_OC6_SetConfig+0x9c>)
 800602c:	4013      	ands	r3, r2
 800602e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	021b      	lsls	r3, r3, #8
 8006036:	68fa      	ldr	r2, [r7, #12]
 8006038:	4313      	orrs	r3, r2
 800603a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006042:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	051b      	lsls	r3, r3, #20
 800604a:	693a      	ldr	r2, [r7, #16]
 800604c:	4313      	orrs	r3, r2
 800604e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	4a13      	ldr	r2, [pc, #76]	@ (80060a0 <TIM_OC6_SetConfig+0xa0>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d003      	beq.n	8006060 <TIM_OC6_SetConfig+0x60>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4a12      	ldr	r2, [pc, #72]	@ (80060a4 <TIM_OC6_SetConfig+0xa4>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d109      	bne.n	8006074 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006066:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	695b      	ldr	r3, [r3, #20]
 800606c:	029b      	lsls	r3, r3, #10
 800606e:	697a      	ldr	r2, [r7, #20]
 8006070:	4313      	orrs	r3, r2
 8006072:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	697a      	ldr	r2, [r7, #20]
 8006078:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	68fa      	ldr	r2, [r7, #12]
 800607e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	685a      	ldr	r2, [r3, #4]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	693a      	ldr	r2, [r7, #16]
 800608c:	621a      	str	r2, [r3, #32]
}
 800608e:	bf00      	nop
 8006090:	371c      	adds	r7, #28
 8006092:	46bd      	mov	sp, r7
 8006094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006098:	4770      	bx	lr
 800609a:	bf00      	nop
 800609c:	feff8fff 	.word	0xfeff8fff
 80060a0:	40010000 	.word	0x40010000
 80060a4:	40010400 	.word	0x40010400

080060a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b087      	sub	sp, #28
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	60f8      	str	r0, [r7, #12]
 80060b0:	60b9      	str	r1, [r7, #8]
 80060b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	f003 031f 	and.w	r3, r3, #31
 80060ba:	2201      	movs	r2, #1
 80060bc:	fa02 f303 	lsl.w	r3, r2, r3
 80060c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	6a1a      	ldr	r2, [r3, #32]
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	43db      	mvns	r3, r3
 80060ca:	401a      	ands	r2, r3
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	6a1a      	ldr	r2, [r3, #32]
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	f003 031f 	and.w	r3, r3, #31
 80060da:	6879      	ldr	r1, [r7, #4]
 80060dc:	fa01 f303 	lsl.w	r3, r1, r3
 80060e0:	431a      	orrs	r2, r3
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	621a      	str	r2, [r3, #32]
}
 80060e6:	bf00      	nop
 80060e8:	371c      	adds	r7, #28
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr
	...

080060f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b085      	sub	sp, #20
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006104:	2b01      	cmp	r3, #1
 8006106:	d101      	bne.n	800610c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006108:	2302      	movs	r3, #2
 800610a:	e06d      	b.n	80061e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2201      	movs	r2, #1
 8006110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2202      	movs	r2, #2
 8006118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a30      	ldr	r2, [pc, #192]	@ (80061f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d004      	beq.n	8006140 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a2f      	ldr	r2, [pc, #188]	@ (80061f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d108      	bne.n	8006152 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006146:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	68fa      	ldr	r2, [r7, #12]
 800614e:	4313      	orrs	r3, r2
 8006150:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006158:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	68fa      	ldr	r2, [r7, #12]
 8006160:	4313      	orrs	r3, r2
 8006162:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	68fa      	ldr	r2, [r7, #12]
 800616a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a20      	ldr	r2, [pc, #128]	@ (80061f4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d022      	beq.n	80061bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800617e:	d01d      	beq.n	80061bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	4a1d      	ldr	r2, [pc, #116]	@ (80061fc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d018      	beq.n	80061bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4a1c      	ldr	r2, [pc, #112]	@ (8006200 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d013      	beq.n	80061bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a1a      	ldr	r2, [pc, #104]	@ (8006204 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d00e      	beq.n	80061bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a15      	ldr	r2, [pc, #84]	@ (80061f8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d009      	beq.n	80061bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a16      	ldr	r2, [pc, #88]	@ (8006208 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d004      	beq.n	80061bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a15      	ldr	r2, [pc, #84]	@ (800620c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d10c      	bne.n	80061d6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061c2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	68ba      	ldr	r2, [r7, #8]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	68ba      	ldr	r2, [r7, #8]
 80061d4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2201      	movs	r2, #1
 80061da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3714      	adds	r7, #20
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr
 80061f4:	40010000 	.word	0x40010000
 80061f8:	40010400 	.word	0x40010400
 80061fc:	40000400 	.word	0x40000400
 8006200:	40000800 	.word	0x40000800
 8006204:	40000c00 	.word	0x40000c00
 8006208:	40014000 	.word	0x40014000
 800620c:	40001800 	.word	0x40001800

08006210 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b082      	sub	sp, #8
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d101      	bne.n	8006222 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e040      	b.n	80062a4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006226:	2b00      	cmp	r3, #0
 8006228:	d106      	bne.n	8006238 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2200      	movs	r2, #0
 800622e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f7fc f972 	bl	800251c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2224      	movs	r2, #36	@ 0x24
 800623c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	681a      	ldr	r2, [r3, #0]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f022 0201 	bic.w	r2, r2, #1
 800624c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006252:	2b00      	cmp	r3, #0
 8006254:	d002      	beq.n	800625c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 feea 	bl	8007030 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	f000 fc83 	bl	8006b68 <UART_SetConfig>
 8006262:	4603      	mov	r3, r0
 8006264:	2b01      	cmp	r3, #1
 8006266:	d101      	bne.n	800626c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e01b      	b.n	80062a4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	685a      	ldr	r2, [r3, #4]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800627a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	689a      	ldr	r2, [r3, #8]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800628a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	681a      	ldr	r2, [r3, #0]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f042 0201 	orr.w	r2, r2, #1
 800629a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800629c:	6878      	ldr	r0, [r7, #4]
 800629e:	f000 ff69 	bl	8007174 <UART_CheckIdleState>
 80062a2:	4603      	mov	r3, r0
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3708      	adds	r7, #8
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}

080062ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b08a      	sub	sp, #40	@ 0x28
 80062b0:	af02      	add	r7, sp, #8
 80062b2:	60f8      	str	r0, [r7, #12]
 80062b4:	60b9      	str	r1, [r7, #8]
 80062b6:	603b      	str	r3, [r7, #0]
 80062b8:	4613      	mov	r3, r2
 80062ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062c0:	2b20      	cmp	r3, #32
 80062c2:	d177      	bne.n	80063b4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d002      	beq.n	80062d0 <HAL_UART_Transmit+0x24>
 80062ca:	88fb      	ldrh	r3, [r7, #6]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d101      	bne.n	80062d4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	e070      	b.n	80063b6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2200      	movs	r2, #0
 80062d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	2221      	movs	r2, #33	@ 0x21
 80062e0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80062e2:	f7fc fb2b 	bl	800293c <HAL_GetTick>
 80062e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	88fa      	ldrh	r2, [r7, #6]
 80062ec:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	88fa      	ldrh	r2, [r7, #6]
 80062f4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006300:	d108      	bne.n	8006314 <HAL_UART_Transmit+0x68>
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	691b      	ldr	r3, [r3, #16]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d104      	bne.n	8006314 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800630a:	2300      	movs	r3, #0
 800630c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	61bb      	str	r3, [r7, #24]
 8006312:	e003      	b.n	800631c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006318:	2300      	movs	r3, #0
 800631a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800631c:	e02f      	b.n	800637e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	9300      	str	r3, [sp, #0]
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	2200      	movs	r2, #0
 8006326:	2180      	movs	r1, #128	@ 0x80
 8006328:	68f8      	ldr	r0, [r7, #12]
 800632a:	f000 ff7a 	bl	8007222 <UART_WaitOnFlagUntilTimeout>
 800632e:	4603      	mov	r3, r0
 8006330:	2b00      	cmp	r3, #0
 8006332:	d004      	beq.n	800633e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2220      	movs	r2, #32
 8006338:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800633a:	2303      	movs	r3, #3
 800633c:	e03b      	b.n	80063b6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800633e:	69fb      	ldr	r3, [r7, #28]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d10b      	bne.n	800635c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006344:	69bb      	ldr	r3, [r7, #24]
 8006346:	881b      	ldrh	r3, [r3, #0]
 8006348:	461a      	mov	r2, r3
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006352:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006354:	69bb      	ldr	r3, [r7, #24]
 8006356:	3302      	adds	r3, #2
 8006358:	61bb      	str	r3, [r7, #24]
 800635a:	e007      	b.n	800636c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	781a      	ldrb	r2, [r3, #0]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006366:	69fb      	ldr	r3, [r7, #28]
 8006368:	3301      	adds	r3, #1
 800636a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006372:	b29b      	uxth	r3, r3
 8006374:	3b01      	subs	r3, #1
 8006376:	b29a      	uxth	r2, r3
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006384:	b29b      	uxth	r3, r3
 8006386:	2b00      	cmp	r3, #0
 8006388:	d1c9      	bne.n	800631e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	9300      	str	r3, [sp, #0]
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	2200      	movs	r2, #0
 8006392:	2140      	movs	r1, #64	@ 0x40
 8006394:	68f8      	ldr	r0, [r7, #12]
 8006396:	f000 ff44 	bl	8007222 <UART_WaitOnFlagUntilTimeout>
 800639a:	4603      	mov	r3, r0
 800639c:	2b00      	cmp	r3, #0
 800639e:	d004      	beq.n	80063aa <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2220      	movs	r2, #32
 80063a4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80063a6:	2303      	movs	r3, #3
 80063a8:	e005      	b.n	80063b6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2220      	movs	r2, #32
 80063ae:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80063b0:	2300      	movs	r3, #0
 80063b2:	e000      	b.n	80063b6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80063b4:	2302      	movs	r3, #2
  }
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3720      	adds	r7, #32
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}

080063be <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063be:	b580      	push	{r7, lr}
 80063c0:	b08a      	sub	sp, #40	@ 0x28
 80063c2:	af02      	add	r7, sp, #8
 80063c4:	60f8      	str	r0, [r7, #12]
 80063c6:	60b9      	str	r1, [r7, #8]
 80063c8:	603b      	str	r3, [r7, #0]
 80063ca:	4613      	mov	r3, r2
 80063cc:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063d4:	2b20      	cmp	r3, #32
 80063d6:	f040 80b5 	bne.w	8006544 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d002      	beq.n	80063e6 <HAL_UART_Receive+0x28>
 80063e0:	88fb      	ldrh	r3, [r7, #6]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d101      	bne.n	80063ea <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e0ad      	b.n	8006546 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2200      	movs	r2, #0
 80063ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2222      	movs	r2, #34	@ 0x22
 80063f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006400:	f7fc fa9c 	bl	800293c <HAL_GetTick>
 8006404:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	88fa      	ldrh	r2, [r7, #6]
 800640a:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	88fa      	ldrh	r2, [r7, #6]
 8006412:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800641e:	d10e      	bne.n	800643e <HAL_UART_Receive+0x80>
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	691b      	ldr	r3, [r3, #16]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d105      	bne.n	8006434 <HAL_UART_Receive+0x76>
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800642e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006432:	e02d      	b.n	8006490 <HAL_UART_Receive+0xd2>
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	22ff      	movs	r2, #255	@ 0xff
 8006438:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800643c:	e028      	b.n	8006490 <HAL_UART_Receive+0xd2>
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d10d      	bne.n	8006462 <HAL_UART_Receive+0xa4>
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d104      	bne.n	8006458 <HAL_UART_Receive+0x9a>
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	22ff      	movs	r2, #255	@ 0xff
 8006452:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006456:	e01b      	b.n	8006490 <HAL_UART_Receive+0xd2>
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	227f      	movs	r2, #127	@ 0x7f
 800645c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006460:	e016      	b.n	8006490 <HAL_UART_Receive+0xd2>
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800646a:	d10d      	bne.n	8006488 <HAL_UART_Receive+0xca>
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	691b      	ldr	r3, [r3, #16]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d104      	bne.n	800647e <HAL_UART_Receive+0xc0>
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	227f      	movs	r2, #127	@ 0x7f
 8006478:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800647c:	e008      	b.n	8006490 <HAL_UART_Receive+0xd2>
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	223f      	movs	r2, #63	@ 0x3f
 8006482:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006486:	e003      	b.n	8006490 <HAL_UART_Receive+0xd2>
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006496:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064a0:	d108      	bne.n	80064b4 <HAL_UART_Receive+0xf6>
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	691b      	ldr	r3, [r3, #16]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d104      	bne.n	80064b4 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80064aa:	2300      	movs	r3, #0
 80064ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	61bb      	str	r3, [r7, #24]
 80064b2:	e003      	b.n	80064bc <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80064b8:	2300      	movs	r3, #0
 80064ba:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80064bc:	e036      	b.n	800652c <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	9300      	str	r3, [sp, #0]
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	2200      	movs	r2, #0
 80064c6:	2120      	movs	r1, #32
 80064c8:	68f8      	ldr	r0, [r7, #12]
 80064ca:	f000 feaa 	bl	8007222 <UART_WaitOnFlagUntilTimeout>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d005      	beq.n	80064e0 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2220      	movs	r2, #32
 80064d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80064dc:	2303      	movs	r3, #3
 80064de:	e032      	b.n	8006546 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80064e0:	69fb      	ldr	r3, [r7, #28]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d10c      	bne.n	8006500 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ec:	b29a      	uxth	r2, r3
 80064ee:	8a7b      	ldrh	r3, [r7, #18]
 80064f0:	4013      	ands	r3, r2
 80064f2:	b29a      	uxth	r2, r3
 80064f4:	69bb      	ldr	r3, [r7, #24]
 80064f6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80064f8:	69bb      	ldr	r3, [r7, #24]
 80064fa:	3302      	adds	r3, #2
 80064fc:	61bb      	str	r3, [r7, #24]
 80064fe:	e00c      	b.n	800651a <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006506:	b2da      	uxtb	r2, r3
 8006508:	8a7b      	ldrh	r3, [r7, #18]
 800650a:	b2db      	uxtb	r3, r3
 800650c:	4013      	ands	r3, r2
 800650e:	b2da      	uxtb	r2, r3
 8006510:	69fb      	ldr	r3, [r7, #28]
 8006512:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006514:	69fb      	ldr	r3, [r7, #28]
 8006516:	3301      	adds	r3, #1
 8006518:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006520:	b29b      	uxth	r3, r3
 8006522:	3b01      	subs	r3, #1
 8006524:	b29a      	uxth	r2, r3
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006532:	b29b      	uxth	r3, r3
 8006534:	2b00      	cmp	r3, #0
 8006536:	d1c2      	bne.n	80064be <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2220      	movs	r2, #32
 800653c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8006540:	2300      	movs	r3, #0
 8006542:	e000      	b.n	8006546 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8006544:	2302      	movs	r3, #2
  }
}
 8006546:	4618      	mov	r0, r3
 8006548:	3720      	adds	r7, #32
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
	...

08006550 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b0ba      	sub	sp, #232	@ 0xe8
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	69db      	ldr	r3, [r3, #28]
 800655e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006576:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800657a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800657e:	4013      	ands	r3, r2
 8006580:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006584:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006588:	2b00      	cmp	r3, #0
 800658a:	d115      	bne.n	80065b8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800658c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006590:	f003 0320 	and.w	r3, r3, #32
 8006594:	2b00      	cmp	r3, #0
 8006596:	d00f      	beq.n	80065b8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006598:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800659c:	f003 0320 	and.w	r3, r3, #32
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d009      	beq.n	80065b8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	f000 82b1 	beq.w	8006b10 <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	4798      	blx	r3
      }
      return;
 80065b6:	e2ab      	b.n	8006b10 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80065b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80065bc:	2b00      	cmp	r3, #0
 80065be:	f000 8117 	beq.w	80067f0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80065c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065c6:	f003 0301 	and.w	r3, r3, #1
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d106      	bne.n	80065dc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80065ce:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80065d2:	4b85      	ldr	r3, [pc, #532]	@ (80067e8 <HAL_UART_IRQHandler+0x298>)
 80065d4:	4013      	ands	r3, r2
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	f000 810a 	beq.w	80067f0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80065dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065e0:	f003 0301 	and.w	r3, r3, #1
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d011      	beq.n	800660c <HAL_UART_IRQHandler+0xbc>
 80065e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d00b      	beq.n	800660c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	2201      	movs	r2, #1
 80065fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006602:	f043 0201 	orr.w	r2, r3, #1
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800660c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006610:	f003 0302 	and.w	r3, r3, #2
 8006614:	2b00      	cmp	r3, #0
 8006616:	d011      	beq.n	800663c <HAL_UART_IRQHandler+0xec>
 8006618:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800661c:	f003 0301 	and.w	r3, r3, #1
 8006620:	2b00      	cmp	r3, #0
 8006622:	d00b      	beq.n	800663c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	2202      	movs	r2, #2
 800662a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006632:	f043 0204 	orr.w	r2, r3, #4
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800663c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006640:	f003 0304 	and.w	r3, r3, #4
 8006644:	2b00      	cmp	r3, #0
 8006646:	d011      	beq.n	800666c <HAL_UART_IRQHandler+0x11c>
 8006648:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800664c:	f003 0301 	and.w	r3, r3, #1
 8006650:	2b00      	cmp	r3, #0
 8006652:	d00b      	beq.n	800666c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2204      	movs	r2, #4
 800665a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006662:	f043 0202 	orr.w	r2, r3, #2
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800666c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006670:	f003 0308 	and.w	r3, r3, #8
 8006674:	2b00      	cmp	r3, #0
 8006676:	d017      	beq.n	80066a8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800667c:	f003 0320 	and.w	r3, r3, #32
 8006680:	2b00      	cmp	r3, #0
 8006682:	d105      	bne.n	8006690 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006684:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006688:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800668c:	2b00      	cmp	r3, #0
 800668e:	d00b      	beq.n	80066a8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	2208      	movs	r2, #8
 8006696:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800669e:	f043 0208 	orr.w	r2, r3, #8
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80066a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d012      	beq.n	80066da <HAL_UART_IRQHandler+0x18a>
 80066b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d00c      	beq.n	80066da <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80066c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066d0:	f043 0220 	orr.w	r2, r3, #32
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f000 8217 	beq.w	8006b14 <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80066e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066ea:	f003 0320 	and.w	r3, r3, #32
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d00d      	beq.n	800670e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80066f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066f6:	f003 0320 	and.w	r3, r3, #32
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d007      	beq.n	800670e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006702:	2b00      	cmp	r3, #0
 8006704:	d003      	beq.n	800670e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006714:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006722:	2b40      	cmp	r3, #64	@ 0x40
 8006724:	d005      	beq.n	8006732 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006726:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800672a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800672e:	2b00      	cmp	r3, #0
 8006730:	d04f      	beq.n	80067d2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 fde2 	bl	80072fc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006742:	2b40      	cmp	r3, #64	@ 0x40
 8006744:	d141      	bne.n	80067ca <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	3308      	adds	r3, #8
 800674c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006750:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006754:	e853 3f00 	ldrex	r3, [r3]
 8006758:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800675c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006760:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006764:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	3308      	adds	r3, #8
 800676e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006772:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006776:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800677a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800677e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006782:	e841 2300 	strex	r3, r2, [r1]
 8006786:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800678a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800678e:	2b00      	cmp	r3, #0
 8006790:	d1d9      	bne.n	8006746 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006796:	2b00      	cmp	r3, #0
 8006798:	d013      	beq.n	80067c2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800679e:	4a13      	ldr	r2, [pc, #76]	@ (80067ec <HAL_UART_IRQHandler+0x29c>)
 80067a0:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067a6:	4618      	mov	r0, r3
 80067a8:	f7fc ffe3 	bl	8003772 <HAL_DMA_Abort_IT>
 80067ac:	4603      	mov	r3, r0
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d017      	beq.n	80067e2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80067bc:	4610      	mov	r0, r2
 80067be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067c0:	e00f      	b.n	80067e2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 f9ba 	bl	8006b3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067c8:	e00b      	b.n	80067e2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f000 f9b6 	bl	8006b3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067d0:	e007      	b.n	80067e2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f000 f9b2 	bl	8006b3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80067e0:	e198      	b.n	8006b14 <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067e2:	bf00      	nop
    return;
 80067e4:	e196      	b.n	8006b14 <HAL_UART_IRQHandler+0x5c4>
 80067e6:	bf00      	nop
 80067e8:	04000120 	.word	0x04000120
 80067ec:	080073c5 	.word	0x080073c5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	f040 8166 	bne.w	8006ac6 <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80067fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067fe:	f003 0310 	and.w	r3, r3, #16
 8006802:	2b00      	cmp	r3, #0
 8006804:	f000 815f 	beq.w	8006ac6 <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006808:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800680c:	f003 0310 	and.w	r3, r3, #16
 8006810:	2b00      	cmp	r3, #0
 8006812:	f000 8158 	beq.w	8006ac6 <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	2210      	movs	r2, #16
 800681c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006828:	2b40      	cmp	r3, #64	@ 0x40
 800682a:	f040 80d0 	bne.w	80069ce <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800683a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800683e:	2b00      	cmp	r3, #0
 8006840:	f000 80ab 	beq.w	800699a <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800684a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800684e:	429a      	cmp	r2, r3
 8006850:	f080 80a3 	bcs.w	800699a <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800685a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006862:	69db      	ldr	r3, [r3, #28]
 8006864:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006868:	f000 8086 	beq.w	8006978 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006874:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006878:	e853 3f00 	ldrex	r3, [r3]
 800687c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006880:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006884:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006888:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	461a      	mov	r2, r3
 8006892:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006896:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800689a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80068a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80068a6:	e841 2300 	strex	r3, r2, [r1]
 80068aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80068ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1da      	bne.n	800686c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	3308      	adds	r3, #8
 80068bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068c0:	e853 3f00 	ldrex	r3, [r3]
 80068c4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80068c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80068c8:	f023 0301 	bic.w	r3, r3, #1
 80068cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	3308      	adds	r3, #8
 80068d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80068da:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80068de:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80068e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80068e6:	e841 2300 	strex	r3, r2, [r1]
 80068ea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80068ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d1e1      	bne.n	80068b6 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	3308      	adds	r3, #8
 80068f8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80068fc:	e853 3f00 	ldrex	r3, [r3]
 8006900:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006902:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006904:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006908:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	3308      	adds	r3, #8
 8006912:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006916:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006918:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800691c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800691e:	e841 2300 	strex	r3, r2, [r1]
 8006922:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006924:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1e3      	bne.n	80068f2 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2220      	movs	r2, #32
 800692e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2200      	movs	r2, #0
 8006936:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800693e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006940:	e853 3f00 	ldrex	r3, [r3]
 8006944:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006946:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006948:	f023 0310 	bic.w	r3, r3, #16
 800694c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	461a      	mov	r2, r3
 8006956:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800695a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800695c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006960:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006962:	e841 2300 	strex	r3, r2, [r1]
 8006966:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006968:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800696a:	2b00      	cmp	r3, #0
 800696c:	d1e4      	bne.n	8006938 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006972:	4618      	mov	r0, r3
 8006974:	f7fc fe8d 	bl	8003692 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2202      	movs	r2, #2
 800697c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800698a:	b29b      	uxth	r3, r3
 800698c:	1ad3      	subs	r3, r2, r3
 800698e:	b29b      	uxth	r3, r3
 8006990:	4619      	mov	r1, r3
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f000 f8dc 	bl	8006b50 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006998:	e0be      	b.n	8006b18 <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80069a0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069a4:	429a      	cmp	r2, r3
 80069a6:	f040 80b7 	bne.w	8006b18 <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069ae:	69db      	ldr	r3, [r3, #28]
 80069b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069b4:	f040 80b0 	bne.w	8006b18 <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2202      	movs	r2, #2
 80069bc:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80069c4:	4619      	mov	r1, r3
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 f8c2 	bl	8006b50 <HAL_UARTEx_RxEventCallback>
      return;
 80069cc:	e0a4      	b.n	8006b18 <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80069da:	b29b      	uxth	r3, r3
 80069dc:	1ad3      	subs	r3, r2, r3
 80069de:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80069e8:	b29b      	uxth	r3, r3
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	f000 8096 	beq.w	8006b1c <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 80069f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	f000 8091 	beq.w	8006b1c <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a02:	e853 3f00 	ldrex	r3, [r3]
 8006a06:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a0e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	461a      	mov	r2, r3
 8006a18:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006a1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a1e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a20:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a24:	e841 2300 	strex	r3, r2, [r1]
 8006a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1e4      	bne.n	80069fa <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	3308      	adds	r3, #8
 8006a36:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3a:	e853 3f00 	ldrex	r3, [r3]
 8006a3e:	623b      	str	r3, [r7, #32]
   return(result);
 8006a40:	6a3b      	ldr	r3, [r7, #32]
 8006a42:	f023 0301 	bic.w	r3, r3, #1
 8006a46:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	3308      	adds	r3, #8
 8006a50:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006a54:	633a      	str	r2, [r7, #48]	@ 0x30
 8006a56:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a5c:	e841 2300 	strex	r3, r2, [r1]
 8006a60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d1e3      	bne.n	8006a30 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2220      	movs	r2, #32
 8006a6c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2200      	movs	r2, #0
 8006a74:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	e853 3f00 	ldrex	r3, [r3]
 8006a88:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	f023 0310 	bic.w	r3, r3, #16
 8006a90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	461a      	mov	r2, r3
 8006a9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006a9e:	61fb      	str	r3, [r7, #28]
 8006aa0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa2:	69b9      	ldr	r1, [r7, #24]
 8006aa4:	69fa      	ldr	r2, [r7, #28]
 8006aa6:	e841 2300 	strex	r3, r2, [r1]
 8006aaa:	617b      	str	r3, [r7, #20]
   return(result);
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d1e4      	bne.n	8006a7c <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2202      	movs	r2, #2
 8006ab6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ab8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006abc:	4619      	mov	r1, r3
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f000 f846 	bl	8006b50 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ac4:	e02a      	b.n	8006b1c <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006ac6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006aca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d00e      	beq.n	8006af0 <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006ad2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ad6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d008      	beq.n	8006af0 <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d01c      	beq.n	8006b20 <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	4798      	blx	r3
    }
    return;
 8006aee:	e017      	b.n	8006b20 <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006af0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006af4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d012      	beq.n	8006b22 <HAL_UART_IRQHandler+0x5d2>
 8006afc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d00c      	beq.n	8006b22 <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f000 fc6d 	bl	80073e8 <UART_EndTransmit_IT>
    return;
 8006b0e:	e008      	b.n	8006b22 <HAL_UART_IRQHandler+0x5d2>
      return;
 8006b10:	bf00      	nop
 8006b12:	e006      	b.n	8006b22 <HAL_UART_IRQHandler+0x5d2>
    return;
 8006b14:	bf00      	nop
 8006b16:	e004      	b.n	8006b22 <HAL_UART_IRQHandler+0x5d2>
      return;
 8006b18:	bf00      	nop
 8006b1a:	e002      	b.n	8006b22 <HAL_UART_IRQHandler+0x5d2>
      return;
 8006b1c:	bf00      	nop
 8006b1e:	e000      	b.n	8006b22 <HAL_UART_IRQHandler+0x5d2>
    return;
 8006b20:	bf00      	nop
  }

}
 8006b22:	37e8      	adds	r7, #232	@ 0xe8
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006b44:	bf00      	nop
 8006b46:	370c      	adds	r7, #12
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	460b      	mov	r3, r1
 8006b5a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006b5c:	bf00      	nop
 8006b5e:	370c      	adds	r7, #12
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b088      	sub	sp, #32
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b70:	2300      	movs	r3, #0
 8006b72:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	689a      	ldr	r2, [r3, #8]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	691b      	ldr	r3, [r3, #16]
 8006b7c:	431a      	orrs	r2, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	695b      	ldr	r3, [r3, #20]
 8006b82:	431a      	orrs	r2, r3
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	69db      	ldr	r3, [r3, #28]
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	681a      	ldr	r2, [r3, #0]
 8006b92:	4ba6      	ldr	r3, [pc, #664]	@ (8006e2c <UART_SetConfig+0x2c4>)
 8006b94:	4013      	ands	r3, r2
 8006b96:	687a      	ldr	r2, [r7, #4]
 8006b98:	6812      	ldr	r2, [r2, #0]
 8006b9a:	6979      	ldr	r1, [r7, #20]
 8006b9c:	430b      	orrs	r3, r1
 8006b9e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	68da      	ldr	r2, [r3, #12]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	430a      	orrs	r2, r1
 8006bb4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	699b      	ldr	r3, [r3, #24]
 8006bba:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6a1b      	ldr	r3, [r3, #32]
 8006bc0:	697a      	ldr	r2, [r7, #20]
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	697a      	ldr	r2, [r7, #20]
 8006bd6:	430a      	orrs	r2, r1
 8006bd8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a94      	ldr	r2, [pc, #592]	@ (8006e30 <UART_SetConfig+0x2c8>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d120      	bne.n	8006c26 <UART_SetConfig+0xbe>
 8006be4:	4b93      	ldr	r3, [pc, #588]	@ (8006e34 <UART_SetConfig+0x2cc>)
 8006be6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bea:	f003 0303 	and.w	r3, r3, #3
 8006bee:	2b03      	cmp	r3, #3
 8006bf0:	d816      	bhi.n	8006c20 <UART_SetConfig+0xb8>
 8006bf2:	a201      	add	r2, pc, #4	@ (adr r2, 8006bf8 <UART_SetConfig+0x90>)
 8006bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bf8:	08006c09 	.word	0x08006c09
 8006bfc:	08006c15 	.word	0x08006c15
 8006c00:	08006c0f 	.word	0x08006c0f
 8006c04:	08006c1b 	.word	0x08006c1b
 8006c08:	2301      	movs	r3, #1
 8006c0a:	77fb      	strb	r3, [r7, #31]
 8006c0c:	e150      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006c0e:	2302      	movs	r3, #2
 8006c10:	77fb      	strb	r3, [r7, #31]
 8006c12:	e14d      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006c14:	2304      	movs	r3, #4
 8006c16:	77fb      	strb	r3, [r7, #31]
 8006c18:	e14a      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006c1a:	2308      	movs	r3, #8
 8006c1c:	77fb      	strb	r3, [r7, #31]
 8006c1e:	e147      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006c20:	2310      	movs	r3, #16
 8006c22:	77fb      	strb	r3, [r7, #31]
 8006c24:	e144      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a83      	ldr	r2, [pc, #524]	@ (8006e38 <UART_SetConfig+0x2d0>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d132      	bne.n	8006c96 <UART_SetConfig+0x12e>
 8006c30:	4b80      	ldr	r3, [pc, #512]	@ (8006e34 <UART_SetConfig+0x2cc>)
 8006c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c36:	f003 030c 	and.w	r3, r3, #12
 8006c3a:	2b0c      	cmp	r3, #12
 8006c3c:	d828      	bhi.n	8006c90 <UART_SetConfig+0x128>
 8006c3e:	a201      	add	r2, pc, #4	@ (adr r2, 8006c44 <UART_SetConfig+0xdc>)
 8006c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c44:	08006c79 	.word	0x08006c79
 8006c48:	08006c91 	.word	0x08006c91
 8006c4c:	08006c91 	.word	0x08006c91
 8006c50:	08006c91 	.word	0x08006c91
 8006c54:	08006c85 	.word	0x08006c85
 8006c58:	08006c91 	.word	0x08006c91
 8006c5c:	08006c91 	.word	0x08006c91
 8006c60:	08006c91 	.word	0x08006c91
 8006c64:	08006c7f 	.word	0x08006c7f
 8006c68:	08006c91 	.word	0x08006c91
 8006c6c:	08006c91 	.word	0x08006c91
 8006c70:	08006c91 	.word	0x08006c91
 8006c74:	08006c8b 	.word	0x08006c8b
 8006c78:	2300      	movs	r3, #0
 8006c7a:	77fb      	strb	r3, [r7, #31]
 8006c7c:	e118      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006c7e:	2302      	movs	r3, #2
 8006c80:	77fb      	strb	r3, [r7, #31]
 8006c82:	e115      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006c84:	2304      	movs	r3, #4
 8006c86:	77fb      	strb	r3, [r7, #31]
 8006c88:	e112      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006c8a:	2308      	movs	r3, #8
 8006c8c:	77fb      	strb	r3, [r7, #31]
 8006c8e:	e10f      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006c90:	2310      	movs	r3, #16
 8006c92:	77fb      	strb	r3, [r7, #31]
 8006c94:	e10c      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a68      	ldr	r2, [pc, #416]	@ (8006e3c <UART_SetConfig+0x2d4>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d120      	bne.n	8006ce2 <UART_SetConfig+0x17a>
 8006ca0:	4b64      	ldr	r3, [pc, #400]	@ (8006e34 <UART_SetConfig+0x2cc>)
 8006ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ca6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006caa:	2b30      	cmp	r3, #48	@ 0x30
 8006cac:	d013      	beq.n	8006cd6 <UART_SetConfig+0x16e>
 8006cae:	2b30      	cmp	r3, #48	@ 0x30
 8006cb0:	d814      	bhi.n	8006cdc <UART_SetConfig+0x174>
 8006cb2:	2b20      	cmp	r3, #32
 8006cb4:	d009      	beq.n	8006cca <UART_SetConfig+0x162>
 8006cb6:	2b20      	cmp	r3, #32
 8006cb8:	d810      	bhi.n	8006cdc <UART_SetConfig+0x174>
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d002      	beq.n	8006cc4 <UART_SetConfig+0x15c>
 8006cbe:	2b10      	cmp	r3, #16
 8006cc0:	d006      	beq.n	8006cd0 <UART_SetConfig+0x168>
 8006cc2:	e00b      	b.n	8006cdc <UART_SetConfig+0x174>
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	77fb      	strb	r3, [r7, #31]
 8006cc8:	e0f2      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006cca:	2302      	movs	r3, #2
 8006ccc:	77fb      	strb	r3, [r7, #31]
 8006cce:	e0ef      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006cd0:	2304      	movs	r3, #4
 8006cd2:	77fb      	strb	r3, [r7, #31]
 8006cd4:	e0ec      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006cd6:	2308      	movs	r3, #8
 8006cd8:	77fb      	strb	r3, [r7, #31]
 8006cda:	e0e9      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006cdc:	2310      	movs	r3, #16
 8006cde:	77fb      	strb	r3, [r7, #31]
 8006ce0:	e0e6      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	4a56      	ldr	r2, [pc, #344]	@ (8006e40 <UART_SetConfig+0x2d8>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d120      	bne.n	8006d2e <UART_SetConfig+0x1c6>
 8006cec:	4b51      	ldr	r3, [pc, #324]	@ (8006e34 <UART_SetConfig+0x2cc>)
 8006cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cf2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006cf6:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cf8:	d013      	beq.n	8006d22 <UART_SetConfig+0x1ba>
 8006cfa:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cfc:	d814      	bhi.n	8006d28 <UART_SetConfig+0x1c0>
 8006cfe:	2b80      	cmp	r3, #128	@ 0x80
 8006d00:	d009      	beq.n	8006d16 <UART_SetConfig+0x1ae>
 8006d02:	2b80      	cmp	r3, #128	@ 0x80
 8006d04:	d810      	bhi.n	8006d28 <UART_SetConfig+0x1c0>
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d002      	beq.n	8006d10 <UART_SetConfig+0x1a8>
 8006d0a:	2b40      	cmp	r3, #64	@ 0x40
 8006d0c:	d006      	beq.n	8006d1c <UART_SetConfig+0x1b4>
 8006d0e:	e00b      	b.n	8006d28 <UART_SetConfig+0x1c0>
 8006d10:	2300      	movs	r3, #0
 8006d12:	77fb      	strb	r3, [r7, #31]
 8006d14:	e0cc      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006d16:	2302      	movs	r3, #2
 8006d18:	77fb      	strb	r3, [r7, #31]
 8006d1a:	e0c9      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006d1c:	2304      	movs	r3, #4
 8006d1e:	77fb      	strb	r3, [r7, #31]
 8006d20:	e0c6      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006d22:	2308      	movs	r3, #8
 8006d24:	77fb      	strb	r3, [r7, #31]
 8006d26:	e0c3      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006d28:	2310      	movs	r3, #16
 8006d2a:	77fb      	strb	r3, [r7, #31]
 8006d2c:	e0c0      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a44      	ldr	r2, [pc, #272]	@ (8006e44 <UART_SetConfig+0x2dc>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d125      	bne.n	8006d84 <UART_SetConfig+0x21c>
 8006d38:	4b3e      	ldr	r3, [pc, #248]	@ (8006e34 <UART_SetConfig+0x2cc>)
 8006d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d46:	d017      	beq.n	8006d78 <UART_SetConfig+0x210>
 8006d48:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d4c:	d817      	bhi.n	8006d7e <UART_SetConfig+0x216>
 8006d4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d52:	d00b      	beq.n	8006d6c <UART_SetConfig+0x204>
 8006d54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d58:	d811      	bhi.n	8006d7e <UART_SetConfig+0x216>
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d003      	beq.n	8006d66 <UART_SetConfig+0x1fe>
 8006d5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d62:	d006      	beq.n	8006d72 <UART_SetConfig+0x20a>
 8006d64:	e00b      	b.n	8006d7e <UART_SetConfig+0x216>
 8006d66:	2300      	movs	r3, #0
 8006d68:	77fb      	strb	r3, [r7, #31]
 8006d6a:	e0a1      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006d6c:	2302      	movs	r3, #2
 8006d6e:	77fb      	strb	r3, [r7, #31]
 8006d70:	e09e      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006d72:	2304      	movs	r3, #4
 8006d74:	77fb      	strb	r3, [r7, #31]
 8006d76:	e09b      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006d78:	2308      	movs	r3, #8
 8006d7a:	77fb      	strb	r3, [r7, #31]
 8006d7c:	e098      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006d7e:	2310      	movs	r3, #16
 8006d80:	77fb      	strb	r3, [r7, #31]
 8006d82:	e095      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a2f      	ldr	r2, [pc, #188]	@ (8006e48 <UART_SetConfig+0x2e0>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d125      	bne.n	8006dda <UART_SetConfig+0x272>
 8006d8e:	4b29      	ldr	r3, [pc, #164]	@ (8006e34 <UART_SetConfig+0x2cc>)
 8006d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d94:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006d98:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006d9c:	d017      	beq.n	8006dce <UART_SetConfig+0x266>
 8006d9e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006da2:	d817      	bhi.n	8006dd4 <UART_SetConfig+0x26c>
 8006da4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006da8:	d00b      	beq.n	8006dc2 <UART_SetConfig+0x25a>
 8006daa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dae:	d811      	bhi.n	8006dd4 <UART_SetConfig+0x26c>
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d003      	beq.n	8006dbc <UART_SetConfig+0x254>
 8006db4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006db8:	d006      	beq.n	8006dc8 <UART_SetConfig+0x260>
 8006dba:	e00b      	b.n	8006dd4 <UART_SetConfig+0x26c>
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	77fb      	strb	r3, [r7, #31]
 8006dc0:	e076      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006dc2:	2302      	movs	r3, #2
 8006dc4:	77fb      	strb	r3, [r7, #31]
 8006dc6:	e073      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006dc8:	2304      	movs	r3, #4
 8006dca:	77fb      	strb	r3, [r7, #31]
 8006dcc:	e070      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006dce:	2308      	movs	r3, #8
 8006dd0:	77fb      	strb	r3, [r7, #31]
 8006dd2:	e06d      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006dd4:	2310      	movs	r3, #16
 8006dd6:	77fb      	strb	r3, [r7, #31]
 8006dd8:	e06a      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a1b      	ldr	r2, [pc, #108]	@ (8006e4c <UART_SetConfig+0x2e4>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d138      	bne.n	8006e56 <UART_SetConfig+0x2ee>
 8006de4:	4b13      	ldr	r3, [pc, #76]	@ (8006e34 <UART_SetConfig+0x2cc>)
 8006de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dea:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006dee:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006df2:	d017      	beq.n	8006e24 <UART_SetConfig+0x2bc>
 8006df4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006df8:	d82a      	bhi.n	8006e50 <UART_SetConfig+0x2e8>
 8006dfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006dfe:	d00b      	beq.n	8006e18 <UART_SetConfig+0x2b0>
 8006e00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e04:	d824      	bhi.n	8006e50 <UART_SetConfig+0x2e8>
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d003      	beq.n	8006e12 <UART_SetConfig+0x2aa>
 8006e0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e0e:	d006      	beq.n	8006e1e <UART_SetConfig+0x2b6>
 8006e10:	e01e      	b.n	8006e50 <UART_SetConfig+0x2e8>
 8006e12:	2300      	movs	r3, #0
 8006e14:	77fb      	strb	r3, [r7, #31]
 8006e16:	e04b      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006e18:	2302      	movs	r3, #2
 8006e1a:	77fb      	strb	r3, [r7, #31]
 8006e1c:	e048      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006e1e:	2304      	movs	r3, #4
 8006e20:	77fb      	strb	r3, [r7, #31]
 8006e22:	e045      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006e24:	2308      	movs	r3, #8
 8006e26:	77fb      	strb	r3, [r7, #31]
 8006e28:	e042      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006e2a:	bf00      	nop
 8006e2c:	efff69f3 	.word	0xefff69f3
 8006e30:	40011000 	.word	0x40011000
 8006e34:	40023800 	.word	0x40023800
 8006e38:	40004400 	.word	0x40004400
 8006e3c:	40004800 	.word	0x40004800
 8006e40:	40004c00 	.word	0x40004c00
 8006e44:	40005000 	.word	0x40005000
 8006e48:	40011400 	.word	0x40011400
 8006e4c:	40007800 	.word	0x40007800
 8006e50:	2310      	movs	r3, #16
 8006e52:	77fb      	strb	r3, [r7, #31]
 8006e54:	e02c      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a72      	ldr	r2, [pc, #456]	@ (8007024 <UART_SetConfig+0x4bc>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d125      	bne.n	8006eac <UART_SetConfig+0x344>
 8006e60:	4b71      	ldr	r3, [pc, #452]	@ (8007028 <UART_SetConfig+0x4c0>)
 8006e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e66:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006e6a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006e6e:	d017      	beq.n	8006ea0 <UART_SetConfig+0x338>
 8006e70:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006e74:	d817      	bhi.n	8006ea6 <UART_SetConfig+0x33e>
 8006e76:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e7a:	d00b      	beq.n	8006e94 <UART_SetConfig+0x32c>
 8006e7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e80:	d811      	bhi.n	8006ea6 <UART_SetConfig+0x33e>
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d003      	beq.n	8006e8e <UART_SetConfig+0x326>
 8006e86:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006e8a:	d006      	beq.n	8006e9a <UART_SetConfig+0x332>
 8006e8c:	e00b      	b.n	8006ea6 <UART_SetConfig+0x33e>
 8006e8e:	2300      	movs	r3, #0
 8006e90:	77fb      	strb	r3, [r7, #31]
 8006e92:	e00d      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006e94:	2302      	movs	r3, #2
 8006e96:	77fb      	strb	r3, [r7, #31]
 8006e98:	e00a      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006e9a:	2304      	movs	r3, #4
 8006e9c:	77fb      	strb	r3, [r7, #31]
 8006e9e:	e007      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006ea0:	2308      	movs	r3, #8
 8006ea2:	77fb      	strb	r3, [r7, #31]
 8006ea4:	e004      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006ea6:	2310      	movs	r3, #16
 8006ea8:	77fb      	strb	r3, [r7, #31]
 8006eaa:	e001      	b.n	8006eb0 <UART_SetConfig+0x348>
 8006eac:	2310      	movs	r3, #16
 8006eae:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	69db      	ldr	r3, [r3, #28]
 8006eb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006eb8:	d15b      	bne.n	8006f72 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006eba:	7ffb      	ldrb	r3, [r7, #31]
 8006ebc:	2b08      	cmp	r3, #8
 8006ebe:	d828      	bhi.n	8006f12 <UART_SetConfig+0x3aa>
 8006ec0:	a201      	add	r2, pc, #4	@ (adr r2, 8006ec8 <UART_SetConfig+0x360>)
 8006ec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ec6:	bf00      	nop
 8006ec8:	08006eed 	.word	0x08006eed
 8006ecc:	08006ef5 	.word	0x08006ef5
 8006ed0:	08006efd 	.word	0x08006efd
 8006ed4:	08006f13 	.word	0x08006f13
 8006ed8:	08006f03 	.word	0x08006f03
 8006edc:	08006f13 	.word	0x08006f13
 8006ee0:	08006f13 	.word	0x08006f13
 8006ee4:	08006f13 	.word	0x08006f13
 8006ee8:	08006f0b 	.word	0x08006f0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006eec:	f7fd ff5a 	bl	8004da4 <HAL_RCC_GetPCLK1Freq>
 8006ef0:	61b8      	str	r0, [r7, #24]
        break;
 8006ef2:	e013      	b.n	8006f1c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ef4:	f7fd ff6a 	bl	8004dcc <HAL_RCC_GetPCLK2Freq>
 8006ef8:	61b8      	str	r0, [r7, #24]
        break;
 8006efa:	e00f      	b.n	8006f1c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006efc:	4b4b      	ldr	r3, [pc, #300]	@ (800702c <UART_SetConfig+0x4c4>)
 8006efe:	61bb      	str	r3, [r7, #24]
        break;
 8006f00:	e00c      	b.n	8006f1c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f02:	f7fd fe3d 	bl	8004b80 <HAL_RCC_GetSysClockFreq>
 8006f06:	61b8      	str	r0, [r7, #24]
        break;
 8006f08:	e008      	b.n	8006f1c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f0e:	61bb      	str	r3, [r7, #24]
        break;
 8006f10:	e004      	b.n	8006f1c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006f12:	2300      	movs	r3, #0
 8006f14:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	77bb      	strb	r3, [r7, #30]
        break;
 8006f1a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f1c:	69bb      	ldr	r3, [r7, #24]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d074      	beq.n	800700c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006f22:	69bb      	ldr	r3, [r7, #24]
 8006f24:	005a      	lsls	r2, r3, #1
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	085b      	lsrs	r3, r3, #1
 8006f2c:	441a      	add	r2, r3
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f36:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	2b0f      	cmp	r3, #15
 8006f3c:	d916      	bls.n	8006f6c <UART_SetConfig+0x404>
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f44:	d212      	bcs.n	8006f6c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	f023 030f 	bic.w	r3, r3, #15
 8006f4e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	085b      	lsrs	r3, r3, #1
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	f003 0307 	and.w	r3, r3, #7
 8006f5a:	b29a      	uxth	r2, r3
 8006f5c:	89fb      	ldrh	r3, [r7, #14]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	89fa      	ldrh	r2, [r7, #14]
 8006f68:	60da      	str	r2, [r3, #12]
 8006f6a:	e04f      	b.n	800700c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	77bb      	strb	r3, [r7, #30]
 8006f70:	e04c      	b.n	800700c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006f72:	7ffb      	ldrb	r3, [r7, #31]
 8006f74:	2b08      	cmp	r3, #8
 8006f76:	d828      	bhi.n	8006fca <UART_SetConfig+0x462>
 8006f78:	a201      	add	r2, pc, #4	@ (adr r2, 8006f80 <UART_SetConfig+0x418>)
 8006f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f7e:	bf00      	nop
 8006f80:	08006fa5 	.word	0x08006fa5
 8006f84:	08006fad 	.word	0x08006fad
 8006f88:	08006fb5 	.word	0x08006fb5
 8006f8c:	08006fcb 	.word	0x08006fcb
 8006f90:	08006fbb 	.word	0x08006fbb
 8006f94:	08006fcb 	.word	0x08006fcb
 8006f98:	08006fcb 	.word	0x08006fcb
 8006f9c:	08006fcb 	.word	0x08006fcb
 8006fa0:	08006fc3 	.word	0x08006fc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fa4:	f7fd fefe 	bl	8004da4 <HAL_RCC_GetPCLK1Freq>
 8006fa8:	61b8      	str	r0, [r7, #24]
        break;
 8006faa:	e013      	b.n	8006fd4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fac:	f7fd ff0e 	bl	8004dcc <HAL_RCC_GetPCLK2Freq>
 8006fb0:	61b8      	str	r0, [r7, #24]
        break;
 8006fb2:	e00f      	b.n	8006fd4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fb4:	4b1d      	ldr	r3, [pc, #116]	@ (800702c <UART_SetConfig+0x4c4>)
 8006fb6:	61bb      	str	r3, [r7, #24]
        break;
 8006fb8:	e00c      	b.n	8006fd4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006fba:	f7fd fde1 	bl	8004b80 <HAL_RCC_GetSysClockFreq>
 8006fbe:	61b8      	str	r0, [r7, #24]
        break;
 8006fc0:	e008      	b.n	8006fd4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006fc6:	61bb      	str	r3, [r7, #24]
        break;
 8006fc8:	e004      	b.n	8006fd4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	77bb      	strb	r3, [r7, #30]
        break;
 8006fd2:	bf00      	nop
    }

    if (pclk != 0U)
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d018      	beq.n	800700c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	085a      	lsrs	r2, r3, #1
 8006fe0:	69bb      	ldr	r3, [r7, #24]
 8006fe2:	441a      	add	r2, r3
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fec:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fee:	693b      	ldr	r3, [r7, #16]
 8006ff0:	2b0f      	cmp	r3, #15
 8006ff2:	d909      	bls.n	8007008 <UART_SetConfig+0x4a0>
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ffa:	d205      	bcs.n	8007008 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	b29a      	uxth	r2, r3
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	60da      	str	r2, [r3, #12]
 8007006:	e001      	b.n	800700c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007008:	2301      	movs	r3, #1
 800700a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2200      	movs	r2, #0
 8007010:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007018:	7fbb      	ldrb	r3, [r7, #30]
}
 800701a:	4618      	mov	r0, r3
 800701c:	3720      	adds	r7, #32
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	40007c00 	.word	0x40007c00
 8007028:	40023800 	.word	0x40023800
 800702c:	00f42400 	.word	0x00f42400

08007030 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007030:	b480      	push	{r7}
 8007032:	b083      	sub	sp, #12
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800703c:	f003 0308 	and.w	r3, r3, #8
 8007040:	2b00      	cmp	r3, #0
 8007042:	d00a      	beq.n	800705a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	430a      	orrs	r2, r1
 8007058:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800705e:	f003 0301 	and.w	r3, r3, #1
 8007062:	2b00      	cmp	r3, #0
 8007064:	d00a      	beq.n	800707c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	430a      	orrs	r2, r1
 800707a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007080:	f003 0302 	and.w	r3, r3, #2
 8007084:	2b00      	cmp	r3, #0
 8007086:	d00a      	beq.n	800709e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	430a      	orrs	r2, r1
 800709c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070a2:	f003 0304 	and.w	r3, r3, #4
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d00a      	beq.n	80070c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	430a      	orrs	r2, r1
 80070be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070c4:	f003 0310 	and.w	r3, r3, #16
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d00a      	beq.n	80070e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	689b      	ldr	r3, [r3, #8]
 80070d2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	430a      	orrs	r2, r1
 80070e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e6:	f003 0320 	and.w	r3, r3, #32
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d00a      	beq.n	8007104 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	430a      	orrs	r2, r1
 8007102:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007108:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800710c:	2b00      	cmp	r3, #0
 800710e:	d01a      	beq.n	8007146 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	430a      	orrs	r2, r1
 8007124:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800712a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800712e:	d10a      	bne.n	8007146 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	430a      	orrs	r2, r1
 8007144:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800714a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800714e:	2b00      	cmp	r3, #0
 8007150:	d00a      	beq.n	8007168 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	430a      	orrs	r2, r1
 8007166:	605a      	str	r2, [r3, #4]
  }
}
 8007168:	bf00      	nop
 800716a:	370c      	adds	r7, #12
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr

08007174 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b08c      	sub	sp, #48	@ 0x30
 8007178:	af02      	add	r7, sp, #8
 800717a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2200      	movs	r2, #0
 8007180:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007184:	f7fb fbda 	bl	800293c <HAL_GetTick>
 8007188:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f003 0308 	and.w	r3, r3, #8
 8007194:	2b08      	cmp	r3, #8
 8007196:	d12e      	bne.n	80071f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007198:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800719c:	9300      	str	r3, [sp, #0]
 800719e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a0:	2200      	movs	r2, #0
 80071a2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 f83b 	bl	8007222 <UART_WaitOnFlagUntilTimeout>
 80071ac:	4603      	mov	r3, r0
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d021      	beq.n	80071f6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	e853 3f00 	ldrex	r3, [r3]
 80071be:	60fb      	str	r3, [r7, #12]
   return(result);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071c6:	623b      	str	r3, [r7, #32]
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	461a      	mov	r2, r3
 80071ce:	6a3b      	ldr	r3, [r7, #32]
 80071d0:	61fb      	str	r3, [r7, #28]
 80071d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d4:	69b9      	ldr	r1, [r7, #24]
 80071d6:	69fa      	ldr	r2, [r7, #28]
 80071d8:	e841 2300 	strex	r3, r2, [r1]
 80071dc:	617b      	str	r3, [r7, #20]
   return(result);
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d1e6      	bne.n	80071b2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2220      	movs	r2, #32
 80071e8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2200      	movs	r2, #0
 80071ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80071f2:	2303      	movs	r3, #3
 80071f4:	e011      	b.n	800721a <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2220      	movs	r2, #32
 80071fa:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2220      	movs	r2, #32
 8007200:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2200      	movs	r2, #0
 8007214:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	3728      	adds	r7, #40	@ 0x28
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}

08007222 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007222:	b580      	push	{r7, lr}
 8007224:	b084      	sub	sp, #16
 8007226:	af00      	add	r7, sp, #0
 8007228:	60f8      	str	r0, [r7, #12]
 800722a:	60b9      	str	r1, [r7, #8]
 800722c:	603b      	str	r3, [r7, #0]
 800722e:	4613      	mov	r3, r2
 8007230:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007232:	e04f      	b.n	80072d4 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007234:	69bb      	ldr	r3, [r7, #24]
 8007236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800723a:	d04b      	beq.n	80072d4 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800723c:	f7fb fb7e 	bl	800293c <HAL_GetTick>
 8007240:	4602      	mov	r2, r0
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	1ad3      	subs	r3, r2, r3
 8007246:	69ba      	ldr	r2, [r7, #24]
 8007248:	429a      	cmp	r2, r3
 800724a:	d302      	bcc.n	8007252 <UART_WaitOnFlagUntilTimeout+0x30>
 800724c:	69bb      	ldr	r3, [r7, #24]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d101      	bne.n	8007256 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007252:	2303      	movs	r3, #3
 8007254:	e04e      	b.n	80072f4 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f003 0304 	and.w	r3, r3, #4
 8007260:	2b00      	cmp	r3, #0
 8007262:	d037      	beq.n	80072d4 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	2b80      	cmp	r3, #128	@ 0x80
 8007268:	d034      	beq.n	80072d4 <UART_WaitOnFlagUntilTimeout+0xb2>
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	2b40      	cmp	r3, #64	@ 0x40
 800726e:	d031      	beq.n	80072d4 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	69db      	ldr	r3, [r3, #28]
 8007276:	f003 0308 	and.w	r3, r3, #8
 800727a:	2b08      	cmp	r3, #8
 800727c:	d110      	bne.n	80072a0 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	2208      	movs	r2, #8
 8007284:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007286:	68f8      	ldr	r0, [r7, #12]
 8007288:	f000 f838 	bl	80072fc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	2208      	movs	r2, #8
 8007290:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2200      	movs	r2, #0
 8007298:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	e029      	b.n	80072f4 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	69db      	ldr	r3, [r3, #28]
 80072a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072ae:	d111      	bne.n	80072d4 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80072b8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072ba:	68f8      	ldr	r0, [r7, #12]
 80072bc:	f000 f81e 	bl	80072fc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2220      	movs	r2, #32
 80072c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2200      	movs	r2, #0
 80072cc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80072d0:	2303      	movs	r3, #3
 80072d2:	e00f      	b.n	80072f4 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	69da      	ldr	r2, [r3, #28]
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	4013      	ands	r3, r2
 80072de:	68ba      	ldr	r2, [r7, #8]
 80072e0:	429a      	cmp	r2, r3
 80072e2:	bf0c      	ite	eq
 80072e4:	2301      	moveq	r3, #1
 80072e6:	2300      	movne	r3, #0
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	461a      	mov	r2, r3
 80072ec:	79fb      	ldrb	r3, [r7, #7]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d0a0      	beq.n	8007234 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80072f2:	2300      	movs	r3, #0
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3710      	adds	r7, #16
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd80      	pop	{r7, pc}

080072fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b095      	sub	sp, #84	@ 0x54
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800730a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800730c:	e853 3f00 	ldrex	r3, [r3]
 8007310:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007314:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007318:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	461a      	mov	r2, r3
 8007320:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007322:	643b      	str	r3, [r7, #64]	@ 0x40
 8007324:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007326:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007328:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800732a:	e841 2300 	strex	r3, r2, [r1]
 800732e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007332:	2b00      	cmp	r3, #0
 8007334:	d1e6      	bne.n	8007304 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	3308      	adds	r3, #8
 800733c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800733e:	6a3b      	ldr	r3, [r7, #32]
 8007340:	e853 3f00 	ldrex	r3, [r3]
 8007344:	61fb      	str	r3, [r7, #28]
   return(result);
 8007346:	69fb      	ldr	r3, [r7, #28]
 8007348:	f023 0301 	bic.w	r3, r3, #1
 800734c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	3308      	adds	r3, #8
 8007354:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007356:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007358:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800735a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800735c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800735e:	e841 2300 	strex	r3, r2, [r1]
 8007362:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007366:	2b00      	cmp	r3, #0
 8007368:	d1e5      	bne.n	8007336 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800736e:	2b01      	cmp	r3, #1
 8007370:	d118      	bne.n	80073a4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	e853 3f00 	ldrex	r3, [r3]
 800737e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	f023 0310 	bic.w	r3, r3, #16
 8007386:	647b      	str	r3, [r7, #68]	@ 0x44
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	461a      	mov	r2, r3
 800738e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007390:	61bb      	str	r3, [r7, #24]
 8007392:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007394:	6979      	ldr	r1, [r7, #20]
 8007396:	69ba      	ldr	r2, [r7, #24]
 8007398:	e841 2300 	strex	r3, r2, [r1]
 800739c:	613b      	str	r3, [r7, #16]
   return(result);
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d1e6      	bne.n	8007372 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2220      	movs	r2, #32
 80073a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2200      	movs	r2, #0
 80073b6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80073b8:	bf00      	nop
 80073ba:	3754      	adds	r7, #84	@ 0x54
 80073bc:	46bd      	mov	sp, r7
 80073be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c2:	4770      	bx	lr

080073c4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b084      	sub	sp, #16
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2200      	movs	r2, #0
 80073d6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80073da:	68f8      	ldr	r0, [r7, #12]
 80073dc:	f7ff fbae 	bl	8006b3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073e0:	bf00      	nop
 80073e2:	3710      	adds	r7, #16
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b088      	sub	sp, #32
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	e853 3f00 	ldrex	r3, [r3]
 80073fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007404:	61fb      	str	r3, [r7, #28]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	461a      	mov	r2, r3
 800740c:	69fb      	ldr	r3, [r7, #28]
 800740e:	61bb      	str	r3, [r7, #24]
 8007410:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007412:	6979      	ldr	r1, [r7, #20]
 8007414:	69ba      	ldr	r2, [r7, #24]
 8007416:	e841 2300 	strex	r3, r2, [r1]
 800741a:	613b      	str	r3, [r7, #16]
   return(result);
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d1e6      	bne.n	80073f0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2220      	movs	r2, #32
 8007426:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2200      	movs	r2, #0
 800742c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f7ff fb7a 	bl	8006b28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007434:	bf00      	nop
 8007436:	3720      	adds	r7, #32
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}

0800743c <logf>:
 800743c:	b508      	push	{r3, lr}
 800743e:	ed2d 8b02 	vpush	{d8}
 8007442:	eeb0 8a40 	vmov.f32	s16, s0
 8007446:	f000 f82d 	bl	80074a4 <__ieee754_logf>
 800744a:	eeb4 8a48 	vcmp.f32	s16, s16
 800744e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007452:	d60f      	bvs.n	8007474 <logf+0x38>
 8007454:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8007458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800745c:	dc0a      	bgt.n	8007474 <logf+0x38>
 800745e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007462:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007466:	d108      	bne.n	800747a <logf+0x3e>
 8007468:	f001 fd04 	bl	8008e74 <__errno>
 800746c:	2322      	movs	r3, #34	@ 0x22
 800746e:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8007490 <logf+0x54>
 8007472:	6003      	str	r3, [r0, #0]
 8007474:	ecbd 8b02 	vpop	{d8}
 8007478:	bd08      	pop	{r3, pc}
 800747a:	f001 fcfb 	bl	8008e74 <__errno>
 800747e:	ecbd 8b02 	vpop	{d8}
 8007482:	2321      	movs	r3, #33	@ 0x21
 8007484:	6003      	str	r3, [r0, #0]
 8007486:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800748a:	4802      	ldr	r0, [pc, #8]	@ (8007494 <logf+0x58>)
 800748c:	f000 b804 	b.w	8007498 <nanf>
 8007490:	ff800000 	.word	0xff800000
 8007494:	0800baac 	.word	0x0800baac

08007498 <nanf>:
 8007498:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80074a0 <nanf+0x8>
 800749c:	4770      	bx	lr
 800749e:	bf00      	nop
 80074a0:	7fc00000 	.word	0x7fc00000

080074a4 <__ieee754_logf>:
 80074a4:	ee10 3a10 	vmov	r3, s0
 80074a8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80074ac:	d106      	bne.n	80074bc <__ieee754_logf+0x18>
 80074ae:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8007648 <__ieee754_logf+0x1a4>
 80074b2:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800764c <__ieee754_logf+0x1a8>
 80074b6:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80074ba:	4770      	bx	lr
 80074bc:	2b00      	cmp	r3, #0
 80074be:	461a      	mov	r2, r3
 80074c0:	da02      	bge.n	80074c8 <__ieee754_logf+0x24>
 80074c2:	ee30 7a40 	vsub.f32	s14, s0, s0
 80074c6:	e7f4      	b.n	80074b2 <__ieee754_logf+0xe>
 80074c8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80074cc:	db02      	blt.n	80074d4 <__ieee754_logf+0x30>
 80074ce:	ee30 0a00 	vadd.f32	s0, s0, s0
 80074d2:	4770      	bx	lr
 80074d4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80074d8:	bfb8      	it	lt
 80074da:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 8007650 <__ieee754_logf+0x1ac>
 80074de:	485d      	ldr	r0, [pc, #372]	@ (8007654 <__ieee754_logf+0x1b0>)
 80074e0:	bfbe      	ittt	lt
 80074e2:	ee60 7a27 	vmullt.f32	s15, s0, s15
 80074e6:	f06f 0118 	mvnlt.w	r1, #24
 80074ea:	ee17 2a90 	vmovlt	r2, s15
 80074ee:	ea4f 53e2 	mov.w	r3, r2, asr #23
 80074f2:	f3c2 0216 	ubfx	r2, r2, #0, #23
 80074f6:	4410      	add	r0, r2
 80074f8:	bfa8      	it	ge
 80074fa:	2100      	movge	r1, #0
 80074fc:	3b7f      	subs	r3, #127	@ 0x7f
 80074fe:	440b      	add	r3, r1
 8007500:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 8007504:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 8007508:	4311      	orrs	r1, r2
 800750a:	ee00 1a10 	vmov	s0, r1
 800750e:	4952      	ldr	r1, [pc, #328]	@ (8007658 <__ieee754_logf+0x1b4>)
 8007510:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 8007514:	f102 000f 	add.w	r0, r2, #15
 8007518:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800751c:	4001      	ands	r1, r0
 800751e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007522:	bb89      	cbnz	r1, 8007588 <__ieee754_logf+0xe4>
 8007524:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8007528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800752c:	d10f      	bne.n	800754e <__ieee754_logf+0xaa>
 800752e:	2b00      	cmp	r3, #0
 8007530:	f000 8087 	beq.w	8007642 <__ieee754_logf+0x19e>
 8007534:	ee07 3a90 	vmov	s15, r3
 8007538:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800765c <__ieee754_logf+0x1b8>
 800753c:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8007660 <__ieee754_logf+0x1bc>
 8007540:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007544:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007548:	eea7 0a87 	vfma.f32	s0, s15, s14
 800754c:	4770      	bx	lr
 800754e:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8007664 <__ieee754_logf+0x1c0>
 8007552:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007556:	eee0 7a66 	vfms.f32	s15, s0, s13
 800755a:	ee20 7a00 	vmul.f32	s14, s0, s0
 800755e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007562:	b913      	cbnz	r3, 800756a <__ieee754_logf+0xc6>
 8007564:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007568:	4770      	bx	lr
 800756a:	ee07 3a90 	vmov	s15, r3
 800756e:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800765c <__ieee754_logf+0x1b8>
 8007572:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007576:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800757a:	ee37 0a40 	vsub.f32	s0, s14, s0
 800757e:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8007660 <__ieee754_logf+0x1bc>
 8007582:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8007586:	4770      	bx	lr
 8007588:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800758c:	ee70 7a27 	vadd.f32	s15, s0, s15
 8007590:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8007668 <__ieee754_logf+0x1c4>
 8007594:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800766c <__ieee754_logf+0x1c8>
 8007598:	4935      	ldr	r1, [pc, #212]	@ (8007670 <__ieee754_logf+0x1cc>)
 800759a:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800759e:	4411      	add	r1, r2
 80075a0:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 80075a4:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 80075a8:	430a      	orrs	r2, r1
 80075aa:	2a00      	cmp	r2, #0
 80075ac:	ee07 3a90 	vmov	s15, r3
 80075b0:	ee26 5a06 	vmul.f32	s10, s12, s12
 80075b4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80075b8:	ee25 7a05 	vmul.f32	s14, s10, s10
 80075bc:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 8007674 <__ieee754_logf+0x1d0>
 80075c0:	eee7 7a25 	vfma.f32	s15, s14, s11
 80075c4:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8007678 <__ieee754_logf+0x1d4>
 80075c8:	eee7 5a87 	vfma.f32	s11, s15, s14
 80075cc:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800767c <__ieee754_logf+0x1d8>
 80075d0:	eee7 7a24 	vfma.f32	s15, s14, s9
 80075d4:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 8007680 <__ieee754_logf+0x1dc>
 80075d8:	eee7 4a87 	vfma.f32	s9, s15, s14
 80075dc:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8007684 <__ieee754_logf+0x1e0>
 80075e0:	eee4 7a87 	vfma.f32	s15, s9, s14
 80075e4:	ee67 7a85 	vmul.f32	s15, s15, s10
 80075e8:	eee5 7a87 	vfma.f32	s15, s11, s14
 80075ec:	dd1a      	ble.n	8007624 <__ieee754_logf+0x180>
 80075ee:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80075f2:	ee20 7a07 	vmul.f32	s14, s0, s14
 80075f6:	ee27 7a00 	vmul.f32	s14, s14, s0
 80075fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80075fe:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007602:	b913      	cbnz	r3, 800760a <__ieee754_logf+0x166>
 8007604:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007608:	e7ac      	b.n	8007564 <__ieee754_logf+0xc0>
 800760a:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800765c <__ieee754_logf+0x1b8>
 800760e:	eee6 7a86 	vfma.f32	s15, s13, s12
 8007612:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007616:	ee37 0a40 	vsub.f32	s0, s14, s0
 800761a:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8007660 <__ieee754_logf+0x1bc>
 800761e:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8007622:	4770      	bx	lr
 8007624:	ee70 7a67 	vsub.f32	s15, s0, s15
 8007628:	ee67 7a86 	vmul.f32	s15, s15, s12
 800762c:	b913      	cbnz	r3, 8007634 <__ieee754_logf+0x190>
 800762e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007632:	4770      	bx	lr
 8007634:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800765c <__ieee754_logf+0x1b8>
 8007638:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800763c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8007640:	e7eb      	b.n	800761a <__ieee754_logf+0x176>
 8007642:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800764c <__ieee754_logf+0x1a8>
 8007646:	4770      	bx	lr
 8007648:	cc000000 	.word	0xcc000000
 800764c:	00000000 	.word	0x00000000
 8007650:	4c000000 	.word	0x4c000000
 8007654:	004afb20 	.word	0x004afb20
 8007658:	007ffff0 	.word	0x007ffff0
 800765c:	3717f7d1 	.word	0x3717f7d1
 8007660:	3f317180 	.word	0x3f317180
 8007664:	3eaaaaab 	.word	0x3eaaaaab
 8007668:	3e1cd04f 	.word	0x3e1cd04f
 800766c:	3e178897 	.word	0x3e178897
 8007670:	ffcf5c30 	.word	0xffcf5c30
 8007674:	3e638e29 	.word	0x3e638e29
 8007678:	3ecccccd 	.word	0x3ecccccd
 800767c:	3e3a3325 	.word	0x3e3a3325
 8007680:	3e924925 	.word	0x3e924925
 8007684:	3f2aaaab 	.word	0x3f2aaaab

08007688 <atof>:
 8007688:	2100      	movs	r1, #0
 800768a:	f000 be05 	b.w	8008298 <strtod>

0800768e <sulp>:
 800768e:	b570      	push	{r4, r5, r6, lr}
 8007690:	4604      	mov	r4, r0
 8007692:	460d      	mov	r5, r1
 8007694:	ec45 4b10 	vmov	d0, r4, r5
 8007698:	4616      	mov	r6, r2
 800769a:	f003 fa41 	bl	800ab20 <__ulp>
 800769e:	ec51 0b10 	vmov	r0, r1, d0
 80076a2:	b17e      	cbz	r6, 80076c4 <sulp+0x36>
 80076a4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80076a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	dd09      	ble.n	80076c4 <sulp+0x36>
 80076b0:	051b      	lsls	r3, r3, #20
 80076b2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80076b6:	2400      	movs	r4, #0
 80076b8:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80076bc:	4622      	mov	r2, r4
 80076be:	462b      	mov	r3, r5
 80076c0:	f7f8 ffba 	bl	8000638 <__aeabi_dmul>
 80076c4:	ec41 0b10 	vmov	d0, r0, r1
 80076c8:	bd70      	pop	{r4, r5, r6, pc}
 80076ca:	0000      	movs	r0, r0
 80076cc:	0000      	movs	r0, r0
	...

080076d0 <_strtod_l>:
 80076d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076d4:	b09f      	sub	sp, #124	@ 0x7c
 80076d6:	460c      	mov	r4, r1
 80076d8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80076da:	2200      	movs	r2, #0
 80076dc:	921a      	str	r2, [sp, #104]	@ 0x68
 80076de:	9005      	str	r0, [sp, #20]
 80076e0:	f04f 0a00 	mov.w	sl, #0
 80076e4:	f04f 0b00 	mov.w	fp, #0
 80076e8:	460a      	mov	r2, r1
 80076ea:	9219      	str	r2, [sp, #100]	@ 0x64
 80076ec:	7811      	ldrb	r1, [r2, #0]
 80076ee:	292b      	cmp	r1, #43	@ 0x2b
 80076f0:	d04a      	beq.n	8007788 <_strtod_l+0xb8>
 80076f2:	d838      	bhi.n	8007766 <_strtod_l+0x96>
 80076f4:	290d      	cmp	r1, #13
 80076f6:	d832      	bhi.n	800775e <_strtod_l+0x8e>
 80076f8:	2908      	cmp	r1, #8
 80076fa:	d832      	bhi.n	8007762 <_strtod_l+0x92>
 80076fc:	2900      	cmp	r1, #0
 80076fe:	d03b      	beq.n	8007778 <_strtod_l+0xa8>
 8007700:	2200      	movs	r2, #0
 8007702:	920e      	str	r2, [sp, #56]	@ 0x38
 8007704:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007706:	782a      	ldrb	r2, [r5, #0]
 8007708:	2a30      	cmp	r2, #48	@ 0x30
 800770a:	f040 80b2 	bne.w	8007872 <_strtod_l+0x1a2>
 800770e:	786a      	ldrb	r2, [r5, #1]
 8007710:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007714:	2a58      	cmp	r2, #88	@ 0x58
 8007716:	d16e      	bne.n	80077f6 <_strtod_l+0x126>
 8007718:	9302      	str	r3, [sp, #8]
 800771a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800771c:	9301      	str	r3, [sp, #4]
 800771e:	ab1a      	add	r3, sp, #104	@ 0x68
 8007720:	9300      	str	r3, [sp, #0]
 8007722:	4a8f      	ldr	r2, [pc, #572]	@ (8007960 <_strtod_l+0x290>)
 8007724:	9805      	ldr	r0, [sp, #20]
 8007726:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007728:	a919      	add	r1, sp, #100	@ 0x64
 800772a:	f002 faf3 	bl	8009d14 <__gethex>
 800772e:	f010 060f 	ands.w	r6, r0, #15
 8007732:	4604      	mov	r4, r0
 8007734:	d005      	beq.n	8007742 <_strtod_l+0x72>
 8007736:	2e06      	cmp	r6, #6
 8007738:	d128      	bne.n	800778c <_strtod_l+0xbc>
 800773a:	3501      	adds	r5, #1
 800773c:	2300      	movs	r3, #0
 800773e:	9519      	str	r5, [sp, #100]	@ 0x64
 8007740:	930e      	str	r3, [sp, #56]	@ 0x38
 8007742:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007744:	2b00      	cmp	r3, #0
 8007746:	f040 858e 	bne.w	8008266 <_strtod_l+0xb96>
 800774a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800774c:	b1cb      	cbz	r3, 8007782 <_strtod_l+0xb2>
 800774e:	4652      	mov	r2, sl
 8007750:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007754:	ec43 2b10 	vmov	d0, r2, r3
 8007758:	b01f      	add	sp, #124	@ 0x7c
 800775a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800775e:	2920      	cmp	r1, #32
 8007760:	d1ce      	bne.n	8007700 <_strtod_l+0x30>
 8007762:	3201      	adds	r2, #1
 8007764:	e7c1      	b.n	80076ea <_strtod_l+0x1a>
 8007766:	292d      	cmp	r1, #45	@ 0x2d
 8007768:	d1ca      	bne.n	8007700 <_strtod_l+0x30>
 800776a:	2101      	movs	r1, #1
 800776c:	910e      	str	r1, [sp, #56]	@ 0x38
 800776e:	1c51      	adds	r1, r2, #1
 8007770:	9119      	str	r1, [sp, #100]	@ 0x64
 8007772:	7852      	ldrb	r2, [r2, #1]
 8007774:	2a00      	cmp	r2, #0
 8007776:	d1c5      	bne.n	8007704 <_strtod_l+0x34>
 8007778:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800777a:	9419      	str	r4, [sp, #100]	@ 0x64
 800777c:	2b00      	cmp	r3, #0
 800777e:	f040 8570 	bne.w	8008262 <_strtod_l+0xb92>
 8007782:	4652      	mov	r2, sl
 8007784:	465b      	mov	r3, fp
 8007786:	e7e5      	b.n	8007754 <_strtod_l+0x84>
 8007788:	2100      	movs	r1, #0
 800778a:	e7ef      	b.n	800776c <_strtod_l+0x9c>
 800778c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800778e:	b13a      	cbz	r2, 80077a0 <_strtod_l+0xd0>
 8007790:	2135      	movs	r1, #53	@ 0x35
 8007792:	a81c      	add	r0, sp, #112	@ 0x70
 8007794:	f003 fabe 	bl	800ad14 <__copybits>
 8007798:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800779a:	9805      	ldr	r0, [sp, #20]
 800779c:	f002 fe94 	bl	800a4c8 <_Bfree>
 80077a0:	3e01      	subs	r6, #1
 80077a2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80077a4:	2e04      	cmp	r6, #4
 80077a6:	d806      	bhi.n	80077b6 <_strtod_l+0xe6>
 80077a8:	e8df f006 	tbb	[pc, r6]
 80077ac:	201d0314 	.word	0x201d0314
 80077b0:	14          	.byte	0x14
 80077b1:	00          	.byte	0x00
 80077b2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80077b6:	05e1      	lsls	r1, r4, #23
 80077b8:	bf48      	it	mi
 80077ba:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80077be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80077c2:	0d1b      	lsrs	r3, r3, #20
 80077c4:	051b      	lsls	r3, r3, #20
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d1bb      	bne.n	8007742 <_strtod_l+0x72>
 80077ca:	f001 fb53 	bl	8008e74 <__errno>
 80077ce:	2322      	movs	r3, #34	@ 0x22
 80077d0:	6003      	str	r3, [r0, #0]
 80077d2:	e7b6      	b.n	8007742 <_strtod_l+0x72>
 80077d4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80077d8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80077dc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80077e0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80077e4:	e7e7      	b.n	80077b6 <_strtod_l+0xe6>
 80077e6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8007968 <_strtod_l+0x298>
 80077ea:	e7e4      	b.n	80077b6 <_strtod_l+0xe6>
 80077ec:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80077f0:	f04f 3aff 	mov.w	sl, #4294967295
 80077f4:	e7df      	b.n	80077b6 <_strtod_l+0xe6>
 80077f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80077f8:	1c5a      	adds	r2, r3, #1
 80077fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80077fc:	785b      	ldrb	r3, [r3, #1]
 80077fe:	2b30      	cmp	r3, #48	@ 0x30
 8007800:	d0f9      	beq.n	80077f6 <_strtod_l+0x126>
 8007802:	2b00      	cmp	r3, #0
 8007804:	d09d      	beq.n	8007742 <_strtod_l+0x72>
 8007806:	2301      	movs	r3, #1
 8007808:	2700      	movs	r7, #0
 800780a:	9308      	str	r3, [sp, #32]
 800780c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800780e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007810:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007812:	46b9      	mov	r9, r7
 8007814:	220a      	movs	r2, #10
 8007816:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007818:	7805      	ldrb	r5, [r0, #0]
 800781a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800781e:	b2d9      	uxtb	r1, r3
 8007820:	2909      	cmp	r1, #9
 8007822:	d928      	bls.n	8007876 <_strtod_l+0x1a6>
 8007824:	494f      	ldr	r1, [pc, #316]	@ (8007964 <_strtod_l+0x294>)
 8007826:	2201      	movs	r2, #1
 8007828:	f001 fac7 	bl	8008dba <strncmp>
 800782c:	2800      	cmp	r0, #0
 800782e:	d032      	beq.n	8007896 <_strtod_l+0x1c6>
 8007830:	2000      	movs	r0, #0
 8007832:	462a      	mov	r2, r5
 8007834:	900a      	str	r0, [sp, #40]	@ 0x28
 8007836:	464d      	mov	r5, r9
 8007838:	4603      	mov	r3, r0
 800783a:	2a65      	cmp	r2, #101	@ 0x65
 800783c:	d001      	beq.n	8007842 <_strtod_l+0x172>
 800783e:	2a45      	cmp	r2, #69	@ 0x45
 8007840:	d114      	bne.n	800786c <_strtod_l+0x19c>
 8007842:	b91d      	cbnz	r5, 800784c <_strtod_l+0x17c>
 8007844:	9a08      	ldr	r2, [sp, #32]
 8007846:	4302      	orrs	r2, r0
 8007848:	d096      	beq.n	8007778 <_strtod_l+0xa8>
 800784a:	2500      	movs	r5, #0
 800784c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800784e:	1c62      	adds	r2, r4, #1
 8007850:	9219      	str	r2, [sp, #100]	@ 0x64
 8007852:	7862      	ldrb	r2, [r4, #1]
 8007854:	2a2b      	cmp	r2, #43	@ 0x2b
 8007856:	d07a      	beq.n	800794e <_strtod_l+0x27e>
 8007858:	2a2d      	cmp	r2, #45	@ 0x2d
 800785a:	d07e      	beq.n	800795a <_strtod_l+0x28a>
 800785c:	f04f 0c00 	mov.w	ip, #0
 8007860:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007864:	2909      	cmp	r1, #9
 8007866:	f240 8085 	bls.w	8007974 <_strtod_l+0x2a4>
 800786a:	9419      	str	r4, [sp, #100]	@ 0x64
 800786c:	f04f 0800 	mov.w	r8, #0
 8007870:	e0a5      	b.n	80079be <_strtod_l+0x2ee>
 8007872:	2300      	movs	r3, #0
 8007874:	e7c8      	b.n	8007808 <_strtod_l+0x138>
 8007876:	f1b9 0f08 	cmp.w	r9, #8
 800787a:	bfd8      	it	le
 800787c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800787e:	f100 0001 	add.w	r0, r0, #1
 8007882:	bfda      	itte	le
 8007884:	fb02 3301 	mlale	r3, r2, r1, r3
 8007888:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800788a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800788e:	f109 0901 	add.w	r9, r9, #1
 8007892:	9019      	str	r0, [sp, #100]	@ 0x64
 8007894:	e7bf      	b.n	8007816 <_strtod_l+0x146>
 8007896:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007898:	1c5a      	adds	r2, r3, #1
 800789a:	9219      	str	r2, [sp, #100]	@ 0x64
 800789c:	785a      	ldrb	r2, [r3, #1]
 800789e:	f1b9 0f00 	cmp.w	r9, #0
 80078a2:	d03b      	beq.n	800791c <_strtod_l+0x24c>
 80078a4:	900a      	str	r0, [sp, #40]	@ 0x28
 80078a6:	464d      	mov	r5, r9
 80078a8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80078ac:	2b09      	cmp	r3, #9
 80078ae:	d912      	bls.n	80078d6 <_strtod_l+0x206>
 80078b0:	2301      	movs	r3, #1
 80078b2:	e7c2      	b.n	800783a <_strtod_l+0x16a>
 80078b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078b6:	1c5a      	adds	r2, r3, #1
 80078b8:	9219      	str	r2, [sp, #100]	@ 0x64
 80078ba:	785a      	ldrb	r2, [r3, #1]
 80078bc:	3001      	adds	r0, #1
 80078be:	2a30      	cmp	r2, #48	@ 0x30
 80078c0:	d0f8      	beq.n	80078b4 <_strtod_l+0x1e4>
 80078c2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80078c6:	2b08      	cmp	r3, #8
 80078c8:	f200 84d2 	bhi.w	8008270 <_strtod_l+0xba0>
 80078cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078ce:	900a      	str	r0, [sp, #40]	@ 0x28
 80078d0:	2000      	movs	r0, #0
 80078d2:	930c      	str	r3, [sp, #48]	@ 0x30
 80078d4:	4605      	mov	r5, r0
 80078d6:	3a30      	subs	r2, #48	@ 0x30
 80078d8:	f100 0301 	add.w	r3, r0, #1
 80078dc:	d018      	beq.n	8007910 <_strtod_l+0x240>
 80078de:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80078e0:	4419      	add	r1, r3
 80078e2:	910a      	str	r1, [sp, #40]	@ 0x28
 80078e4:	462e      	mov	r6, r5
 80078e6:	f04f 0e0a 	mov.w	lr, #10
 80078ea:	1c71      	adds	r1, r6, #1
 80078ec:	eba1 0c05 	sub.w	ip, r1, r5
 80078f0:	4563      	cmp	r3, ip
 80078f2:	dc15      	bgt.n	8007920 <_strtod_l+0x250>
 80078f4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80078f8:	182b      	adds	r3, r5, r0
 80078fa:	2b08      	cmp	r3, #8
 80078fc:	f105 0501 	add.w	r5, r5, #1
 8007900:	4405      	add	r5, r0
 8007902:	dc1a      	bgt.n	800793a <_strtod_l+0x26a>
 8007904:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007906:	230a      	movs	r3, #10
 8007908:	fb03 2301 	mla	r3, r3, r1, r2
 800790c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800790e:	2300      	movs	r3, #0
 8007910:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007912:	1c51      	adds	r1, r2, #1
 8007914:	9119      	str	r1, [sp, #100]	@ 0x64
 8007916:	7852      	ldrb	r2, [r2, #1]
 8007918:	4618      	mov	r0, r3
 800791a:	e7c5      	b.n	80078a8 <_strtod_l+0x1d8>
 800791c:	4648      	mov	r0, r9
 800791e:	e7ce      	b.n	80078be <_strtod_l+0x1ee>
 8007920:	2e08      	cmp	r6, #8
 8007922:	dc05      	bgt.n	8007930 <_strtod_l+0x260>
 8007924:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007926:	fb0e f606 	mul.w	r6, lr, r6
 800792a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800792c:	460e      	mov	r6, r1
 800792e:	e7dc      	b.n	80078ea <_strtod_l+0x21a>
 8007930:	2910      	cmp	r1, #16
 8007932:	bfd8      	it	le
 8007934:	fb0e f707 	mulle.w	r7, lr, r7
 8007938:	e7f8      	b.n	800792c <_strtod_l+0x25c>
 800793a:	2b0f      	cmp	r3, #15
 800793c:	bfdc      	itt	le
 800793e:	230a      	movle	r3, #10
 8007940:	fb03 2707 	mlale	r7, r3, r7, r2
 8007944:	e7e3      	b.n	800790e <_strtod_l+0x23e>
 8007946:	2300      	movs	r3, #0
 8007948:	930a      	str	r3, [sp, #40]	@ 0x28
 800794a:	2301      	movs	r3, #1
 800794c:	e77a      	b.n	8007844 <_strtod_l+0x174>
 800794e:	f04f 0c00 	mov.w	ip, #0
 8007952:	1ca2      	adds	r2, r4, #2
 8007954:	9219      	str	r2, [sp, #100]	@ 0x64
 8007956:	78a2      	ldrb	r2, [r4, #2]
 8007958:	e782      	b.n	8007860 <_strtod_l+0x190>
 800795a:	f04f 0c01 	mov.w	ip, #1
 800795e:	e7f8      	b.n	8007952 <_strtod_l+0x282>
 8007960:	0800bac4 	.word	0x0800bac4
 8007964:	0800b8dc 	.word	0x0800b8dc
 8007968:	7ff00000 	.word	0x7ff00000
 800796c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800796e:	1c51      	adds	r1, r2, #1
 8007970:	9119      	str	r1, [sp, #100]	@ 0x64
 8007972:	7852      	ldrb	r2, [r2, #1]
 8007974:	2a30      	cmp	r2, #48	@ 0x30
 8007976:	d0f9      	beq.n	800796c <_strtod_l+0x29c>
 8007978:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800797c:	2908      	cmp	r1, #8
 800797e:	f63f af75 	bhi.w	800786c <_strtod_l+0x19c>
 8007982:	3a30      	subs	r2, #48	@ 0x30
 8007984:	9209      	str	r2, [sp, #36]	@ 0x24
 8007986:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007988:	920f      	str	r2, [sp, #60]	@ 0x3c
 800798a:	f04f 080a 	mov.w	r8, #10
 800798e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007990:	1c56      	adds	r6, r2, #1
 8007992:	9619      	str	r6, [sp, #100]	@ 0x64
 8007994:	7852      	ldrb	r2, [r2, #1]
 8007996:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800799a:	f1be 0f09 	cmp.w	lr, #9
 800799e:	d939      	bls.n	8007a14 <_strtod_l+0x344>
 80079a0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80079a2:	1a76      	subs	r6, r6, r1
 80079a4:	2e08      	cmp	r6, #8
 80079a6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80079aa:	dc03      	bgt.n	80079b4 <_strtod_l+0x2e4>
 80079ac:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80079ae:	4588      	cmp	r8, r1
 80079b0:	bfa8      	it	ge
 80079b2:	4688      	movge	r8, r1
 80079b4:	f1bc 0f00 	cmp.w	ip, #0
 80079b8:	d001      	beq.n	80079be <_strtod_l+0x2ee>
 80079ba:	f1c8 0800 	rsb	r8, r8, #0
 80079be:	2d00      	cmp	r5, #0
 80079c0:	d14e      	bne.n	8007a60 <_strtod_l+0x390>
 80079c2:	9908      	ldr	r1, [sp, #32]
 80079c4:	4308      	orrs	r0, r1
 80079c6:	f47f aebc 	bne.w	8007742 <_strtod_l+0x72>
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	f47f aed4 	bne.w	8007778 <_strtod_l+0xa8>
 80079d0:	2a69      	cmp	r2, #105	@ 0x69
 80079d2:	d028      	beq.n	8007a26 <_strtod_l+0x356>
 80079d4:	dc25      	bgt.n	8007a22 <_strtod_l+0x352>
 80079d6:	2a49      	cmp	r2, #73	@ 0x49
 80079d8:	d025      	beq.n	8007a26 <_strtod_l+0x356>
 80079da:	2a4e      	cmp	r2, #78	@ 0x4e
 80079dc:	f47f aecc 	bne.w	8007778 <_strtod_l+0xa8>
 80079e0:	499a      	ldr	r1, [pc, #616]	@ (8007c4c <_strtod_l+0x57c>)
 80079e2:	a819      	add	r0, sp, #100	@ 0x64
 80079e4:	f002 fbb8 	bl	800a158 <__match>
 80079e8:	2800      	cmp	r0, #0
 80079ea:	f43f aec5 	beq.w	8007778 <_strtod_l+0xa8>
 80079ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80079f0:	781b      	ldrb	r3, [r3, #0]
 80079f2:	2b28      	cmp	r3, #40	@ 0x28
 80079f4:	d12e      	bne.n	8007a54 <_strtod_l+0x384>
 80079f6:	4996      	ldr	r1, [pc, #600]	@ (8007c50 <_strtod_l+0x580>)
 80079f8:	aa1c      	add	r2, sp, #112	@ 0x70
 80079fa:	a819      	add	r0, sp, #100	@ 0x64
 80079fc:	f002 fbc0 	bl	800a180 <__hexnan>
 8007a00:	2805      	cmp	r0, #5
 8007a02:	d127      	bne.n	8007a54 <_strtod_l+0x384>
 8007a04:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007a06:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007a0a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007a0e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007a12:	e696      	b.n	8007742 <_strtod_l+0x72>
 8007a14:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a16:	fb08 2101 	mla	r1, r8, r1, r2
 8007a1a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007a1e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a20:	e7b5      	b.n	800798e <_strtod_l+0x2be>
 8007a22:	2a6e      	cmp	r2, #110	@ 0x6e
 8007a24:	e7da      	b.n	80079dc <_strtod_l+0x30c>
 8007a26:	498b      	ldr	r1, [pc, #556]	@ (8007c54 <_strtod_l+0x584>)
 8007a28:	a819      	add	r0, sp, #100	@ 0x64
 8007a2a:	f002 fb95 	bl	800a158 <__match>
 8007a2e:	2800      	cmp	r0, #0
 8007a30:	f43f aea2 	beq.w	8007778 <_strtod_l+0xa8>
 8007a34:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007a36:	4988      	ldr	r1, [pc, #544]	@ (8007c58 <_strtod_l+0x588>)
 8007a38:	3b01      	subs	r3, #1
 8007a3a:	a819      	add	r0, sp, #100	@ 0x64
 8007a3c:	9319      	str	r3, [sp, #100]	@ 0x64
 8007a3e:	f002 fb8b 	bl	800a158 <__match>
 8007a42:	b910      	cbnz	r0, 8007a4a <_strtod_l+0x37a>
 8007a44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007a46:	3301      	adds	r3, #1
 8007a48:	9319      	str	r3, [sp, #100]	@ 0x64
 8007a4a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8007c68 <_strtod_l+0x598>
 8007a4e:	f04f 0a00 	mov.w	sl, #0
 8007a52:	e676      	b.n	8007742 <_strtod_l+0x72>
 8007a54:	4881      	ldr	r0, [pc, #516]	@ (8007c5c <_strtod_l+0x58c>)
 8007a56:	f001 fa4b 	bl	8008ef0 <nan>
 8007a5a:	ec5b ab10 	vmov	sl, fp, d0
 8007a5e:	e670      	b.n	8007742 <_strtod_l+0x72>
 8007a60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a62:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8007a64:	eba8 0303 	sub.w	r3, r8, r3
 8007a68:	f1b9 0f00 	cmp.w	r9, #0
 8007a6c:	bf08      	it	eq
 8007a6e:	46a9      	moveq	r9, r5
 8007a70:	2d10      	cmp	r5, #16
 8007a72:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a74:	462c      	mov	r4, r5
 8007a76:	bfa8      	it	ge
 8007a78:	2410      	movge	r4, #16
 8007a7a:	f7f8 fd63 	bl	8000544 <__aeabi_ui2d>
 8007a7e:	2d09      	cmp	r5, #9
 8007a80:	4682      	mov	sl, r0
 8007a82:	468b      	mov	fp, r1
 8007a84:	dc13      	bgt.n	8007aae <_strtod_l+0x3de>
 8007a86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	f43f ae5a 	beq.w	8007742 <_strtod_l+0x72>
 8007a8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a90:	dd78      	ble.n	8007b84 <_strtod_l+0x4b4>
 8007a92:	2b16      	cmp	r3, #22
 8007a94:	dc5f      	bgt.n	8007b56 <_strtod_l+0x486>
 8007a96:	4972      	ldr	r1, [pc, #456]	@ (8007c60 <_strtod_l+0x590>)
 8007a98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007a9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007aa0:	4652      	mov	r2, sl
 8007aa2:	465b      	mov	r3, fp
 8007aa4:	f7f8 fdc8 	bl	8000638 <__aeabi_dmul>
 8007aa8:	4682      	mov	sl, r0
 8007aaa:	468b      	mov	fp, r1
 8007aac:	e649      	b.n	8007742 <_strtod_l+0x72>
 8007aae:	4b6c      	ldr	r3, [pc, #432]	@ (8007c60 <_strtod_l+0x590>)
 8007ab0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007ab4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007ab8:	f7f8 fdbe 	bl	8000638 <__aeabi_dmul>
 8007abc:	4682      	mov	sl, r0
 8007abe:	4638      	mov	r0, r7
 8007ac0:	468b      	mov	fp, r1
 8007ac2:	f7f8 fd3f 	bl	8000544 <__aeabi_ui2d>
 8007ac6:	4602      	mov	r2, r0
 8007ac8:	460b      	mov	r3, r1
 8007aca:	4650      	mov	r0, sl
 8007acc:	4659      	mov	r1, fp
 8007ace:	f7f8 fbfd 	bl	80002cc <__adddf3>
 8007ad2:	2d0f      	cmp	r5, #15
 8007ad4:	4682      	mov	sl, r0
 8007ad6:	468b      	mov	fp, r1
 8007ad8:	ddd5      	ble.n	8007a86 <_strtod_l+0x3b6>
 8007ada:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007adc:	1b2c      	subs	r4, r5, r4
 8007ade:	441c      	add	r4, r3
 8007ae0:	2c00      	cmp	r4, #0
 8007ae2:	f340 8093 	ble.w	8007c0c <_strtod_l+0x53c>
 8007ae6:	f014 030f 	ands.w	r3, r4, #15
 8007aea:	d00a      	beq.n	8007b02 <_strtod_l+0x432>
 8007aec:	495c      	ldr	r1, [pc, #368]	@ (8007c60 <_strtod_l+0x590>)
 8007aee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007af2:	4652      	mov	r2, sl
 8007af4:	465b      	mov	r3, fp
 8007af6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007afa:	f7f8 fd9d 	bl	8000638 <__aeabi_dmul>
 8007afe:	4682      	mov	sl, r0
 8007b00:	468b      	mov	fp, r1
 8007b02:	f034 040f 	bics.w	r4, r4, #15
 8007b06:	d073      	beq.n	8007bf0 <_strtod_l+0x520>
 8007b08:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007b0c:	dd49      	ble.n	8007ba2 <_strtod_l+0x4d2>
 8007b0e:	2400      	movs	r4, #0
 8007b10:	46a0      	mov	r8, r4
 8007b12:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007b14:	46a1      	mov	r9, r4
 8007b16:	9a05      	ldr	r2, [sp, #20]
 8007b18:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8007c68 <_strtod_l+0x598>
 8007b1c:	2322      	movs	r3, #34	@ 0x22
 8007b1e:	6013      	str	r3, [r2, #0]
 8007b20:	f04f 0a00 	mov.w	sl, #0
 8007b24:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	f43f ae0b 	beq.w	8007742 <_strtod_l+0x72>
 8007b2c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007b2e:	9805      	ldr	r0, [sp, #20]
 8007b30:	f002 fcca 	bl	800a4c8 <_Bfree>
 8007b34:	9805      	ldr	r0, [sp, #20]
 8007b36:	4649      	mov	r1, r9
 8007b38:	f002 fcc6 	bl	800a4c8 <_Bfree>
 8007b3c:	9805      	ldr	r0, [sp, #20]
 8007b3e:	4641      	mov	r1, r8
 8007b40:	f002 fcc2 	bl	800a4c8 <_Bfree>
 8007b44:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007b46:	9805      	ldr	r0, [sp, #20]
 8007b48:	f002 fcbe 	bl	800a4c8 <_Bfree>
 8007b4c:	9805      	ldr	r0, [sp, #20]
 8007b4e:	4621      	mov	r1, r4
 8007b50:	f002 fcba 	bl	800a4c8 <_Bfree>
 8007b54:	e5f5      	b.n	8007742 <_strtod_l+0x72>
 8007b56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b58:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	dbbc      	blt.n	8007ada <_strtod_l+0x40a>
 8007b60:	4c3f      	ldr	r4, [pc, #252]	@ (8007c60 <_strtod_l+0x590>)
 8007b62:	f1c5 050f 	rsb	r5, r5, #15
 8007b66:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007b6a:	4652      	mov	r2, sl
 8007b6c:	465b      	mov	r3, fp
 8007b6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b72:	f7f8 fd61 	bl	8000638 <__aeabi_dmul>
 8007b76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b78:	1b5d      	subs	r5, r3, r5
 8007b7a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007b7e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007b82:	e78f      	b.n	8007aa4 <_strtod_l+0x3d4>
 8007b84:	3316      	adds	r3, #22
 8007b86:	dba8      	blt.n	8007ada <_strtod_l+0x40a>
 8007b88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b8a:	eba3 0808 	sub.w	r8, r3, r8
 8007b8e:	4b34      	ldr	r3, [pc, #208]	@ (8007c60 <_strtod_l+0x590>)
 8007b90:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007b94:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007b98:	4650      	mov	r0, sl
 8007b9a:	4659      	mov	r1, fp
 8007b9c:	f7f8 fe76 	bl	800088c <__aeabi_ddiv>
 8007ba0:	e782      	b.n	8007aa8 <_strtod_l+0x3d8>
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	4f2f      	ldr	r7, [pc, #188]	@ (8007c64 <_strtod_l+0x594>)
 8007ba6:	1124      	asrs	r4, r4, #4
 8007ba8:	4650      	mov	r0, sl
 8007baa:	4659      	mov	r1, fp
 8007bac:	461e      	mov	r6, r3
 8007bae:	2c01      	cmp	r4, #1
 8007bb0:	dc21      	bgt.n	8007bf6 <_strtod_l+0x526>
 8007bb2:	b10b      	cbz	r3, 8007bb8 <_strtod_l+0x4e8>
 8007bb4:	4682      	mov	sl, r0
 8007bb6:	468b      	mov	fp, r1
 8007bb8:	492a      	ldr	r1, [pc, #168]	@ (8007c64 <_strtod_l+0x594>)
 8007bba:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007bbe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007bc2:	4652      	mov	r2, sl
 8007bc4:	465b      	mov	r3, fp
 8007bc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007bca:	f7f8 fd35 	bl	8000638 <__aeabi_dmul>
 8007bce:	4b26      	ldr	r3, [pc, #152]	@ (8007c68 <_strtod_l+0x598>)
 8007bd0:	460a      	mov	r2, r1
 8007bd2:	400b      	ands	r3, r1
 8007bd4:	4925      	ldr	r1, [pc, #148]	@ (8007c6c <_strtod_l+0x59c>)
 8007bd6:	428b      	cmp	r3, r1
 8007bd8:	4682      	mov	sl, r0
 8007bda:	d898      	bhi.n	8007b0e <_strtod_l+0x43e>
 8007bdc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007be0:	428b      	cmp	r3, r1
 8007be2:	bf86      	itte	hi
 8007be4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8007c70 <_strtod_l+0x5a0>
 8007be8:	f04f 3aff 	movhi.w	sl, #4294967295
 8007bec:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	9308      	str	r3, [sp, #32]
 8007bf4:	e076      	b.n	8007ce4 <_strtod_l+0x614>
 8007bf6:	07e2      	lsls	r2, r4, #31
 8007bf8:	d504      	bpl.n	8007c04 <_strtod_l+0x534>
 8007bfa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bfe:	f7f8 fd1b 	bl	8000638 <__aeabi_dmul>
 8007c02:	2301      	movs	r3, #1
 8007c04:	3601      	adds	r6, #1
 8007c06:	1064      	asrs	r4, r4, #1
 8007c08:	3708      	adds	r7, #8
 8007c0a:	e7d0      	b.n	8007bae <_strtod_l+0x4de>
 8007c0c:	d0f0      	beq.n	8007bf0 <_strtod_l+0x520>
 8007c0e:	4264      	negs	r4, r4
 8007c10:	f014 020f 	ands.w	r2, r4, #15
 8007c14:	d00a      	beq.n	8007c2c <_strtod_l+0x55c>
 8007c16:	4b12      	ldr	r3, [pc, #72]	@ (8007c60 <_strtod_l+0x590>)
 8007c18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c1c:	4650      	mov	r0, sl
 8007c1e:	4659      	mov	r1, fp
 8007c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c24:	f7f8 fe32 	bl	800088c <__aeabi_ddiv>
 8007c28:	4682      	mov	sl, r0
 8007c2a:	468b      	mov	fp, r1
 8007c2c:	1124      	asrs	r4, r4, #4
 8007c2e:	d0df      	beq.n	8007bf0 <_strtod_l+0x520>
 8007c30:	2c1f      	cmp	r4, #31
 8007c32:	dd1f      	ble.n	8007c74 <_strtod_l+0x5a4>
 8007c34:	2400      	movs	r4, #0
 8007c36:	46a0      	mov	r8, r4
 8007c38:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007c3a:	46a1      	mov	r9, r4
 8007c3c:	9a05      	ldr	r2, [sp, #20]
 8007c3e:	2322      	movs	r3, #34	@ 0x22
 8007c40:	f04f 0a00 	mov.w	sl, #0
 8007c44:	f04f 0b00 	mov.w	fp, #0
 8007c48:	6013      	str	r3, [r2, #0]
 8007c4a:	e76b      	b.n	8007b24 <_strtod_l+0x454>
 8007c4c:	0800b8eb 	.word	0x0800b8eb
 8007c50:	0800bab0 	.word	0x0800bab0
 8007c54:	0800b8e3 	.word	0x0800b8e3
 8007c58:	0800b91d 	.word	0x0800b91d
 8007c5c:	0800baac 	.word	0x0800baac
 8007c60:	0800bb38 	.word	0x0800bb38
 8007c64:	0800bb10 	.word	0x0800bb10
 8007c68:	7ff00000 	.word	0x7ff00000
 8007c6c:	7ca00000 	.word	0x7ca00000
 8007c70:	7fefffff 	.word	0x7fefffff
 8007c74:	f014 0310 	ands.w	r3, r4, #16
 8007c78:	bf18      	it	ne
 8007c7a:	236a      	movne	r3, #106	@ 0x6a
 8007c7c:	4ea9      	ldr	r6, [pc, #676]	@ (8007f24 <_strtod_l+0x854>)
 8007c7e:	9308      	str	r3, [sp, #32]
 8007c80:	4650      	mov	r0, sl
 8007c82:	4659      	mov	r1, fp
 8007c84:	2300      	movs	r3, #0
 8007c86:	07e7      	lsls	r7, r4, #31
 8007c88:	d504      	bpl.n	8007c94 <_strtod_l+0x5c4>
 8007c8a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007c8e:	f7f8 fcd3 	bl	8000638 <__aeabi_dmul>
 8007c92:	2301      	movs	r3, #1
 8007c94:	1064      	asrs	r4, r4, #1
 8007c96:	f106 0608 	add.w	r6, r6, #8
 8007c9a:	d1f4      	bne.n	8007c86 <_strtod_l+0x5b6>
 8007c9c:	b10b      	cbz	r3, 8007ca2 <_strtod_l+0x5d2>
 8007c9e:	4682      	mov	sl, r0
 8007ca0:	468b      	mov	fp, r1
 8007ca2:	9b08      	ldr	r3, [sp, #32]
 8007ca4:	b1b3      	cbz	r3, 8007cd4 <_strtod_l+0x604>
 8007ca6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007caa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	4659      	mov	r1, fp
 8007cb2:	dd0f      	ble.n	8007cd4 <_strtod_l+0x604>
 8007cb4:	2b1f      	cmp	r3, #31
 8007cb6:	dd56      	ble.n	8007d66 <_strtod_l+0x696>
 8007cb8:	2b34      	cmp	r3, #52	@ 0x34
 8007cba:	bfde      	ittt	le
 8007cbc:	f04f 33ff 	movle.w	r3, #4294967295
 8007cc0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007cc4:	4093      	lslle	r3, r2
 8007cc6:	f04f 0a00 	mov.w	sl, #0
 8007cca:	bfcc      	ite	gt
 8007ccc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007cd0:	ea03 0b01 	andle.w	fp, r3, r1
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	4650      	mov	r0, sl
 8007cda:	4659      	mov	r1, fp
 8007cdc:	f7f8 ff14 	bl	8000b08 <__aeabi_dcmpeq>
 8007ce0:	2800      	cmp	r0, #0
 8007ce2:	d1a7      	bne.n	8007c34 <_strtod_l+0x564>
 8007ce4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ce6:	9300      	str	r3, [sp, #0]
 8007ce8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007cea:	9805      	ldr	r0, [sp, #20]
 8007cec:	462b      	mov	r3, r5
 8007cee:	464a      	mov	r2, r9
 8007cf0:	f002 fc52 	bl	800a598 <__s2b>
 8007cf4:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007cf6:	2800      	cmp	r0, #0
 8007cf8:	f43f af09 	beq.w	8007b0e <_strtod_l+0x43e>
 8007cfc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cfe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d00:	2a00      	cmp	r2, #0
 8007d02:	eba3 0308 	sub.w	r3, r3, r8
 8007d06:	bfa8      	it	ge
 8007d08:	2300      	movge	r3, #0
 8007d0a:	9312      	str	r3, [sp, #72]	@ 0x48
 8007d0c:	2400      	movs	r4, #0
 8007d0e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007d12:	9316      	str	r3, [sp, #88]	@ 0x58
 8007d14:	46a0      	mov	r8, r4
 8007d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d18:	9805      	ldr	r0, [sp, #20]
 8007d1a:	6859      	ldr	r1, [r3, #4]
 8007d1c:	f002 fb94 	bl	800a448 <_Balloc>
 8007d20:	4681      	mov	r9, r0
 8007d22:	2800      	cmp	r0, #0
 8007d24:	f43f aef7 	beq.w	8007b16 <_strtod_l+0x446>
 8007d28:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d2a:	691a      	ldr	r2, [r3, #16]
 8007d2c:	3202      	adds	r2, #2
 8007d2e:	f103 010c 	add.w	r1, r3, #12
 8007d32:	0092      	lsls	r2, r2, #2
 8007d34:	300c      	adds	r0, #12
 8007d36:	f001 f8ca 	bl	8008ece <memcpy>
 8007d3a:	ec4b ab10 	vmov	d0, sl, fp
 8007d3e:	9805      	ldr	r0, [sp, #20]
 8007d40:	aa1c      	add	r2, sp, #112	@ 0x70
 8007d42:	a91b      	add	r1, sp, #108	@ 0x6c
 8007d44:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007d48:	f002 ff5a 	bl	800ac00 <__d2b>
 8007d4c:	901a      	str	r0, [sp, #104]	@ 0x68
 8007d4e:	2800      	cmp	r0, #0
 8007d50:	f43f aee1 	beq.w	8007b16 <_strtod_l+0x446>
 8007d54:	9805      	ldr	r0, [sp, #20]
 8007d56:	2101      	movs	r1, #1
 8007d58:	f002 fcb4 	bl	800a6c4 <__i2b>
 8007d5c:	4680      	mov	r8, r0
 8007d5e:	b948      	cbnz	r0, 8007d74 <_strtod_l+0x6a4>
 8007d60:	f04f 0800 	mov.w	r8, #0
 8007d64:	e6d7      	b.n	8007b16 <_strtod_l+0x446>
 8007d66:	f04f 32ff 	mov.w	r2, #4294967295
 8007d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d6e:	ea03 0a0a 	and.w	sl, r3, sl
 8007d72:	e7af      	b.n	8007cd4 <_strtod_l+0x604>
 8007d74:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007d76:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007d78:	2d00      	cmp	r5, #0
 8007d7a:	bfab      	itete	ge
 8007d7c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007d7e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007d80:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007d82:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007d84:	bfac      	ite	ge
 8007d86:	18ef      	addge	r7, r5, r3
 8007d88:	1b5e      	sublt	r6, r3, r5
 8007d8a:	9b08      	ldr	r3, [sp, #32]
 8007d8c:	1aed      	subs	r5, r5, r3
 8007d8e:	4415      	add	r5, r2
 8007d90:	4b65      	ldr	r3, [pc, #404]	@ (8007f28 <_strtod_l+0x858>)
 8007d92:	3d01      	subs	r5, #1
 8007d94:	429d      	cmp	r5, r3
 8007d96:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007d9a:	da50      	bge.n	8007e3e <_strtod_l+0x76e>
 8007d9c:	1b5b      	subs	r3, r3, r5
 8007d9e:	2b1f      	cmp	r3, #31
 8007da0:	eba2 0203 	sub.w	r2, r2, r3
 8007da4:	f04f 0101 	mov.w	r1, #1
 8007da8:	dc3d      	bgt.n	8007e26 <_strtod_l+0x756>
 8007daa:	fa01 f303 	lsl.w	r3, r1, r3
 8007dae:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007db0:	2300      	movs	r3, #0
 8007db2:	9310      	str	r3, [sp, #64]	@ 0x40
 8007db4:	18bd      	adds	r5, r7, r2
 8007db6:	9b08      	ldr	r3, [sp, #32]
 8007db8:	42af      	cmp	r7, r5
 8007dba:	4416      	add	r6, r2
 8007dbc:	441e      	add	r6, r3
 8007dbe:	463b      	mov	r3, r7
 8007dc0:	bfa8      	it	ge
 8007dc2:	462b      	movge	r3, r5
 8007dc4:	42b3      	cmp	r3, r6
 8007dc6:	bfa8      	it	ge
 8007dc8:	4633      	movge	r3, r6
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	bfc2      	ittt	gt
 8007dce:	1aed      	subgt	r5, r5, r3
 8007dd0:	1af6      	subgt	r6, r6, r3
 8007dd2:	1aff      	subgt	r7, r7, r3
 8007dd4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	dd16      	ble.n	8007e08 <_strtod_l+0x738>
 8007dda:	4641      	mov	r1, r8
 8007ddc:	9805      	ldr	r0, [sp, #20]
 8007dde:	461a      	mov	r2, r3
 8007de0:	f002 fd28 	bl	800a834 <__pow5mult>
 8007de4:	4680      	mov	r8, r0
 8007de6:	2800      	cmp	r0, #0
 8007de8:	d0ba      	beq.n	8007d60 <_strtod_l+0x690>
 8007dea:	4601      	mov	r1, r0
 8007dec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007dee:	9805      	ldr	r0, [sp, #20]
 8007df0:	f002 fc7e 	bl	800a6f0 <__multiply>
 8007df4:	900a      	str	r0, [sp, #40]	@ 0x28
 8007df6:	2800      	cmp	r0, #0
 8007df8:	f43f ae8d 	beq.w	8007b16 <_strtod_l+0x446>
 8007dfc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007dfe:	9805      	ldr	r0, [sp, #20]
 8007e00:	f002 fb62 	bl	800a4c8 <_Bfree>
 8007e04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e06:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e08:	2d00      	cmp	r5, #0
 8007e0a:	dc1d      	bgt.n	8007e48 <_strtod_l+0x778>
 8007e0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	dd23      	ble.n	8007e5a <_strtod_l+0x78a>
 8007e12:	4649      	mov	r1, r9
 8007e14:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007e16:	9805      	ldr	r0, [sp, #20]
 8007e18:	f002 fd0c 	bl	800a834 <__pow5mult>
 8007e1c:	4681      	mov	r9, r0
 8007e1e:	b9e0      	cbnz	r0, 8007e5a <_strtod_l+0x78a>
 8007e20:	f04f 0900 	mov.w	r9, #0
 8007e24:	e677      	b.n	8007b16 <_strtod_l+0x446>
 8007e26:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007e2a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007e2e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007e32:	35e2      	adds	r5, #226	@ 0xe2
 8007e34:	fa01 f305 	lsl.w	r3, r1, r5
 8007e38:	9310      	str	r3, [sp, #64]	@ 0x40
 8007e3a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007e3c:	e7ba      	b.n	8007db4 <_strtod_l+0x6e4>
 8007e3e:	2300      	movs	r3, #0
 8007e40:	9310      	str	r3, [sp, #64]	@ 0x40
 8007e42:	2301      	movs	r3, #1
 8007e44:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007e46:	e7b5      	b.n	8007db4 <_strtod_l+0x6e4>
 8007e48:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007e4a:	9805      	ldr	r0, [sp, #20]
 8007e4c:	462a      	mov	r2, r5
 8007e4e:	f002 fd4b 	bl	800a8e8 <__lshift>
 8007e52:	901a      	str	r0, [sp, #104]	@ 0x68
 8007e54:	2800      	cmp	r0, #0
 8007e56:	d1d9      	bne.n	8007e0c <_strtod_l+0x73c>
 8007e58:	e65d      	b.n	8007b16 <_strtod_l+0x446>
 8007e5a:	2e00      	cmp	r6, #0
 8007e5c:	dd07      	ble.n	8007e6e <_strtod_l+0x79e>
 8007e5e:	4649      	mov	r1, r9
 8007e60:	9805      	ldr	r0, [sp, #20]
 8007e62:	4632      	mov	r2, r6
 8007e64:	f002 fd40 	bl	800a8e8 <__lshift>
 8007e68:	4681      	mov	r9, r0
 8007e6a:	2800      	cmp	r0, #0
 8007e6c:	d0d8      	beq.n	8007e20 <_strtod_l+0x750>
 8007e6e:	2f00      	cmp	r7, #0
 8007e70:	dd08      	ble.n	8007e84 <_strtod_l+0x7b4>
 8007e72:	4641      	mov	r1, r8
 8007e74:	9805      	ldr	r0, [sp, #20]
 8007e76:	463a      	mov	r2, r7
 8007e78:	f002 fd36 	bl	800a8e8 <__lshift>
 8007e7c:	4680      	mov	r8, r0
 8007e7e:	2800      	cmp	r0, #0
 8007e80:	f43f ae49 	beq.w	8007b16 <_strtod_l+0x446>
 8007e84:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007e86:	9805      	ldr	r0, [sp, #20]
 8007e88:	464a      	mov	r2, r9
 8007e8a:	f002 fdb5 	bl	800a9f8 <__mdiff>
 8007e8e:	4604      	mov	r4, r0
 8007e90:	2800      	cmp	r0, #0
 8007e92:	f43f ae40 	beq.w	8007b16 <_strtod_l+0x446>
 8007e96:	68c3      	ldr	r3, [r0, #12]
 8007e98:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	60c3      	str	r3, [r0, #12]
 8007e9e:	4641      	mov	r1, r8
 8007ea0:	f002 fd8e 	bl	800a9c0 <__mcmp>
 8007ea4:	2800      	cmp	r0, #0
 8007ea6:	da45      	bge.n	8007f34 <_strtod_l+0x864>
 8007ea8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007eaa:	ea53 030a 	orrs.w	r3, r3, sl
 8007eae:	d16b      	bne.n	8007f88 <_strtod_l+0x8b8>
 8007eb0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d167      	bne.n	8007f88 <_strtod_l+0x8b8>
 8007eb8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007ebc:	0d1b      	lsrs	r3, r3, #20
 8007ebe:	051b      	lsls	r3, r3, #20
 8007ec0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007ec4:	d960      	bls.n	8007f88 <_strtod_l+0x8b8>
 8007ec6:	6963      	ldr	r3, [r4, #20]
 8007ec8:	b913      	cbnz	r3, 8007ed0 <_strtod_l+0x800>
 8007eca:	6923      	ldr	r3, [r4, #16]
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	dd5b      	ble.n	8007f88 <_strtod_l+0x8b8>
 8007ed0:	4621      	mov	r1, r4
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	9805      	ldr	r0, [sp, #20]
 8007ed6:	f002 fd07 	bl	800a8e8 <__lshift>
 8007eda:	4641      	mov	r1, r8
 8007edc:	4604      	mov	r4, r0
 8007ede:	f002 fd6f 	bl	800a9c0 <__mcmp>
 8007ee2:	2800      	cmp	r0, #0
 8007ee4:	dd50      	ble.n	8007f88 <_strtod_l+0x8b8>
 8007ee6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007eea:	9a08      	ldr	r2, [sp, #32]
 8007eec:	0d1b      	lsrs	r3, r3, #20
 8007eee:	051b      	lsls	r3, r3, #20
 8007ef0:	2a00      	cmp	r2, #0
 8007ef2:	d06a      	beq.n	8007fca <_strtod_l+0x8fa>
 8007ef4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007ef8:	d867      	bhi.n	8007fca <_strtod_l+0x8fa>
 8007efa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007efe:	f67f ae9d 	bls.w	8007c3c <_strtod_l+0x56c>
 8007f02:	4b0a      	ldr	r3, [pc, #40]	@ (8007f2c <_strtod_l+0x85c>)
 8007f04:	4650      	mov	r0, sl
 8007f06:	4659      	mov	r1, fp
 8007f08:	2200      	movs	r2, #0
 8007f0a:	f7f8 fb95 	bl	8000638 <__aeabi_dmul>
 8007f0e:	4b08      	ldr	r3, [pc, #32]	@ (8007f30 <_strtod_l+0x860>)
 8007f10:	400b      	ands	r3, r1
 8007f12:	4682      	mov	sl, r0
 8007f14:	468b      	mov	fp, r1
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	f47f ae08 	bne.w	8007b2c <_strtod_l+0x45c>
 8007f1c:	9a05      	ldr	r2, [sp, #20]
 8007f1e:	2322      	movs	r3, #34	@ 0x22
 8007f20:	6013      	str	r3, [r2, #0]
 8007f22:	e603      	b.n	8007b2c <_strtod_l+0x45c>
 8007f24:	0800bad8 	.word	0x0800bad8
 8007f28:	fffffc02 	.word	0xfffffc02
 8007f2c:	39500000 	.word	0x39500000
 8007f30:	7ff00000 	.word	0x7ff00000
 8007f34:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007f38:	d165      	bne.n	8008006 <_strtod_l+0x936>
 8007f3a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007f3c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f40:	b35a      	cbz	r2, 8007f9a <_strtod_l+0x8ca>
 8007f42:	4a9f      	ldr	r2, [pc, #636]	@ (80081c0 <_strtod_l+0xaf0>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d12b      	bne.n	8007fa0 <_strtod_l+0x8d0>
 8007f48:	9b08      	ldr	r3, [sp, #32]
 8007f4a:	4651      	mov	r1, sl
 8007f4c:	b303      	cbz	r3, 8007f90 <_strtod_l+0x8c0>
 8007f4e:	4b9d      	ldr	r3, [pc, #628]	@ (80081c4 <_strtod_l+0xaf4>)
 8007f50:	465a      	mov	r2, fp
 8007f52:	4013      	ands	r3, r2
 8007f54:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007f58:	f04f 32ff 	mov.w	r2, #4294967295
 8007f5c:	d81b      	bhi.n	8007f96 <_strtod_l+0x8c6>
 8007f5e:	0d1b      	lsrs	r3, r3, #20
 8007f60:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007f64:	fa02 f303 	lsl.w	r3, r2, r3
 8007f68:	4299      	cmp	r1, r3
 8007f6a:	d119      	bne.n	8007fa0 <_strtod_l+0x8d0>
 8007f6c:	4b96      	ldr	r3, [pc, #600]	@ (80081c8 <_strtod_l+0xaf8>)
 8007f6e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d102      	bne.n	8007f7a <_strtod_l+0x8aa>
 8007f74:	3101      	adds	r1, #1
 8007f76:	f43f adce 	beq.w	8007b16 <_strtod_l+0x446>
 8007f7a:	4b92      	ldr	r3, [pc, #584]	@ (80081c4 <_strtod_l+0xaf4>)
 8007f7c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f7e:	401a      	ands	r2, r3
 8007f80:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007f84:	f04f 0a00 	mov.w	sl, #0
 8007f88:	9b08      	ldr	r3, [sp, #32]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d1b9      	bne.n	8007f02 <_strtod_l+0x832>
 8007f8e:	e5cd      	b.n	8007b2c <_strtod_l+0x45c>
 8007f90:	f04f 33ff 	mov.w	r3, #4294967295
 8007f94:	e7e8      	b.n	8007f68 <_strtod_l+0x898>
 8007f96:	4613      	mov	r3, r2
 8007f98:	e7e6      	b.n	8007f68 <_strtod_l+0x898>
 8007f9a:	ea53 030a 	orrs.w	r3, r3, sl
 8007f9e:	d0a2      	beq.n	8007ee6 <_strtod_l+0x816>
 8007fa0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007fa2:	b1db      	cbz	r3, 8007fdc <_strtod_l+0x90c>
 8007fa4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007fa6:	4213      	tst	r3, r2
 8007fa8:	d0ee      	beq.n	8007f88 <_strtod_l+0x8b8>
 8007faa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fac:	9a08      	ldr	r2, [sp, #32]
 8007fae:	4650      	mov	r0, sl
 8007fb0:	4659      	mov	r1, fp
 8007fb2:	b1bb      	cbz	r3, 8007fe4 <_strtod_l+0x914>
 8007fb4:	f7ff fb6b 	bl	800768e <sulp>
 8007fb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007fbc:	ec53 2b10 	vmov	r2, r3, d0
 8007fc0:	f7f8 f984 	bl	80002cc <__adddf3>
 8007fc4:	4682      	mov	sl, r0
 8007fc6:	468b      	mov	fp, r1
 8007fc8:	e7de      	b.n	8007f88 <_strtod_l+0x8b8>
 8007fca:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007fce:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007fd2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007fd6:	f04f 3aff 	mov.w	sl, #4294967295
 8007fda:	e7d5      	b.n	8007f88 <_strtod_l+0x8b8>
 8007fdc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007fde:	ea13 0f0a 	tst.w	r3, sl
 8007fe2:	e7e1      	b.n	8007fa8 <_strtod_l+0x8d8>
 8007fe4:	f7ff fb53 	bl	800768e <sulp>
 8007fe8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007fec:	ec53 2b10 	vmov	r2, r3, d0
 8007ff0:	f7f8 f96a 	bl	80002c8 <__aeabi_dsub>
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	4682      	mov	sl, r0
 8007ffa:	468b      	mov	fp, r1
 8007ffc:	f7f8 fd84 	bl	8000b08 <__aeabi_dcmpeq>
 8008000:	2800      	cmp	r0, #0
 8008002:	d0c1      	beq.n	8007f88 <_strtod_l+0x8b8>
 8008004:	e61a      	b.n	8007c3c <_strtod_l+0x56c>
 8008006:	4641      	mov	r1, r8
 8008008:	4620      	mov	r0, r4
 800800a:	f002 fe51 	bl	800acb0 <__ratio>
 800800e:	ec57 6b10 	vmov	r6, r7, d0
 8008012:	2200      	movs	r2, #0
 8008014:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008018:	4630      	mov	r0, r6
 800801a:	4639      	mov	r1, r7
 800801c:	f7f8 fd88 	bl	8000b30 <__aeabi_dcmple>
 8008020:	2800      	cmp	r0, #0
 8008022:	d06f      	beq.n	8008104 <_strtod_l+0xa34>
 8008024:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008026:	2b00      	cmp	r3, #0
 8008028:	d17a      	bne.n	8008120 <_strtod_l+0xa50>
 800802a:	f1ba 0f00 	cmp.w	sl, #0
 800802e:	d158      	bne.n	80080e2 <_strtod_l+0xa12>
 8008030:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008032:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008036:	2b00      	cmp	r3, #0
 8008038:	d15a      	bne.n	80080f0 <_strtod_l+0xa20>
 800803a:	4b64      	ldr	r3, [pc, #400]	@ (80081cc <_strtod_l+0xafc>)
 800803c:	2200      	movs	r2, #0
 800803e:	4630      	mov	r0, r6
 8008040:	4639      	mov	r1, r7
 8008042:	f7f8 fd6b 	bl	8000b1c <__aeabi_dcmplt>
 8008046:	2800      	cmp	r0, #0
 8008048:	d159      	bne.n	80080fe <_strtod_l+0xa2e>
 800804a:	4630      	mov	r0, r6
 800804c:	4639      	mov	r1, r7
 800804e:	4b60      	ldr	r3, [pc, #384]	@ (80081d0 <_strtod_l+0xb00>)
 8008050:	2200      	movs	r2, #0
 8008052:	f7f8 faf1 	bl	8000638 <__aeabi_dmul>
 8008056:	4606      	mov	r6, r0
 8008058:	460f      	mov	r7, r1
 800805a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800805e:	9606      	str	r6, [sp, #24]
 8008060:	9307      	str	r3, [sp, #28]
 8008062:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008066:	4d57      	ldr	r5, [pc, #348]	@ (80081c4 <_strtod_l+0xaf4>)
 8008068:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800806c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800806e:	401d      	ands	r5, r3
 8008070:	4b58      	ldr	r3, [pc, #352]	@ (80081d4 <_strtod_l+0xb04>)
 8008072:	429d      	cmp	r5, r3
 8008074:	f040 80b2 	bne.w	80081dc <_strtod_l+0xb0c>
 8008078:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800807a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800807e:	ec4b ab10 	vmov	d0, sl, fp
 8008082:	f002 fd4d 	bl	800ab20 <__ulp>
 8008086:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800808a:	ec51 0b10 	vmov	r0, r1, d0
 800808e:	f7f8 fad3 	bl	8000638 <__aeabi_dmul>
 8008092:	4652      	mov	r2, sl
 8008094:	465b      	mov	r3, fp
 8008096:	f7f8 f919 	bl	80002cc <__adddf3>
 800809a:	460b      	mov	r3, r1
 800809c:	4949      	ldr	r1, [pc, #292]	@ (80081c4 <_strtod_l+0xaf4>)
 800809e:	4a4e      	ldr	r2, [pc, #312]	@ (80081d8 <_strtod_l+0xb08>)
 80080a0:	4019      	ands	r1, r3
 80080a2:	4291      	cmp	r1, r2
 80080a4:	4682      	mov	sl, r0
 80080a6:	d942      	bls.n	800812e <_strtod_l+0xa5e>
 80080a8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80080aa:	4b47      	ldr	r3, [pc, #284]	@ (80081c8 <_strtod_l+0xaf8>)
 80080ac:	429a      	cmp	r2, r3
 80080ae:	d103      	bne.n	80080b8 <_strtod_l+0x9e8>
 80080b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80080b2:	3301      	adds	r3, #1
 80080b4:	f43f ad2f 	beq.w	8007b16 <_strtod_l+0x446>
 80080b8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80081c8 <_strtod_l+0xaf8>
 80080bc:	f04f 3aff 	mov.w	sl, #4294967295
 80080c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80080c2:	9805      	ldr	r0, [sp, #20]
 80080c4:	f002 fa00 	bl	800a4c8 <_Bfree>
 80080c8:	9805      	ldr	r0, [sp, #20]
 80080ca:	4649      	mov	r1, r9
 80080cc:	f002 f9fc 	bl	800a4c8 <_Bfree>
 80080d0:	9805      	ldr	r0, [sp, #20]
 80080d2:	4641      	mov	r1, r8
 80080d4:	f002 f9f8 	bl	800a4c8 <_Bfree>
 80080d8:	9805      	ldr	r0, [sp, #20]
 80080da:	4621      	mov	r1, r4
 80080dc:	f002 f9f4 	bl	800a4c8 <_Bfree>
 80080e0:	e619      	b.n	8007d16 <_strtod_l+0x646>
 80080e2:	f1ba 0f01 	cmp.w	sl, #1
 80080e6:	d103      	bne.n	80080f0 <_strtod_l+0xa20>
 80080e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	f43f ada6 	beq.w	8007c3c <_strtod_l+0x56c>
 80080f0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80081a0 <_strtod_l+0xad0>
 80080f4:	4f35      	ldr	r7, [pc, #212]	@ (80081cc <_strtod_l+0xafc>)
 80080f6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80080fa:	2600      	movs	r6, #0
 80080fc:	e7b1      	b.n	8008062 <_strtod_l+0x992>
 80080fe:	4f34      	ldr	r7, [pc, #208]	@ (80081d0 <_strtod_l+0xb00>)
 8008100:	2600      	movs	r6, #0
 8008102:	e7aa      	b.n	800805a <_strtod_l+0x98a>
 8008104:	4b32      	ldr	r3, [pc, #200]	@ (80081d0 <_strtod_l+0xb00>)
 8008106:	4630      	mov	r0, r6
 8008108:	4639      	mov	r1, r7
 800810a:	2200      	movs	r2, #0
 800810c:	f7f8 fa94 	bl	8000638 <__aeabi_dmul>
 8008110:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008112:	4606      	mov	r6, r0
 8008114:	460f      	mov	r7, r1
 8008116:	2b00      	cmp	r3, #0
 8008118:	d09f      	beq.n	800805a <_strtod_l+0x98a>
 800811a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800811e:	e7a0      	b.n	8008062 <_strtod_l+0x992>
 8008120:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80081a8 <_strtod_l+0xad8>
 8008124:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008128:	ec57 6b17 	vmov	r6, r7, d7
 800812c:	e799      	b.n	8008062 <_strtod_l+0x992>
 800812e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008132:	9b08      	ldr	r3, [sp, #32]
 8008134:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008138:	2b00      	cmp	r3, #0
 800813a:	d1c1      	bne.n	80080c0 <_strtod_l+0x9f0>
 800813c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008140:	0d1b      	lsrs	r3, r3, #20
 8008142:	051b      	lsls	r3, r3, #20
 8008144:	429d      	cmp	r5, r3
 8008146:	d1bb      	bne.n	80080c0 <_strtod_l+0x9f0>
 8008148:	4630      	mov	r0, r6
 800814a:	4639      	mov	r1, r7
 800814c:	f7f8 fdd4 	bl	8000cf8 <__aeabi_d2lz>
 8008150:	f7f8 fa44 	bl	80005dc <__aeabi_l2d>
 8008154:	4602      	mov	r2, r0
 8008156:	460b      	mov	r3, r1
 8008158:	4630      	mov	r0, r6
 800815a:	4639      	mov	r1, r7
 800815c:	f7f8 f8b4 	bl	80002c8 <__aeabi_dsub>
 8008160:	460b      	mov	r3, r1
 8008162:	4602      	mov	r2, r0
 8008164:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008168:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800816c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800816e:	ea46 060a 	orr.w	r6, r6, sl
 8008172:	431e      	orrs	r6, r3
 8008174:	d06f      	beq.n	8008256 <_strtod_l+0xb86>
 8008176:	a30e      	add	r3, pc, #56	@ (adr r3, 80081b0 <_strtod_l+0xae0>)
 8008178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800817c:	f7f8 fcce 	bl	8000b1c <__aeabi_dcmplt>
 8008180:	2800      	cmp	r0, #0
 8008182:	f47f acd3 	bne.w	8007b2c <_strtod_l+0x45c>
 8008186:	a30c      	add	r3, pc, #48	@ (adr r3, 80081b8 <_strtod_l+0xae8>)
 8008188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800818c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008190:	f7f8 fce2 	bl	8000b58 <__aeabi_dcmpgt>
 8008194:	2800      	cmp	r0, #0
 8008196:	d093      	beq.n	80080c0 <_strtod_l+0x9f0>
 8008198:	e4c8      	b.n	8007b2c <_strtod_l+0x45c>
 800819a:	bf00      	nop
 800819c:	f3af 8000 	nop.w
 80081a0:	00000000 	.word	0x00000000
 80081a4:	bff00000 	.word	0xbff00000
 80081a8:	00000000 	.word	0x00000000
 80081ac:	3ff00000 	.word	0x3ff00000
 80081b0:	94a03595 	.word	0x94a03595
 80081b4:	3fdfffff 	.word	0x3fdfffff
 80081b8:	35afe535 	.word	0x35afe535
 80081bc:	3fe00000 	.word	0x3fe00000
 80081c0:	000fffff 	.word	0x000fffff
 80081c4:	7ff00000 	.word	0x7ff00000
 80081c8:	7fefffff 	.word	0x7fefffff
 80081cc:	3ff00000 	.word	0x3ff00000
 80081d0:	3fe00000 	.word	0x3fe00000
 80081d4:	7fe00000 	.word	0x7fe00000
 80081d8:	7c9fffff 	.word	0x7c9fffff
 80081dc:	9b08      	ldr	r3, [sp, #32]
 80081de:	b323      	cbz	r3, 800822a <_strtod_l+0xb5a>
 80081e0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80081e4:	d821      	bhi.n	800822a <_strtod_l+0xb5a>
 80081e6:	a328      	add	r3, pc, #160	@ (adr r3, 8008288 <_strtod_l+0xbb8>)
 80081e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ec:	4630      	mov	r0, r6
 80081ee:	4639      	mov	r1, r7
 80081f0:	f7f8 fc9e 	bl	8000b30 <__aeabi_dcmple>
 80081f4:	b1a0      	cbz	r0, 8008220 <_strtod_l+0xb50>
 80081f6:	4639      	mov	r1, r7
 80081f8:	4630      	mov	r0, r6
 80081fa:	f7f8 fcf5 	bl	8000be8 <__aeabi_d2uiz>
 80081fe:	2801      	cmp	r0, #1
 8008200:	bf38      	it	cc
 8008202:	2001      	movcc	r0, #1
 8008204:	f7f8 f99e 	bl	8000544 <__aeabi_ui2d>
 8008208:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800820a:	4606      	mov	r6, r0
 800820c:	460f      	mov	r7, r1
 800820e:	b9fb      	cbnz	r3, 8008250 <_strtod_l+0xb80>
 8008210:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008214:	9014      	str	r0, [sp, #80]	@ 0x50
 8008216:	9315      	str	r3, [sp, #84]	@ 0x54
 8008218:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800821c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008220:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008222:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008226:	1b5b      	subs	r3, r3, r5
 8008228:	9311      	str	r3, [sp, #68]	@ 0x44
 800822a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800822e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008232:	f002 fc75 	bl	800ab20 <__ulp>
 8008236:	4650      	mov	r0, sl
 8008238:	ec53 2b10 	vmov	r2, r3, d0
 800823c:	4659      	mov	r1, fp
 800823e:	f7f8 f9fb 	bl	8000638 <__aeabi_dmul>
 8008242:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008246:	f7f8 f841 	bl	80002cc <__adddf3>
 800824a:	4682      	mov	sl, r0
 800824c:	468b      	mov	fp, r1
 800824e:	e770      	b.n	8008132 <_strtod_l+0xa62>
 8008250:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008254:	e7e0      	b.n	8008218 <_strtod_l+0xb48>
 8008256:	a30e      	add	r3, pc, #56	@ (adr r3, 8008290 <_strtod_l+0xbc0>)
 8008258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800825c:	f7f8 fc5e 	bl	8000b1c <__aeabi_dcmplt>
 8008260:	e798      	b.n	8008194 <_strtod_l+0xac4>
 8008262:	2300      	movs	r3, #0
 8008264:	930e      	str	r3, [sp, #56]	@ 0x38
 8008266:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008268:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800826a:	6013      	str	r3, [r2, #0]
 800826c:	f7ff ba6d 	b.w	800774a <_strtod_l+0x7a>
 8008270:	2a65      	cmp	r2, #101	@ 0x65
 8008272:	f43f ab68 	beq.w	8007946 <_strtod_l+0x276>
 8008276:	2a45      	cmp	r2, #69	@ 0x45
 8008278:	f43f ab65 	beq.w	8007946 <_strtod_l+0x276>
 800827c:	2301      	movs	r3, #1
 800827e:	f7ff bba0 	b.w	80079c2 <_strtod_l+0x2f2>
 8008282:	bf00      	nop
 8008284:	f3af 8000 	nop.w
 8008288:	ffc00000 	.word	0xffc00000
 800828c:	41dfffff 	.word	0x41dfffff
 8008290:	94a03595 	.word	0x94a03595
 8008294:	3fcfffff 	.word	0x3fcfffff

08008298 <strtod>:
 8008298:	460a      	mov	r2, r1
 800829a:	4601      	mov	r1, r0
 800829c:	4802      	ldr	r0, [pc, #8]	@ (80082a8 <strtod+0x10>)
 800829e:	4b03      	ldr	r3, [pc, #12]	@ (80082ac <strtod+0x14>)
 80082a0:	6800      	ldr	r0, [r0, #0]
 80082a2:	f7ff ba15 	b.w	80076d0 <_strtod_l>
 80082a6:	bf00      	nop
 80082a8:	200001cc 	.word	0x200001cc
 80082ac:	20000060 	.word	0x20000060

080082b0 <__cvt>:
 80082b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80082b4:	ec57 6b10 	vmov	r6, r7, d0
 80082b8:	2f00      	cmp	r7, #0
 80082ba:	460c      	mov	r4, r1
 80082bc:	4619      	mov	r1, r3
 80082be:	463b      	mov	r3, r7
 80082c0:	bfbb      	ittet	lt
 80082c2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80082c6:	461f      	movlt	r7, r3
 80082c8:	2300      	movge	r3, #0
 80082ca:	232d      	movlt	r3, #45	@ 0x2d
 80082cc:	700b      	strb	r3, [r1, #0]
 80082ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80082d0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80082d4:	4691      	mov	r9, r2
 80082d6:	f023 0820 	bic.w	r8, r3, #32
 80082da:	bfbc      	itt	lt
 80082dc:	4632      	movlt	r2, r6
 80082de:	4616      	movlt	r6, r2
 80082e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80082e4:	d005      	beq.n	80082f2 <__cvt+0x42>
 80082e6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80082ea:	d100      	bne.n	80082ee <__cvt+0x3e>
 80082ec:	3401      	adds	r4, #1
 80082ee:	2102      	movs	r1, #2
 80082f0:	e000      	b.n	80082f4 <__cvt+0x44>
 80082f2:	2103      	movs	r1, #3
 80082f4:	ab03      	add	r3, sp, #12
 80082f6:	9301      	str	r3, [sp, #4]
 80082f8:	ab02      	add	r3, sp, #8
 80082fa:	9300      	str	r3, [sp, #0]
 80082fc:	ec47 6b10 	vmov	d0, r6, r7
 8008300:	4653      	mov	r3, sl
 8008302:	4622      	mov	r2, r4
 8008304:	f000 fe84 	bl	8009010 <_dtoa_r>
 8008308:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800830c:	4605      	mov	r5, r0
 800830e:	d119      	bne.n	8008344 <__cvt+0x94>
 8008310:	f019 0f01 	tst.w	r9, #1
 8008314:	d00e      	beq.n	8008334 <__cvt+0x84>
 8008316:	eb00 0904 	add.w	r9, r0, r4
 800831a:	2200      	movs	r2, #0
 800831c:	2300      	movs	r3, #0
 800831e:	4630      	mov	r0, r6
 8008320:	4639      	mov	r1, r7
 8008322:	f7f8 fbf1 	bl	8000b08 <__aeabi_dcmpeq>
 8008326:	b108      	cbz	r0, 800832c <__cvt+0x7c>
 8008328:	f8cd 900c 	str.w	r9, [sp, #12]
 800832c:	2230      	movs	r2, #48	@ 0x30
 800832e:	9b03      	ldr	r3, [sp, #12]
 8008330:	454b      	cmp	r3, r9
 8008332:	d31e      	bcc.n	8008372 <__cvt+0xc2>
 8008334:	9b03      	ldr	r3, [sp, #12]
 8008336:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008338:	1b5b      	subs	r3, r3, r5
 800833a:	4628      	mov	r0, r5
 800833c:	6013      	str	r3, [r2, #0]
 800833e:	b004      	add	sp, #16
 8008340:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008344:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008348:	eb00 0904 	add.w	r9, r0, r4
 800834c:	d1e5      	bne.n	800831a <__cvt+0x6a>
 800834e:	7803      	ldrb	r3, [r0, #0]
 8008350:	2b30      	cmp	r3, #48	@ 0x30
 8008352:	d10a      	bne.n	800836a <__cvt+0xba>
 8008354:	2200      	movs	r2, #0
 8008356:	2300      	movs	r3, #0
 8008358:	4630      	mov	r0, r6
 800835a:	4639      	mov	r1, r7
 800835c:	f7f8 fbd4 	bl	8000b08 <__aeabi_dcmpeq>
 8008360:	b918      	cbnz	r0, 800836a <__cvt+0xba>
 8008362:	f1c4 0401 	rsb	r4, r4, #1
 8008366:	f8ca 4000 	str.w	r4, [sl]
 800836a:	f8da 3000 	ldr.w	r3, [sl]
 800836e:	4499      	add	r9, r3
 8008370:	e7d3      	b.n	800831a <__cvt+0x6a>
 8008372:	1c59      	adds	r1, r3, #1
 8008374:	9103      	str	r1, [sp, #12]
 8008376:	701a      	strb	r2, [r3, #0]
 8008378:	e7d9      	b.n	800832e <__cvt+0x7e>

0800837a <__exponent>:
 800837a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800837c:	2900      	cmp	r1, #0
 800837e:	bfba      	itte	lt
 8008380:	4249      	neglt	r1, r1
 8008382:	232d      	movlt	r3, #45	@ 0x2d
 8008384:	232b      	movge	r3, #43	@ 0x2b
 8008386:	2909      	cmp	r1, #9
 8008388:	7002      	strb	r2, [r0, #0]
 800838a:	7043      	strb	r3, [r0, #1]
 800838c:	dd29      	ble.n	80083e2 <__exponent+0x68>
 800838e:	f10d 0307 	add.w	r3, sp, #7
 8008392:	461d      	mov	r5, r3
 8008394:	270a      	movs	r7, #10
 8008396:	461a      	mov	r2, r3
 8008398:	fbb1 f6f7 	udiv	r6, r1, r7
 800839c:	fb07 1416 	mls	r4, r7, r6, r1
 80083a0:	3430      	adds	r4, #48	@ 0x30
 80083a2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80083a6:	460c      	mov	r4, r1
 80083a8:	2c63      	cmp	r4, #99	@ 0x63
 80083aa:	f103 33ff 	add.w	r3, r3, #4294967295
 80083ae:	4631      	mov	r1, r6
 80083b0:	dcf1      	bgt.n	8008396 <__exponent+0x1c>
 80083b2:	3130      	adds	r1, #48	@ 0x30
 80083b4:	1e94      	subs	r4, r2, #2
 80083b6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80083ba:	1c41      	adds	r1, r0, #1
 80083bc:	4623      	mov	r3, r4
 80083be:	42ab      	cmp	r3, r5
 80083c0:	d30a      	bcc.n	80083d8 <__exponent+0x5e>
 80083c2:	f10d 0309 	add.w	r3, sp, #9
 80083c6:	1a9b      	subs	r3, r3, r2
 80083c8:	42ac      	cmp	r4, r5
 80083ca:	bf88      	it	hi
 80083cc:	2300      	movhi	r3, #0
 80083ce:	3302      	adds	r3, #2
 80083d0:	4403      	add	r3, r0
 80083d2:	1a18      	subs	r0, r3, r0
 80083d4:	b003      	add	sp, #12
 80083d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083d8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80083dc:	f801 6f01 	strb.w	r6, [r1, #1]!
 80083e0:	e7ed      	b.n	80083be <__exponent+0x44>
 80083e2:	2330      	movs	r3, #48	@ 0x30
 80083e4:	3130      	adds	r1, #48	@ 0x30
 80083e6:	7083      	strb	r3, [r0, #2]
 80083e8:	70c1      	strb	r1, [r0, #3]
 80083ea:	1d03      	adds	r3, r0, #4
 80083ec:	e7f1      	b.n	80083d2 <__exponent+0x58>
	...

080083f0 <_printf_float>:
 80083f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083f4:	b08d      	sub	sp, #52	@ 0x34
 80083f6:	460c      	mov	r4, r1
 80083f8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80083fc:	4616      	mov	r6, r2
 80083fe:	461f      	mov	r7, r3
 8008400:	4605      	mov	r5, r0
 8008402:	f000 fced 	bl	8008de0 <_localeconv_r>
 8008406:	6803      	ldr	r3, [r0, #0]
 8008408:	9304      	str	r3, [sp, #16]
 800840a:	4618      	mov	r0, r3
 800840c:	f7f7 ff50 	bl	80002b0 <strlen>
 8008410:	2300      	movs	r3, #0
 8008412:	930a      	str	r3, [sp, #40]	@ 0x28
 8008414:	f8d8 3000 	ldr.w	r3, [r8]
 8008418:	9005      	str	r0, [sp, #20]
 800841a:	3307      	adds	r3, #7
 800841c:	f023 0307 	bic.w	r3, r3, #7
 8008420:	f103 0208 	add.w	r2, r3, #8
 8008424:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008428:	f8d4 b000 	ldr.w	fp, [r4]
 800842c:	f8c8 2000 	str.w	r2, [r8]
 8008430:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008434:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008438:	9307      	str	r3, [sp, #28]
 800843a:	f8cd 8018 	str.w	r8, [sp, #24]
 800843e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008442:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008446:	4b9c      	ldr	r3, [pc, #624]	@ (80086b8 <_printf_float+0x2c8>)
 8008448:	f04f 32ff 	mov.w	r2, #4294967295
 800844c:	f7f8 fb8e 	bl	8000b6c <__aeabi_dcmpun>
 8008450:	bb70      	cbnz	r0, 80084b0 <_printf_float+0xc0>
 8008452:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008456:	4b98      	ldr	r3, [pc, #608]	@ (80086b8 <_printf_float+0x2c8>)
 8008458:	f04f 32ff 	mov.w	r2, #4294967295
 800845c:	f7f8 fb68 	bl	8000b30 <__aeabi_dcmple>
 8008460:	bb30      	cbnz	r0, 80084b0 <_printf_float+0xc0>
 8008462:	2200      	movs	r2, #0
 8008464:	2300      	movs	r3, #0
 8008466:	4640      	mov	r0, r8
 8008468:	4649      	mov	r1, r9
 800846a:	f7f8 fb57 	bl	8000b1c <__aeabi_dcmplt>
 800846e:	b110      	cbz	r0, 8008476 <_printf_float+0x86>
 8008470:	232d      	movs	r3, #45	@ 0x2d
 8008472:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008476:	4a91      	ldr	r2, [pc, #580]	@ (80086bc <_printf_float+0x2cc>)
 8008478:	4b91      	ldr	r3, [pc, #580]	@ (80086c0 <_printf_float+0x2d0>)
 800847a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800847e:	bf8c      	ite	hi
 8008480:	4690      	movhi	r8, r2
 8008482:	4698      	movls	r8, r3
 8008484:	2303      	movs	r3, #3
 8008486:	6123      	str	r3, [r4, #16]
 8008488:	f02b 0304 	bic.w	r3, fp, #4
 800848c:	6023      	str	r3, [r4, #0]
 800848e:	f04f 0900 	mov.w	r9, #0
 8008492:	9700      	str	r7, [sp, #0]
 8008494:	4633      	mov	r3, r6
 8008496:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008498:	4621      	mov	r1, r4
 800849a:	4628      	mov	r0, r5
 800849c:	f000 f9d2 	bl	8008844 <_printf_common>
 80084a0:	3001      	adds	r0, #1
 80084a2:	f040 808d 	bne.w	80085c0 <_printf_float+0x1d0>
 80084a6:	f04f 30ff 	mov.w	r0, #4294967295
 80084aa:	b00d      	add	sp, #52	@ 0x34
 80084ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084b0:	4642      	mov	r2, r8
 80084b2:	464b      	mov	r3, r9
 80084b4:	4640      	mov	r0, r8
 80084b6:	4649      	mov	r1, r9
 80084b8:	f7f8 fb58 	bl	8000b6c <__aeabi_dcmpun>
 80084bc:	b140      	cbz	r0, 80084d0 <_printf_float+0xe0>
 80084be:	464b      	mov	r3, r9
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	bfbc      	itt	lt
 80084c4:	232d      	movlt	r3, #45	@ 0x2d
 80084c6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80084ca:	4a7e      	ldr	r2, [pc, #504]	@ (80086c4 <_printf_float+0x2d4>)
 80084cc:	4b7e      	ldr	r3, [pc, #504]	@ (80086c8 <_printf_float+0x2d8>)
 80084ce:	e7d4      	b.n	800847a <_printf_float+0x8a>
 80084d0:	6863      	ldr	r3, [r4, #4]
 80084d2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80084d6:	9206      	str	r2, [sp, #24]
 80084d8:	1c5a      	adds	r2, r3, #1
 80084da:	d13b      	bne.n	8008554 <_printf_float+0x164>
 80084dc:	2306      	movs	r3, #6
 80084de:	6063      	str	r3, [r4, #4]
 80084e0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80084e4:	2300      	movs	r3, #0
 80084e6:	6022      	str	r2, [r4, #0]
 80084e8:	9303      	str	r3, [sp, #12]
 80084ea:	ab0a      	add	r3, sp, #40	@ 0x28
 80084ec:	e9cd a301 	strd	sl, r3, [sp, #4]
 80084f0:	ab09      	add	r3, sp, #36	@ 0x24
 80084f2:	9300      	str	r3, [sp, #0]
 80084f4:	6861      	ldr	r1, [r4, #4]
 80084f6:	ec49 8b10 	vmov	d0, r8, r9
 80084fa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80084fe:	4628      	mov	r0, r5
 8008500:	f7ff fed6 	bl	80082b0 <__cvt>
 8008504:	9b06      	ldr	r3, [sp, #24]
 8008506:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008508:	2b47      	cmp	r3, #71	@ 0x47
 800850a:	4680      	mov	r8, r0
 800850c:	d129      	bne.n	8008562 <_printf_float+0x172>
 800850e:	1cc8      	adds	r0, r1, #3
 8008510:	db02      	blt.n	8008518 <_printf_float+0x128>
 8008512:	6863      	ldr	r3, [r4, #4]
 8008514:	4299      	cmp	r1, r3
 8008516:	dd41      	ble.n	800859c <_printf_float+0x1ac>
 8008518:	f1aa 0a02 	sub.w	sl, sl, #2
 800851c:	fa5f fa8a 	uxtb.w	sl, sl
 8008520:	3901      	subs	r1, #1
 8008522:	4652      	mov	r2, sl
 8008524:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008528:	9109      	str	r1, [sp, #36]	@ 0x24
 800852a:	f7ff ff26 	bl	800837a <__exponent>
 800852e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008530:	1813      	adds	r3, r2, r0
 8008532:	2a01      	cmp	r2, #1
 8008534:	4681      	mov	r9, r0
 8008536:	6123      	str	r3, [r4, #16]
 8008538:	dc02      	bgt.n	8008540 <_printf_float+0x150>
 800853a:	6822      	ldr	r2, [r4, #0]
 800853c:	07d2      	lsls	r2, r2, #31
 800853e:	d501      	bpl.n	8008544 <_printf_float+0x154>
 8008540:	3301      	adds	r3, #1
 8008542:	6123      	str	r3, [r4, #16]
 8008544:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008548:	2b00      	cmp	r3, #0
 800854a:	d0a2      	beq.n	8008492 <_printf_float+0xa2>
 800854c:	232d      	movs	r3, #45	@ 0x2d
 800854e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008552:	e79e      	b.n	8008492 <_printf_float+0xa2>
 8008554:	9a06      	ldr	r2, [sp, #24]
 8008556:	2a47      	cmp	r2, #71	@ 0x47
 8008558:	d1c2      	bne.n	80084e0 <_printf_float+0xf0>
 800855a:	2b00      	cmp	r3, #0
 800855c:	d1c0      	bne.n	80084e0 <_printf_float+0xf0>
 800855e:	2301      	movs	r3, #1
 8008560:	e7bd      	b.n	80084de <_printf_float+0xee>
 8008562:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008566:	d9db      	bls.n	8008520 <_printf_float+0x130>
 8008568:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800856c:	d118      	bne.n	80085a0 <_printf_float+0x1b0>
 800856e:	2900      	cmp	r1, #0
 8008570:	6863      	ldr	r3, [r4, #4]
 8008572:	dd0b      	ble.n	800858c <_printf_float+0x19c>
 8008574:	6121      	str	r1, [r4, #16]
 8008576:	b913      	cbnz	r3, 800857e <_printf_float+0x18e>
 8008578:	6822      	ldr	r2, [r4, #0]
 800857a:	07d0      	lsls	r0, r2, #31
 800857c:	d502      	bpl.n	8008584 <_printf_float+0x194>
 800857e:	3301      	adds	r3, #1
 8008580:	440b      	add	r3, r1
 8008582:	6123      	str	r3, [r4, #16]
 8008584:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008586:	f04f 0900 	mov.w	r9, #0
 800858a:	e7db      	b.n	8008544 <_printf_float+0x154>
 800858c:	b913      	cbnz	r3, 8008594 <_printf_float+0x1a4>
 800858e:	6822      	ldr	r2, [r4, #0]
 8008590:	07d2      	lsls	r2, r2, #31
 8008592:	d501      	bpl.n	8008598 <_printf_float+0x1a8>
 8008594:	3302      	adds	r3, #2
 8008596:	e7f4      	b.n	8008582 <_printf_float+0x192>
 8008598:	2301      	movs	r3, #1
 800859a:	e7f2      	b.n	8008582 <_printf_float+0x192>
 800859c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80085a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085a2:	4299      	cmp	r1, r3
 80085a4:	db05      	blt.n	80085b2 <_printf_float+0x1c2>
 80085a6:	6823      	ldr	r3, [r4, #0]
 80085a8:	6121      	str	r1, [r4, #16]
 80085aa:	07d8      	lsls	r0, r3, #31
 80085ac:	d5ea      	bpl.n	8008584 <_printf_float+0x194>
 80085ae:	1c4b      	adds	r3, r1, #1
 80085b0:	e7e7      	b.n	8008582 <_printf_float+0x192>
 80085b2:	2900      	cmp	r1, #0
 80085b4:	bfd4      	ite	le
 80085b6:	f1c1 0202 	rsble	r2, r1, #2
 80085ba:	2201      	movgt	r2, #1
 80085bc:	4413      	add	r3, r2
 80085be:	e7e0      	b.n	8008582 <_printf_float+0x192>
 80085c0:	6823      	ldr	r3, [r4, #0]
 80085c2:	055a      	lsls	r2, r3, #21
 80085c4:	d407      	bmi.n	80085d6 <_printf_float+0x1e6>
 80085c6:	6923      	ldr	r3, [r4, #16]
 80085c8:	4642      	mov	r2, r8
 80085ca:	4631      	mov	r1, r6
 80085cc:	4628      	mov	r0, r5
 80085ce:	47b8      	blx	r7
 80085d0:	3001      	adds	r0, #1
 80085d2:	d12b      	bne.n	800862c <_printf_float+0x23c>
 80085d4:	e767      	b.n	80084a6 <_printf_float+0xb6>
 80085d6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80085da:	f240 80dd 	bls.w	8008798 <_printf_float+0x3a8>
 80085de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80085e2:	2200      	movs	r2, #0
 80085e4:	2300      	movs	r3, #0
 80085e6:	f7f8 fa8f 	bl	8000b08 <__aeabi_dcmpeq>
 80085ea:	2800      	cmp	r0, #0
 80085ec:	d033      	beq.n	8008656 <_printf_float+0x266>
 80085ee:	4a37      	ldr	r2, [pc, #220]	@ (80086cc <_printf_float+0x2dc>)
 80085f0:	2301      	movs	r3, #1
 80085f2:	4631      	mov	r1, r6
 80085f4:	4628      	mov	r0, r5
 80085f6:	47b8      	blx	r7
 80085f8:	3001      	adds	r0, #1
 80085fa:	f43f af54 	beq.w	80084a6 <_printf_float+0xb6>
 80085fe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008602:	4543      	cmp	r3, r8
 8008604:	db02      	blt.n	800860c <_printf_float+0x21c>
 8008606:	6823      	ldr	r3, [r4, #0]
 8008608:	07d8      	lsls	r0, r3, #31
 800860a:	d50f      	bpl.n	800862c <_printf_float+0x23c>
 800860c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008610:	4631      	mov	r1, r6
 8008612:	4628      	mov	r0, r5
 8008614:	47b8      	blx	r7
 8008616:	3001      	adds	r0, #1
 8008618:	f43f af45 	beq.w	80084a6 <_printf_float+0xb6>
 800861c:	f04f 0900 	mov.w	r9, #0
 8008620:	f108 38ff 	add.w	r8, r8, #4294967295
 8008624:	f104 0a1a 	add.w	sl, r4, #26
 8008628:	45c8      	cmp	r8, r9
 800862a:	dc09      	bgt.n	8008640 <_printf_float+0x250>
 800862c:	6823      	ldr	r3, [r4, #0]
 800862e:	079b      	lsls	r3, r3, #30
 8008630:	f100 8103 	bmi.w	800883a <_printf_float+0x44a>
 8008634:	68e0      	ldr	r0, [r4, #12]
 8008636:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008638:	4298      	cmp	r0, r3
 800863a:	bfb8      	it	lt
 800863c:	4618      	movlt	r0, r3
 800863e:	e734      	b.n	80084aa <_printf_float+0xba>
 8008640:	2301      	movs	r3, #1
 8008642:	4652      	mov	r2, sl
 8008644:	4631      	mov	r1, r6
 8008646:	4628      	mov	r0, r5
 8008648:	47b8      	blx	r7
 800864a:	3001      	adds	r0, #1
 800864c:	f43f af2b 	beq.w	80084a6 <_printf_float+0xb6>
 8008650:	f109 0901 	add.w	r9, r9, #1
 8008654:	e7e8      	b.n	8008628 <_printf_float+0x238>
 8008656:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008658:	2b00      	cmp	r3, #0
 800865a:	dc39      	bgt.n	80086d0 <_printf_float+0x2e0>
 800865c:	4a1b      	ldr	r2, [pc, #108]	@ (80086cc <_printf_float+0x2dc>)
 800865e:	2301      	movs	r3, #1
 8008660:	4631      	mov	r1, r6
 8008662:	4628      	mov	r0, r5
 8008664:	47b8      	blx	r7
 8008666:	3001      	adds	r0, #1
 8008668:	f43f af1d 	beq.w	80084a6 <_printf_float+0xb6>
 800866c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008670:	ea59 0303 	orrs.w	r3, r9, r3
 8008674:	d102      	bne.n	800867c <_printf_float+0x28c>
 8008676:	6823      	ldr	r3, [r4, #0]
 8008678:	07d9      	lsls	r1, r3, #31
 800867a:	d5d7      	bpl.n	800862c <_printf_float+0x23c>
 800867c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008680:	4631      	mov	r1, r6
 8008682:	4628      	mov	r0, r5
 8008684:	47b8      	blx	r7
 8008686:	3001      	adds	r0, #1
 8008688:	f43f af0d 	beq.w	80084a6 <_printf_float+0xb6>
 800868c:	f04f 0a00 	mov.w	sl, #0
 8008690:	f104 0b1a 	add.w	fp, r4, #26
 8008694:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008696:	425b      	negs	r3, r3
 8008698:	4553      	cmp	r3, sl
 800869a:	dc01      	bgt.n	80086a0 <_printf_float+0x2b0>
 800869c:	464b      	mov	r3, r9
 800869e:	e793      	b.n	80085c8 <_printf_float+0x1d8>
 80086a0:	2301      	movs	r3, #1
 80086a2:	465a      	mov	r2, fp
 80086a4:	4631      	mov	r1, r6
 80086a6:	4628      	mov	r0, r5
 80086a8:	47b8      	blx	r7
 80086aa:	3001      	adds	r0, #1
 80086ac:	f43f aefb 	beq.w	80084a6 <_printf_float+0xb6>
 80086b0:	f10a 0a01 	add.w	sl, sl, #1
 80086b4:	e7ee      	b.n	8008694 <_printf_float+0x2a4>
 80086b6:	bf00      	nop
 80086b8:	7fefffff 	.word	0x7fefffff
 80086bc:	0800b8e2 	.word	0x0800b8e2
 80086c0:	0800b8de 	.word	0x0800b8de
 80086c4:	0800b8ea 	.word	0x0800b8ea
 80086c8:	0800b8e6 	.word	0x0800b8e6
 80086cc:	0800b8ee 	.word	0x0800b8ee
 80086d0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80086d2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80086d6:	4553      	cmp	r3, sl
 80086d8:	bfa8      	it	ge
 80086da:	4653      	movge	r3, sl
 80086dc:	2b00      	cmp	r3, #0
 80086de:	4699      	mov	r9, r3
 80086e0:	dc36      	bgt.n	8008750 <_printf_float+0x360>
 80086e2:	f04f 0b00 	mov.w	fp, #0
 80086e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80086ea:	f104 021a 	add.w	r2, r4, #26
 80086ee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80086f0:	9306      	str	r3, [sp, #24]
 80086f2:	eba3 0309 	sub.w	r3, r3, r9
 80086f6:	455b      	cmp	r3, fp
 80086f8:	dc31      	bgt.n	800875e <_printf_float+0x36e>
 80086fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086fc:	459a      	cmp	sl, r3
 80086fe:	dc3a      	bgt.n	8008776 <_printf_float+0x386>
 8008700:	6823      	ldr	r3, [r4, #0]
 8008702:	07da      	lsls	r2, r3, #31
 8008704:	d437      	bmi.n	8008776 <_printf_float+0x386>
 8008706:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008708:	ebaa 0903 	sub.w	r9, sl, r3
 800870c:	9b06      	ldr	r3, [sp, #24]
 800870e:	ebaa 0303 	sub.w	r3, sl, r3
 8008712:	4599      	cmp	r9, r3
 8008714:	bfa8      	it	ge
 8008716:	4699      	movge	r9, r3
 8008718:	f1b9 0f00 	cmp.w	r9, #0
 800871c:	dc33      	bgt.n	8008786 <_printf_float+0x396>
 800871e:	f04f 0800 	mov.w	r8, #0
 8008722:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008726:	f104 0b1a 	add.w	fp, r4, #26
 800872a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800872c:	ebaa 0303 	sub.w	r3, sl, r3
 8008730:	eba3 0309 	sub.w	r3, r3, r9
 8008734:	4543      	cmp	r3, r8
 8008736:	f77f af79 	ble.w	800862c <_printf_float+0x23c>
 800873a:	2301      	movs	r3, #1
 800873c:	465a      	mov	r2, fp
 800873e:	4631      	mov	r1, r6
 8008740:	4628      	mov	r0, r5
 8008742:	47b8      	blx	r7
 8008744:	3001      	adds	r0, #1
 8008746:	f43f aeae 	beq.w	80084a6 <_printf_float+0xb6>
 800874a:	f108 0801 	add.w	r8, r8, #1
 800874e:	e7ec      	b.n	800872a <_printf_float+0x33a>
 8008750:	4642      	mov	r2, r8
 8008752:	4631      	mov	r1, r6
 8008754:	4628      	mov	r0, r5
 8008756:	47b8      	blx	r7
 8008758:	3001      	adds	r0, #1
 800875a:	d1c2      	bne.n	80086e2 <_printf_float+0x2f2>
 800875c:	e6a3      	b.n	80084a6 <_printf_float+0xb6>
 800875e:	2301      	movs	r3, #1
 8008760:	4631      	mov	r1, r6
 8008762:	4628      	mov	r0, r5
 8008764:	9206      	str	r2, [sp, #24]
 8008766:	47b8      	blx	r7
 8008768:	3001      	adds	r0, #1
 800876a:	f43f ae9c 	beq.w	80084a6 <_printf_float+0xb6>
 800876e:	9a06      	ldr	r2, [sp, #24]
 8008770:	f10b 0b01 	add.w	fp, fp, #1
 8008774:	e7bb      	b.n	80086ee <_printf_float+0x2fe>
 8008776:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800877a:	4631      	mov	r1, r6
 800877c:	4628      	mov	r0, r5
 800877e:	47b8      	blx	r7
 8008780:	3001      	adds	r0, #1
 8008782:	d1c0      	bne.n	8008706 <_printf_float+0x316>
 8008784:	e68f      	b.n	80084a6 <_printf_float+0xb6>
 8008786:	9a06      	ldr	r2, [sp, #24]
 8008788:	464b      	mov	r3, r9
 800878a:	4442      	add	r2, r8
 800878c:	4631      	mov	r1, r6
 800878e:	4628      	mov	r0, r5
 8008790:	47b8      	blx	r7
 8008792:	3001      	adds	r0, #1
 8008794:	d1c3      	bne.n	800871e <_printf_float+0x32e>
 8008796:	e686      	b.n	80084a6 <_printf_float+0xb6>
 8008798:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800879c:	f1ba 0f01 	cmp.w	sl, #1
 80087a0:	dc01      	bgt.n	80087a6 <_printf_float+0x3b6>
 80087a2:	07db      	lsls	r3, r3, #31
 80087a4:	d536      	bpl.n	8008814 <_printf_float+0x424>
 80087a6:	2301      	movs	r3, #1
 80087a8:	4642      	mov	r2, r8
 80087aa:	4631      	mov	r1, r6
 80087ac:	4628      	mov	r0, r5
 80087ae:	47b8      	blx	r7
 80087b0:	3001      	adds	r0, #1
 80087b2:	f43f ae78 	beq.w	80084a6 <_printf_float+0xb6>
 80087b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087ba:	4631      	mov	r1, r6
 80087bc:	4628      	mov	r0, r5
 80087be:	47b8      	blx	r7
 80087c0:	3001      	adds	r0, #1
 80087c2:	f43f ae70 	beq.w	80084a6 <_printf_float+0xb6>
 80087c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80087ca:	2200      	movs	r2, #0
 80087cc:	2300      	movs	r3, #0
 80087ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80087d2:	f7f8 f999 	bl	8000b08 <__aeabi_dcmpeq>
 80087d6:	b9c0      	cbnz	r0, 800880a <_printf_float+0x41a>
 80087d8:	4653      	mov	r3, sl
 80087da:	f108 0201 	add.w	r2, r8, #1
 80087de:	4631      	mov	r1, r6
 80087e0:	4628      	mov	r0, r5
 80087e2:	47b8      	blx	r7
 80087e4:	3001      	adds	r0, #1
 80087e6:	d10c      	bne.n	8008802 <_printf_float+0x412>
 80087e8:	e65d      	b.n	80084a6 <_printf_float+0xb6>
 80087ea:	2301      	movs	r3, #1
 80087ec:	465a      	mov	r2, fp
 80087ee:	4631      	mov	r1, r6
 80087f0:	4628      	mov	r0, r5
 80087f2:	47b8      	blx	r7
 80087f4:	3001      	adds	r0, #1
 80087f6:	f43f ae56 	beq.w	80084a6 <_printf_float+0xb6>
 80087fa:	f108 0801 	add.w	r8, r8, #1
 80087fe:	45d0      	cmp	r8, sl
 8008800:	dbf3      	blt.n	80087ea <_printf_float+0x3fa>
 8008802:	464b      	mov	r3, r9
 8008804:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008808:	e6df      	b.n	80085ca <_printf_float+0x1da>
 800880a:	f04f 0800 	mov.w	r8, #0
 800880e:	f104 0b1a 	add.w	fp, r4, #26
 8008812:	e7f4      	b.n	80087fe <_printf_float+0x40e>
 8008814:	2301      	movs	r3, #1
 8008816:	4642      	mov	r2, r8
 8008818:	e7e1      	b.n	80087de <_printf_float+0x3ee>
 800881a:	2301      	movs	r3, #1
 800881c:	464a      	mov	r2, r9
 800881e:	4631      	mov	r1, r6
 8008820:	4628      	mov	r0, r5
 8008822:	47b8      	blx	r7
 8008824:	3001      	adds	r0, #1
 8008826:	f43f ae3e 	beq.w	80084a6 <_printf_float+0xb6>
 800882a:	f108 0801 	add.w	r8, r8, #1
 800882e:	68e3      	ldr	r3, [r4, #12]
 8008830:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008832:	1a5b      	subs	r3, r3, r1
 8008834:	4543      	cmp	r3, r8
 8008836:	dcf0      	bgt.n	800881a <_printf_float+0x42a>
 8008838:	e6fc      	b.n	8008634 <_printf_float+0x244>
 800883a:	f04f 0800 	mov.w	r8, #0
 800883e:	f104 0919 	add.w	r9, r4, #25
 8008842:	e7f4      	b.n	800882e <_printf_float+0x43e>

08008844 <_printf_common>:
 8008844:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008848:	4616      	mov	r6, r2
 800884a:	4698      	mov	r8, r3
 800884c:	688a      	ldr	r2, [r1, #8]
 800884e:	690b      	ldr	r3, [r1, #16]
 8008850:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008854:	4293      	cmp	r3, r2
 8008856:	bfb8      	it	lt
 8008858:	4613      	movlt	r3, r2
 800885a:	6033      	str	r3, [r6, #0]
 800885c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008860:	4607      	mov	r7, r0
 8008862:	460c      	mov	r4, r1
 8008864:	b10a      	cbz	r2, 800886a <_printf_common+0x26>
 8008866:	3301      	adds	r3, #1
 8008868:	6033      	str	r3, [r6, #0]
 800886a:	6823      	ldr	r3, [r4, #0]
 800886c:	0699      	lsls	r1, r3, #26
 800886e:	bf42      	ittt	mi
 8008870:	6833      	ldrmi	r3, [r6, #0]
 8008872:	3302      	addmi	r3, #2
 8008874:	6033      	strmi	r3, [r6, #0]
 8008876:	6825      	ldr	r5, [r4, #0]
 8008878:	f015 0506 	ands.w	r5, r5, #6
 800887c:	d106      	bne.n	800888c <_printf_common+0x48>
 800887e:	f104 0a19 	add.w	sl, r4, #25
 8008882:	68e3      	ldr	r3, [r4, #12]
 8008884:	6832      	ldr	r2, [r6, #0]
 8008886:	1a9b      	subs	r3, r3, r2
 8008888:	42ab      	cmp	r3, r5
 800888a:	dc26      	bgt.n	80088da <_printf_common+0x96>
 800888c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008890:	6822      	ldr	r2, [r4, #0]
 8008892:	3b00      	subs	r3, #0
 8008894:	bf18      	it	ne
 8008896:	2301      	movne	r3, #1
 8008898:	0692      	lsls	r2, r2, #26
 800889a:	d42b      	bmi.n	80088f4 <_printf_common+0xb0>
 800889c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80088a0:	4641      	mov	r1, r8
 80088a2:	4638      	mov	r0, r7
 80088a4:	47c8      	blx	r9
 80088a6:	3001      	adds	r0, #1
 80088a8:	d01e      	beq.n	80088e8 <_printf_common+0xa4>
 80088aa:	6823      	ldr	r3, [r4, #0]
 80088ac:	6922      	ldr	r2, [r4, #16]
 80088ae:	f003 0306 	and.w	r3, r3, #6
 80088b2:	2b04      	cmp	r3, #4
 80088b4:	bf02      	ittt	eq
 80088b6:	68e5      	ldreq	r5, [r4, #12]
 80088b8:	6833      	ldreq	r3, [r6, #0]
 80088ba:	1aed      	subeq	r5, r5, r3
 80088bc:	68a3      	ldr	r3, [r4, #8]
 80088be:	bf0c      	ite	eq
 80088c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80088c4:	2500      	movne	r5, #0
 80088c6:	4293      	cmp	r3, r2
 80088c8:	bfc4      	itt	gt
 80088ca:	1a9b      	subgt	r3, r3, r2
 80088cc:	18ed      	addgt	r5, r5, r3
 80088ce:	2600      	movs	r6, #0
 80088d0:	341a      	adds	r4, #26
 80088d2:	42b5      	cmp	r5, r6
 80088d4:	d11a      	bne.n	800890c <_printf_common+0xc8>
 80088d6:	2000      	movs	r0, #0
 80088d8:	e008      	b.n	80088ec <_printf_common+0xa8>
 80088da:	2301      	movs	r3, #1
 80088dc:	4652      	mov	r2, sl
 80088de:	4641      	mov	r1, r8
 80088e0:	4638      	mov	r0, r7
 80088e2:	47c8      	blx	r9
 80088e4:	3001      	adds	r0, #1
 80088e6:	d103      	bne.n	80088f0 <_printf_common+0xac>
 80088e8:	f04f 30ff 	mov.w	r0, #4294967295
 80088ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088f0:	3501      	adds	r5, #1
 80088f2:	e7c6      	b.n	8008882 <_printf_common+0x3e>
 80088f4:	18e1      	adds	r1, r4, r3
 80088f6:	1c5a      	adds	r2, r3, #1
 80088f8:	2030      	movs	r0, #48	@ 0x30
 80088fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80088fe:	4422      	add	r2, r4
 8008900:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008904:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008908:	3302      	adds	r3, #2
 800890a:	e7c7      	b.n	800889c <_printf_common+0x58>
 800890c:	2301      	movs	r3, #1
 800890e:	4622      	mov	r2, r4
 8008910:	4641      	mov	r1, r8
 8008912:	4638      	mov	r0, r7
 8008914:	47c8      	blx	r9
 8008916:	3001      	adds	r0, #1
 8008918:	d0e6      	beq.n	80088e8 <_printf_common+0xa4>
 800891a:	3601      	adds	r6, #1
 800891c:	e7d9      	b.n	80088d2 <_printf_common+0x8e>
	...

08008920 <_printf_i>:
 8008920:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008924:	7e0f      	ldrb	r7, [r1, #24]
 8008926:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008928:	2f78      	cmp	r7, #120	@ 0x78
 800892a:	4691      	mov	r9, r2
 800892c:	4680      	mov	r8, r0
 800892e:	460c      	mov	r4, r1
 8008930:	469a      	mov	sl, r3
 8008932:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008936:	d807      	bhi.n	8008948 <_printf_i+0x28>
 8008938:	2f62      	cmp	r7, #98	@ 0x62
 800893a:	d80a      	bhi.n	8008952 <_printf_i+0x32>
 800893c:	2f00      	cmp	r7, #0
 800893e:	f000 80d1 	beq.w	8008ae4 <_printf_i+0x1c4>
 8008942:	2f58      	cmp	r7, #88	@ 0x58
 8008944:	f000 80b8 	beq.w	8008ab8 <_printf_i+0x198>
 8008948:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800894c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008950:	e03a      	b.n	80089c8 <_printf_i+0xa8>
 8008952:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008956:	2b15      	cmp	r3, #21
 8008958:	d8f6      	bhi.n	8008948 <_printf_i+0x28>
 800895a:	a101      	add	r1, pc, #4	@ (adr r1, 8008960 <_printf_i+0x40>)
 800895c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008960:	080089b9 	.word	0x080089b9
 8008964:	080089cd 	.word	0x080089cd
 8008968:	08008949 	.word	0x08008949
 800896c:	08008949 	.word	0x08008949
 8008970:	08008949 	.word	0x08008949
 8008974:	08008949 	.word	0x08008949
 8008978:	080089cd 	.word	0x080089cd
 800897c:	08008949 	.word	0x08008949
 8008980:	08008949 	.word	0x08008949
 8008984:	08008949 	.word	0x08008949
 8008988:	08008949 	.word	0x08008949
 800898c:	08008acb 	.word	0x08008acb
 8008990:	080089f7 	.word	0x080089f7
 8008994:	08008a85 	.word	0x08008a85
 8008998:	08008949 	.word	0x08008949
 800899c:	08008949 	.word	0x08008949
 80089a0:	08008aed 	.word	0x08008aed
 80089a4:	08008949 	.word	0x08008949
 80089a8:	080089f7 	.word	0x080089f7
 80089ac:	08008949 	.word	0x08008949
 80089b0:	08008949 	.word	0x08008949
 80089b4:	08008a8d 	.word	0x08008a8d
 80089b8:	6833      	ldr	r3, [r6, #0]
 80089ba:	1d1a      	adds	r2, r3, #4
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	6032      	str	r2, [r6, #0]
 80089c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80089c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80089c8:	2301      	movs	r3, #1
 80089ca:	e09c      	b.n	8008b06 <_printf_i+0x1e6>
 80089cc:	6833      	ldr	r3, [r6, #0]
 80089ce:	6820      	ldr	r0, [r4, #0]
 80089d0:	1d19      	adds	r1, r3, #4
 80089d2:	6031      	str	r1, [r6, #0]
 80089d4:	0606      	lsls	r6, r0, #24
 80089d6:	d501      	bpl.n	80089dc <_printf_i+0xbc>
 80089d8:	681d      	ldr	r5, [r3, #0]
 80089da:	e003      	b.n	80089e4 <_printf_i+0xc4>
 80089dc:	0645      	lsls	r5, r0, #25
 80089de:	d5fb      	bpl.n	80089d8 <_printf_i+0xb8>
 80089e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80089e4:	2d00      	cmp	r5, #0
 80089e6:	da03      	bge.n	80089f0 <_printf_i+0xd0>
 80089e8:	232d      	movs	r3, #45	@ 0x2d
 80089ea:	426d      	negs	r5, r5
 80089ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089f0:	4858      	ldr	r0, [pc, #352]	@ (8008b54 <_printf_i+0x234>)
 80089f2:	230a      	movs	r3, #10
 80089f4:	e011      	b.n	8008a1a <_printf_i+0xfa>
 80089f6:	6821      	ldr	r1, [r4, #0]
 80089f8:	6833      	ldr	r3, [r6, #0]
 80089fa:	0608      	lsls	r0, r1, #24
 80089fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8008a00:	d402      	bmi.n	8008a08 <_printf_i+0xe8>
 8008a02:	0649      	lsls	r1, r1, #25
 8008a04:	bf48      	it	mi
 8008a06:	b2ad      	uxthmi	r5, r5
 8008a08:	2f6f      	cmp	r7, #111	@ 0x6f
 8008a0a:	4852      	ldr	r0, [pc, #328]	@ (8008b54 <_printf_i+0x234>)
 8008a0c:	6033      	str	r3, [r6, #0]
 8008a0e:	bf14      	ite	ne
 8008a10:	230a      	movne	r3, #10
 8008a12:	2308      	moveq	r3, #8
 8008a14:	2100      	movs	r1, #0
 8008a16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008a1a:	6866      	ldr	r6, [r4, #4]
 8008a1c:	60a6      	str	r6, [r4, #8]
 8008a1e:	2e00      	cmp	r6, #0
 8008a20:	db05      	blt.n	8008a2e <_printf_i+0x10e>
 8008a22:	6821      	ldr	r1, [r4, #0]
 8008a24:	432e      	orrs	r6, r5
 8008a26:	f021 0104 	bic.w	r1, r1, #4
 8008a2a:	6021      	str	r1, [r4, #0]
 8008a2c:	d04b      	beq.n	8008ac6 <_printf_i+0x1a6>
 8008a2e:	4616      	mov	r6, r2
 8008a30:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a34:	fb03 5711 	mls	r7, r3, r1, r5
 8008a38:	5dc7      	ldrb	r7, [r0, r7]
 8008a3a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a3e:	462f      	mov	r7, r5
 8008a40:	42bb      	cmp	r3, r7
 8008a42:	460d      	mov	r5, r1
 8008a44:	d9f4      	bls.n	8008a30 <_printf_i+0x110>
 8008a46:	2b08      	cmp	r3, #8
 8008a48:	d10b      	bne.n	8008a62 <_printf_i+0x142>
 8008a4a:	6823      	ldr	r3, [r4, #0]
 8008a4c:	07df      	lsls	r7, r3, #31
 8008a4e:	d508      	bpl.n	8008a62 <_printf_i+0x142>
 8008a50:	6923      	ldr	r3, [r4, #16]
 8008a52:	6861      	ldr	r1, [r4, #4]
 8008a54:	4299      	cmp	r1, r3
 8008a56:	bfde      	ittt	le
 8008a58:	2330      	movle	r3, #48	@ 0x30
 8008a5a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a5e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008a62:	1b92      	subs	r2, r2, r6
 8008a64:	6122      	str	r2, [r4, #16]
 8008a66:	f8cd a000 	str.w	sl, [sp]
 8008a6a:	464b      	mov	r3, r9
 8008a6c:	aa03      	add	r2, sp, #12
 8008a6e:	4621      	mov	r1, r4
 8008a70:	4640      	mov	r0, r8
 8008a72:	f7ff fee7 	bl	8008844 <_printf_common>
 8008a76:	3001      	adds	r0, #1
 8008a78:	d14a      	bne.n	8008b10 <_printf_i+0x1f0>
 8008a7a:	f04f 30ff 	mov.w	r0, #4294967295
 8008a7e:	b004      	add	sp, #16
 8008a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a84:	6823      	ldr	r3, [r4, #0]
 8008a86:	f043 0320 	orr.w	r3, r3, #32
 8008a8a:	6023      	str	r3, [r4, #0]
 8008a8c:	4832      	ldr	r0, [pc, #200]	@ (8008b58 <_printf_i+0x238>)
 8008a8e:	2778      	movs	r7, #120	@ 0x78
 8008a90:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008a94:	6823      	ldr	r3, [r4, #0]
 8008a96:	6831      	ldr	r1, [r6, #0]
 8008a98:	061f      	lsls	r7, r3, #24
 8008a9a:	f851 5b04 	ldr.w	r5, [r1], #4
 8008a9e:	d402      	bmi.n	8008aa6 <_printf_i+0x186>
 8008aa0:	065f      	lsls	r7, r3, #25
 8008aa2:	bf48      	it	mi
 8008aa4:	b2ad      	uxthmi	r5, r5
 8008aa6:	6031      	str	r1, [r6, #0]
 8008aa8:	07d9      	lsls	r1, r3, #31
 8008aaa:	bf44      	itt	mi
 8008aac:	f043 0320 	orrmi.w	r3, r3, #32
 8008ab0:	6023      	strmi	r3, [r4, #0]
 8008ab2:	b11d      	cbz	r5, 8008abc <_printf_i+0x19c>
 8008ab4:	2310      	movs	r3, #16
 8008ab6:	e7ad      	b.n	8008a14 <_printf_i+0xf4>
 8008ab8:	4826      	ldr	r0, [pc, #152]	@ (8008b54 <_printf_i+0x234>)
 8008aba:	e7e9      	b.n	8008a90 <_printf_i+0x170>
 8008abc:	6823      	ldr	r3, [r4, #0]
 8008abe:	f023 0320 	bic.w	r3, r3, #32
 8008ac2:	6023      	str	r3, [r4, #0]
 8008ac4:	e7f6      	b.n	8008ab4 <_printf_i+0x194>
 8008ac6:	4616      	mov	r6, r2
 8008ac8:	e7bd      	b.n	8008a46 <_printf_i+0x126>
 8008aca:	6833      	ldr	r3, [r6, #0]
 8008acc:	6825      	ldr	r5, [r4, #0]
 8008ace:	6961      	ldr	r1, [r4, #20]
 8008ad0:	1d18      	adds	r0, r3, #4
 8008ad2:	6030      	str	r0, [r6, #0]
 8008ad4:	062e      	lsls	r6, r5, #24
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	d501      	bpl.n	8008ade <_printf_i+0x1be>
 8008ada:	6019      	str	r1, [r3, #0]
 8008adc:	e002      	b.n	8008ae4 <_printf_i+0x1c4>
 8008ade:	0668      	lsls	r0, r5, #25
 8008ae0:	d5fb      	bpl.n	8008ada <_printf_i+0x1ba>
 8008ae2:	8019      	strh	r1, [r3, #0]
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	6123      	str	r3, [r4, #16]
 8008ae8:	4616      	mov	r6, r2
 8008aea:	e7bc      	b.n	8008a66 <_printf_i+0x146>
 8008aec:	6833      	ldr	r3, [r6, #0]
 8008aee:	1d1a      	adds	r2, r3, #4
 8008af0:	6032      	str	r2, [r6, #0]
 8008af2:	681e      	ldr	r6, [r3, #0]
 8008af4:	6862      	ldr	r2, [r4, #4]
 8008af6:	2100      	movs	r1, #0
 8008af8:	4630      	mov	r0, r6
 8008afa:	f7f7 fb89 	bl	8000210 <memchr>
 8008afe:	b108      	cbz	r0, 8008b04 <_printf_i+0x1e4>
 8008b00:	1b80      	subs	r0, r0, r6
 8008b02:	6060      	str	r0, [r4, #4]
 8008b04:	6863      	ldr	r3, [r4, #4]
 8008b06:	6123      	str	r3, [r4, #16]
 8008b08:	2300      	movs	r3, #0
 8008b0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b0e:	e7aa      	b.n	8008a66 <_printf_i+0x146>
 8008b10:	6923      	ldr	r3, [r4, #16]
 8008b12:	4632      	mov	r2, r6
 8008b14:	4649      	mov	r1, r9
 8008b16:	4640      	mov	r0, r8
 8008b18:	47d0      	blx	sl
 8008b1a:	3001      	adds	r0, #1
 8008b1c:	d0ad      	beq.n	8008a7a <_printf_i+0x15a>
 8008b1e:	6823      	ldr	r3, [r4, #0]
 8008b20:	079b      	lsls	r3, r3, #30
 8008b22:	d413      	bmi.n	8008b4c <_printf_i+0x22c>
 8008b24:	68e0      	ldr	r0, [r4, #12]
 8008b26:	9b03      	ldr	r3, [sp, #12]
 8008b28:	4298      	cmp	r0, r3
 8008b2a:	bfb8      	it	lt
 8008b2c:	4618      	movlt	r0, r3
 8008b2e:	e7a6      	b.n	8008a7e <_printf_i+0x15e>
 8008b30:	2301      	movs	r3, #1
 8008b32:	4632      	mov	r2, r6
 8008b34:	4649      	mov	r1, r9
 8008b36:	4640      	mov	r0, r8
 8008b38:	47d0      	blx	sl
 8008b3a:	3001      	adds	r0, #1
 8008b3c:	d09d      	beq.n	8008a7a <_printf_i+0x15a>
 8008b3e:	3501      	adds	r5, #1
 8008b40:	68e3      	ldr	r3, [r4, #12]
 8008b42:	9903      	ldr	r1, [sp, #12]
 8008b44:	1a5b      	subs	r3, r3, r1
 8008b46:	42ab      	cmp	r3, r5
 8008b48:	dcf2      	bgt.n	8008b30 <_printf_i+0x210>
 8008b4a:	e7eb      	b.n	8008b24 <_printf_i+0x204>
 8008b4c:	2500      	movs	r5, #0
 8008b4e:	f104 0619 	add.w	r6, r4, #25
 8008b52:	e7f5      	b.n	8008b40 <_printf_i+0x220>
 8008b54:	0800b8f0 	.word	0x0800b8f0
 8008b58:	0800b901 	.word	0x0800b901

08008b5c <std>:
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	b510      	push	{r4, lr}
 8008b60:	4604      	mov	r4, r0
 8008b62:	e9c0 3300 	strd	r3, r3, [r0]
 8008b66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008b6a:	6083      	str	r3, [r0, #8]
 8008b6c:	8181      	strh	r1, [r0, #12]
 8008b6e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008b70:	81c2      	strh	r2, [r0, #14]
 8008b72:	6183      	str	r3, [r0, #24]
 8008b74:	4619      	mov	r1, r3
 8008b76:	2208      	movs	r2, #8
 8008b78:	305c      	adds	r0, #92	@ 0x5c
 8008b7a:	f000 f916 	bl	8008daa <memset>
 8008b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8008bb4 <std+0x58>)
 8008b80:	6263      	str	r3, [r4, #36]	@ 0x24
 8008b82:	4b0d      	ldr	r3, [pc, #52]	@ (8008bb8 <std+0x5c>)
 8008b84:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008b86:	4b0d      	ldr	r3, [pc, #52]	@ (8008bbc <std+0x60>)
 8008b88:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8008bc0 <std+0x64>)
 8008b8c:	6323      	str	r3, [r4, #48]	@ 0x30
 8008b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8008bc4 <std+0x68>)
 8008b90:	6224      	str	r4, [r4, #32]
 8008b92:	429c      	cmp	r4, r3
 8008b94:	d006      	beq.n	8008ba4 <std+0x48>
 8008b96:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008b9a:	4294      	cmp	r4, r2
 8008b9c:	d002      	beq.n	8008ba4 <std+0x48>
 8008b9e:	33d0      	adds	r3, #208	@ 0xd0
 8008ba0:	429c      	cmp	r4, r3
 8008ba2:	d105      	bne.n	8008bb0 <std+0x54>
 8008ba4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008ba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008bac:	f000 b98c 	b.w	8008ec8 <__retarget_lock_init_recursive>
 8008bb0:	bd10      	pop	{r4, pc}
 8008bb2:	bf00      	nop
 8008bb4:	08008d25 	.word	0x08008d25
 8008bb8:	08008d47 	.word	0x08008d47
 8008bbc:	08008d7f 	.word	0x08008d7f
 8008bc0:	08008da3 	.word	0x08008da3
 8008bc4:	20000490 	.word	0x20000490

08008bc8 <stdio_exit_handler>:
 8008bc8:	4a02      	ldr	r2, [pc, #8]	@ (8008bd4 <stdio_exit_handler+0xc>)
 8008bca:	4903      	ldr	r1, [pc, #12]	@ (8008bd8 <stdio_exit_handler+0x10>)
 8008bcc:	4803      	ldr	r0, [pc, #12]	@ (8008bdc <stdio_exit_handler+0x14>)
 8008bce:	f000 b869 	b.w	8008ca4 <_fwalk_sglue>
 8008bd2:	bf00      	nop
 8008bd4:	20000054 	.word	0x20000054
 8008bd8:	0800b16d 	.word	0x0800b16d
 8008bdc:	200001d0 	.word	0x200001d0

08008be0 <cleanup_stdio>:
 8008be0:	6841      	ldr	r1, [r0, #4]
 8008be2:	4b0c      	ldr	r3, [pc, #48]	@ (8008c14 <cleanup_stdio+0x34>)
 8008be4:	4299      	cmp	r1, r3
 8008be6:	b510      	push	{r4, lr}
 8008be8:	4604      	mov	r4, r0
 8008bea:	d001      	beq.n	8008bf0 <cleanup_stdio+0x10>
 8008bec:	f002 fabe 	bl	800b16c <_fflush_r>
 8008bf0:	68a1      	ldr	r1, [r4, #8]
 8008bf2:	4b09      	ldr	r3, [pc, #36]	@ (8008c18 <cleanup_stdio+0x38>)
 8008bf4:	4299      	cmp	r1, r3
 8008bf6:	d002      	beq.n	8008bfe <cleanup_stdio+0x1e>
 8008bf8:	4620      	mov	r0, r4
 8008bfa:	f002 fab7 	bl	800b16c <_fflush_r>
 8008bfe:	68e1      	ldr	r1, [r4, #12]
 8008c00:	4b06      	ldr	r3, [pc, #24]	@ (8008c1c <cleanup_stdio+0x3c>)
 8008c02:	4299      	cmp	r1, r3
 8008c04:	d004      	beq.n	8008c10 <cleanup_stdio+0x30>
 8008c06:	4620      	mov	r0, r4
 8008c08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c0c:	f002 baae 	b.w	800b16c <_fflush_r>
 8008c10:	bd10      	pop	{r4, pc}
 8008c12:	bf00      	nop
 8008c14:	20000490 	.word	0x20000490
 8008c18:	200004f8 	.word	0x200004f8
 8008c1c:	20000560 	.word	0x20000560

08008c20 <global_stdio_init.part.0>:
 8008c20:	b510      	push	{r4, lr}
 8008c22:	4b0b      	ldr	r3, [pc, #44]	@ (8008c50 <global_stdio_init.part.0+0x30>)
 8008c24:	4c0b      	ldr	r4, [pc, #44]	@ (8008c54 <global_stdio_init.part.0+0x34>)
 8008c26:	4a0c      	ldr	r2, [pc, #48]	@ (8008c58 <global_stdio_init.part.0+0x38>)
 8008c28:	601a      	str	r2, [r3, #0]
 8008c2a:	4620      	mov	r0, r4
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	2104      	movs	r1, #4
 8008c30:	f7ff ff94 	bl	8008b5c <std>
 8008c34:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008c38:	2201      	movs	r2, #1
 8008c3a:	2109      	movs	r1, #9
 8008c3c:	f7ff ff8e 	bl	8008b5c <std>
 8008c40:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008c44:	2202      	movs	r2, #2
 8008c46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c4a:	2112      	movs	r1, #18
 8008c4c:	f7ff bf86 	b.w	8008b5c <std>
 8008c50:	200005c8 	.word	0x200005c8
 8008c54:	20000490 	.word	0x20000490
 8008c58:	08008bc9 	.word	0x08008bc9

08008c5c <__sfp_lock_acquire>:
 8008c5c:	4801      	ldr	r0, [pc, #4]	@ (8008c64 <__sfp_lock_acquire+0x8>)
 8008c5e:	f000 b934 	b.w	8008eca <__retarget_lock_acquire_recursive>
 8008c62:	bf00      	nop
 8008c64:	200005d1 	.word	0x200005d1

08008c68 <__sfp_lock_release>:
 8008c68:	4801      	ldr	r0, [pc, #4]	@ (8008c70 <__sfp_lock_release+0x8>)
 8008c6a:	f000 b92f 	b.w	8008ecc <__retarget_lock_release_recursive>
 8008c6e:	bf00      	nop
 8008c70:	200005d1 	.word	0x200005d1

08008c74 <__sinit>:
 8008c74:	b510      	push	{r4, lr}
 8008c76:	4604      	mov	r4, r0
 8008c78:	f7ff fff0 	bl	8008c5c <__sfp_lock_acquire>
 8008c7c:	6a23      	ldr	r3, [r4, #32]
 8008c7e:	b11b      	cbz	r3, 8008c88 <__sinit+0x14>
 8008c80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c84:	f7ff bff0 	b.w	8008c68 <__sfp_lock_release>
 8008c88:	4b04      	ldr	r3, [pc, #16]	@ (8008c9c <__sinit+0x28>)
 8008c8a:	6223      	str	r3, [r4, #32]
 8008c8c:	4b04      	ldr	r3, [pc, #16]	@ (8008ca0 <__sinit+0x2c>)
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d1f5      	bne.n	8008c80 <__sinit+0xc>
 8008c94:	f7ff ffc4 	bl	8008c20 <global_stdio_init.part.0>
 8008c98:	e7f2      	b.n	8008c80 <__sinit+0xc>
 8008c9a:	bf00      	nop
 8008c9c:	08008be1 	.word	0x08008be1
 8008ca0:	200005c8 	.word	0x200005c8

08008ca4 <_fwalk_sglue>:
 8008ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ca8:	4607      	mov	r7, r0
 8008caa:	4688      	mov	r8, r1
 8008cac:	4614      	mov	r4, r2
 8008cae:	2600      	movs	r6, #0
 8008cb0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008cb4:	f1b9 0901 	subs.w	r9, r9, #1
 8008cb8:	d505      	bpl.n	8008cc6 <_fwalk_sglue+0x22>
 8008cba:	6824      	ldr	r4, [r4, #0]
 8008cbc:	2c00      	cmp	r4, #0
 8008cbe:	d1f7      	bne.n	8008cb0 <_fwalk_sglue+0xc>
 8008cc0:	4630      	mov	r0, r6
 8008cc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cc6:	89ab      	ldrh	r3, [r5, #12]
 8008cc8:	2b01      	cmp	r3, #1
 8008cca:	d907      	bls.n	8008cdc <_fwalk_sglue+0x38>
 8008ccc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008cd0:	3301      	adds	r3, #1
 8008cd2:	d003      	beq.n	8008cdc <_fwalk_sglue+0x38>
 8008cd4:	4629      	mov	r1, r5
 8008cd6:	4638      	mov	r0, r7
 8008cd8:	47c0      	blx	r8
 8008cda:	4306      	orrs	r6, r0
 8008cdc:	3568      	adds	r5, #104	@ 0x68
 8008cde:	e7e9      	b.n	8008cb4 <_fwalk_sglue+0x10>

08008ce0 <siprintf>:
 8008ce0:	b40e      	push	{r1, r2, r3}
 8008ce2:	b510      	push	{r4, lr}
 8008ce4:	b09d      	sub	sp, #116	@ 0x74
 8008ce6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008ce8:	9002      	str	r0, [sp, #8]
 8008cea:	9006      	str	r0, [sp, #24]
 8008cec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008cf0:	480a      	ldr	r0, [pc, #40]	@ (8008d1c <siprintf+0x3c>)
 8008cf2:	9107      	str	r1, [sp, #28]
 8008cf4:	9104      	str	r1, [sp, #16]
 8008cf6:	490a      	ldr	r1, [pc, #40]	@ (8008d20 <siprintf+0x40>)
 8008cf8:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cfc:	9105      	str	r1, [sp, #20]
 8008cfe:	2400      	movs	r4, #0
 8008d00:	a902      	add	r1, sp, #8
 8008d02:	6800      	ldr	r0, [r0, #0]
 8008d04:	9301      	str	r3, [sp, #4]
 8008d06:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008d08:	f002 f8b0 	bl	800ae6c <_svfiprintf_r>
 8008d0c:	9b02      	ldr	r3, [sp, #8]
 8008d0e:	701c      	strb	r4, [r3, #0]
 8008d10:	b01d      	add	sp, #116	@ 0x74
 8008d12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d16:	b003      	add	sp, #12
 8008d18:	4770      	bx	lr
 8008d1a:	bf00      	nop
 8008d1c:	200001cc 	.word	0x200001cc
 8008d20:	ffff0208 	.word	0xffff0208

08008d24 <__sread>:
 8008d24:	b510      	push	{r4, lr}
 8008d26:	460c      	mov	r4, r1
 8008d28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d2c:	f000 f87e 	bl	8008e2c <_read_r>
 8008d30:	2800      	cmp	r0, #0
 8008d32:	bfab      	itete	ge
 8008d34:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008d36:	89a3      	ldrhlt	r3, [r4, #12]
 8008d38:	181b      	addge	r3, r3, r0
 8008d3a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008d3e:	bfac      	ite	ge
 8008d40:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008d42:	81a3      	strhlt	r3, [r4, #12]
 8008d44:	bd10      	pop	{r4, pc}

08008d46 <__swrite>:
 8008d46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d4a:	461f      	mov	r7, r3
 8008d4c:	898b      	ldrh	r3, [r1, #12]
 8008d4e:	05db      	lsls	r3, r3, #23
 8008d50:	4605      	mov	r5, r0
 8008d52:	460c      	mov	r4, r1
 8008d54:	4616      	mov	r6, r2
 8008d56:	d505      	bpl.n	8008d64 <__swrite+0x1e>
 8008d58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d5c:	2302      	movs	r3, #2
 8008d5e:	2200      	movs	r2, #0
 8008d60:	f000 f852 	bl	8008e08 <_lseek_r>
 8008d64:	89a3      	ldrh	r3, [r4, #12]
 8008d66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008d6e:	81a3      	strh	r3, [r4, #12]
 8008d70:	4632      	mov	r2, r6
 8008d72:	463b      	mov	r3, r7
 8008d74:	4628      	mov	r0, r5
 8008d76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d7a:	f000 b869 	b.w	8008e50 <_write_r>

08008d7e <__sseek>:
 8008d7e:	b510      	push	{r4, lr}
 8008d80:	460c      	mov	r4, r1
 8008d82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d86:	f000 f83f 	bl	8008e08 <_lseek_r>
 8008d8a:	1c43      	adds	r3, r0, #1
 8008d8c:	89a3      	ldrh	r3, [r4, #12]
 8008d8e:	bf15      	itete	ne
 8008d90:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008d92:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008d96:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008d9a:	81a3      	strheq	r3, [r4, #12]
 8008d9c:	bf18      	it	ne
 8008d9e:	81a3      	strhne	r3, [r4, #12]
 8008da0:	bd10      	pop	{r4, pc}

08008da2 <__sclose>:
 8008da2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008da6:	f000 b81f 	b.w	8008de8 <_close_r>

08008daa <memset>:
 8008daa:	4402      	add	r2, r0
 8008dac:	4603      	mov	r3, r0
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d100      	bne.n	8008db4 <memset+0xa>
 8008db2:	4770      	bx	lr
 8008db4:	f803 1b01 	strb.w	r1, [r3], #1
 8008db8:	e7f9      	b.n	8008dae <memset+0x4>

08008dba <strncmp>:
 8008dba:	b510      	push	{r4, lr}
 8008dbc:	b16a      	cbz	r2, 8008dda <strncmp+0x20>
 8008dbe:	3901      	subs	r1, #1
 8008dc0:	1884      	adds	r4, r0, r2
 8008dc2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dc6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008dca:	429a      	cmp	r2, r3
 8008dcc:	d103      	bne.n	8008dd6 <strncmp+0x1c>
 8008dce:	42a0      	cmp	r0, r4
 8008dd0:	d001      	beq.n	8008dd6 <strncmp+0x1c>
 8008dd2:	2a00      	cmp	r2, #0
 8008dd4:	d1f5      	bne.n	8008dc2 <strncmp+0x8>
 8008dd6:	1ad0      	subs	r0, r2, r3
 8008dd8:	bd10      	pop	{r4, pc}
 8008dda:	4610      	mov	r0, r2
 8008ddc:	e7fc      	b.n	8008dd8 <strncmp+0x1e>
	...

08008de0 <_localeconv_r>:
 8008de0:	4800      	ldr	r0, [pc, #0]	@ (8008de4 <_localeconv_r+0x4>)
 8008de2:	4770      	bx	lr
 8008de4:	20000150 	.word	0x20000150

08008de8 <_close_r>:
 8008de8:	b538      	push	{r3, r4, r5, lr}
 8008dea:	4d06      	ldr	r5, [pc, #24]	@ (8008e04 <_close_r+0x1c>)
 8008dec:	2300      	movs	r3, #0
 8008dee:	4604      	mov	r4, r0
 8008df0:	4608      	mov	r0, r1
 8008df2:	602b      	str	r3, [r5, #0]
 8008df4:	f7f9 fcac 	bl	8002750 <_close>
 8008df8:	1c43      	adds	r3, r0, #1
 8008dfa:	d102      	bne.n	8008e02 <_close_r+0x1a>
 8008dfc:	682b      	ldr	r3, [r5, #0]
 8008dfe:	b103      	cbz	r3, 8008e02 <_close_r+0x1a>
 8008e00:	6023      	str	r3, [r4, #0]
 8008e02:	bd38      	pop	{r3, r4, r5, pc}
 8008e04:	200005cc 	.word	0x200005cc

08008e08 <_lseek_r>:
 8008e08:	b538      	push	{r3, r4, r5, lr}
 8008e0a:	4d07      	ldr	r5, [pc, #28]	@ (8008e28 <_lseek_r+0x20>)
 8008e0c:	4604      	mov	r4, r0
 8008e0e:	4608      	mov	r0, r1
 8008e10:	4611      	mov	r1, r2
 8008e12:	2200      	movs	r2, #0
 8008e14:	602a      	str	r2, [r5, #0]
 8008e16:	461a      	mov	r2, r3
 8008e18:	f7f9 fcc1 	bl	800279e <_lseek>
 8008e1c:	1c43      	adds	r3, r0, #1
 8008e1e:	d102      	bne.n	8008e26 <_lseek_r+0x1e>
 8008e20:	682b      	ldr	r3, [r5, #0]
 8008e22:	b103      	cbz	r3, 8008e26 <_lseek_r+0x1e>
 8008e24:	6023      	str	r3, [r4, #0]
 8008e26:	bd38      	pop	{r3, r4, r5, pc}
 8008e28:	200005cc 	.word	0x200005cc

08008e2c <_read_r>:
 8008e2c:	b538      	push	{r3, r4, r5, lr}
 8008e2e:	4d07      	ldr	r5, [pc, #28]	@ (8008e4c <_read_r+0x20>)
 8008e30:	4604      	mov	r4, r0
 8008e32:	4608      	mov	r0, r1
 8008e34:	4611      	mov	r1, r2
 8008e36:	2200      	movs	r2, #0
 8008e38:	602a      	str	r2, [r5, #0]
 8008e3a:	461a      	mov	r2, r3
 8008e3c:	f7f9 fc4f 	bl	80026de <_read>
 8008e40:	1c43      	adds	r3, r0, #1
 8008e42:	d102      	bne.n	8008e4a <_read_r+0x1e>
 8008e44:	682b      	ldr	r3, [r5, #0]
 8008e46:	b103      	cbz	r3, 8008e4a <_read_r+0x1e>
 8008e48:	6023      	str	r3, [r4, #0]
 8008e4a:	bd38      	pop	{r3, r4, r5, pc}
 8008e4c:	200005cc 	.word	0x200005cc

08008e50 <_write_r>:
 8008e50:	b538      	push	{r3, r4, r5, lr}
 8008e52:	4d07      	ldr	r5, [pc, #28]	@ (8008e70 <_write_r+0x20>)
 8008e54:	4604      	mov	r4, r0
 8008e56:	4608      	mov	r0, r1
 8008e58:	4611      	mov	r1, r2
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	602a      	str	r2, [r5, #0]
 8008e5e:	461a      	mov	r2, r3
 8008e60:	f7f9 fc5a 	bl	8002718 <_write>
 8008e64:	1c43      	adds	r3, r0, #1
 8008e66:	d102      	bne.n	8008e6e <_write_r+0x1e>
 8008e68:	682b      	ldr	r3, [r5, #0]
 8008e6a:	b103      	cbz	r3, 8008e6e <_write_r+0x1e>
 8008e6c:	6023      	str	r3, [r4, #0]
 8008e6e:	bd38      	pop	{r3, r4, r5, pc}
 8008e70:	200005cc 	.word	0x200005cc

08008e74 <__errno>:
 8008e74:	4b01      	ldr	r3, [pc, #4]	@ (8008e7c <__errno+0x8>)
 8008e76:	6818      	ldr	r0, [r3, #0]
 8008e78:	4770      	bx	lr
 8008e7a:	bf00      	nop
 8008e7c:	200001cc 	.word	0x200001cc

08008e80 <__libc_init_array>:
 8008e80:	b570      	push	{r4, r5, r6, lr}
 8008e82:	4d0d      	ldr	r5, [pc, #52]	@ (8008eb8 <__libc_init_array+0x38>)
 8008e84:	4c0d      	ldr	r4, [pc, #52]	@ (8008ebc <__libc_init_array+0x3c>)
 8008e86:	1b64      	subs	r4, r4, r5
 8008e88:	10a4      	asrs	r4, r4, #2
 8008e8a:	2600      	movs	r6, #0
 8008e8c:	42a6      	cmp	r6, r4
 8008e8e:	d109      	bne.n	8008ea4 <__libc_init_array+0x24>
 8008e90:	4d0b      	ldr	r5, [pc, #44]	@ (8008ec0 <__libc_init_array+0x40>)
 8008e92:	4c0c      	ldr	r4, [pc, #48]	@ (8008ec4 <__libc_init_array+0x44>)
 8008e94:	f002 fcda 	bl	800b84c <_init>
 8008e98:	1b64      	subs	r4, r4, r5
 8008e9a:	10a4      	asrs	r4, r4, #2
 8008e9c:	2600      	movs	r6, #0
 8008e9e:	42a6      	cmp	r6, r4
 8008ea0:	d105      	bne.n	8008eae <__libc_init_array+0x2e>
 8008ea2:	bd70      	pop	{r4, r5, r6, pc}
 8008ea4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ea8:	4798      	blx	r3
 8008eaa:	3601      	adds	r6, #1
 8008eac:	e7ee      	b.n	8008e8c <__libc_init_array+0xc>
 8008eae:	f855 3b04 	ldr.w	r3, [r5], #4
 8008eb2:	4798      	blx	r3
 8008eb4:	3601      	adds	r6, #1
 8008eb6:	e7f2      	b.n	8008e9e <__libc_init_array+0x1e>
 8008eb8:	0800bd0c 	.word	0x0800bd0c
 8008ebc:	0800bd0c 	.word	0x0800bd0c
 8008ec0:	0800bd0c 	.word	0x0800bd0c
 8008ec4:	0800bd10 	.word	0x0800bd10

08008ec8 <__retarget_lock_init_recursive>:
 8008ec8:	4770      	bx	lr

08008eca <__retarget_lock_acquire_recursive>:
 8008eca:	4770      	bx	lr

08008ecc <__retarget_lock_release_recursive>:
 8008ecc:	4770      	bx	lr

08008ece <memcpy>:
 8008ece:	440a      	add	r2, r1
 8008ed0:	4291      	cmp	r1, r2
 8008ed2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ed6:	d100      	bne.n	8008eda <memcpy+0xc>
 8008ed8:	4770      	bx	lr
 8008eda:	b510      	push	{r4, lr}
 8008edc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ee0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ee4:	4291      	cmp	r1, r2
 8008ee6:	d1f9      	bne.n	8008edc <memcpy+0xe>
 8008ee8:	bd10      	pop	{r4, pc}
 8008eea:	0000      	movs	r0, r0
 8008eec:	0000      	movs	r0, r0
	...

08008ef0 <nan>:
 8008ef0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008ef8 <nan+0x8>
 8008ef4:	4770      	bx	lr
 8008ef6:	bf00      	nop
 8008ef8:	00000000 	.word	0x00000000
 8008efc:	7ff80000 	.word	0x7ff80000

08008f00 <quorem>:
 8008f00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f04:	6903      	ldr	r3, [r0, #16]
 8008f06:	690c      	ldr	r4, [r1, #16]
 8008f08:	42a3      	cmp	r3, r4
 8008f0a:	4607      	mov	r7, r0
 8008f0c:	db7e      	blt.n	800900c <quorem+0x10c>
 8008f0e:	3c01      	subs	r4, #1
 8008f10:	f101 0814 	add.w	r8, r1, #20
 8008f14:	00a3      	lsls	r3, r4, #2
 8008f16:	f100 0514 	add.w	r5, r0, #20
 8008f1a:	9300      	str	r3, [sp, #0]
 8008f1c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f20:	9301      	str	r3, [sp, #4]
 8008f22:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008f26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f2a:	3301      	adds	r3, #1
 8008f2c:	429a      	cmp	r2, r3
 8008f2e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008f32:	fbb2 f6f3 	udiv	r6, r2, r3
 8008f36:	d32e      	bcc.n	8008f96 <quorem+0x96>
 8008f38:	f04f 0a00 	mov.w	sl, #0
 8008f3c:	46c4      	mov	ip, r8
 8008f3e:	46ae      	mov	lr, r5
 8008f40:	46d3      	mov	fp, sl
 8008f42:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008f46:	b298      	uxth	r0, r3
 8008f48:	fb06 a000 	mla	r0, r6, r0, sl
 8008f4c:	0c02      	lsrs	r2, r0, #16
 8008f4e:	0c1b      	lsrs	r3, r3, #16
 8008f50:	fb06 2303 	mla	r3, r6, r3, r2
 8008f54:	f8de 2000 	ldr.w	r2, [lr]
 8008f58:	b280      	uxth	r0, r0
 8008f5a:	b292      	uxth	r2, r2
 8008f5c:	1a12      	subs	r2, r2, r0
 8008f5e:	445a      	add	r2, fp
 8008f60:	f8de 0000 	ldr.w	r0, [lr]
 8008f64:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f68:	b29b      	uxth	r3, r3
 8008f6a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008f6e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008f72:	b292      	uxth	r2, r2
 8008f74:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008f78:	45e1      	cmp	r9, ip
 8008f7a:	f84e 2b04 	str.w	r2, [lr], #4
 8008f7e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008f82:	d2de      	bcs.n	8008f42 <quorem+0x42>
 8008f84:	9b00      	ldr	r3, [sp, #0]
 8008f86:	58eb      	ldr	r3, [r5, r3]
 8008f88:	b92b      	cbnz	r3, 8008f96 <quorem+0x96>
 8008f8a:	9b01      	ldr	r3, [sp, #4]
 8008f8c:	3b04      	subs	r3, #4
 8008f8e:	429d      	cmp	r5, r3
 8008f90:	461a      	mov	r2, r3
 8008f92:	d32f      	bcc.n	8008ff4 <quorem+0xf4>
 8008f94:	613c      	str	r4, [r7, #16]
 8008f96:	4638      	mov	r0, r7
 8008f98:	f001 fd12 	bl	800a9c0 <__mcmp>
 8008f9c:	2800      	cmp	r0, #0
 8008f9e:	db25      	blt.n	8008fec <quorem+0xec>
 8008fa0:	4629      	mov	r1, r5
 8008fa2:	2000      	movs	r0, #0
 8008fa4:	f858 2b04 	ldr.w	r2, [r8], #4
 8008fa8:	f8d1 c000 	ldr.w	ip, [r1]
 8008fac:	fa1f fe82 	uxth.w	lr, r2
 8008fb0:	fa1f f38c 	uxth.w	r3, ip
 8008fb4:	eba3 030e 	sub.w	r3, r3, lr
 8008fb8:	4403      	add	r3, r0
 8008fba:	0c12      	lsrs	r2, r2, #16
 8008fbc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008fc0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008fc4:	b29b      	uxth	r3, r3
 8008fc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008fca:	45c1      	cmp	r9, r8
 8008fcc:	f841 3b04 	str.w	r3, [r1], #4
 8008fd0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008fd4:	d2e6      	bcs.n	8008fa4 <quorem+0xa4>
 8008fd6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008fda:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008fde:	b922      	cbnz	r2, 8008fea <quorem+0xea>
 8008fe0:	3b04      	subs	r3, #4
 8008fe2:	429d      	cmp	r5, r3
 8008fe4:	461a      	mov	r2, r3
 8008fe6:	d30b      	bcc.n	8009000 <quorem+0x100>
 8008fe8:	613c      	str	r4, [r7, #16]
 8008fea:	3601      	adds	r6, #1
 8008fec:	4630      	mov	r0, r6
 8008fee:	b003      	add	sp, #12
 8008ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ff4:	6812      	ldr	r2, [r2, #0]
 8008ff6:	3b04      	subs	r3, #4
 8008ff8:	2a00      	cmp	r2, #0
 8008ffa:	d1cb      	bne.n	8008f94 <quorem+0x94>
 8008ffc:	3c01      	subs	r4, #1
 8008ffe:	e7c6      	b.n	8008f8e <quorem+0x8e>
 8009000:	6812      	ldr	r2, [r2, #0]
 8009002:	3b04      	subs	r3, #4
 8009004:	2a00      	cmp	r2, #0
 8009006:	d1ef      	bne.n	8008fe8 <quorem+0xe8>
 8009008:	3c01      	subs	r4, #1
 800900a:	e7ea      	b.n	8008fe2 <quorem+0xe2>
 800900c:	2000      	movs	r0, #0
 800900e:	e7ee      	b.n	8008fee <quorem+0xee>

08009010 <_dtoa_r>:
 8009010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009014:	69c7      	ldr	r7, [r0, #28]
 8009016:	b097      	sub	sp, #92	@ 0x5c
 8009018:	ed8d 0b04 	vstr	d0, [sp, #16]
 800901c:	ec55 4b10 	vmov	r4, r5, d0
 8009020:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009022:	9107      	str	r1, [sp, #28]
 8009024:	4681      	mov	r9, r0
 8009026:	920c      	str	r2, [sp, #48]	@ 0x30
 8009028:	9311      	str	r3, [sp, #68]	@ 0x44
 800902a:	b97f      	cbnz	r7, 800904c <_dtoa_r+0x3c>
 800902c:	2010      	movs	r0, #16
 800902e:	f001 f943 	bl	800a2b8 <malloc>
 8009032:	4602      	mov	r2, r0
 8009034:	f8c9 001c 	str.w	r0, [r9, #28]
 8009038:	b920      	cbnz	r0, 8009044 <_dtoa_r+0x34>
 800903a:	4ba9      	ldr	r3, [pc, #676]	@ (80092e0 <_dtoa_r+0x2d0>)
 800903c:	21ef      	movs	r1, #239	@ 0xef
 800903e:	48a9      	ldr	r0, [pc, #676]	@ (80092e4 <_dtoa_r+0x2d4>)
 8009040:	f002 f8e6 	bl	800b210 <__assert_func>
 8009044:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009048:	6007      	str	r7, [r0, #0]
 800904a:	60c7      	str	r7, [r0, #12]
 800904c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009050:	6819      	ldr	r1, [r3, #0]
 8009052:	b159      	cbz	r1, 800906c <_dtoa_r+0x5c>
 8009054:	685a      	ldr	r2, [r3, #4]
 8009056:	604a      	str	r2, [r1, #4]
 8009058:	2301      	movs	r3, #1
 800905a:	4093      	lsls	r3, r2
 800905c:	608b      	str	r3, [r1, #8]
 800905e:	4648      	mov	r0, r9
 8009060:	f001 fa32 	bl	800a4c8 <_Bfree>
 8009064:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009068:	2200      	movs	r2, #0
 800906a:	601a      	str	r2, [r3, #0]
 800906c:	1e2b      	subs	r3, r5, #0
 800906e:	bfb9      	ittee	lt
 8009070:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009074:	9305      	strlt	r3, [sp, #20]
 8009076:	2300      	movge	r3, #0
 8009078:	6033      	strge	r3, [r6, #0]
 800907a:	9f05      	ldr	r7, [sp, #20]
 800907c:	4b9a      	ldr	r3, [pc, #616]	@ (80092e8 <_dtoa_r+0x2d8>)
 800907e:	bfbc      	itt	lt
 8009080:	2201      	movlt	r2, #1
 8009082:	6032      	strlt	r2, [r6, #0]
 8009084:	43bb      	bics	r3, r7
 8009086:	d112      	bne.n	80090ae <_dtoa_r+0x9e>
 8009088:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800908a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800908e:	6013      	str	r3, [r2, #0]
 8009090:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009094:	4323      	orrs	r3, r4
 8009096:	f000 855a 	beq.w	8009b4e <_dtoa_r+0xb3e>
 800909a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800909c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80092fc <_dtoa_r+0x2ec>
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	f000 855c 	beq.w	8009b5e <_dtoa_r+0xb4e>
 80090a6:	f10a 0303 	add.w	r3, sl, #3
 80090aa:	f000 bd56 	b.w	8009b5a <_dtoa_r+0xb4a>
 80090ae:	ed9d 7b04 	vldr	d7, [sp, #16]
 80090b2:	2200      	movs	r2, #0
 80090b4:	ec51 0b17 	vmov	r0, r1, d7
 80090b8:	2300      	movs	r3, #0
 80090ba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80090be:	f7f7 fd23 	bl	8000b08 <__aeabi_dcmpeq>
 80090c2:	4680      	mov	r8, r0
 80090c4:	b158      	cbz	r0, 80090de <_dtoa_r+0xce>
 80090c6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80090c8:	2301      	movs	r3, #1
 80090ca:	6013      	str	r3, [r2, #0]
 80090cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80090ce:	b113      	cbz	r3, 80090d6 <_dtoa_r+0xc6>
 80090d0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80090d2:	4b86      	ldr	r3, [pc, #536]	@ (80092ec <_dtoa_r+0x2dc>)
 80090d4:	6013      	str	r3, [r2, #0]
 80090d6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009300 <_dtoa_r+0x2f0>
 80090da:	f000 bd40 	b.w	8009b5e <_dtoa_r+0xb4e>
 80090de:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80090e2:	aa14      	add	r2, sp, #80	@ 0x50
 80090e4:	a915      	add	r1, sp, #84	@ 0x54
 80090e6:	4648      	mov	r0, r9
 80090e8:	f001 fd8a 	bl	800ac00 <__d2b>
 80090ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80090f0:	9002      	str	r0, [sp, #8]
 80090f2:	2e00      	cmp	r6, #0
 80090f4:	d078      	beq.n	80091e8 <_dtoa_r+0x1d8>
 80090f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80090f8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80090fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009100:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009104:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009108:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800910c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009110:	4619      	mov	r1, r3
 8009112:	2200      	movs	r2, #0
 8009114:	4b76      	ldr	r3, [pc, #472]	@ (80092f0 <_dtoa_r+0x2e0>)
 8009116:	f7f7 f8d7 	bl	80002c8 <__aeabi_dsub>
 800911a:	a36b      	add	r3, pc, #428	@ (adr r3, 80092c8 <_dtoa_r+0x2b8>)
 800911c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009120:	f7f7 fa8a 	bl	8000638 <__aeabi_dmul>
 8009124:	a36a      	add	r3, pc, #424	@ (adr r3, 80092d0 <_dtoa_r+0x2c0>)
 8009126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800912a:	f7f7 f8cf 	bl	80002cc <__adddf3>
 800912e:	4604      	mov	r4, r0
 8009130:	4630      	mov	r0, r6
 8009132:	460d      	mov	r5, r1
 8009134:	f7f7 fa16 	bl	8000564 <__aeabi_i2d>
 8009138:	a367      	add	r3, pc, #412	@ (adr r3, 80092d8 <_dtoa_r+0x2c8>)
 800913a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800913e:	f7f7 fa7b 	bl	8000638 <__aeabi_dmul>
 8009142:	4602      	mov	r2, r0
 8009144:	460b      	mov	r3, r1
 8009146:	4620      	mov	r0, r4
 8009148:	4629      	mov	r1, r5
 800914a:	f7f7 f8bf 	bl	80002cc <__adddf3>
 800914e:	4604      	mov	r4, r0
 8009150:	460d      	mov	r5, r1
 8009152:	f7f7 fd21 	bl	8000b98 <__aeabi_d2iz>
 8009156:	2200      	movs	r2, #0
 8009158:	4607      	mov	r7, r0
 800915a:	2300      	movs	r3, #0
 800915c:	4620      	mov	r0, r4
 800915e:	4629      	mov	r1, r5
 8009160:	f7f7 fcdc 	bl	8000b1c <__aeabi_dcmplt>
 8009164:	b140      	cbz	r0, 8009178 <_dtoa_r+0x168>
 8009166:	4638      	mov	r0, r7
 8009168:	f7f7 f9fc 	bl	8000564 <__aeabi_i2d>
 800916c:	4622      	mov	r2, r4
 800916e:	462b      	mov	r3, r5
 8009170:	f7f7 fcca 	bl	8000b08 <__aeabi_dcmpeq>
 8009174:	b900      	cbnz	r0, 8009178 <_dtoa_r+0x168>
 8009176:	3f01      	subs	r7, #1
 8009178:	2f16      	cmp	r7, #22
 800917a:	d852      	bhi.n	8009222 <_dtoa_r+0x212>
 800917c:	4b5d      	ldr	r3, [pc, #372]	@ (80092f4 <_dtoa_r+0x2e4>)
 800917e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009186:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800918a:	f7f7 fcc7 	bl	8000b1c <__aeabi_dcmplt>
 800918e:	2800      	cmp	r0, #0
 8009190:	d049      	beq.n	8009226 <_dtoa_r+0x216>
 8009192:	3f01      	subs	r7, #1
 8009194:	2300      	movs	r3, #0
 8009196:	9310      	str	r3, [sp, #64]	@ 0x40
 8009198:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800919a:	1b9b      	subs	r3, r3, r6
 800919c:	1e5a      	subs	r2, r3, #1
 800919e:	bf45      	ittet	mi
 80091a0:	f1c3 0301 	rsbmi	r3, r3, #1
 80091a4:	9300      	strmi	r3, [sp, #0]
 80091a6:	2300      	movpl	r3, #0
 80091a8:	2300      	movmi	r3, #0
 80091aa:	9206      	str	r2, [sp, #24]
 80091ac:	bf54      	ite	pl
 80091ae:	9300      	strpl	r3, [sp, #0]
 80091b0:	9306      	strmi	r3, [sp, #24]
 80091b2:	2f00      	cmp	r7, #0
 80091b4:	db39      	blt.n	800922a <_dtoa_r+0x21a>
 80091b6:	9b06      	ldr	r3, [sp, #24]
 80091b8:	970d      	str	r7, [sp, #52]	@ 0x34
 80091ba:	443b      	add	r3, r7
 80091bc:	9306      	str	r3, [sp, #24]
 80091be:	2300      	movs	r3, #0
 80091c0:	9308      	str	r3, [sp, #32]
 80091c2:	9b07      	ldr	r3, [sp, #28]
 80091c4:	2b09      	cmp	r3, #9
 80091c6:	d863      	bhi.n	8009290 <_dtoa_r+0x280>
 80091c8:	2b05      	cmp	r3, #5
 80091ca:	bfc4      	itt	gt
 80091cc:	3b04      	subgt	r3, #4
 80091ce:	9307      	strgt	r3, [sp, #28]
 80091d0:	9b07      	ldr	r3, [sp, #28]
 80091d2:	f1a3 0302 	sub.w	r3, r3, #2
 80091d6:	bfcc      	ite	gt
 80091d8:	2400      	movgt	r4, #0
 80091da:	2401      	movle	r4, #1
 80091dc:	2b03      	cmp	r3, #3
 80091de:	d863      	bhi.n	80092a8 <_dtoa_r+0x298>
 80091e0:	e8df f003 	tbb	[pc, r3]
 80091e4:	2b375452 	.word	0x2b375452
 80091e8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80091ec:	441e      	add	r6, r3
 80091ee:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80091f2:	2b20      	cmp	r3, #32
 80091f4:	bfc1      	itttt	gt
 80091f6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80091fa:	409f      	lslgt	r7, r3
 80091fc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009200:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009204:	bfd6      	itet	le
 8009206:	f1c3 0320 	rsble	r3, r3, #32
 800920a:	ea47 0003 	orrgt.w	r0, r7, r3
 800920e:	fa04 f003 	lslle.w	r0, r4, r3
 8009212:	f7f7 f997 	bl	8000544 <__aeabi_ui2d>
 8009216:	2201      	movs	r2, #1
 8009218:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800921c:	3e01      	subs	r6, #1
 800921e:	9212      	str	r2, [sp, #72]	@ 0x48
 8009220:	e776      	b.n	8009110 <_dtoa_r+0x100>
 8009222:	2301      	movs	r3, #1
 8009224:	e7b7      	b.n	8009196 <_dtoa_r+0x186>
 8009226:	9010      	str	r0, [sp, #64]	@ 0x40
 8009228:	e7b6      	b.n	8009198 <_dtoa_r+0x188>
 800922a:	9b00      	ldr	r3, [sp, #0]
 800922c:	1bdb      	subs	r3, r3, r7
 800922e:	9300      	str	r3, [sp, #0]
 8009230:	427b      	negs	r3, r7
 8009232:	9308      	str	r3, [sp, #32]
 8009234:	2300      	movs	r3, #0
 8009236:	930d      	str	r3, [sp, #52]	@ 0x34
 8009238:	e7c3      	b.n	80091c2 <_dtoa_r+0x1b2>
 800923a:	2301      	movs	r3, #1
 800923c:	9309      	str	r3, [sp, #36]	@ 0x24
 800923e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009240:	eb07 0b03 	add.w	fp, r7, r3
 8009244:	f10b 0301 	add.w	r3, fp, #1
 8009248:	2b01      	cmp	r3, #1
 800924a:	9303      	str	r3, [sp, #12]
 800924c:	bfb8      	it	lt
 800924e:	2301      	movlt	r3, #1
 8009250:	e006      	b.n	8009260 <_dtoa_r+0x250>
 8009252:	2301      	movs	r3, #1
 8009254:	9309      	str	r3, [sp, #36]	@ 0x24
 8009256:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009258:	2b00      	cmp	r3, #0
 800925a:	dd28      	ble.n	80092ae <_dtoa_r+0x29e>
 800925c:	469b      	mov	fp, r3
 800925e:	9303      	str	r3, [sp, #12]
 8009260:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009264:	2100      	movs	r1, #0
 8009266:	2204      	movs	r2, #4
 8009268:	f102 0514 	add.w	r5, r2, #20
 800926c:	429d      	cmp	r5, r3
 800926e:	d926      	bls.n	80092be <_dtoa_r+0x2ae>
 8009270:	6041      	str	r1, [r0, #4]
 8009272:	4648      	mov	r0, r9
 8009274:	f001 f8e8 	bl	800a448 <_Balloc>
 8009278:	4682      	mov	sl, r0
 800927a:	2800      	cmp	r0, #0
 800927c:	d142      	bne.n	8009304 <_dtoa_r+0x2f4>
 800927e:	4b1e      	ldr	r3, [pc, #120]	@ (80092f8 <_dtoa_r+0x2e8>)
 8009280:	4602      	mov	r2, r0
 8009282:	f240 11af 	movw	r1, #431	@ 0x1af
 8009286:	e6da      	b.n	800903e <_dtoa_r+0x2e>
 8009288:	2300      	movs	r3, #0
 800928a:	e7e3      	b.n	8009254 <_dtoa_r+0x244>
 800928c:	2300      	movs	r3, #0
 800928e:	e7d5      	b.n	800923c <_dtoa_r+0x22c>
 8009290:	2401      	movs	r4, #1
 8009292:	2300      	movs	r3, #0
 8009294:	9307      	str	r3, [sp, #28]
 8009296:	9409      	str	r4, [sp, #36]	@ 0x24
 8009298:	f04f 3bff 	mov.w	fp, #4294967295
 800929c:	2200      	movs	r2, #0
 800929e:	f8cd b00c 	str.w	fp, [sp, #12]
 80092a2:	2312      	movs	r3, #18
 80092a4:	920c      	str	r2, [sp, #48]	@ 0x30
 80092a6:	e7db      	b.n	8009260 <_dtoa_r+0x250>
 80092a8:	2301      	movs	r3, #1
 80092aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80092ac:	e7f4      	b.n	8009298 <_dtoa_r+0x288>
 80092ae:	f04f 0b01 	mov.w	fp, #1
 80092b2:	f8cd b00c 	str.w	fp, [sp, #12]
 80092b6:	465b      	mov	r3, fp
 80092b8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80092bc:	e7d0      	b.n	8009260 <_dtoa_r+0x250>
 80092be:	3101      	adds	r1, #1
 80092c0:	0052      	lsls	r2, r2, #1
 80092c2:	e7d1      	b.n	8009268 <_dtoa_r+0x258>
 80092c4:	f3af 8000 	nop.w
 80092c8:	636f4361 	.word	0x636f4361
 80092cc:	3fd287a7 	.word	0x3fd287a7
 80092d0:	8b60c8b3 	.word	0x8b60c8b3
 80092d4:	3fc68a28 	.word	0x3fc68a28
 80092d8:	509f79fb 	.word	0x509f79fb
 80092dc:	3fd34413 	.word	0x3fd34413
 80092e0:	0800b927 	.word	0x0800b927
 80092e4:	0800b93e 	.word	0x0800b93e
 80092e8:	7ff00000 	.word	0x7ff00000
 80092ec:	0800b8ef 	.word	0x0800b8ef
 80092f0:	3ff80000 	.word	0x3ff80000
 80092f4:	0800bb38 	.word	0x0800bb38
 80092f8:	0800b996 	.word	0x0800b996
 80092fc:	0800b923 	.word	0x0800b923
 8009300:	0800b8ee 	.word	0x0800b8ee
 8009304:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009308:	6018      	str	r0, [r3, #0]
 800930a:	9b03      	ldr	r3, [sp, #12]
 800930c:	2b0e      	cmp	r3, #14
 800930e:	f200 80a1 	bhi.w	8009454 <_dtoa_r+0x444>
 8009312:	2c00      	cmp	r4, #0
 8009314:	f000 809e 	beq.w	8009454 <_dtoa_r+0x444>
 8009318:	2f00      	cmp	r7, #0
 800931a:	dd33      	ble.n	8009384 <_dtoa_r+0x374>
 800931c:	4b9c      	ldr	r3, [pc, #624]	@ (8009590 <_dtoa_r+0x580>)
 800931e:	f007 020f 	and.w	r2, r7, #15
 8009322:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009326:	ed93 7b00 	vldr	d7, [r3]
 800932a:	05f8      	lsls	r0, r7, #23
 800932c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009330:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009334:	d516      	bpl.n	8009364 <_dtoa_r+0x354>
 8009336:	4b97      	ldr	r3, [pc, #604]	@ (8009594 <_dtoa_r+0x584>)
 8009338:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800933c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009340:	f7f7 faa4 	bl	800088c <__aeabi_ddiv>
 8009344:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009348:	f004 040f 	and.w	r4, r4, #15
 800934c:	2603      	movs	r6, #3
 800934e:	4d91      	ldr	r5, [pc, #580]	@ (8009594 <_dtoa_r+0x584>)
 8009350:	b954      	cbnz	r4, 8009368 <_dtoa_r+0x358>
 8009352:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009356:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800935a:	f7f7 fa97 	bl	800088c <__aeabi_ddiv>
 800935e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009362:	e028      	b.n	80093b6 <_dtoa_r+0x3a6>
 8009364:	2602      	movs	r6, #2
 8009366:	e7f2      	b.n	800934e <_dtoa_r+0x33e>
 8009368:	07e1      	lsls	r1, r4, #31
 800936a:	d508      	bpl.n	800937e <_dtoa_r+0x36e>
 800936c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009370:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009374:	f7f7 f960 	bl	8000638 <__aeabi_dmul>
 8009378:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800937c:	3601      	adds	r6, #1
 800937e:	1064      	asrs	r4, r4, #1
 8009380:	3508      	adds	r5, #8
 8009382:	e7e5      	b.n	8009350 <_dtoa_r+0x340>
 8009384:	f000 80af 	beq.w	80094e6 <_dtoa_r+0x4d6>
 8009388:	427c      	negs	r4, r7
 800938a:	4b81      	ldr	r3, [pc, #516]	@ (8009590 <_dtoa_r+0x580>)
 800938c:	4d81      	ldr	r5, [pc, #516]	@ (8009594 <_dtoa_r+0x584>)
 800938e:	f004 020f 	and.w	r2, r4, #15
 8009392:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800939a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800939e:	f7f7 f94b 	bl	8000638 <__aeabi_dmul>
 80093a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80093a6:	1124      	asrs	r4, r4, #4
 80093a8:	2300      	movs	r3, #0
 80093aa:	2602      	movs	r6, #2
 80093ac:	2c00      	cmp	r4, #0
 80093ae:	f040 808f 	bne.w	80094d0 <_dtoa_r+0x4c0>
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d1d3      	bne.n	800935e <_dtoa_r+0x34e>
 80093b6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80093b8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	f000 8094 	beq.w	80094ea <_dtoa_r+0x4da>
 80093c2:	4b75      	ldr	r3, [pc, #468]	@ (8009598 <_dtoa_r+0x588>)
 80093c4:	2200      	movs	r2, #0
 80093c6:	4620      	mov	r0, r4
 80093c8:	4629      	mov	r1, r5
 80093ca:	f7f7 fba7 	bl	8000b1c <__aeabi_dcmplt>
 80093ce:	2800      	cmp	r0, #0
 80093d0:	f000 808b 	beq.w	80094ea <_dtoa_r+0x4da>
 80093d4:	9b03      	ldr	r3, [sp, #12]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	f000 8087 	beq.w	80094ea <_dtoa_r+0x4da>
 80093dc:	f1bb 0f00 	cmp.w	fp, #0
 80093e0:	dd34      	ble.n	800944c <_dtoa_r+0x43c>
 80093e2:	4620      	mov	r0, r4
 80093e4:	4b6d      	ldr	r3, [pc, #436]	@ (800959c <_dtoa_r+0x58c>)
 80093e6:	2200      	movs	r2, #0
 80093e8:	4629      	mov	r1, r5
 80093ea:	f7f7 f925 	bl	8000638 <__aeabi_dmul>
 80093ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80093f2:	f107 38ff 	add.w	r8, r7, #4294967295
 80093f6:	3601      	adds	r6, #1
 80093f8:	465c      	mov	r4, fp
 80093fa:	4630      	mov	r0, r6
 80093fc:	f7f7 f8b2 	bl	8000564 <__aeabi_i2d>
 8009400:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009404:	f7f7 f918 	bl	8000638 <__aeabi_dmul>
 8009408:	4b65      	ldr	r3, [pc, #404]	@ (80095a0 <_dtoa_r+0x590>)
 800940a:	2200      	movs	r2, #0
 800940c:	f7f6 ff5e 	bl	80002cc <__adddf3>
 8009410:	4605      	mov	r5, r0
 8009412:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009416:	2c00      	cmp	r4, #0
 8009418:	d16a      	bne.n	80094f0 <_dtoa_r+0x4e0>
 800941a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800941e:	4b61      	ldr	r3, [pc, #388]	@ (80095a4 <_dtoa_r+0x594>)
 8009420:	2200      	movs	r2, #0
 8009422:	f7f6 ff51 	bl	80002c8 <__aeabi_dsub>
 8009426:	4602      	mov	r2, r0
 8009428:	460b      	mov	r3, r1
 800942a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800942e:	462a      	mov	r2, r5
 8009430:	4633      	mov	r3, r6
 8009432:	f7f7 fb91 	bl	8000b58 <__aeabi_dcmpgt>
 8009436:	2800      	cmp	r0, #0
 8009438:	f040 8298 	bne.w	800996c <_dtoa_r+0x95c>
 800943c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009440:	462a      	mov	r2, r5
 8009442:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009446:	f7f7 fb69 	bl	8000b1c <__aeabi_dcmplt>
 800944a:	bb38      	cbnz	r0, 800949c <_dtoa_r+0x48c>
 800944c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009450:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009454:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009456:	2b00      	cmp	r3, #0
 8009458:	f2c0 8157 	blt.w	800970a <_dtoa_r+0x6fa>
 800945c:	2f0e      	cmp	r7, #14
 800945e:	f300 8154 	bgt.w	800970a <_dtoa_r+0x6fa>
 8009462:	4b4b      	ldr	r3, [pc, #300]	@ (8009590 <_dtoa_r+0x580>)
 8009464:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009468:	ed93 7b00 	vldr	d7, [r3]
 800946c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800946e:	2b00      	cmp	r3, #0
 8009470:	ed8d 7b00 	vstr	d7, [sp]
 8009474:	f280 80e5 	bge.w	8009642 <_dtoa_r+0x632>
 8009478:	9b03      	ldr	r3, [sp, #12]
 800947a:	2b00      	cmp	r3, #0
 800947c:	f300 80e1 	bgt.w	8009642 <_dtoa_r+0x632>
 8009480:	d10c      	bne.n	800949c <_dtoa_r+0x48c>
 8009482:	4b48      	ldr	r3, [pc, #288]	@ (80095a4 <_dtoa_r+0x594>)
 8009484:	2200      	movs	r2, #0
 8009486:	ec51 0b17 	vmov	r0, r1, d7
 800948a:	f7f7 f8d5 	bl	8000638 <__aeabi_dmul>
 800948e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009492:	f7f7 fb57 	bl	8000b44 <__aeabi_dcmpge>
 8009496:	2800      	cmp	r0, #0
 8009498:	f000 8266 	beq.w	8009968 <_dtoa_r+0x958>
 800949c:	2400      	movs	r4, #0
 800949e:	4625      	mov	r5, r4
 80094a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80094a2:	4656      	mov	r6, sl
 80094a4:	ea6f 0803 	mvn.w	r8, r3
 80094a8:	2700      	movs	r7, #0
 80094aa:	4621      	mov	r1, r4
 80094ac:	4648      	mov	r0, r9
 80094ae:	f001 f80b 	bl	800a4c8 <_Bfree>
 80094b2:	2d00      	cmp	r5, #0
 80094b4:	f000 80bd 	beq.w	8009632 <_dtoa_r+0x622>
 80094b8:	b12f      	cbz	r7, 80094c6 <_dtoa_r+0x4b6>
 80094ba:	42af      	cmp	r7, r5
 80094bc:	d003      	beq.n	80094c6 <_dtoa_r+0x4b6>
 80094be:	4639      	mov	r1, r7
 80094c0:	4648      	mov	r0, r9
 80094c2:	f001 f801 	bl	800a4c8 <_Bfree>
 80094c6:	4629      	mov	r1, r5
 80094c8:	4648      	mov	r0, r9
 80094ca:	f000 fffd 	bl	800a4c8 <_Bfree>
 80094ce:	e0b0      	b.n	8009632 <_dtoa_r+0x622>
 80094d0:	07e2      	lsls	r2, r4, #31
 80094d2:	d505      	bpl.n	80094e0 <_dtoa_r+0x4d0>
 80094d4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80094d8:	f7f7 f8ae 	bl	8000638 <__aeabi_dmul>
 80094dc:	3601      	adds	r6, #1
 80094de:	2301      	movs	r3, #1
 80094e0:	1064      	asrs	r4, r4, #1
 80094e2:	3508      	adds	r5, #8
 80094e4:	e762      	b.n	80093ac <_dtoa_r+0x39c>
 80094e6:	2602      	movs	r6, #2
 80094e8:	e765      	b.n	80093b6 <_dtoa_r+0x3a6>
 80094ea:	9c03      	ldr	r4, [sp, #12]
 80094ec:	46b8      	mov	r8, r7
 80094ee:	e784      	b.n	80093fa <_dtoa_r+0x3ea>
 80094f0:	4b27      	ldr	r3, [pc, #156]	@ (8009590 <_dtoa_r+0x580>)
 80094f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80094f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80094f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80094fc:	4454      	add	r4, sl
 80094fe:	2900      	cmp	r1, #0
 8009500:	d054      	beq.n	80095ac <_dtoa_r+0x59c>
 8009502:	4929      	ldr	r1, [pc, #164]	@ (80095a8 <_dtoa_r+0x598>)
 8009504:	2000      	movs	r0, #0
 8009506:	f7f7 f9c1 	bl	800088c <__aeabi_ddiv>
 800950a:	4633      	mov	r3, r6
 800950c:	462a      	mov	r2, r5
 800950e:	f7f6 fedb 	bl	80002c8 <__aeabi_dsub>
 8009512:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009516:	4656      	mov	r6, sl
 8009518:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800951c:	f7f7 fb3c 	bl	8000b98 <__aeabi_d2iz>
 8009520:	4605      	mov	r5, r0
 8009522:	f7f7 f81f 	bl	8000564 <__aeabi_i2d>
 8009526:	4602      	mov	r2, r0
 8009528:	460b      	mov	r3, r1
 800952a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800952e:	f7f6 fecb 	bl	80002c8 <__aeabi_dsub>
 8009532:	3530      	adds	r5, #48	@ 0x30
 8009534:	4602      	mov	r2, r0
 8009536:	460b      	mov	r3, r1
 8009538:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800953c:	f806 5b01 	strb.w	r5, [r6], #1
 8009540:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009544:	f7f7 faea 	bl	8000b1c <__aeabi_dcmplt>
 8009548:	2800      	cmp	r0, #0
 800954a:	d172      	bne.n	8009632 <_dtoa_r+0x622>
 800954c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009550:	4911      	ldr	r1, [pc, #68]	@ (8009598 <_dtoa_r+0x588>)
 8009552:	2000      	movs	r0, #0
 8009554:	f7f6 feb8 	bl	80002c8 <__aeabi_dsub>
 8009558:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800955c:	f7f7 fade 	bl	8000b1c <__aeabi_dcmplt>
 8009560:	2800      	cmp	r0, #0
 8009562:	f040 80b4 	bne.w	80096ce <_dtoa_r+0x6be>
 8009566:	42a6      	cmp	r6, r4
 8009568:	f43f af70 	beq.w	800944c <_dtoa_r+0x43c>
 800956c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009570:	4b0a      	ldr	r3, [pc, #40]	@ (800959c <_dtoa_r+0x58c>)
 8009572:	2200      	movs	r2, #0
 8009574:	f7f7 f860 	bl	8000638 <__aeabi_dmul>
 8009578:	4b08      	ldr	r3, [pc, #32]	@ (800959c <_dtoa_r+0x58c>)
 800957a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800957e:	2200      	movs	r2, #0
 8009580:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009584:	f7f7 f858 	bl	8000638 <__aeabi_dmul>
 8009588:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800958c:	e7c4      	b.n	8009518 <_dtoa_r+0x508>
 800958e:	bf00      	nop
 8009590:	0800bb38 	.word	0x0800bb38
 8009594:	0800bb10 	.word	0x0800bb10
 8009598:	3ff00000 	.word	0x3ff00000
 800959c:	40240000 	.word	0x40240000
 80095a0:	401c0000 	.word	0x401c0000
 80095a4:	40140000 	.word	0x40140000
 80095a8:	3fe00000 	.word	0x3fe00000
 80095ac:	4631      	mov	r1, r6
 80095ae:	4628      	mov	r0, r5
 80095b0:	f7f7 f842 	bl	8000638 <__aeabi_dmul>
 80095b4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80095b8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80095ba:	4656      	mov	r6, sl
 80095bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80095c0:	f7f7 faea 	bl	8000b98 <__aeabi_d2iz>
 80095c4:	4605      	mov	r5, r0
 80095c6:	f7f6 ffcd 	bl	8000564 <__aeabi_i2d>
 80095ca:	4602      	mov	r2, r0
 80095cc:	460b      	mov	r3, r1
 80095ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80095d2:	f7f6 fe79 	bl	80002c8 <__aeabi_dsub>
 80095d6:	3530      	adds	r5, #48	@ 0x30
 80095d8:	f806 5b01 	strb.w	r5, [r6], #1
 80095dc:	4602      	mov	r2, r0
 80095de:	460b      	mov	r3, r1
 80095e0:	42a6      	cmp	r6, r4
 80095e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80095e6:	f04f 0200 	mov.w	r2, #0
 80095ea:	d124      	bne.n	8009636 <_dtoa_r+0x626>
 80095ec:	4baf      	ldr	r3, [pc, #700]	@ (80098ac <_dtoa_r+0x89c>)
 80095ee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80095f2:	f7f6 fe6b 	bl	80002cc <__adddf3>
 80095f6:	4602      	mov	r2, r0
 80095f8:	460b      	mov	r3, r1
 80095fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80095fe:	f7f7 faab 	bl	8000b58 <__aeabi_dcmpgt>
 8009602:	2800      	cmp	r0, #0
 8009604:	d163      	bne.n	80096ce <_dtoa_r+0x6be>
 8009606:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800960a:	49a8      	ldr	r1, [pc, #672]	@ (80098ac <_dtoa_r+0x89c>)
 800960c:	2000      	movs	r0, #0
 800960e:	f7f6 fe5b 	bl	80002c8 <__aeabi_dsub>
 8009612:	4602      	mov	r2, r0
 8009614:	460b      	mov	r3, r1
 8009616:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800961a:	f7f7 fa7f 	bl	8000b1c <__aeabi_dcmplt>
 800961e:	2800      	cmp	r0, #0
 8009620:	f43f af14 	beq.w	800944c <_dtoa_r+0x43c>
 8009624:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009626:	1e73      	subs	r3, r6, #1
 8009628:	9313      	str	r3, [sp, #76]	@ 0x4c
 800962a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800962e:	2b30      	cmp	r3, #48	@ 0x30
 8009630:	d0f8      	beq.n	8009624 <_dtoa_r+0x614>
 8009632:	4647      	mov	r7, r8
 8009634:	e03b      	b.n	80096ae <_dtoa_r+0x69e>
 8009636:	4b9e      	ldr	r3, [pc, #632]	@ (80098b0 <_dtoa_r+0x8a0>)
 8009638:	f7f6 fffe 	bl	8000638 <__aeabi_dmul>
 800963c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009640:	e7bc      	b.n	80095bc <_dtoa_r+0x5ac>
 8009642:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009646:	4656      	mov	r6, sl
 8009648:	e9dd 2300 	ldrd	r2, r3, [sp]
 800964c:	4620      	mov	r0, r4
 800964e:	4629      	mov	r1, r5
 8009650:	f7f7 f91c 	bl	800088c <__aeabi_ddiv>
 8009654:	f7f7 faa0 	bl	8000b98 <__aeabi_d2iz>
 8009658:	4680      	mov	r8, r0
 800965a:	f7f6 ff83 	bl	8000564 <__aeabi_i2d>
 800965e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009662:	f7f6 ffe9 	bl	8000638 <__aeabi_dmul>
 8009666:	4602      	mov	r2, r0
 8009668:	460b      	mov	r3, r1
 800966a:	4620      	mov	r0, r4
 800966c:	4629      	mov	r1, r5
 800966e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009672:	f7f6 fe29 	bl	80002c8 <__aeabi_dsub>
 8009676:	f806 4b01 	strb.w	r4, [r6], #1
 800967a:	9d03      	ldr	r5, [sp, #12]
 800967c:	eba6 040a 	sub.w	r4, r6, sl
 8009680:	42a5      	cmp	r5, r4
 8009682:	4602      	mov	r2, r0
 8009684:	460b      	mov	r3, r1
 8009686:	d133      	bne.n	80096f0 <_dtoa_r+0x6e0>
 8009688:	f7f6 fe20 	bl	80002cc <__adddf3>
 800968c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009690:	4604      	mov	r4, r0
 8009692:	460d      	mov	r5, r1
 8009694:	f7f7 fa60 	bl	8000b58 <__aeabi_dcmpgt>
 8009698:	b9c0      	cbnz	r0, 80096cc <_dtoa_r+0x6bc>
 800969a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800969e:	4620      	mov	r0, r4
 80096a0:	4629      	mov	r1, r5
 80096a2:	f7f7 fa31 	bl	8000b08 <__aeabi_dcmpeq>
 80096a6:	b110      	cbz	r0, 80096ae <_dtoa_r+0x69e>
 80096a8:	f018 0f01 	tst.w	r8, #1
 80096ac:	d10e      	bne.n	80096cc <_dtoa_r+0x6bc>
 80096ae:	9902      	ldr	r1, [sp, #8]
 80096b0:	4648      	mov	r0, r9
 80096b2:	f000 ff09 	bl	800a4c8 <_Bfree>
 80096b6:	2300      	movs	r3, #0
 80096b8:	7033      	strb	r3, [r6, #0]
 80096ba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80096bc:	3701      	adds	r7, #1
 80096be:	601f      	str	r7, [r3, #0]
 80096c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	f000 824b 	beq.w	8009b5e <_dtoa_r+0xb4e>
 80096c8:	601e      	str	r6, [r3, #0]
 80096ca:	e248      	b.n	8009b5e <_dtoa_r+0xb4e>
 80096cc:	46b8      	mov	r8, r7
 80096ce:	4633      	mov	r3, r6
 80096d0:	461e      	mov	r6, r3
 80096d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80096d6:	2a39      	cmp	r2, #57	@ 0x39
 80096d8:	d106      	bne.n	80096e8 <_dtoa_r+0x6d8>
 80096da:	459a      	cmp	sl, r3
 80096dc:	d1f8      	bne.n	80096d0 <_dtoa_r+0x6c0>
 80096de:	2230      	movs	r2, #48	@ 0x30
 80096e0:	f108 0801 	add.w	r8, r8, #1
 80096e4:	f88a 2000 	strb.w	r2, [sl]
 80096e8:	781a      	ldrb	r2, [r3, #0]
 80096ea:	3201      	adds	r2, #1
 80096ec:	701a      	strb	r2, [r3, #0]
 80096ee:	e7a0      	b.n	8009632 <_dtoa_r+0x622>
 80096f0:	4b6f      	ldr	r3, [pc, #444]	@ (80098b0 <_dtoa_r+0x8a0>)
 80096f2:	2200      	movs	r2, #0
 80096f4:	f7f6 ffa0 	bl	8000638 <__aeabi_dmul>
 80096f8:	2200      	movs	r2, #0
 80096fa:	2300      	movs	r3, #0
 80096fc:	4604      	mov	r4, r0
 80096fe:	460d      	mov	r5, r1
 8009700:	f7f7 fa02 	bl	8000b08 <__aeabi_dcmpeq>
 8009704:	2800      	cmp	r0, #0
 8009706:	d09f      	beq.n	8009648 <_dtoa_r+0x638>
 8009708:	e7d1      	b.n	80096ae <_dtoa_r+0x69e>
 800970a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800970c:	2a00      	cmp	r2, #0
 800970e:	f000 80ea 	beq.w	80098e6 <_dtoa_r+0x8d6>
 8009712:	9a07      	ldr	r2, [sp, #28]
 8009714:	2a01      	cmp	r2, #1
 8009716:	f300 80cd 	bgt.w	80098b4 <_dtoa_r+0x8a4>
 800971a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800971c:	2a00      	cmp	r2, #0
 800971e:	f000 80c1 	beq.w	80098a4 <_dtoa_r+0x894>
 8009722:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009726:	9c08      	ldr	r4, [sp, #32]
 8009728:	9e00      	ldr	r6, [sp, #0]
 800972a:	9a00      	ldr	r2, [sp, #0]
 800972c:	441a      	add	r2, r3
 800972e:	9200      	str	r2, [sp, #0]
 8009730:	9a06      	ldr	r2, [sp, #24]
 8009732:	2101      	movs	r1, #1
 8009734:	441a      	add	r2, r3
 8009736:	4648      	mov	r0, r9
 8009738:	9206      	str	r2, [sp, #24]
 800973a:	f000 ffc3 	bl	800a6c4 <__i2b>
 800973e:	4605      	mov	r5, r0
 8009740:	b166      	cbz	r6, 800975c <_dtoa_r+0x74c>
 8009742:	9b06      	ldr	r3, [sp, #24]
 8009744:	2b00      	cmp	r3, #0
 8009746:	dd09      	ble.n	800975c <_dtoa_r+0x74c>
 8009748:	42b3      	cmp	r3, r6
 800974a:	9a00      	ldr	r2, [sp, #0]
 800974c:	bfa8      	it	ge
 800974e:	4633      	movge	r3, r6
 8009750:	1ad2      	subs	r2, r2, r3
 8009752:	9200      	str	r2, [sp, #0]
 8009754:	9a06      	ldr	r2, [sp, #24]
 8009756:	1af6      	subs	r6, r6, r3
 8009758:	1ad3      	subs	r3, r2, r3
 800975a:	9306      	str	r3, [sp, #24]
 800975c:	9b08      	ldr	r3, [sp, #32]
 800975e:	b30b      	cbz	r3, 80097a4 <_dtoa_r+0x794>
 8009760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009762:	2b00      	cmp	r3, #0
 8009764:	f000 80c6 	beq.w	80098f4 <_dtoa_r+0x8e4>
 8009768:	2c00      	cmp	r4, #0
 800976a:	f000 80c0 	beq.w	80098ee <_dtoa_r+0x8de>
 800976e:	4629      	mov	r1, r5
 8009770:	4622      	mov	r2, r4
 8009772:	4648      	mov	r0, r9
 8009774:	f001 f85e 	bl	800a834 <__pow5mult>
 8009778:	9a02      	ldr	r2, [sp, #8]
 800977a:	4601      	mov	r1, r0
 800977c:	4605      	mov	r5, r0
 800977e:	4648      	mov	r0, r9
 8009780:	f000 ffb6 	bl	800a6f0 <__multiply>
 8009784:	9902      	ldr	r1, [sp, #8]
 8009786:	4680      	mov	r8, r0
 8009788:	4648      	mov	r0, r9
 800978a:	f000 fe9d 	bl	800a4c8 <_Bfree>
 800978e:	9b08      	ldr	r3, [sp, #32]
 8009790:	1b1b      	subs	r3, r3, r4
 8009792:	9308      	str	r3, [sp, #32]
 8009794:	f000 80b1 	beq.w	80098fa <_dtoa_r+0x8ea>
 8009798:	9a08      	ldr	r2, [sp, #32]
 800979a:	4641      	mov	r1, r8
 800979c:	4648      	mov	r0, r9
 800979e:	f001 f849 	bl	800a834 <__pow5mult>
 80097a2:	9002      	str	r0, [sp, #8]
 80097a4:	2101      	movs	r1, #1
 80097a6:	4648      	mov	r0, r9
 80097a8:	f000 ff8c 	bl	800a6c4 <__i2b>
 80097ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80097ae:	4604      	mov	r4, r0
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	f000 81d8 	beq.w	8009b66 <_dtoa_r+0xb56>
 80097b6:	461a      	mov	r2, r3
 80097b8:	4601      	mov	r1, r0
 80097ba:	4648      	mov	r0, r9
 80097bc:	f001 f83a 	bl	800a834 <__pow5mult>
 80097c0:	9b07      	ldr	r3, [sp, #28]
 80097c2:	2b01      	cmp	r3, #1
 80097c4:	4604      	mov	r4, r0
 80097c6:	f300 809f 	bgt.w	8009908 <_dtoa_r+0x8f8>
 80097ca:	9b04      	ldr	r3, [sp, #16]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	f040 8097 	bne.w	8009900 <_dtoa_r+0x8f0>
 80097d2:	9b05      	ldr	r3, [sp, #20]
 80097d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097d8:	2b00      	cmp	r3, #0
 80097da:	f040 8093 	bne.w	8009904 <_dtoa_r+0x8f4>
 80097de:	9b05      	ldr	r3, [sp, #20]
 80097e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80097e4:	0d1b      	lsrs	r3, r3, #20
 80097e6:	051b      	lsls	r3, r3, #20
 80097e8:	b133      	cbz	r3, 80097f8 <_dtoa_r+0x7e8>
 80097ea:	9b00      	ldr	r3, [sp, #0]
 80097ec:	3301      	adds	r3, #1
 80097ee:	9300      	str	r3, [sp, #0]
 80097f0:	9b06      	ldr	r3, [sp, #24]
 80097f2:	3301      	adds	r3, #1
 80097f4:	9306      	str	r3, [sp, #24]
 80097f6:	2301      	movs	r3, #1
 80097f8:	9308      	str	r3, [sp, #32]
 80097fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	f000 81b8 	beq.w	8009b72 <_dtoa_r+0xb62>
 8009802:	6923      	ldr	r3, [r4, #16]
 8009804:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009808:	6918      	ldr	r0, [r3, #16]
 800980a:	f000 ff0f 	bl	800a62c <__hi0bits>
 800980e:	f1c0 0020 	rsb	r0, r0, #32
 8009812:	9b06      	ldr	r3, [sp, #24]
 8009814:	4418      	add	r0, r3
 8009816:	f010 001f 	ands.w	r0, r0, #31
 800981a:	f000 8082 	beq.w	8009922 <_dtoa_r+0x912>
 800981e:	f1c0 0320 	rsb	r3, r0, #32
 8009822:	2b04      	cmp	r3, #4
 8009824:	dd73      	ble.n	800990e <_dtoa_r+0x8fe>
 8009826:	9b00      	ldr	r3, [sp, #0]
 8009828:	f1c0 001c 	rsb	r0, r0, #28
 800982c:	4403      	add	r3, r0
 800982e:	9300      	str	r3, [sp, #0]
 8009830:	9b06      	ldr	r3, [sp, #24]
 8009832:	4403      	add	r3, r0
 8009834:	4406      	add	r6, r0
 8009836:	9306      	str	r3, [sp, #24]
 8009838:	9b00      	ldr	r3, [sp, #0]
 800983a:	2b00      	cmp	r3, #0
 800983c:	dd05      	ble.n	800984a <_dtoa_r+0x83a>
 800983e:	9902      	ldr	r1, [sp, #8]
 8009840:	461a      	mov	r2, r3
 8009842:	4648      	mov	r0, r9
 8009844:	f001 f850 	bl	800a8e8 <__lshift>
 8009848:	9002      	str	r0, [sp, #8]
 800984a:	9b06      	ldr	r3, [sp, #24]
 800984c:	2b00      	cmp	r3, #0
 800984e:	dd05      	ble.n	800985c <_dtoa_r+0x84c>
 8009850:	4621      	mov	r1, r4
 8009852:	461a      	mov	r2, r3
 8009854:	4648      	mov	r0, r9
 8009856:	f001 f847 	bl	800a8e8 <__lshift>
 800985a:	4604      	mov	r4, r0
 800985c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800985e:	2b00      	cmp	r3, #0
 8009860:	d061      	beq.n	8009926 <_dtoa_r+0x916>
 8009862:	9802      	ldr	r0, [sp, #8]
 8009864:	4621      	mov	r1, r4
 8009866:	f001 f8ab 	bl	800a9c0 <__mcmp>
 800986a:	2800      	cmp	r0, #0
 800986c:	da5b      	bge.n	8009926 <_dtoa_r+0x916>
 800986e:	2300      	movs	r3, #0
 8009870:	9902      	ldr	r1, [sp, #8]
 8009872:	220a      	movs	r2, #10
 8009874:	4648      	mov	r0, r9
 8009876:	f000 fe49 	bl	800a50c <__multadd>
 800987a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800987c:	9002      	str	r0, [sp, #8]
 800987e:	f107 38ff 	add.w	r8, r7, #4294967295
 8009882:	2b00      	cmp	r3, #0
 8009884:	f000 8177 	beq.w	8009b76 <_dtoa_r+0xb66>
 8009888:	4629      	mov	r1, r5
 800988a:	2300      	movs	r3, #0
 800988c:	220a      	movs	r2, #10
 800988e:	4648      	mov	r0, r9
 8009890:	f000 fe3c 	bl	800a50c <__multadd>
 8009894:	f1bb 0f00 	cmp.w	fp, #0
 8009898:	4605      	mov	r5, r0
 800989a:	dc6f      	bgt.n	800997c <_dtoa_r+0x96c>
 800989c:	9b07      	ldr	r3, [sp, #28]
 800989e:	2b02      	cmp	r3, #2
 80098a0:	dc49      	bgt.n	8009936 <_dtoa_r+0x926>
 80098a2:	e06b      	b.n	800997c <_dtoa_r+0x96c>
 80098a4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80098a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80098aa:	e73c      	b.n	8009726 <_dtoa_r+0x716>
 80098ac:	3fe00000 	.word	0x3fe00000
 80098b0:	40240000 	.word	0x40240000
 80098b4:	9b03      	ldr	r3, [sp, #12]
 80098b6:	1e5c      	subs	r4, r3, #1
 80098b8:	9b08      	ldr	r3, [sp, #32]
 80098ba:	42a3      	cmp	r3, r4
 80098bc:	db09      	blt.n	80098d2 <_dtoa_r+0x8c2>
 80098be:	1b1c      	subs	r4, r3, r4
 80098c0:	9b03      	ldr	r3, [sp, #12]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	f6bf af30 	bge.w	8009728 <_dtoa_r+0x718>
 80098c8:	9b00      	ldr	r3, [sp, #0]
 80098ca:	9a03      	ldr	r2, [sp, #12]
 80098cc:	1a9e      	subs	r6, r3, r2
 80098ce:	2300      	movs	r3, #0
 80098d0:	e72b      	b.n	800972a <_dtoa_r+0x71a>
 80098d2:	9b08      	ldr	r3, [sp, #32]
 80098d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80098d6:	9408      	str	r4, [sp, #32]
 80098d8:	1ae3      	subs	r3, r4, r3
 80098da:	441a      	add	r2, r3
 80098dc:	9e00      	ldr	r6, [sp, #0]
 80098de:	9b03      	ldr	r3, [sp, #12]
 80098e0:	920d      	str	r2, [sp, #52]	@ 0x34
 80098e2:	2400      	movs	r4, #0
 80098e4:	e721      	b.n	800972a <_dtoa_r+0x71a>
 80098e6:	9c08      	ldr	r4, [sp, #32]
 80098e8:	9e00      	ldr	r6, [sp, #0]
 80098ea:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80098ec:	e728      	b.n	8009740 <_dtoa_r+0x730>
 80098ee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80098f2:	e751      	b.n	8009798 <_dtoa_r+0x788>
 80098f4:	9a08      	ldr	r2, [sp, #32]
 80098f6:	9902      	ldr	r1, [sp, #8]
 80098f8:	e750      	b.n	800979c <_dtoa_r+0x78c>
 80098fa:	f8cd 8008 	str.w	r8, [sp, #8]
 80098fe:	e751      	b.n	80097a4 <_dtoa_r+0x794>
 8009900:	2300      	movs	r3, #0
 8009902:	e779      	b.n	80097f8 <_dtoa_r+0x7e8>
 8009904:	9b04      	ldr	r3, [sp, #16]
 8009906:	e777      	b.n	80097f8 <_dtoa_r+0x7e8>
 8009908:	2300      	movs	r3, #0
 800990a:	9308      	str	r3, [sp, #32]
 800990c:	e779      	b.n	8009802 <_dtoa_r+0x7f2>
 800990e:	d093      	beq.n	8009838 <_dtoa_r+0x828>
 8009910:	9a00      	ldr	r2, [sp, #0]
 8009912:	331c      	adds	r3, #28
 8009914:	441a      	add	r2, r3
 8009916:	9200      	str	r2, [sp, #0]
 8009918:	9a06      	ldr	r2, [sp, #24]
 800991a:	441a      	add	r2, r3
 800991c:	441e      	add	r6, r3
 800991e:	9206      	str	r2, [sp, #24]
 8009920:	e78a      	b.n	8009838 <_dtoa_r+0x828>
 8009922:	4603      	mov	r3, r0
 8009924:	e7f4      	b.n	8009910 <_dtoa_r+0x900>
 8009926:	9b03      	ldr	r3, [sp, #12]
 8009928:	2b00      	cmp	r3, #0
 800992a:	46b8      	mov	r8, r7
 800992c:	dc20      	bgt.n	8009970 <_dtoa_r+0x960>
 800992e:	469b      	mov	fp, r3
 8009930:	9b07      	ldr	r3, [sp, #28]
 8009932:	2b02      	cmp	r3, #2
 8009934:	dd1e      	ble.n	8009974 <_dtoa_r+0x964>
 8009936:	f1bb 0f00 	cmp.w	fp, #0
 800993a:	f47f adb1 	bne.w	80094a0 <_dtoa_r+0x490>
 800993e:	4621      	mov	r1, r4
 8009940:	465b      	mov	r3, fp
 8009942:	2205      	movs	r2, #5
 8009944:	4648      	mov	r0, r9
 8009946:	f000 fde1 	bl	800a50c <__multadd>
 800994a:	4601      	mov	r1, r0
 800994c:	4604      	mov	r4, r0
 800994e:	9802      	ldr	r0, [sp, #8]
 8009950:	f001 f836 	bl	800a9c0 <__mcmp>
 8009954:	2800      	cmp	r0, #0
 8009956:	f77f ada3 	ble.w	80094a0 <_dtoa_r+0x490>
 800995a:	4656      	mov	r6, sl
 800995c:	2331      	movs	r3, #49	@ 0x31
 800995e:	f806 3b01 	strb.w	r3, [r6], #1
 8009962:	f108 0801 	add.w	r8, r8, #1
 8009966:	e59f      	b.n	80094a8 <_dtoa_r+0x498>
 8009968:	9c03      	ldr	r4, [sp, #12]
 800996a:	46b8      	mov	r8, r7
 800996c:	4625      	mov	r5, r4
 800996e:	e7f4      	b.n	800995a <_dtoa_r+0x94a>
 8009970:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009974:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009976:	2b00      	cmp	r3, #0
 8009978:	f000 8101 	beq.w	8009b7e <_dtoa_r+0xb6e>
 800997c:	2e00      	cmp	r6, #0
 800997e:	dd05      	ble.n	800998c <_dtoa_r+0x97c>
 8009980:	4629      	mov	r1, r5
 8009982:	4632      	mov	r2, r6
 8009984:	4648      	mov	r0, r9
 8009986:	f000 ffaf 	bl	800a8e8 <__lshift>
 800998a:	4605      	mov	r5, r0
 800998c:	9b08      	ldr	r3, [sp, #32]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d05c      	beq.n	8009a4c <_dtoa_r+0xa3c>
 8009992:	6869      	ldr	r1, [r5, #4]
 8009994:	4648      	mov	r0, r9
 8009996:	f000 fd57 	bl	800a448 <_Balloc>
 800999a:	4606      	mov	r6, r0
 800999c:	b928      	cbnz	r0, 80099aa <_dtoa_r+0x99a>
 800999e:	4b82      	ldr	r3, [pc, #520]	@ (8009ba8 <_dtoa_r+0xb98>)
 80099a0:	4602      	mov	r2, r0
 80099a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80099a6:	f7ff bb4a 	b.w	800903e <_dtoa_r+0x2e>
 80099aa:	692a      	ldr	r2, [r5, #16]
 80099ac:	3202      	adds	r2, #2
 80099ae:	0092      	lsls	r2, r2, #2
 80099b0:	f105 010c 	add.w	r1, r5, #12
 80099b4:	300c      	adds	r0, #12
 80099b6:	f7ff fa8a 	bl	8008ece <memcpy>
 80099ba:	2201      	movs	r2, #1
 80099bc:	4631      	mov	r1, r6
 80099be:	4648      	mov	r0, r9
 80099c0:	f000 ff92 	bl	800a8e8 <__lshift>
 80099c4:	f10a 0301 	add.w	r3, sl, #1
 80099c8:	9300      	str	r3, [sp, #0]
 80099ca:	eb0a 030b 	add.w	r3, sl, fp
 80099ce:	9308      	str	r3, [sp, #32]
 80099d0:	9b04      	ldr	r3, [sp, #16]
 80099d2:	f003 0301 	and.w	r3, r3, #1
 80099d6:	462f      	mov	r7, r5
 80099d8:	9306      	str	r3, [sp, #24]
 80099da:	4605      	mov	r5, r0
 80099dc:	9b00      	ldr	r3, [sp, #0]
 80099de:	9802      	ldr	r0, [sp, #8]
 80099e0:	4621      	mov	r1, r4
 80099e2:	f103 3bff 	add.w	fp, r3, #4294967295
 80099e6:	f7ff fa8b 	bl	8008f00 <quorem>
 80099ea:	4603      	mov	r3, r0
 80099ec:	3330      	adds	r3, #48	@ 0x30
 80099ee:	9003      	str	r0, [sp, #12]
 80099f0:	4639      	mov	r1, r7
 80099f2:	9802      	ldr	r0, [sp, #8]
 80099f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80099f6:	f000 ffe3 	bl	800a9c0 <__mcmp>
 80099fa:	462a      	mov	r2, r5
 80099fc:	9004      	str	r0, [sp, #16]
 80099fe:	4621      	mov	r1, r4
 8009a00:	4648      	mov	r0, r9
 8009a02:	f000 fff9 	bl	800a9f8 <__mdiff>
 8009a06:	68c2      	ldr	r2, [r0, #12]
 8009a08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a0a:	4606      	mov	r6, r0
 8009a0c:	bb02      	cbnz	r2, 8009a50 <_dtoa_r+0xa40>
 8009a0e:	4601      	mov	r1, r0
 8009a10:	9802      	ldr	r0, [sp, #8]
 8009a12:	f000 ffd5 	bl	800a9c0 <__mcmp>
 8009a16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a18:	4602      	mov	r2, r0
 8009a1a:	4631      	mov	r1, r6
 8009a1c:	4648      	mov	r0, r9
 8009a1e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009a20:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a22:	f000 fd51 	bl	800a4c8 <_Bfree>
 8009a26:	9b07      	ldr	r3, [sp, #28]
 8009a28:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009a2a:	9e00      	ldr	r6, [sp, #0]
 8009a2c:	ea42 0103 	orr.w	r1, r2, r3
 8009a30:	9b06      	ldr	r3, [sp, #24]
 8009a32:	4319      	orrs	r1, r3
 8009a34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a36:	d10d      	bne.n	8009a54 <_dtoa_r+0xa44>
 8009a38:	2b39      	cmp	r3, #57	@ 0x39
 8009a3a:	d027      	beq.n	8009a8c <_dtoa_r+0xa7c>
 8009a3c:	9a04      	ldr	r2, [sp, #16]
 8009a3e:	2a00      	cmp	r2, #0
 8009a40:	dd01      	ble.n	8009a46 <_dtoa_r+0xa36>
 8009a42:	9b03      	ldr	r3, [sp, #12]
 8009a44:	3331      	adds	r3, #49	@ 0x31
 8009a46:	f88b 3000 	strb.w	r3, [fp]
 8009a4a:	e52e      	b.n	80094aa <_dtoa_r+0x49a>
 8009a4c:	4628      	mov	r0, r5
 8009a4e:	e7b9      	b.n	80099c4 <_dtoa_r+0x9b4>
 8009a50:	2201      	movs	r2, #1
 8009a52:	e7e2      	b.n	8009a1a <_dtoa_r+0xa0a>
 8009a54:	9904      	ldr	r1, [sp, #16]
 8009a56:	2900      	cmp	r1, #0
 8009a58:	db04      	blt.n	8009a64 <_dtoa_r+0xa54>
 8009a5a:	9807      	ldr	r0, [sp, #28]
 8009a5c:	4301      	orrs	r1, r0
 8009a5e:	9806      	ldr	r0, [sp, #24]
 8009a60:	4301      	orrs	r1, r0
 8009a62:	d120      	bne.n	8009aa6 <_dtoa_r+0xa96>
 8009a64:	2a00      	cmp	r2, #0
 8009a66:	ddee      	ble.n	8009a46 <_dtoa_r+0xa36>
 8009a68:	9902      	ldr	r1, [sp, #8]
 8009a6a:	9300      	str	r3, [sp, #0]
 8009a6c:	2201      	movs	r2, #1
 8009a6e:	4648      	mov	r0, r9
 8009a70:	f000 ff3a 	bl	800a8e8 <__lshift>
 8009a74:	4621      	mov	r1, r4
 8009a76:	9002      	str	r0, [sp, #8]
 8009a78:	f000 ffa2 	bl	800a9c0 <__mcmp>
 8009a7c:	2800      	cmp	r0, #0
 8009a7e:	9b00      	ldr	r3, [sp, #0]
 8009a80:	dc02      	bgt.n	8009a88 <_dtoa_r+0xa78>
 8009a82:	d1e0      	bne.n	8009a46 <_dtoa_r+0xa36>
 8009a84:	07da      	lsls	r2, r3, #31
 8009a86:	d5de      	bpl.n	8009a46 <_dtoa_r+0xa36>
 8009a88:	2b39      	cmp	r3, #57	@ 0x39
 8009a8a:	d1da      	bne.n	8009a42 <_dtoa_r+0xa32>
 8009a8c:	2339      	movs	r3, #57	@ 0x39
 8009a8e:	f88b 3000 	strb.w	r3, [fp]
 8009a92:	4633      	mov	r3, r6
 8009a94:	461e      	mov	r6, r3
 8009a96:	3b01      	subs	r3, #1
 8009a98:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009a9c:	2a39      	cmp	r2, #57	@ 0x39
 8009a9e:	d04e      	beq.n	8009b3e <_dtoa_r+0xb2e>
 8009aa0:	3201      	adds	r2, #1
 8009aa2:	701a      	strb	r2, [r3, #0]
 8009aa4:	e501      	b.n	80094aa <_dtoa_r+0x49a>
 8009aa6:	2a00      	cmp	r2, #0
 8009aa8:	dd03      	ble.n	8009ab2 <_dtoa_r+0xaa2>
 8009aaa:	2b39      	cmp	r3, #57	@ 0x39
 8009aac:	d0ee      	beq.n	8009a8c <_dtoa_r+0xa7c>
 8009aae:	3301      	adds	r3, #1
 8009ab0:	e7c9      	b.n	8009a46 <_dtoa_r+0xa36>
 8009ab2:	9a00      	ldr	r2, [sp, #0]
 8009ab4:	9908      	ldr	r1, [sp, #32]
 8009ab6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009aba:	428a      	cmp	r2, r1
 8009abc:	d028      	beq.n	8009b10 <_dtoa_r+0xb00>
 8009abe:	9902      	ldr	r1, [sp, #8]
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	220a      	movs	r2, #10
 8009ac4:	4648      	mov	r0, r9
 8009ac6:	f000 fd21 	bl	800a50c <__multadd>
 8009aca:	42af      	cmp	r7, r5
 8009acc:	9002      	str	r0, [sp, #8]
 8009ace:	f04f 0300 	mov.w	r3, #0
 8009ad2:	f04f 020a 	mov.w	r2, #10
 8009ad6:	4639      	mov	r1, r7
 8009ad8:	4648      	mov	r0, r9
 8009ada:	d107      	bne.n	8009aec <_dtoa_r+0xadc>
 8009adc:	f000 fd16 	bl	800a50c <__multadd>
 8009ae0:	4607      	mov	r7, r0
 8009ae2:	4605      	mov	r5, r0
 8009ae4:	9b00      	ldr	r3, [sp, #0]
 8009ae6:	3301      	adds	r3, #1
 8009ae8:	9300      	str	r3, [sp, #0]
 8009aea:	e777      	b.n	80099dc <_dtoa_r+0x9cc>
 8009aec:	f000 fd0e 	bl	800a50c <__multadd>
 8009af0:	4629      	mov	r1, r5
 8009af2:	4607      	mov	r7, r0
 8009af4:	2300      	movs	r3, #0
 8009af6:	220a      	movs	r2, #10
 8009af8:	4648      	mov	r0, r9
 8009afa:	f000 fd07 	bl	800a50c <__multadd>
 8009afe:	4605      	mov	r5, r0
 8009b00:	e7f0      	b.n	8009ae4 <_dtoa_r+0xad4>
 8009b02:	f1bb 0f00 	cmp.w	fp, #0
 8009b06:	bfcc      	ite	gt
 8009b08:	465e      	movgt	r6, fp
 8009b0a:	2601      	movle	r6, #1
 8009b0c:	4456      	add	r6, sl
 8009b0e:	2700      	movs	r7, #0
 8009b10:	9902      	ldr	r1, [sp, #8]
 8009b12:	9300      	str	r3, [sp, #0]
 8009b14:	2201      	movs	r2, #1
 8009b16:	4648      	mov	r0, r9
 8009b18:	f000 fee6 	bl	800a8e8 <__lshift>
 8009b1c:	4621      	mov	r1, r4
 8009b1e:	9002      	str	r0, [sp, #8]
 8009b20:	f000 ff4e 	bl	800a9c0 <__mcmp>
 8009b24:	2800      	cmp	r0, #0
 8009b26:	dcb4      	bgt.n	8009a92 <_dtoa_r+0xa82>
 8009b28:	d102      	bne.n	8009b30 <_dtoa_r+0xb20>
 8009b2a:	9b00      	ldr	r3, [sp, #0]
 8009b2c:	07db      	lsls	r3, r3, #31
 8009b2e:	d4b0      	bmi.n	8009a92 <_dtoa_r+0xa82>
 8009b30:	4633      	mov	r3, r6
 8009b32:	461e      	mov	r6, r3
 8009b34:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009b38:	2a30      	cmp	r2, #48	@ 0x30
 8009b3a:	d0fa      	beq.n	8009b32 <_dtoa_r+0xb22>
 8009b3c:	e4b5      	b.n	80094aa <_dtoa_r+0x49a>
 8009b3e:	459a      	cmp	sl, r3
 8009b40:	d1a8      	bne.n	8009a94 <_dtoa_r+0xa84>
 8009b42:	2331      	movs	r3, #49	@ 0x31
 8009b44:	f108 0801 	add.w	r8, r8, #1
 8009b48:	f88a 3000 	strb.w	r3, [sl]
 8009b4c:	e4ad      	b.n	80094aa <_dtoa_r+0x49a>
 8009b4e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009b50:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009bac <_dtoa_r+0xb9c>
 8009b54:	b11b      	cbz	r3, 8009b5e <_dtoa_r+0xb4e>
 8009b56:	f10a 0308 	add.w	r3, sl, #8
 8009b5a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009b5c:	6013      	str	r3, [r2, #0]
 8009b5e:	4650      	mov	r0, sl
 8009b60:	b017      	add	sp, #92	@ 0x5c
 8009b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b66:	9b07      	ldr	r3, [sp, #28]
 8009b68:	2b01      	cmp	r3, #1
 8009b6a:	f77f ae2e 	ble.w	80097ca <_dtoa_r+0x7ba>
 8009b6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009b70:	9308      	str	r3, [sp, #32]
 8009b72:	2001      	movs	r0, #1
 8009b74:	e64d      	b.n	8009812 <_dtoa_r+0x802>
 8009b76:	f1bb 0f00 	cmp.w	fp, #0
 8009b7a:	f77f aed9 	ble.w	8009930 <_dtoa_r+0x920>
 8009b7e:	4656      	mov	r6, sl
 8009b80:	9802      	ldr	r0, [sp, #8]
 8009b82:	4621      	mov	r1, r4
 8009b84:	f7ff f9bc 	bl	8008f00 <quorem>
 8009b88:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009b8c:	f806 3b01 	strb.w	r3, [r6], #1
 8009b90:	eba6 020a 	sub.w	r2, r6, sl
 8009b94:	4593      	cmp	fp, r2
 8009b96:	ddb4      	ble.n	8009b02 <_dtoa_r+0xaf2>
 8009b98:	9902      	ldr	r1, [sp, #8]
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	220a      	movs	r2, #10
 8009b9e:	4648      	mov	r0, r9
 8009ba0:	f000 fcb4 	bl	800a50c <__multadd>
 8009ba4:	9002      	str	r0, [sp, #8]
 8009ba6:	e7eb      	b.n	8009b80 <_dtoa_r+0xb70>
 8009ba8:	0800b996 	.word	0x0800b996
 8009bac:	0800b91a 	.word	0x0800b91a

08009bb0 <_free_r>:
 8009bb0:	b538      	push	{r3, r4, r5, lr}
 8009bb2:	4605      	mov	r5, r0
 8009bb4:	2900      	cmp	r1, #0
 8009bb6:	d041      	beq.n	8009c3c <_free_r+0x8c>
 8009bb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bbc:	1f0c      	subs	r4, r1, #4
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	bfb8      	it	lt
 8009bc2:	18e4      	addlt	r4, r4, r3
 8009bc4:	f000 fc34 	bl	800a430 <__malloc_lock>
 8009bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8009c40 <_free_r+0x90>)
 8009bca:	6813      	ldr	r3, [r2, #0]
 8009bcc:	b933      	cbnz	r3, 8009bdc <_free_r+0x2c>
 8009bce:	6063      	str	r3, [r4, #4]
 8009bd0:	6014      	str	r4, [r2, #0]
 8009bd2:	4628      	mov	r0, r5
 8009bd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009bd8:	f000 bc30 	b.w	800a43c <__malloc_unlock>
 8009bdc:	42a3      	cmp	r3, r4
 8009bde:	d908      	bls.n	8009bf2 <_free_r+0x42>
 8009be0:	6820      	ldr	r0, [r4, #0]
 8009be2:	1821      	adds	r1, r4, r0
 8009be4:	428b      	cmp	r3, r1
 8009be6:	bf01      	itttt	eq
 8009be8:	6819      	ldreq	r1, [r3, #0]
 8009bea:	685b      	ldreq	r3, [r3, #4]
 8009bec:	1809      	addeq	r1, r1, r0
 8009bee:	6021      	streq	r1, [r4, #0]
 8009bf0:	e7ed      	b.n	8009bce <_free_r+0x1e>
 8009bf2:	461a      	mov	r2, r3
 8009bf4:	685b      	ldr	r3, [r3, #4]
 8009bf6:	b10b      	cbz	r3, 8009bfc <_free_r+0x4c>
 8009bf8:	42a3      	cmp	r3, r4
 8009bfa:	d9fa      	bls.n	8009bf2 <_free_r+0x42>
 8009bfc:	6811      	ldr	r1, [r2, #0]
 8009bfe:	1850      	adds	r0, r2, r1
 8009c00:	42a0      	cmp	r0, r4
 8009c02:	d10b      	bne.n	8009c1c <_free_r+0x6c>
 8009c04:	6820      	ldr	r0, [r4, #0]
 8009c06:	4401      	add	r1, r0
 8009c08:	1850      	adds	r0, r2, r1
 8009c0a:	4283      	cmp	r3, r0
 8009c0c:	6011      	str	r1, [r2, #0]
 8009c0e:	d1e0      	bne.n	8009bd2 <_free_r+0x22>
 8009c10:	6818      	ldr	r0, [r3, #0]
 8009c12:	685b      	ldr	r3, [r3, #4]
 8009c14:	6053      	str	r3, [r2, #4]
 8009c16:	4408      	add	r0, r1
 8009c18:	6010      	str	r0, [r2, #0]
 8009c1a:	e7da      	b.n	8009bd2 <_free_r+0x22>
 8009c1c:	d902      	bls.n	8009c24 <_free_r+0x74>
 8009c1e:	230c      	movs	r3, #12
 8009c20:	602b      	str	r3, [r5, #0]
 8009c22:	e7d6      	b.n	8009bd2 <_free_r+0x22>
 8009c24:	6820      	ldr	r0, [r4, #0]
 8009c26:	1821      	adds	r1, r4, r0
 8009c28:	428b      	cmp	r3, r1
 8009c2a:	bf04      	itt	eq
 8009c2c:	6819      	ldreq	r1, [r3, #0]
 8009c2e:	685b      	ldreq	r3, [r3, #4]
 8009c30:	6063      	str	r3, [r4, #4]
 8009c32:	bf04      	itt	eq
 8009c34:	1809      	addeq	r1, r1, r0
 8009c36:	6021      	streq	r1, [r4, #0]
 8009c38:	6054      	str	r4, [r2, #4]
 8009c3a:	e7ca      	b.n	8009bd2 <_free_r+0x22>
 8009c3c:	bd38      	pop	{r3, r4, r5, pc}
 8009c3e:	bf00      	nop
 8009c40:	200005d8 	.word	0x200005d8

08009c44 <rshift>:
 8009c44:	6903      	ldr	r3, [r0, #16]
 8009c46:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009c4a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009c4e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009c52:	f100 0414 	add.w	r4, r0, #20
 8009c56:	dd45      	ble.n	8009ce4 <rshift+0xa0>
 8009c58:	f011 011f 	ands.w	r1, r1, #31
 8009c5c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009c60:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009c64:	d10c      	bne.n	8009c80 <rshift+0x3c>
 8009c66:	f100 0710 	add.w	r7, r0, #16
 8009c6a:	4629      	mov	r1, r5
 8009c6c:	42b1      	cmp	r1, r6
 8009c6e:	d334      	bcc.n	8009cda <rshift+0x96>
 8009c70:	1a9b      	subs	r3, r3, r2
 8009c72:	009b      	lsls	r3, r3, #2
 8009c74:	1eea      	subs	r2, r5, #3
 8009c76:	4296      	cmp	r6, r2
 8009c78:	bf38      	it	cc
 8009c7a:	2300      	movcc	r3, #0
 8009c7c:	4423      	add	r3, r4
 8009c7e:	e015      	b.n	8009cac <rshift+0x68>
 8009c80:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009c84:	f1c1 0820 	rsb	r8, r1, #32
 8009c88:	40cf      	lsrs	r7, r1
 8009c8a:	f105 0e04 	add.w	lr, r5, #4
 8009c8e:	46a1      	mov	r9, r4
 8009c90:	4576      	cmp	r6, lr
 8009c92:	46f4      	mov	ip, lr
 8009c94:	d815      	bhi.n	8009cc2 <rshift+0x7e>
 8009c96:	1a9a      	subs	r2, r3, r2
 8009c98:	0092      	lsls	r2, r2, #2
 8009c9a:	3a04      	subs	r2, #4
 8009c9c:	3501      	adds	r5, #1
 8009c9e:	42ae      	cmp	r6, r5
 8009ca0:	bf38      	it	cc
 8009ca2:	2200      	movcc	r2, #0
 8009ca4:	18a3      	adds	r3, r4, r2
 8009ca6:	50a7      	str	r7, [r4, r2]
 8009ca8:	b107      	cbz	r7, 8009cac <rshift+0x68>
 8009caa:	3304      	adds	r3, #4
 8009cac:	1b1a      	subs	r2, r3, r4
 8009cae:	42a3      	cmp	r3, r4
 8009cb0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009cb4:	bf08      	it	eq
 8009cb6:	2300      	moveq	r3, #0
 8009cb8:	6102      	str	r2, [r0, #16]
 8009cba:	bf08      	it	eq
 8009cbc:	6143      	streq	r3, [r0, #20]
 8009cbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009cc2:	f8dc c000 	ldr.w	ip, [ip]
 8009cc6:	fa0c fc08 	lsl.w	ip, ip, r8
 8009cca:	ea4c 0707 	orr.w	r7, ip, r7
 8009cce:	f849 7b04 	str.w	r7, [r9], #4
 8009cd2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009cd6:	40cf      	lsrs	r7, r1
 8009cd8:	e7da      	b.n	8009c90 <rshift+0x4c>
 8009cda:	f851 cb04 	ldr.w	ip, [r1], #4
 8009cde:	f847 cf04 	str.w	ip, [r7, #4]!
 8009ce2:	e7c3      	b.n	8009c6c <rshift+0x28>
 8009ce4:	4623      	mov	r3, r4
 8009ce6:	e7e1      	b.n	8009cac <rshift+0x68>

08009ce8 <__hexdig_fun>:
 8009ce8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009cec:	2b09      	cmp	r3, #9
 8009cee:	d802      	bhi.n	8009cf6 <__hexdig_fun+0xe>
 8009cf0:	3820      	subs	r0, #32
 8009cf2:	b2c0      	uxtb	r0, r0
 8009cf4:	4770      	bx	lr
 8009cf6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009cfa:	2b05      	cmp	r3, #5
 8009cfc:	d801      	bhi.n	8009d02 <__hexdig_fun+0x1a>
 8009cfe:	3847      	subs	r0, #71	@ 0x47
 8009d00:	e7f7      	b.n	8009cf2 <__hexdig_fun+0xa>
 8009d02:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009d06:	2b05      	cmp	r3, #5
 8009d08:	d801      	bhi.n	8009d0e <__hexdig_fun+0x26>
 8009d0a:	3827      	subs	r0, #39	@ 0x27
 8009d0c:	e7f1      	b.n	8009cf2 <__hexdig_fun+0xa>
 8009d0e:	2000      	movs	r0, #0
 8009d10:	4770      	bx	lr
	...

08009d14 <__gethex>:
 8009d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d18:	b085      	sub	sp, #20
 8009d1a:	468a      	mov	sl, r1
 8009d1c:	9302      	str	r3, [sp, #8]
 8009d1e:	680b      	ldr	r3, [r1, #0]
 8009d20:	9001      	str	r0, [sp, #4]
 8009d22:	4690      	mov	r8, r2
 8009d24:	1c9c      	adds	r4, r3, #2
 8009d26:	46a1      	mov	r9, r4
 8009d28:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009d2c:	2830      	cmp	r0, #48	@ 0x30
 8009d2e:	d0fa      	beq.n	8009d26 <__gethex+0x12>
 8009d30:	eba9 0303 	sub.w	r3, r9, r3
 8009d34:	f1a3 0b02 	sub.w	fp, r3, #2
 8009d38:	f7ff ffd6 	bl	8009ce8 <__hexdig_fun>
 8009d3c:	4605      	mov	r5, r0
 8009d3e:	2800      	cmp	r0, #0
 8009d40:	d168      	bne.n	8009e14 <__gethex+0x100>
 8009d42:	49a0      	ldr	r1, [pc, #640]	@ (8009fc4 <__gethex+0x2b0>)
 8009d44:	2201      	movs	r2, #1
 8009d46:	4648      	mov	r0, r9
 8009d48:	f7ff f837 	bl	8008dba <strncmp>
 8009d4c:	4607      	mov	r7, r0
 8009d4e:	2800      	cmp	r0, #0
 8009d50:	d167      	bne.n	8009e22 <__gethex+0x10e>
 8009d52:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009d56:	4626      	mov	r6, r4
 8009d58:	f7ff ffc6 	bl	8009ce8 <__hexdig_fun>
 8009d5c:	2800      	cmp	r0, #0
 8009d5e:	d062      	beq.n	8009e26 <__gethex+0x112>
 8009d60:	4623      	mov	r3, r4
 8009d62:	7818      	ldrb	r0, [r3, #0]
 8009d64:	2830      	cmp	r0, #48	@ 0x30
 8009d66:	4699      	mov	r9, r3
 8009d68:	f103 0301 	add.w	r3, r3, #1
 8009d6c:	d0f9      	beq.n	8009d62 <__gethex+0x4e>
 8009d6e:	f7ff ffbb 	bl	8009ce8 <__hexdig_fun>
 8009d72:	fab0 f580 	clz	r5, r0
 8009d76:	096d      	lsrs	r5, r5, #5
 8009d78:	f04f 0b01 	mov.w	fp, #1
 8009d7c:	464a      	mov	r2, r9
 8009d7e:	4616      	mov	r6, r2
 8009d80:	3201      	adds	r2, #1
 8009d82:	7830      	ldrb	r0, [r6, #0]
 8009d84:	f7ff ffb0 	bl	8009ce8 <__hexdig_fun>
 8009d88:	2800      	cmp	r0, #0
 8009d8a:	d1f8      	bne.n	8009d7e <__gethex+0x6a>
 8009d8c:	498d      	ldr	r1, [pc, #564]	@ (8009fc4 <__gethex+0x2b0>)
 8009d8e:	2201      	movs	r2, #1
 8009d90:	4630      	mov	r0, r6
 8009d92:	f7ff f812 	bl	8008dba <strncmp>
 8009d96:	2800      	cmp	r0, #0
 8009d98:	d13f      	bne.n	8009e1a <__gethex+0x106>
 8009d9a:	b944      	cbnz	r4, 8009dae <__gethex+0x9a>
 8009d9c:	1c74      	adds	r4, r6, #1
 8009d9e:	4622      	mov	r2, r4
 8009da0:	4616      	mov	r6, r2
 8009da2:	3201      	adds	r2, #1
 8009da4:	7830      	ldrb	r0, [r6, #0]
 8009da6:	f7ff ff9f 	bl	8009ce8 <__hexdig_fun>
 8009daa:	2800      	cmp	r0, #0
 8009dac:	d1f8      	bne.n	8009da0 <__gethex+0x8c>
 8009dae:	1ba4      	subs	r4, r4, r6
 8009db0:	00a7      	lsls	r7, r4, #2
 8009db2:	7833      	ldrb	r3, [r6, #0]
 8009db4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009db8:	2b50      	cmp	r3, #80	@ 0x50
 8009dba:	d13e      	bne.n	8009e3a <__gethex+0x126>
 8009dbc:	7873      	ldrb	r3, [r6, #1]
 8009dbe:	2b2b      	cmp	r3, #43	@ 0x2b
 8009dc0:	d033      	beq.n	8009e2a <__gethex+0x116>
 8009dc2:	2b2d      	cmp	r3, #45	@ 0x2d
 8009dc4:	d034      	beq.n	8009e30 <__gethex+0x11c>
 8009dc6:	1c71      	adds	r1, r6, #1
 8009dc8:	2400      	movs	r4, #0
 8009dca:	7808      	ldrb	r0, [r1, #0]
 8009dcc:	f7ff ff8c 	bl	8009ce8 <__hexdig_fun>
 8009dd0:	1e43      	subs	r3, r0, #1
 8009dd2:	b2db      	uxtb	r3, r3
 8009dd4:	2b18      	cmp	r3, #24
 8009dd6:	d830      	bhi.n	8009e3a <__gethex+0x126>
 8009dd8:	f1a0 0210 	sub.w	r2, r0, #16
 8009ddc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009de0:	f7ff ff82 	bl	8009ce8 <__hexdig_fun>
 8009de4:	f100 3cff 	add.w	ip, r0, #4294967295
 8009de8:	fa5f fc8c 	uxtb.w	ip, ip
 8009dec:	f1bc 0f18 	cmp.w	ip, #24
 8009df0:	f04f 030a 	mov.w	r3, #10
 8009df4:	d91e      	bls.n	8009e34 <__gethex+0x120>
 8009df6:	b104      	cbz	r4, 8009dfa <__gethex+0xe6>
 8009df8:	4252      	negs	r2, r2
 8009dfa:	4417      	add	r7, r2
 8009dfc:	f8ca 1000 	str.w	r1, [sl]
 8009e00:	b1ed      	cbz	r5, 8009e3e <__gethex+0x12a>
 8009e02:	f1bb 0f00 	cmp.w	fp, #0
 8009e06:	bf0c      	ite	eq
 8009e08:	2506      	moveq	r5, #6
 8009e0a:	2500      	movne	r5, #0
 8009e0c:	4628      	mov	r0, r5
 8009e0e:	b005      	add	sp, #20
 8009e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e14:	2500      	movs	r5, #0
 8009e16:	462c      	mov	r4, r5
 8009e18:	e7b0      	b.n	8009d7c <__gethex+0x68>
 8009e1a:	2c00      	cmp	r4, #0
 8009e1c:	d1c7      	bne.n	8009dae <__gethex+0x9a>
 8009e1e:	4627      	mov	r7, r4
 8009e20:	e7c7      	b.n	8009db2 <__gethex+0x9e>
 8009e22:	464e      	mov	r6, r9
 8009e24:	462f      	mov	r7, r5
 8009e26:	2501      	movs	r5, #1
 8009e28:	e7c3      	b.n	8009db2 <__gethex+0x9e>
 8009e2a:	2400      	movs	r4, #0
 8009e2c:	1cb1      	adds	r1, r6, #2
 8009e2e:	e7cc      	b.n	8009dca <__gethex+0xb6>
 8009e30:	2401      	movs	r4, #1
 8009e32:	e7fb      	b.n	8009e2c <__gethex+0x118>
 8009e34:	fb03 0002 	mla	r0, r3, r2, r0
 8009e38:	e7ce      	b.n	8009dd8 <__gethex+0xc4>
 8009e3a:	4631      	mov	r1, r6
 8009e3c:	e7de      	b.n	8009dfc <__gethex+0xe8>
 8009e3e:	eba6 0309 	sub.w	r3, r6, r9
 8009e42:	3b01      	subs	r3, #1
 8009e44:	4629      	mov	r1, r5
 8009e46:	2b07      	cmp	r3, #7
 8009e48:	dc0a      	bgt.n	8009e60 <__gethex+0x14c>
 8009e4a:	9801      	ldr	r0, [sp, #4]
 8009e4c:	f000 fafc 	bl	800a448 <_Balloc>
 8009e50:	4604      	mov	r4, r0
 8009e52:	b940      	cbnz	r0, 8009e66 <__gethex+0x152>
 8009e54:	4b5c      	ldr	r3, [pc, #368]	@ (8009fc8 <__gethex+0x2b4>)
 8009e56:	4602      	mov	r2, r0
 8009e58:	21e4      	movs	r1, #228	@ 0xe4
 8009e5a:	485c      	ldr	r0, [pc, #368]	@ (8009fcc <__gethex+0x2b8>)
 8009e5c:	f001 f9d8 	bl	800b210 <__assert_func>
 8009e60:	3101      	adds	r1, #1
 8009e62:	105b      	asrs	r3, r3, #1
 8009e64:	e7ef      	b.n	8009e46 <__gethex+0x132>
 8009e66:	f100 0a14 	add.w	sl, r0, #20
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	4655      	mov	r5, sl
 8009e6e:	469b      	mov	fp, r3
 8009e70:	45b1      	cmp	r9, r6
 8009e72:	d337      	bcc.n	8009ee4 <__gethex+0x1d0>
 8009e74:	f845 bb04 	str.w	fp, [r5], #4
 8009e78:	eba5 050a 	sub.w	r5, r5, sl
 8009e7c:	10ad      	asrs	r5, r5, #2
 8009e7e:	6125      	str	r5, [r4, #16]
 8009e80:	4658      	mov	r0, fp
 8009e82:	f000 fbd3 	bl	800a62c <__hi0bits>
 8009e86:	016d      	lsls	r5, r5, #5
 8009e88:	f8d8 6000 	ldr.w	r6, [r8]
 8009e8c:	1a2d      	subs	r5, r5, r0
 8009e8e:	42b5      	cmp	r5, r6
 8009e90:	dd54      	ble.n	8009f3c <__gethex+0x228>
 8009e92:	1bad      	subs	r5, r5, r6
 8009e94:	4629      	mov	r1, r5
 8009e96:	4620      	mov	r0, r4
 8009e98:	f000 ff5f 	bl	800ad5a <__any_on>
 8009e9c:	4681      	mov	r9, r0
 8009e9e:	b178      	cbz	r0, 8009ec0 <__gethex+0x1ac>
 8009ea0:	1e6b      	subs	r3, r5, #1
 8009ea2:	1159      	asrs	r1, r3, #5
 8009ea4:	f003 021f 	and.w	r2, r3, #31
 8009ea8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009eac:	f04f 0901 	mov.w	r9, #1
 8009eb0:	fa09 f202 	lsl.w	r2, r9, r2
 8009eb4:	420a      	tst	r2, r1
 8009eb6:	d003      	beq.n	8009ec0 <__gethex+0x1ac>
 8009eb8:	454b      	cmp	r3, r9
 8009eba:	dc36      	bgt.n	8009f2a <__gethex+0x216>
 8009ebc:	f04f 0902 	mov.w	r9, #2
 8009ec0:	4629      	mov	r1, r5
 8009ec2:	4620      	mov	r0, r4
 8009ec4:	f7ff febe 	bl	8009c44 <rshift>
 8009ec8:	442f      	add	r7, r5
 8009eca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009ece:	42bb      	cmp	r3, r7
 8009ed0:	da42      	bge.n	8009f58 <__gethex+0x244>
 8009ed2:	9801      	ldr	r0, [sp, #4]
 8009ed4:	4621      	mov	r1, r4
 8009ed6:	f000 faf7 	bl	800a4c8 <_Bfree>
 8009eda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009edc:	2300      	movs	r3, #0
 8009ede:	6013      	str	r3, [r2, #0]
 8009ee0:	25a3      	movs	r5, #163	@ 0xa3
 8009ee2:	e793      	b.n	8009e0c <__gethex+0xf8>
 8009ee4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009ee8:	2a2e      	cmp	r2, #46	@ 0x2e
 8009eea:	d012      	beq.n	8009f12 <__gethex+0x1fe>
 8009eec:	2b20      	cmp	r3, #32
 8009eee:	d104      	bne.n	8009efa <__gethex+0x1e6>
 8009ef0:	f845 bb04 	str.w	fp, [r5], #4
 8009ef4:	f04f 0b00 	mov.w	fp, #0
 8009ef8:	465b      	mov	r3, fp
 8009efa:	7830      	ldrb	r0, [r6, #0]
 8009efc:	9303      	str	r3, [sp, #12]
 8009efe:	f7ff fef3 	bl	8009ce8 <__hexdig_fun>
 8009f02:	9b03      	ldr	r3, [sp, #12]
 8009f04:	f000 000f 	and.w	r0, r0, #15
 8009f08:	4098      	lsls	r0, r3
 8009f0a:	ea4b 0b00 	orr.w	fp, fp, r0
 8009f0e:	3304      	adds	r3, #4
 8009f10:	e7ae      	b.n	8009e70 <__gethex+0x15c>
 8009f12:	45b1      	cmp	r9, r6
 8009f14:	d8ea      	bhi.n	8009eec <__gethex+0x1d8>
 8009f16:	492b      	ldr	r1, [pc, #172]	@ (8009fc4 <__gethex+0x2b0>)
 8009f18:	9303      	str	r3, [sp, #12]
 8009f1a:	2201      	movs	r2, #1
 8009f1c:	4630      	mov	r0, r6
 8009f1e:	f7fe ff4c 	bl	8008dba <strncmp>
 8009f22:	9b03      	ldr	r3, [sp, #12]
 8009f24:	2800      	cmp	r0, #0
 8009f26:	d1e1      	bne.n	8009eec <__gethex+0x1d8>
 8009f28:	e7a2      	b.n	8009e70 <__gethex+0x15c>
 8009f2a:	1ea9      	subs	r1, r5, #2
 8009f2c:	4620      	mov	r0, r4
 8009f2e:	f000 ff14 	bl	800ad5a <__any_on>
 8009f32:	2800      	cmp	r0, #0
 8009f34:	d0c2      	beq.n	8009ebc <__gethex+0x1a8>
 8009f36:	f04f 0903 	mov.w	r9, #3
 8009f3a:	e7c1      	b.n	8009ec0 <__gethex+0x1ac>
 8009f3c:	da09      	bge.n	8009f52 <__gethex+0x23e>
 8009f3e:	1b75      	subs	r5, r6, r5
 8009f40:	4621      	mov	r1, r4
 8009f42:	9801      	ldr	r0, [sp, #4]
 8009f44:	462a      	mov	r2, r5
 8009f46:	f000 fccf 	bl	800a8e8 <__lshift>
 8009f4a:	1b7f      	subs	r7, r7, r5
 8009f4c:	4604      	mov	r4, r0
 8009f4e:	f100 0a14 	add.w	sl, r0, #20
 8009f52:	f04f 0900 	mov.w	r9, #0
 8009f56:	e7b8      	b.n	8009eca <__gethex+0x1b6>
 8009f58:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009f5c:	42bd      	cmp	r5, r7
 8009f5e:	dd6f      	ble.n	800a040 <__gethex+0x32c>
 8009f60:	1bed      	subs	r5, r5, r7
 8009f62:	42ae      	cmp	r6, r5
 8009f64:	dc34      	bgt.n	8009fd0 <__gethex+0x2bc>
 8009f66:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009f6a:	2b02      	cmp	r3, #2
 8009f6c:	d022      	beq.n	8009fb4 <__gethex+0x2a0>
 8009f6e:	2b03      	cmp	r3, #3
 8009f70:	d024      	beq.n	8009fbc <__gethex+0x2a8>
 8009f72:	2b01      	cmp	r3, #1
 8009f74:	d115      	bne.n	8009fa2 <__gethex+0x28e>
 8009f76:	42ae      	cmp	r6, r5
 8009f78:	d113      	bne.n	8009fa2 <__gethex+0x28e>
 8009f7a:	2e01      	cmp	r6, #1
 8009f7c:	d10b      	bne.n	8009f96 <__gethex+0x282>
 8009f7e:	9a02      	ldr	r2, [sp, #8]
 8009f80:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009f84:	6013      	str	r3, [r2, #0]
 8009f86:	2301      	movs	r3, #1
 8009f88:	6123      	str	r3, [r4, #16]
 8009f8a:	f8ca 3000 	str.w	r3, [sl]
 8009f8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f90:	2562      	movs	r5, #98	@ 0x62
 8009f92:	601c      	str	r4, [r3, #0]
 8009f94:	e73a      	b.n	8009e0c <__gethex+0xf8>
 8009f96:	1e71      	subs	r1, r6, #1
 8009f98:	4620      	mov	r0, r4
 8009f9a:	f000 fede 	bl	800ad5a <__any_on>
 8009f9e:	2800      	cmp	r0, #0
 8009fa0:	d1ed      	bne.n	8009f7e <__gethex+0x26a>
 8009fa2:	9801      	ldr	r0, [sp, #4]
 8009fa4:	4621      	mov	r1, r4
 8009fa6:	f000 fa8f 	bl	800a4c8 <_Bfree>
 8009faa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009fac:	2300      	movs	r3, #0
 8009fae:	6013      	str	r3, [r2, #0]
 8009fb0:	2550      	movs	r5, #80	@ 0x50
 8009fb2:	e72b      	b.n	8009e0c <__gethex+0xf8>
 8009fb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d1f3      	bne.n	8009fa2 <__gethex+0x28e>
 8009fba:	e7e0      	b.n	8009f7e <__gethex+0x26a>
 8009fbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d1dd      	bne.n	8009f7e <__gethex+0x26a>
 8009fc2:	e7ee      	b.n	8009fa2 <__gethex+0x28e>
 8009fc4:	0800b8dc 	.word	0x0800b8dc
 8009fc8:	0800b996 	.word	0x0800b996
 8009fcc:	0800b9a7 	.word	0x0800b9a7
 8009fd0:	1e6f      	subs	r7, r5, #1
 8009fd2:	f1b9 0f00 	cmp.w	r9, #0
 8009fd6:	d130      	bne.n	800a03a <__gethex+0x326>
 8009fd8:	b127      	cbz	r7, 8009fe4 <__gethex+0x2d0>
 8009fda:	4639      	mov	r1, r7
 8009fdc:	4620      	mov	r0, r4
 8009fde:	f000 febc 	bl	800ad5a <__any_on>
 8009fe2:	4681      	mov	r9, r0
 8009fe4:	117a      	asrs	r2, r7, #5
 8009fe6:	2301      	movs	r3, #1
 8009fe8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009fec:	f007 071f 	and.w	r7, r7, #31
 8009ff0:	40bb      	lsls	r3, r7
 8009ff2:	4213      	tst	r3, r2
 8009ff4:	4629      	mov	r1, r5
 8009ff6:	4620      	mov	r0, r4
 8009ff8:	bf18      	it	ne
 8009ffa:	f049 0902 	orrne.w	r9, r9, #2
 8009ffe:	f7ff fe21 	bl	8009c44 <rshift>
 800a002:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a006:	1b76      	subs	r6, r6, r5
 800a008:	2502      	movs	r5, #2
 800a00a:	f1b9 0f00 	cmp.w	r9, #0
 800a00e:	d047      	beq.n	800a0a0 <__gethex+0x38c>
 800a010:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a014:	2b02      	cmp	r3, #2
 800a016:	d015      	beq.n	800a044 <__gethex+0x330>
 800a018:	2b03      	cmp	r3, #3
 800a01a:	d017      	beq.n	800a04c <__gethex+0x338>
 800a01c:	2b01      	cmp	r3, #1
 800a01e:	d109      	bne.n	800a034 <__gethex+0x320>
 800a020:	f019 0f02 	tst.w	r9, #2
 800a024:	d006      	beq.n	800a034 <__gethex+0x320>
 800a026:	f8da 3000 	ldr.w	r3, [sl]
 800a02a:	ea49 0903 	orr.w	r9, r9, r3
 800a02e:	f019 0f01 	tst.w	r9, #1
 800a032:	d10e      	bne.n	800a052 <__gethex+0x33e>
 800a034:	f045 0510 	orr.w	r5, r5, #16
 800a038:	e032      	b.n	800a0a0 <__gethex+0x38c>
 800a03a:	f04f 0901 	mov.w	r9, #1
 800a03e:	e7d1      	b.n	8009fe4 <__gethex+0x2d0>
 800a040:	2501      	movs	r5, #1
 800a042:	e7e2      	b.n	800a00a <__gethex+0x2f6>
 800a044:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a046:	f1c3 0301 	rsb	r3, r3, #1
 800a04a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a04c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d0f0      	beq.n	800a034 <__gethex+0x320>
 800a052:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a056:	f104 0314 	add.w	r3, r4, #20
 800a05a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a05e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a062:	f04f 0c00 	mov.w	ip, #0
 800a066:	4618      	mov	r0, r3
 800a068:	f853 2b04 	ldr.w	r2, [r3], #4
 800a06c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a070:	d01b      	beq.n	800a0aa <__gethex+0x396>
 800a072:	3201      	adds	r2, #1
 800a074:	6002      	str	r2, [r0, #0]
 800a076:	2d02      	cmp	r5, #2
 800a078:	f104 0314 	add.w	r3, r4, #20
 800a07c:	d13c      	bne.n	800a0f8 <__gethex+0x3e4>
 800a07e:	f8d8 2000 	ldr.w	r2, [r8]
 800a082:	3a01      	subs	r2, #1
 800a084:	42b2      	cmp	r2, r6
 800a086:	d109      	bne.n	800a09c <__gethex+0x388>
 800a088:	1171      	asrs	r1, r6, #5
 800a08a:	2201      	movs	r2, #1
 800a08c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a090:	f006 061f 	and.w	r6, r6, #31
 800a094:	fa02 f606 	lsl.w	r6, r2, r6
 800a098:	421e      	tst	r6, r3
 800a09a:	d13a      	bne.n	800a112 <__gethex+0x3fe>
 800a09c:	f045 0520 	orr.w	r5, r5, #32
 800a0a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a0a2:	601c      	str	r4, [r3, #0]
 800a0a4:	9b02      	ldr	r3, [sp, #8]
 800a0a6:	601f      	str	r7, [r3, #0]
 800a0a8:	e6b0      	b.n	8009e0c <__gethex+0xf8>
 800a0aa:	4299      	cmp	r1, r3
 800a0ac:	f843 cc04 	str.w	ip, [r3, #-4]
 800a0b0:	d8d9      	bhi.n	800a066 <__gethex+0x352>
 800a0b2:	68a3      	ldr	r3, [r4, #8]
 800a0b4:	459b      	cmp	fp, r3
 800a0b6:	db17      	blt.n	800a0e8 <__gethex+0x3d4>
 800a0b8:	6861      	ldr	r1, [r4, #4]
 800a0ba:	9801      	ldr	r0, [sp, #4]
 800a0bc:	3101      	adds	r1, #1
 800a0be:	f000 f9c3 	bl	800a448 <_Balloc>
 800a0c2:	4681      	mov	r9, r0
 800a0c4:	b918      	cbnz	r0, 800a0ce <__gethex+0x3ba>
 800a0c6:	4b1a      	ldr	r3, [pc, #104]	@ (800a130 <__gethex+0x41c>)
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	2184      	movs	r1, #132	@ 0x84
 800a0cc:	e6c5      	b.n	8009e5a <__gethex+0x146>
 800a0ce:	6922      	ldr	r2, [r4, #16]
 800a0d0:	3202      	adds	r2, #2
 800a0d2:	f104 010c 	add.w	r1, r4, #12
 800a0d6:	0092      	lsls	r2, r2, #2
 800a0d8:	300c      	adds	r0, #12
 800a0da:	f7fe fef8 	bl	8008ece <memcpy>
 800a0de:	4621      	mov	r1, r4
 800a0e0:	9801      	ldr	r0, [sp, #4]
 800a0e2:	f000 f9f1 	bl	800a4c8 <_Bfree>
 800a0e6:	464c      	mov	r4, r9
 800a0e8:	6923      	ldr	r3, [r4, #16]
 800a0ea:	1c5a      	adds	r2, r3, #1
 800a0ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a0f0:	6122      	str	r2, [r4, #16]
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	615a      	str	r2, [r3, #20]
 800a0f6:	e7be      	b.n	800a076 <__gethex+0x362>
 800a0f8:	6922      	ldr	r2, [r4, #16]
 800a0fa:	455a      	cmp	r2, fp
 800a0fc:	dd0b      	ble.n	800a116 <__gethex+0x402>
 800a0fe:	2101      	movs	r1, #1
 800a100:	4620      	mov	r0, r4
 800a102:	f7ff fd9f 	bl	8009c44 <rshift>
 800a106:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a10a:	3701      	adds	r7, #1
 800a10c:	42bb      	cmp	r3, r7
 800a10e:	f6ff aee0 	blt.w	8009ed2 <__gethex+0x1be>
 800a112:	2501      	movs	r5, #1
 800a114:	e7c2      	b.n	800a09c <__gethex+0x388>
 800a116:	f016 061f 	ands.w	r6, r6, #31
 800a11a:	d0fa      	beq.n	800a112 <__gethex+0x3fe>
 800a11c:	4453      	add	r3, sl
 800a11e:	f1c6 0620 	rsb	r6, r6, #32
 800a122:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a126:	f000 fa81 	bl	800a62c <__hi0bits>
 800a12a:	42b0      	cmp	r0, r6
 800a12c:	dbe7      	blt.n	800a0fe <__gethex+0x3ea>
 800a12e:	e7f0      	b.n	800a112 <__gethex+0x3fe>
 800a130:	0800b996 	.word	0x0800b996

0800a134 <L_shift>:
 800a134:	f1c2 0208 	rsb	r2, r2, #8
 800a138:	0092      	lsls	r2, r2, #2
 800a13a:	b570      	push	{r4, r5, r6, lr}
 800a13c:	f1c2 0620 	rsb	r6, r2, #32
 800a140:	6843      	ldr	r3, [r0, #4]
 800a142:	6804      	ldr	r4, [r0, #0]
 800a144:	fa03 f506 	lsl.w	r5, r3, r6
 800a148:	432c      	orrs	r4, r5
 800a14a:	40d3      	lsrs	r3, r2
 800a14c:	6004      	str	r4, [r0, #0]
 800a14e:	f840 3f04 	str.w	r3, [r0, #4]!
 800a152:	4288      	cmp	r0, r1
 800a154:	d3f4      	bcc.n	800a140 <L_shift+0xc>
 800a156:	bd70      	pop	{r4, r5, r6, pc}

0800a158 <__match>:
 800a158:	b530      	push	{r4, r5, lr}
 800a15a:	6803      	ldr	r3, [r0, #0]
 800a15c:	3301      	adds	r3, #1
 800a15e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a162:	b914      	cbnz	r4, 800a16a <__match+0x12>
 800a164:	6003      	str	r3, [r0, #0]
 800a166:	2001      	movs	r0, #1
 800a168:	bd30      	pop	{r4, r5, pc}
 800a16a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a16e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a172:	2d19      	cmp	r5, #25
 800a174:	bf98      	it	ls
 800a176:	3220      	addls	r2, #32
 800a178:	42a2      	cmp	r2, r4
 800a17a:	d0f0      	beq.n	800a15e <__match+0x6>
 800a17c:	2000      	movs	r0, #0
 800a17e:	e7f3      	b.n	800a168 <__match+0x10>

0800a180 <__hexnan>:
 800a180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a184:	680b      	ldr	r3, [r1, #0]
 800a186:	6801      	ldr	r1, [r0, #0]
 800a188:	115e      	asrs	r6, r3, #5
 800a18a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a18e:	f013 031f 	ands.w	r3, r3, #31
 800a192:	b087      	sub	sp, #28
 800a194:	bf18      	it	ne
 800a196:	3604      	addne	r6, #4
 800a198:	2500      	movs	r5, #0
 800a19a:	1f37      	subs	r7, r6, #4
 800a19c:	4682      	mov	sl, r0
 800a19e:	4690      	mov	r8, r2
 800a1a0:	9301      	str	r3, [sp, #4]
 800a1a2:	f846 5c04 	str.w	r5, [r6, #-4]
 800a1a6:	46b9      	mov	r9, r7
 800a1a8:	463c      	mov	r4, r7
 800a1aa:	9502      	str	r5, [sp, #8]
 800a1ac:	46ab      	mov	fp, r5
 800a1ae:	784a      	ldrb	r2, [r1, #1]
 800a1b0:	1c4b      	adds	r3, r1, #1
 800a1b2:	9303      	str	r3, [sp, #12]
 800a1b4:	b342      	cbz	r2, 800a208 <__hexnan+0x88>
 800a1b6:	4610      	mov	r0, r2
 800a1b8:	9105      	str	r1, [sp, #20]
 800a1ba:	9204      	str	r2, [sp, #16]
 800a1bc:	f7ff fd94 	bl	8009ce8 <__hexdig_fun>
 800a1c0:	2800      	cmp	r0, #0
 800a1c2:	d151      	bne.n	800a268 <__hexnan+0xe8>
 800a1c4:	9a04      	ldr	r2, [sp, #16]
 800a1c6:	9905      	ldr	r1, [sp, #20]
 800a1c8:	2a20      	cmp	r2, #32
 800a1ca:	d818      	bhi.n	800a1fe <__hexnan+0x7e>
 800a1cc:	9b02      	ldr	r3, [sp, #8]
 800a1ce:	459b      	cmp	fp, r3
 800a1d0:	dd13      	ble.n	800a1fa <__hexnan+0x7a>
 800a1d2:	454c      	cmp	r4, r9
 800a1d4:	d206      	bcs.n	800a1e4 <__hexnan+0x64>
 800a1d6:	2d07      	cmp	r5, #7
 800a1d8:	dc04      	bgt.n	800a1e4 <__hexnan+0x64>
 800a1da:	462a      	mov	r2, r5
 800a1dc:	4649      	mov	r1, r9
 800a1de:	4620      	mov	r0, r4
 800a1e0:	f7ff ffa8 	bl	800a134 <L_shift>
 800a1e4:	4544      	cmp	r4, r8
 800a1e6:	d952      	bls.n	800a28e <__hexnan+0x10e>
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	f1a4 0904 	sub.w	r9, r4, #4
 800a1ee:	f844 3c04 	str.w	r3, [r4, #-4]
 800a1f2:	f8cd b008 	str.w	fp, [sp, #8]
 800a1f6:	464c      	mov	r4, r9
 800a1f8:	461d      	mov	r5, r3
 800a1fa:	9903      	ldr	r1, [sp, #12]
 800a1fc:	e7d7      	b.n	800a1ae <__hexnan+0x2e>
 800a1fe:	2a29      	cmp	r2, #41	@ 0x29
 800a200:	d157      	bne.n	800a2b2 <__hexnan+0x132>
 800a202:	3102      	adds	r1, #2
 800a204:	f8ca 1000 	str.w	r1, [sl]
 800a208:	f1bb 0f00 	cmp.w	fp, #0
 800a20c:	d051      	beq.n	800a2b2 <__hexnan+0x132>
 800a20e:	454c      	cmp	r4, r9
 800a210:	d206      	bcs.n	800a220 <__hexnan+0xa0>
 800a212:	2d07      	cmp	r5, #7
 800a214:	dc04      	bgt.n	800a220 <__hexnan+0xa0>
 800a216:	462a      	mov	r2, r5
 800a218:	4649      	mov	r1, r9
 800a21a:	4620      	mov	r0, r4
 800a21c:	f7ff ff8a 	bl	800a134 <L_shift>
 800a220:	4544      	cmp	r4, r8
 800a222:	d936      	bls.n	800a292 <__hexnan+0x112>
 800a224:	f1a8 0204 	sub.w	r2, r8, #4
 800a228:	4623      	mov	r3, r4
 800a22a:	f853 1b04 	ldr.w	r1, [r3], #4
 800a22e:	f842 1f04 	str.w	r1, [r2, #4]!
 800a232:	429f      	cmp	r7, r3
 800a234:	d2f9      	bcs.n	800a22a <__hexnan+0xaa>
 800a236:	1b3b      	subs	r3, r7, r4
 800a238:	f023 0303 	bic.w	r3, r3, #3
 800a23c:	3304      	adds	r3, #4
 800a23e:	3401      	adds	r4, #1
 800a240:	3e03      	subs	r6, #3
 800a242:	42b4      	cmp	r4, r6
 800a244:	bf88      	it	hi
 800a246:	2304      	movhi	r3, #4
 800a248:	4443      	add	r3, r8
 800a24a:	2200      	movs	r2, #0
 800a24c:	f843 2b04 	str.w	r2, [r3], #4
 800a250:	429f      	cmp	r7, r3
 800a252:	d2fb      	bcs.n	800a24c <__hexnan+0xcc>
 800a254:	683b      	ldr	r3, [r7, #0]
 800a256:	b91b      	cbnz	r3, 800a260 <__hexnan+0xe0>
 800a258:	4547      	cmp	r7, r8
 800a25a:	d128      	bne.n	800a2ae <__hexnan+0x12e>
 800a25c:	2301      	movs	r3, #1
 800a25e:	603b      	str	r3, [r7, #0]
 800a260:	2005      	movs	r0, #5
 800a262:	b007      	add	sp, #28
 800a264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a268:	3501      	adds	r5, #1
 800a26a:	2d08      	cmp	r5, #8
 800a26c:	f10b 0b01 	add.w	fp, fp, #1
 800a270:	dd06      	ble.n	800a280 <__hexnan+0x100>
 800a272:	4544      	cmp	r4, r8
 800a274:	d9c1      	bls.n	800a1fa <__hexnan+0x7a>
 800a276:	2300      	movs	r3, #0
 800a278:	f844 3c04 	str.w	r3, [r4, #-4]
 800a27c:	2501      	movs	r5, #1
 800a27e:	3c04      	subs	r4, #4
 800a280:	6822      	ldr	r2, [r4, #0]
 800a282:	f000 000f 	and.w	r0, r0, #15
 800a286:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a28a:	6020      	str	r0, [r4, #0]
 800a28c:	e7b5      	b.n	800a1fa <__hexnan+0x7a>
 800a28e:	2508      	movs	r5, #8
 800a290:	e7b3      	b.n	800a1fa <__hexnan+0x7a>
 800a292:	9b01      	ldr	r3, [sp, #4]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d0dd      	beq.n	800a254 <__hexnan+0xd4>
 800a298:	f1c3 0320 	rsb	r3, r3, #32
 800a29c:	f04f 32ff 	mov.w	r2, #4294967295
 800a2a0:	40da      	lsrs	r2, r3
 800a2a2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a2a6:	4013      	ands	r3, r2
 800a2a8:	f846 3c04 	str.w	r3, [r6, #-4]
 800a2ac:	e7d2      	b.n	800a254 <__hexnan+0xd4>
 800a2ae:	3f04      	subs	r7, #4
 800a2b0:	e7d0      	b.n	800a254 <__hexnan+0xd4>
 800a2b2:	2004      	movs	r0, #4
 800a2b4:	e7d5      	b.n	800a262 <__hexnan+0xe2>
	...

0800a2b8 <malloc>:
 800a2b8:	4b02      	ldr	r3, [pc, #8]	@ (800a2c4 <malloc+0xc>)
 800a2ba:	4601      	mov	r1, r0
 800a2bc:	6818      	ldr	r0, [r3, #0]
 800a2be:	f000 b825 	b.w	800a30c <_malloc_r>
 800a2c2:	bf00      	nop
 800a2c4:	200001cc 	.word	0x200001cc

0800a2c8 <sbrk_aligned>:
 800a2c8:	b570      	push	{r4, r5, r6, lr}
 800a2ca:	4e0f      	ldr	r6, [pc, #60]	@ (800a308 <sbrk_aligned+0x40>)
 800a2cc:	460c      	mov	r4, r1
 800a2ce:	6831      	ldr	r1, [r6, #0]
 800a2d0:	4605      	mov	r5, r0
 800a2d2:	b911      	cbnz	r1, 800a2da <sbrk_aligned+0x12>
 800a2d4:	f000 ff8c 	bl	800b1f0 <_sbrk_r>
 800a2d8:	6030      	str	r0, [r6, #0]
 800a2da:	4621      	mov	r1, r4
 800a2dc:	4628      	mov	r0, r5
 800a2de:	f000 ff87 	bl	800b1f0 <_sbrk_r>
 800a2e2:	1c43      	adds	r3, r0, #1
 800a2e4:	d103      	bne.n	800a2ee <sbrk_aligned+0x26>
 800a2e6:	f04f 34ff 	mov.w	r4, #4294967295
 800a2ea:	4620      	mov	r0, r4
 800a2ec:	bd70      	pop	{r4, r5, r6, pc}
 800a2ee:	1cc4      	adds	r4, r0, #3
 800a2f0:	f024 0403 	bic.w	r4, r4, #3
 800a2f4:	42a0      	cmp	r0, r4
 800a2f6:	d0f8      	beq.n	800a2ea <sbrk_aligned+0x22>
 800a2f8:	1a21      	subs	r1, r4, r0
 800a2fa:	4628      	mov	r0, r5
 800a2fc:	f000 ff78 	bl	800b1f0 <_sbrk_r>
 800a300:	3001      	adds	r0, #1
 800a302:	d1f2      	bne.n	800a2ea <sbrk_aligned+0x22>
 800a304:	e7ef      	b.n	800a2e6 <sbrk_aligned+0x1e>
 800a306:	bf00      	nop
 800a308:	200005d4 	.word	0x200005d4

0800a30c <_malloc_r>:
 800a30c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a310:	1ccd      	adds	r5, r1, #3
 800a312:	f025 0503 	bic.w	r5, r5, #3
 800a316:	3508      	adds	r5, #8
 800a318:	2d0c      	cmp	r5, #12
 800a31a:	bf38      	it	cc
 800a31c:	250c      	movcc	r5, #12
 800a31e:	2d00      	cmp	r5, #0
 800a320:	4606      	mov	r6, r0
 800a322:	db01      	blt.n	800a328 <_malloc_r+0x1c>
 800a324:	42a9      	cmp	r1, r5
 800a326:	d904      	bls.n	800a332 <_malloc_r+0x26>
 800a328:	230c      	movs	r3, #12
 800a32a:	6033      	str	r3, [r6, #0]
 800a32c:	2000      	movs	r0, #0
 800a32e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a332:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a408 <_malloc_r+0xfc>
 800a336:	f000 f87b 	bl	800a430 <__malloc_lock>
 800a33a:	f8d8 3000 	ldr.w	r3, [r8]
 800a33e:	461c      	mov	r4, r3
 800a340:	bb44      	cbnz	r4, 800a394 <_malloc_r+0x88>
 800a342:	4629      	mov	r1, r5
 800a344:	4630      	mov	r0, r6
 800a346:	f7ff ffbf 	bl	800a2c8 <sbrk_aligned>
 800a34a:	1c43      	adds	r3, r0, #1
 800a34c:	4604      	mov	r4, r0
 800a34e:	d158      	bne.n	800a402 <_malloc_r+0xf6>
 800a350:	f8d8 4000 	ldr.w	r4, [r8]
 800a354:	4627      	mov	r7, r4
 800a356:	2f00      	cmp	r7, #0
 800a358:	d143      	bne.n	800a3e2 <_malloc_r+0xd6>
 800a35a:	2c00      	cmp	r4, #0
 800a35c:	d04b      	beq.n	800a3f6 <_malloc_r+0xea>
 800a35e:	6823      	ldr	r3, [r4, #0]
 800a360:	4639      	mov	r1, r7
 800a362:	4630      	mov	r0, r6
 800a364:	eb04 0903 	add.w	r9, r4, r3
 800a368:	f000 ff42 	bl	800b1f0 <_sbrk_r>
 800a36c:	4581      	cmp	r9, r0
 800a36e:	d142      	bne.n	800a3f6 <_malloc_r+0xea>
 800a370:	6821      	ldr	r1, [r4, #0]
 800a372:	1a6d      	subs	r5, r5, r1
 800a374:	4629      	mov	r1, r5
 800a376:	4630      	mov	r0, r6
 800a378:	f7ff ffa6 	bl	800a2c8 <sbrk_aligned>
 800a37c:	3001      	adds	r0, #1
 800a37e:	d03a      	beq.n	800a3f6 <_malloc_r+0xea>
 800a380:	6823      	ldr	r3, [r4, #0]
 800a382:	442b      	add	r3, r5
 800a384:	6023      	str	r3, [r4, #0]
 800a386:	f8d8 3000 	ldr.w	r3, [r8]
 800a38a:	685a      	ldr	r2, [r3, #4]
 800a38c:	bb62      	cbnz	r2, 800a3e8 <_malloc_r+0xdc>
 800a38e:	f8c8 7000 	str.w	r7, [r8]
 800a392:	e00f      	b.n	800a3b4 <_malloc_r+0xa8>
 800a394:	6822      	ldr	r2, [r4, #0]
 800a396:	1b52      	subs	r2, r2, r5
 800a398:	d420      	bmi.n	800a3dc <_malloc_r+0xd0>
 800a39a:	2a0b      	cmp	r2, #11
 800a39c:	d917      	bls.n	800a3ce <_malloc_r+0xc2>
 800a39e:	1961      	adds	r1, r4, r5
 800a3a0:	42a3      	cmp	r3, r4
 800a3a2:	6025      	str	r5, [r4, #0]
 800a3a4:	bf18      	it	ne
 800a3a6:	6059      	strne	r1, [r3, #4]
 800a3a8:	6863      	ldr	r3, [r4, #4]
 800a3aa:	bf08      	it	eq
 800a3ac:	f8c8 1000 	streq.w	r1, [r8]
 800a3b0:	5162      	str	r2, [r4, r5]
 800a3b2:	604b      	str	r3, [r1, #4]
 800a3b4:	4630      	mov	r0, r6
 800a3b6:	f000 f841 	bl	800a43c <__malloc_unlock>
 800a3ba:	f104 000b 	add.w	r0, r4, #11
 800a3be:	1d23      	adds	r3, r4, #4
 800a3c0:	f020 0007 	bic.w	r0, r0, #7
 800a3c4:	1ac2      	subs	r2, r0, r3
 800a3c6:	bf1c      	itt	ne
 800a3c8:	1a1b      	subne	r3, r3, r0
 800a3ca:	50a3      	strne	r3, [r4, r2]
 800a3cc:	e7af      	b.n	800a32e <_malloc_r+0x22>
 800a3ce:	6862      	ldr	r2, [r4, #4]
 800a3d0:	42a3      	cmp	r3, r4
 800a3d2:	bf0c      	ite	eq
 800a3d4:	f8c8 2000 	streq.w	r2, [r8]
 800a3d8:	605a      	strne	r2, [r3, #4]
 800a3da:	e7eb      	b.n	800a3b4 <_malloc_r+0xa8>
 800a3dc:	4623      	mov	r3, r4
 800a3de:	6864      	ldr	r4, [r4, #4]
 800a3e0:	e7ae      	b.n	800a340 <_malloc_r+0x34>
 800a3e2:	463c      	mov	r4, r7
 800a3e4:	687f      	ldr	r7, [r7, #4]
 800a3e6:	e7b6      	b.n	800a356 <_malloc_r+0x4a>
 800a3e8:	461a      	mov	r2, r3
 800a3ea:	685b      	ldr	r3, [r3, #4]
 800a3ec:	42a3      	cmp	r3, r4
 800a3ee:	d1fb      	bne.n	800a3e8 <_malloc_r+0xdc>
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	6053      	str	r3, [r2, #4]
 800a3f4:	e7de      	b.n	800a3b4 <_malloc_r+0xa8>
 800a3f6:	230c      	movs	r3, #12
 800a3f8:	6033      	str	r3, [r6, #0]
 800a3fa:	4630      	mov	r0, r6
 800a3fc:	f000 f81e 	bl	800a43c <__malloc_unlock>
 800a400:	e794      	b.n	800a32c <_malloc_r+0x20>
 800a402:	6005      	str	r5, [r0, #0]
 800a404:	e7d6      	b.n	800a3b4 <_malloc_r+0xa8>
 800a406:	bf00      	nop
 800a408:	200005d8 	.word	0x200005d8

0800a40c <__ascii_mbtowc>:
 800a40c:	b082      	sub	sp, #8
 800a40e:	b901      	cbnz	r1, 800a412 <__ascii_mbtowc+0x6>
 800a410:	a901      	add	r1, sp, #4
 800a412:	b142      	cbz	r2, 800a426 <__ascii_mbtowc+0x1a>
 800a414:	b14b      	cbz	r3, 800a42a <__ascii_mbtowc+0x1e>
 800a416:	7813      	ldrb	r3, [r2, #0]
 800a418:	600b      	str	r3, [r1, #0]
 800a41a:	7812      	ldrb	r2, [r2, #0]
 800a41c:	1e10      	subs	r0, r2, #0
 800a41e:	bf18      	it	ne
 800a420:	2001      	movne	r0, #1
 800a422:	b002      	add	sp, #8
 800a424:	4770      	bx	lr
 800a426:	4610      	mov	r0, r2
 800a428:	e7fb      	b.n	800a422 <__ascii_mbtowc+0x16>
 800a42a:	f06f 0001 	mvn.w	r0, #1
 800a42e:	e7f8      	b.n	800a422 <__ascii_mbtowc+0x16>

0800a430 <__malloc_lock>:
 800a430:	4801      	ldr	r0, [pc, #4]	@ (800a438 <__malloc_lock+0x8>)
 800a432:	f7fe bd4a 	b.w	8008eca <__retarget_lock_acquire_recursive>
 800a436:	bf00      	nop
 800a438:	200005d0 	.word	0x200005d0

0800a43c <__malloc_unlock>:
 800a43c:	4801      	ldr	r0, [pc, #4]	@ (800a444 <__malloc_unlock+0x8>)
 800a43e:	f7fe bd45 	b.w	8008ecc <__retarget_lock_release_recursive>
 800a442:	bf00      	nop
 800a444:	200005d0 	.word	0x200005d0

0800a448 <_Balloc>:
 800a448:	b570      	push	{r4, r5, r6, lr}
 800a44a:	69c6      	ldr	r6, [r0, #28]
 800a44c:	4604      	mov	r4, r0
 800a44e:	460d      	mov	r5, r1
 800a450:	b976      	cbnz	r6, 800a470 <_Balloc+0x28>
 800a452:	2010      	movs	r0, #16
 800a454:	f7ff ff30 	bl	800a2b8 <malloc>
 800a458:	4602      	mov	r2, r0
 800a45a:	61e0      	str	r0, [r4, #28]
 800a45c:	b920      	cbnz	r0, 800a468 <_Balloc+0x20>
 800a45e:	4b18      	ldr	r3, [pc, #96]	@ (800a4c0 <_Balloc+0x78>)
 800a460:	4818      	ldr	r0, [pc, #96]	@ (800a4c4 <_Balloc+0x7c>)
 800a462:	216b      	movs	r1, #107	@ 0x6b
 800a464:	f000 fed4 	bl	800b210 <__assert_func>
 800a468:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a46c:	6006      	str	r6, [r0, #0]
 800a46e:	60c6      	str	r6, [r0, #12]
 800a470:	69e6      	ldr	r6, [r4, #28]
 800a472:	68f3      	ldr	r3, [r6, #12]
 800a474:	b183      	cbz	r3, 800a498 <_Balloc+0x50>
 800a476:	69e3      	ldr	r3, [r4, #28]
 800a478:	68db      	ldr	r3, [r3, #12]
 800a47a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a47e:	b9b8      	cbnz	r0, 800a4b0 <_Balloc+0x68>
 800a480:	2101      	movs	r1, #1
 800a482:	fa01 f605 	lsl.w	r6, r1, r5
 800a486:	1d72      	adds	r2, r6, #5
 800a488:	0092      	lsls	r2, r2, #2
 800a48a:	4620      	mov	r0, r4
 800a48c:	f000 fede 	bl	800b24c <_calloc_r>
 800a490:	b160      	cbz	r0, 800a4ac <_Balloc+0x64>
 800a492:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a496:	e00e      	b.n	800a4b6 <_Balloc+0x6e>
 800a498:	2221      	movs	r2, #33	@ 0x21
 800a49a:	2104      	movs	r1, #4
 800a49c:	4620      	mov	r0, r4
 800a49e:	f000 fed5 	bl	800b24c <_calloc_r>
 800a4a2:	69e3      	ldr	r3, [r4, #28]
 800a4a4:	60f0      	str	r0, [r6, #12]
 800a4a6:	68db      	ldr	r3, [r3, #12]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d1e4      	bne.n	800a476 <_Balloc+0x2e>
 800a4ac:	2000      	movs	r0, #0
 800a4ae:	bd70      	pop	{r4, r5, r6, pc}
 800a4b0:	6802      	ldr	r2, [r0, #0]
 800a4b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a4bc:	e7f7      	b.n	800a4ae <_Balloc+0x66>
 800a4be:	bf00      	nop
 800a4c0:	0800b927 	.word	0x0800b927
 800a4c4:	0800ba07 	.word	0x0800ba07

0800a4c8 <_Bfree>:
 800a4c8:	b570      	push	{r4, r5, r6, lr}
 800a4ca:	69c6      	ldr	r6, [r0, #28]
 800a4cc:	4605      	mov	r5, r0
 800a4ce:	460c      	mov	r4, r1
 800a4d0:	b976      	cbnz	r6, 800a4f0 <_Bfree+0x28>
 800a4d2:	2010      	movs	r0, #16
 800a4d4:	f7ff fef0 	bl	800a2b8 <malloc>
 800a4d8:	4602      	mov	r2, r0
 800a4da:	61e8      	str	r0, [r5, #28]
 800a4dc:	b920      	cbnz	r0, 800a4e8 <_Bfree+0x20>
 800a4de:	4b09      	ldr	r3, [pc, #36]	@ (800a504 <_Bfree+0x3c>)
 800a4e0:	4809      	ldr	r0, [pc, #36]	@ (800a508 <_Bfree+0x40>)
 800a4e2:	218f      	movs	r1, #143	@ 0x8f
 800a4e4:	f000 fe94 	bl	800b210 <__assert_func>
 800a4e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a4ec:	6006      	str	r6, [r0, #0]
 800a4ee:	60c6      	str	r6, [r0, #12]
 800a4f0:	b13c      	cbz	r4, 800a502 <_Bfree+0x3a>
 800a4f2:	69eb      	ldr	r3, [r5, #28]
 800a4f4:	6862      	ldr	r2, [r4, #4]
 800a4f6:	68db      	ldr	r3, [r3, #12]
 800a4f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a4fc:	6021      	str	r1, [r4, #0]
 800a4fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a502:	bd70      	pop	{r4, r5, r6, pc}
 800a504:	0800b927 	.word	0x0800b927
 800a508:	0800ba07 	.word	0x0800ba07

0800a50c <__multadd>:
 800a50c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a510:	690d      	ldr	r5, [r1, #16]
 800a512:	4607      	mov	r7, r0
 800a514:	460c      	mov	r4, r1
 800a516:	461e      	mov	r6, r3
 800a518:	f101 0c14 	add.w	ip, r1, #20
 800a51c:	2000      	movs	r0, #0
 800a51e:	f8dc 3000 	ldr.w	r3, [ip]
 800a522:	b299      	uxth	r1, r3
 800a524:	fb02 6101 	mla	r1, r2, r1, r6
 800a528:	0c1e      	lsrs	r6, r3, #16
 800a52a:	0c0b      	lsrs	r3, r1, #16
 800a52c:	fb02 3306 	mla	r3, r2, r6, r3
 800a530:	b289      	uxth	r1, r1
 800a532:	3001      	adds	r0, #1
 800a534:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a538:	4285      	cmp	r5, r0
 800a53a:	f84c 1b04 	str.w	r1, [ip], #4
 800a53e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a542:	dcec      	bgt.n	800a51e <__multadd+0x12>
 800a544:	b30e      	cbz	r6, 800a58a <__multadd+0x7e>
 800a546:	68a3      	ldr	r3, [r4, #8]
 800a548:	42ab      	cmp	r3, r5
 800a54a:	dc19      	bgt.n	800a580 <__multadd+0x74>
 800a54c:	6861      	ldr	r1, [r4, #4]
 800a54e:	4638      	mov	r0, r7
 800a550:	3101      	adds	r1, #1
 800a552:	f7ff ff79 	bl	800a448 <_Balloc>
 800a556:	4680      	mov	r8, r0
 800a558:	b928      	cbnz	r0, 800a566 <__multadd+0x5a>
 800a55a:	4602      	mov	r2, r0
 800a55c:	4b0c      	ldr	r3, [pc, #48]	@ (800a590 <__multadd+0x84>)
 800a55e:	480d      	ldr	r0, [pc, #52]	@ (800a594 <__multadd+0x88>)
 800a560:	21ba      	movs	r1, #186	@ 0xba
 800a562:	f000 fe55 	bl	800b210 <__assert_func>
 800a566:	6922      	ldr	r2, [r4, #16]
 800a568:	3202      	adds	r2, #2
 800a56a:	f104 010c 	add.w	r1, r4, #12
 800a56e:	0092      	lsls	r2, r2, #2
 800a570:	300c      	adds	r0, #12
 800a572:	f7fe fcac 	bl	8008ece <memcpy>
 800a576:	4621      	mov	r1, r4
 800a578:	4638      	mov	r0, r7
 800a57a:	f7ff ffa5 	bl	800a4c8 <_Bfree>
 800a57e:	4644      	mov	r4, r8
 800a580:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a584:	3501      	adds	r5, #1
 800a586:	615e      	str	r6, [r3, #20]
 800a588:	6125      	str	r5, [r4, #16]
 800a58a:	4620      	mov	r0, r4
 800a58c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a590:	0800b996 	.word	0x0800b996
 800a594:	0800ba07 	.word	0x0800ba07

0800a598 <__s2b>:
 800a598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a59c:	460c      	mov	r4, r1
 800a59e:	4615      	mov	r5, r2
 800a5a0:	461f      	mov	r7, r3
 800a5a2:	2209      	movs	r2, #9
 800a5a4:	3308      	adds	r3, #8
 800a5a6:	4606      	mov	r6, r0
 800a5a8:	fb93 f3f2 	sdiv	r3, r3, r2
 800a5ac:	2100      	movs	r1, #0
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	429a      	cmp	r2, r3
 800a5b2:	db09      	blt.n	800a5c8 <__s2b+0x30>
 800a5b4:	4630      	mov	r0, r6
 800a5b6:	f7ff ff47 	bl	800a448 <_Balloc>
 800a5ba:	b940      	cbnz	r0, 800a5ce <__s2b+0x36>
 800a5bc:	4602      	mov	r2, r0
 800a5be:	4b19      	ldr	r3, [pc, #100]	@ (800a624 <__s2b+0x8c>)
 800a5c0:	4819      	ldr	r0, [pc, #100]	@ (800a628 <__s2b+0x90>)
 800a5c2:	21d3      	movs	r1, #211	@ 0xd3
 800a5c4:	f000 fe24 	bl	800b210 <__assert_func>
 800a5c8:	0052      	lsls	r2, r2, #1
 800a5ca:	3101      	adds	r1, #1
 800a5cc:	e7f0      	b.n	800a5b0 <__s2b+0x18>
 800a5ce:	9b08      	ldr	r3, [sp, #32]
 800a5d0:	6143      	str	r3, [r0, #20]
 800a5d2:	2d09      	cmp	r5, #9
 800a5d4:	f04f 0301 	mov.w	r3, #1
 800a5d8:	6103      	str	r3, [r0, #16]
 800a5da:	dd16      	ble.n	800a60a <__s2b+0x72>
 800a5dc:	f104 0909 	add.w	r9, r4, #9
 800a5e0:	46c8      	mov	r8, r9
 800a5e2:	442c      	add	r4, r5
 800a5e4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a5e8:	4601      	mov	r1, r0
 800a5ea:	3b30      	subs	r3, #48	@ 0x30
 800a5ec:	220a      	movs	r2, #10
 800a5ee:	4630      	mov	r0, r6
 800a5f0:	f7ff ff8c 	bl	800a50c <__multadd>
 800a5f4:	45a0      	cmp	r8, r4
 800a5f6:	d1f5      	bne.n	800a5e4 <__s2b+0x4c>
 800a5f8:	f1a5 0408 	sub.w	r4, r5, #8
 800a5fc:	444c      	add	r4, r9
 800a5fe:	1b2d      	subs	r5, r5, r4
 800a600:	1963      	adds	r3, r4, r5
 800a602:	42bb      	cmp	r3, r7
 800a604:	db04      	blt.n	800a610 <__s2b+0x78>
 800a606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a60a:	340a      	adds	r4, #10
 800a60c:	2509      	movs	r5, #9
 800a60e:	e7f6      	b.n	800a5fe <__s2b+0x66>
 800a610:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a614:	4601      	mov	r1, r0
 800a616:	3b30      	subs	r3, #48	@ 0x30
 800a618:	220a      	movs	r2, #10
 800a61a:	4630      	mov	r0, r6
 800a61c:	f7ff ff76 	bl	800a50c <__multadd>
 800a620:	e7ee      	b.n	800a600 <__s2b+0x68>
 800a622:	bf00      	nop
 800a624:	0800b996 	.word	0x0800b996
 800a628:	0800ba07 	.word	0x0800ba07

0800a62c <__hi0bits>:
 800a62c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a630:	4603      	mov	r3, r0
 800a632:	bf36      	itet	cc
 800a634:	0403      	lslcc	r3, r0, #16
 800a636:	2000      	movcs	r0, #0
 800a638:	2010      	movcc	r0, #16
 800a63a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a63e:	bf3c      	itt	cc
 800a640:	021b      	lslcc	r3, r3, #8
 800a642:	3008      	addcc	r0, #8
 800a644:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a648:	bf3c      	itt	cc
 800a64a:	011b      	lslcc	r3, r3, #4
 800a64c:	3004      	addcc	r0, #4
 800a64e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a652:	bf3c      	itt	cc
 800a654:	009b      	lslcc	r3, r3, #2
 800a656:	3002      	addcc	r0, #2
 800a658:	2b00      	cmp	r3, #0
 800a65a:	db05      	blt.n	800a668 <__hi0bits+0x3c>
 800a65c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a660:	f100 0001 	add.w	r0, r0, #1
 800a664:	bf08      	it	eq
 800a666:	2020      	moveq	r0, #32
 800a668:	4770      	bx	lr

0800a66a <__lo0bits>:
 800a66a:	6803      	ldr	r3, [r0, #0]
 800a66c:	4602      	mov	r2, r0
 800a66e:	f013 0007 	ands.w	r0, r3, #7
 800a672:	d00b      	beq.n	800a68c <__lo0bits+0x22>
 800a674:	07d9      	lsls	r1, r3, #31
 800a676:	d421      	bmi.n	800a6bc <__lo0bits+0x52>
 800a678:	0798      	lsls	r0, r3, #30
 800a67a:	bf49      	itett	mi
 800a67c:	085b      	lsrmi	r3, r3, #1
 800a67e:	089b      	lsrpl	r3, r3, #2
 800a680:	2001      	movmi	r0, #1
 800a682:	6013      	strmi	r3, [r2, #0]
 800a684:	bf5c      	itt	pl
 800a686:	6013      	strpl	r3, [r2, #0]
 800a688:	2002      	movpl	r0, #2
 800a68a:	4770      	bx	lr
 800a68c:	b299      	uxth	r1, r3
 800a68e:	b909      	cbnz	r1, 800a694 <__lo0bits+0x2a>
 800a690:	0c1b      	lsrs	r3, r3, #16
 800a692:	2010      	movs	r0, #16
 800a694:	b2d9      	uxtb	r1, r3
 800a696:	b909      	cbnz	r1, 800a69c <__lo0bits+0x32>
 800a698:	3008      	adds	r0, #8
 800a69a:	0a1b      	lsrs	r3, r3, #8
 800a69c:	0719      	lsls	r1, r3, #28
 800a69e:	bf04      	itt	eq
 800a6a0:	091b      	lsreq	r3, r3, #4
 800a6a2:	3004      	addeq	r0, #4
 800a6a4:	0799      	lsls	r1, r3, #30
 800a6a6:	bf04      	itt	eq
 800a6a8:	089b      	lsreq	r3, r3, #2
 800a6aa:	3002      	addeq	r0, #2
 800a6ac:	07d9      	lsls	r1, r3, #31
 800a6ae:	d403      	bmi.n	800a6b8 <__lo0bits+0x4e>
 800a6b0:	085b      	lsrs	r3, r3, #1
 800a6b2:	f100 0001 	add.w	r0, r0, #1
 800a6b6:	d003      	beq.n	800a6c0 <__lo0bits+0x56>
 800a6b8:	6013      	str	r3, [r2, #0]
 800a6ba:	4770      	bx	lr
 800a6bc:	2000      	movs	r0, #0
 800a6be:	4770      	bx	lr
 800a6c0:	2020      	movs	r0, #32
 800a6c2:	4770      	bx	lr

0800a6c4 <__i2b>:
 800a6c4:	b510      	push	{r4, lr}
 800a6c6:	460c      	mov	r4, r1
 800a6c8:	2101      	movs	r1, #1
 800a6ca:	f7ff febd 	bl	800a448 <_Balloc>
 800a6ce:	4602      	mov	r2, r0
 800a6d0:	b928      	cbnz	r0, 800a6de <__i2b+0x1a>
 800a6d2:	4b05      	ldr	r3, [pc, #20]	@ (800a6e8 <__i2b+0x24>)
 800a6d4:	4805      	ldr	r0, [pc, #20]	@ (800a6ec <__i2b+0x28>)
 800a6d6:	f240 1145 	movw	r1, #325	@ 0x145
 800a6da:	f000 fd99 	bl	800b210 <__assert_func>
 800a6de:	2301      	movs	r3, #1
 800a6e0:	6144      	str	r4, [r0, #20]
 800a6e2:	6103      	str	r3, [r0, #16]
 800a6e4:	bd10      	pop	{r4, pc}
 800a6e6:	bf00      	nop
 800a6e8:	0800b996 	.word	0x0800b996
 800a6ec:	0800ba07 	.word	0x0800ba07

0800a6f0 <__multiply>:
 800a6f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6f4:	4617      	mov	r7, r2
 800a6f6:	690a      	ldr	r2, [r1, #16]
 800a6f8:	693b      	ldr	r3, [r7, #16]
 800a6fa:	429a      	cmp	r2, r3
 800a6fc:	bfa8      	it	ge
 800a6fe:	463b      	movge	r3, r7
 800a700:	4689      	mov	r9, r1
 800a702:	bfa4      	itt	ge
 800a704:	460f      	movge	r7, r1
 800a706:	4699      	movge	r9, r3
 800a708:	693d      	ldr	r5, [r7, #16]
 800a70a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a70e:	68bb      	ldr	r3, [r7, #8]
 800a710:	6879      	ldr	r1, [r7, #4]
 800a712:	eb05 060a 	add.w	r6, r5, sl
 800a716:	42b3      	cmp	r3, r6
 800a718:	b085      	sub	sp, #20
 800a71a:	bfb8      	it	lt
 800a71c:	3101      	addlt	r1, #1
 800a71e:	f7ff fe93 	bl	800a448 <_Balloc>
 800a722:	b930      	cbnz	r0, 800a732 <__multiply+0x42>
 800a724:	4602      	mov	r2, r0
 800a726:	4b41      	ldr	r3, [pc, #260]	@ (800a82c <__multiply+0x13c>)
 800a728:	4841      	ldr	r0, [pc, #260]	@ (800a830 <__multiply+0x140>)
 800a72a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a72e:	f000 fd6f 	bl	800b210 <__assert_func>
 800a732:	f100 0414 	add.w	r4, r0, #20
 800a736:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a73a:	4623      	mov	r3, r4
 800a73c:	2200      	movs	r2, #0
 800a73e:	4573      	cmp	r3, lr
 800a740:	d320      	bcc.n	800a784 <__multiply+0x94>
 800a742:	f107 0814 	add.w	r8, r7, #20
 800a746:	f109 0114 	add.w	r1, r9, #20
 800a74a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a74e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a752:	9302      	str	r3, [sp, #8]
 800a754:	1beb      	subs	r3, r5, r7
 800a756:	3b15      	subs	r3, #21
 800a758:	f023 0303 	bic.w	r3, r3, #3
 800a75c:	3304      	adds	r3, #4
 800a75e:	3715      	adds	r7, #21
 800a760:	42bd      	cmp	r5, r7
 800a762:	bf38      	it	cc
 800a764:	2304      	movcc	r3, #4
 800a766:	9301      	str	r3, [sp, #4]
 800a768:	9b02      	ldr	r3, [sp, #8]
 800a76a:	9103      	str	r1, [sp, #12]
 800a76c:	428b      	cmp	r3, r1
 800a76e:	d80c      	bhi.n	800a78a <__multiply+0x9a>
 800a770:	2e00      	cmp	r6, #0
 800a772:	dd03      	ble.n	800a77c <__multiply+0x8c>
 800a774:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d055      	beq.n	800a828 <__multiply+0x138>
 800a77c:	6106      	str	r6, [r0, #16]
 800a77e:	b005      	add	sp, #20
 800a780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a784:	f843 2b04 	str.w	r2, [r3], #4
 800a788:	e7d9      	b.n	800a73e <__multiply+0x4e>
 800a78a:	f8b1 a000 	ldrh.w	sl, [r1]
 800a78e:	f1ba 0f00 	cmp.w	sl, #0
 800a792:	d01f      	beq.n	800a7d4 <__multiply+0xe4>
 800a794:	46c4      	mov	ip, r8
 800a796:	46a1      	mov	r9, r4
 800a798:	2700      	movs	r7, #0
 800a79a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a79e:	f8d9 3000 	ldr.w	r3, [r9]
 800a7a2:	fa1f fb82 	uxth.w	fp, r2
 800a7a6:	b29b      	uxth	r3, r3
 800a7a8:	fb0a 330b 	mla	r3, sl, fp, r3
 800a7ac:	443b      	add	r3, r7
 800a7ae:	f8d9 7000 	ldr.w	r7, [r9]
 800a7b2:	0c12      	lsrs	r2, r2, #16
 800a7b4:	0c3f      	lsrs	r7, r7, #16
 800a7b6:	fb0a 7202 	mla	r2, sl, r2, r7
 800a7ba:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a7be:	b29b      	uxth	r3, r3
 800a7c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a7c4:	4565      	cmp	r5, ip
 800a7c6:	f849 3b04 	str.w	r3, [r9], #4
 800a7ca:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a7ce:	d8e4      	bhi.n	800a79a <__multiply+0xaa>
 800a7d0:	9b01      	ldr	r3, [sp, #4]
 800a7d2:	50e7      	str	r7, [r4, r3]
 800a7d4:	9b03      	ldr	r3, [sp, #12]
 800a7d6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a7da:	3104      	adds	r1, #4
 800a7dc:	f1b9 0f00 	cmp.w	r9, #0
 800a7e0:	d020      	beq.n	800a824 <__multiply+0x134>
 800a7e2:	6823      	ldr	r3, [r4, #0]
 800a7e4:	4647      	mov	r7, r8
 800a7e6:	46a4      	mov	ip, r4
 800a7e8:	f04f 0a00 	mov.w	sl, #0
 800a7ec:	f8b7 b000 	ldrh.w	fp, [r7]
 800a7f0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a7f4:	fb09 220b 	mla	r2, r9, fp, r2
 800a7f8:	4452      	add	r2, sl
 800a7fa:	b29b      	uxth	r3, r3
 800a7fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a800:	f84c 3b04 	str.w	r3, [ip], #4
 800a804:	f857 3b04 	ldr.w	r3, [r7], #4
 800a808:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a80c:	f8bc 3000 	ldrh.w	r3, [ip]
 800a810:	fb09 330a 	mla	r3, r9, sl, r3
 800a814:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a818:	42bd      	cmp	r5, r7
 800a81a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a81e:	d8e5      	bhi.n	800a7ec <__multiply+0xfc>
 800a820:	9a01      	ldr	r2, [sp, #4]
 800a822:	50a3      	str	r3, [r4, r2]
 800a824:	3404      	adds	r4, #4
 800a826:	e79f      	b.n	800a768 <__multiply+0x78>
 800a828:	3e01      	subs	r6, #1
 800a82a:	e7a1      	b.n	800a770 <__multiply+0x80>
 800a82c:	0800b996 	.word	0x0800b996
 800a830:	0800ba07 	.word	0x0800ba07

0800a834 <__pow5mult>:
 800a834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a838:	4615      	mov	r5, r2
 800a83a:	f012 0203 	ands.w	r2, r2, #3
 800a83e:	4607      	mov	r7, r0
 800a840:	460e      	mov	r6, r1
 800a842:	d007      	beq.n	800a854 <__pow5mult+0x20>
 800a844:	4c25      	ldr	r4, [pc, #148]	@ (800a8dc <__pow5mult+0xa8>)
 800a846:	3a01      	subs	r2, #1
 800a848:	2300      	movs	r3, #0
 800a84a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a84e:	f7ff fe5d 	bl	800a50c <__multadd>
 800a852:	4606      	mov	r6, r0
 800a854:	10ad      	asrs	r5, r5, #2
 800a856:	d03d      	beq.n	800a8d4 <__pow5mult+0xa0>
 800a858:	69fc      	ldr	r4, [r7, #28]
 800a85a:	b97c      	cbnz	r4, 800a87c <__pow5mult+0x48>
 800a85c:	2010      	movs	r0, #16
 800a85e:	f7ff fd2b 	bl	800a2b8 <malloc>
 800a862:	4602      	mov	r2, r0
 800a864:	61f8      	str	r0, [r7, #28]
 800a866:	b928      	cbnz	r0, 800a874 <__pow5mult+0x40>
 800a868:	4b1d      	ldr	r3, [pc, #116]	@ (800a8e0 <__pow5mult+0xac>)
 800a86a:	481e      	ldr	r0, [pc, #120]	@ (800a8e4 <__pow5mult+0xb0>)
 800a86c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a870:	f000 fcce 	bl	800b210 <__assert_func>
 800a874:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a878:	6004      	str	r4, [r0, #0]
 800a87a:	60c4      	str	r4, [r0, #12]
 800a87c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a880:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a884:	b94c      	cbnz	r4, 800a89a <__pow5mult+0x66>
 800a886:	f240 2171 	movw	r1, #625	@ 0x271
 800a88a:	4638      	mov	r0, r7
 800a88c:	f7ff ff1a 	bl	800a6c4 <__i2b>
 800a890:	2300      	movs	r3, #0
 800a892:	f8c8 0008 	str.w	r0, [r8, #8]
 800a896:	4604      	mov	r4, r0
 800a898:	6003      	str	r3, [r0, #0]
 800a89a:	f04f 0900 	mov.w	r9, #0
 800a89e:	07eb      	lsls	r3, r5, #31
 800a8a0:	d50a      	bpl.n	800a8b8 <__pow5mult+0x84>
 800a8a2:	4631      	mov	r1, r6
 800a8a4:	4622      	mov	r2, r4
 800a8a6:	4638      	mov	r0, r7
 800a8a8:	f7ff ff22 	bl	800a6f0 <__multiply>
 800a8ac:	4631      	mov	r1, r6
 800a8ae:	4680      	mov	r8, r0
 800a8b0:	4638      	mov	r0, r7
 800a8b2:	f7ff fe09 	bl	800a4c8 <_Bfree>
 800a8b6:	4646      	mov	r6, r8
 800a8b8:	106d      	asrs	r5, r5, #1
 800a8ba:	d00b      	beq.n	800a8d4 <__pow5mult+0xa0>
 800a8bc:	6820      	ldr	r0, [r4, #0]
 800a8be:	b938      	cbnz	r0, 800a8d0 <__pow5mult+0x9c>
 800a8c0:	4622      	mov	r2, r4
 800a8c2:	4621      	mov	r1, r4
 800a8c4:	4638      	mov	r0, r7
 800a8c6:	f7ff ff13 	bl	800a6f0 <__multiply>
 800a8ca:	6020      	str	r0, [r4, #0]
 800a8cc:	f8c0 9000 	str.w	r9, [r0]
 800a8d0:	4604      	mov	r4, r0
 800a8d2:	e7e4      	b.n	800a89e <__pow5mult+0x6a>
 800a8d4:	4630      	mov	r0, r6
 800a8d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8da:	bf00      	nop
 800a8dc:	0800bb00 	.word	0x0800bb00
 800a8e0:	0800b927 	.word	0x0800b927
 800a8e4:	0800ba07 	.word	0x0800ba07

0800a8e8 <__lshift>:
 800a8e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8ec:	460c      	mov	r4, r1
 800a8ee:	6849      	ldr	r1, [r1, #4]
 800a8f0:	6923      	ldr	r3, [r4, #16]
 800a8f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a8f6:	68a3      	ldr	r3, [r4, #8]
 800a8f8:	4607      	mov	r7, r0
 800a8fa:	4691      	mov	r9, r2
 800a8fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a900:	f108 0601 	add.w	r6, r8, #1
 800a904:	42b3      	cmp	r3, r6
 800a906:	db0b      	blt.n	800a920 <__lshift+0x38>
 800a908:	4638      	mov	r0, r7
 800a90a:	f7ff fd9d 	bl	800a448 <_Balloc>
 800a90e:	4605      	mov	r5, r0
 800a910:	b948      	cbnz	r0, 800a926 <__lshift+0x3e>
 800a912:	4602      	mov	r2, r0
 800a914:	4b28      	ldr	r3, [pc, #160]	@ (800a9b8 <__lshift+0xd0>)
 800a916:	4829      	ldr	r0, [pc, #164]	@ (800a9bc <__lshift+0xd4>)
 800a918:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a91c:	f000 fc78 	bl	800b210 <__assert_func>
 800a920:	3101      	adds	r1, #1
 800a922:	005b      	lsls	r3, r3, #1
 800a924:	e7ee      	b.n	800a904 <__lshift+0x1c>
 800a926:	2300      	movs	r3, #0
 800a928:	f100 0114 	add.w	r1, r0, #20
 800a92c:	f100 0210 	add.w	r2, r0, #16
 800a930:	4618      	mov	r0, r3
 800a932:	4553      	cmp	r3, sl
 800a934:	db33      	blt.n	800a99e <__lshift+0xb6>
 800a936:	6920      	ldr	r0, [r4, #16]
 800a938:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a93c:	f104 0314 	add.w	r3, r4, #20
 800a940:	f019 091f 	ands.w	r9, r9, #31
 800a944:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a948:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a94c:	d02b      	beq.n	800a9a6 <__lshift+0xbe>
 800a94e:	f1c9 0e20 	rsb	lr, r9, #32
 800a952:	468a      	mov	sl, r1
 800a954:	2200      	movs	r2, #0
 800a956:	6818      	ldr	r0, [r3, #0]
 800a958:	fa00 f009 	lsl.w	r0, r0, r9
 800a95c:	4310      	orrs	r0, r2
 800a95e:	f84a 0b04 	str.w	r0, [sl], #4
 800a962:	f853 2b04 	ldr.w	r2, [r3], #4
 800a966:	459c      	cmp	ip, r3
 800a968:	fa22 f20e 	lsr.w	r2, r2, lr
 800a96c:	d8f3      	bhi.n	800a956 <__lshift+0x6e>
 800a96e:	ebac 0304 	sub.w	r3, ip, r4
 800a972:	3b15      	subs	r3, #21
 800a974:	f023 0303 	bic.w	r3, r3, #3
 800a978:	3304      	adds	r3, #4
 800a97a:	f104 0015 	add.w	r0, r4, #21
 800a97e:	4560      	cmp	r0, ip
 800a980:	bf88      	it	hi
 800a982:	2304      	movhi	r3, #4
 800a984:	50ca      	str	r2, [r1, r3]
 800a986:	b10a      	cbz	r2, 800a98c <__lshift+0xa4>
 800a988:	f108 0602 	add.w	r6, r8, #2
 800a98c:	3e01      	subs	r6, #1
 800a98e:	4638      	mov	r0, r7
 800a990:	612e      	str	r6, [r5, #16]
 800a992:	4621      	mov	r1, r4
 800a994:	f7ff fd98 	bl	800a4c8 <_Bfree>
 800a998:	4628      	mov	r0, r5
 800a99a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a99e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a9a2:	3301      	adds	r3, #1
 800a9a4:	e7c5      	b.n	800a932 <__lshift+0x4a>
 800a9a6:	3904      	subs	r1, #4
 800a9a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9ac:	f841 2f04 	str.w	r2, [r1, #4]!
 800a9b0:	459c      	cmp	ip, r3
 800a9b2:	d8f9      	bhi.n	800a9a8 <__lshift+0xc0>
 800a9b4:	e7ea      	b.n	800a98c <__lshift+0xa4>
 800a9b6:	bf00      	nop
 800a9b8:	0800b996 	.word	0x0800b996
 800a9bc:	0800ba07 	.word	0x0800ba07

0800a9c0 <__mcmp>:
 800a9c0:	690a      	ldr	r2, [r1, #16]
 800a9c2:	4603      	mov	r3, r0
 800a9c4:	6900      	ldr	r0, [r0, #16]
 800a9c6:	1a80      	subs	r0, r0, r2
 800a9c8:	b530      	push	{r4, r5, lr}
 800a9ca:	d10e      	bne.n	800a9ea <__mcmp+0x2a>
 800a9cc:	3314      	adds	r3, #20
 800a9ce:	3114      	adds	r1, #20
 800a9d0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a9d4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a9d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a9dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a9e0:	4295      	cmp	r5, r2
 800a9e2:	d003      	beq.n	800a9ec <__mcmp+0x2c>
 800a9e4:	d205      	bcs.n	800a9f2 <__mcmp+0x32>
 800a9e6:	f04f 30ff 	mov.w	r0, #4294967295
 800a9ea:	bd30      	pop	{r4, r5, pc}
 800a9ec:	42a3      	cmp	r3, r4
 800a9ee:	d3f3      	bcc.n	800a9d8 <__mcmp+0x18>
 800a9f0:	e7fb      	b.n	800a9ea <__mcmp+0x2a>
 800a9f2:	2001      	movs	r0, #1
 800a9f4:	e7f9      	b.n	800a9ea <__mcmp+0x2a>
	...

0800a9f8 <__mdiff>:
 800a9f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9fc:	4689      	mov	r9, r1
 800a9fe:	4606      	mov	r6, r0
 800aa00:	4611      	mov	r1, r2
 800aa02:	4648      	mov	r0, r9
 800aa04:	4614      	mov	r4, r2
 800aa06:	f7ff ffdb 	bl	800a9c0 <__mcmp>
 800aa0a:	1e05      	subs	r5, r0, #0
 800aa0c:	d112      	bne.n	800aa34 <__mdiff+0x3c>
 800aa0e:	4629      	mov	r1, r5
 800aa10:	4630      	mov	r0, r6
 800aa12:	f7ff fd19 	bl	800a448 <_Balloc>
 800aa16:	4602      	mov	r2, r0
 800aa18:	b928      	cbnz	r0, 800aa26 <__mdiff+0x2e>
 800aa1a:	4b3f      	ldr	r3, [pc, #252]	@ (800ab18 <__mdiff+0x120>)
 800aa1c:	f240 2137 	movw	r1, #567	@ 0x237
 800aa20:	483e      	ldr	r0, [pc, #248]	@ (800ab1c <__mdiff+0x124>)
 800aa22:	f000 fbf5 	bl	800b210 <__assert_func>
 800aa26:	2301      	movs	r3, #1
 800aa28:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aa2c:	4610      	mov	r0, r2
 800aa2e:	b003      	add	sp, #12
 800aa30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa34:	bfbc      	itt	lt
 800aa36:	464b      	movlt	r3, r9
 800aa38:	46a1      	movlt	r9, r4
 800aa3a:	4630      	mov	r0, r6
 800aa3c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800aa40:	bfba      	itte	lt
 800aa42:	461c      	movlt	r4, r3
 800aa44:	2501      	movlt	r5, #1
 800aa46:	2500      	movge	r5, #0
 800aa48:	f7ff fcfe 	bl	800a448 <_Balloc>
 800aa4c:	4602      	mov	r2, r0
 800aa4e:	b918      	cbnz	r0, 800aa58 <__mdiff+0x60>
 800aa50:	4b31      	ldr	r3, [pc, #196]	@ (800ab18 <__mdiff+0x120>)
 800aa52:	f240 2145 	movw	r1, #581	@ 0x245
 800aa56:	e7e3      	b.n	800aa20 <__mdiff+0x28>
 800aa58:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800aa5c:	6926      	ldr	r6, [r4, #16]
 800aa5e:	60c5      	str	r5, [r0, #12]
 800aa60:	f109 0310 	add.w	r3, r9, #16
 800aa64:	f109 0514 	add.w	r5, r9, #20
 800aa68:	f104 0e14 	add.w	lr, r4, #20
 800aa6c:	f100 0b14 	add.w	fp, r0, #20
 800aa70:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800aa74:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800aa78:	9301      	str	r3, [sp, #4]
 800aa7a:	46d9      	mov	r9, fp
 800aa7c:	f04f 0c00 	mov.w	ip, #0
 800aa80:	9b01      	ldr	r3, [sp, #4]
 800aa82:	f85e 0b04 	ldr.w	r0, [lr], #4
 800aa86:	f853 af04 	ldr.w	sl, [r3, #4]!
 800aa8a:	9301      	str	r3, [sp, #4]
 800aa8c:	fa1f f38a 	uxth.w	r3, sl
 800aa90:	4619      	mov	r1, r3
 800aa92:	b283      	uxth	r3, r0
 800aa94:	1acb      	subs	r3, r1, r3
 800aa96:	0c00      	lsrs	r0, r0, #16
 800aa98:	4463      	add	r3, ip
 800aa9a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800aa9e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800aaa2:	b29b      	uxth	r3, r3
 800aaa4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800aaa8:	4576      	cmp	r6, lr
 800aaaa:	f849 3b04 	str.w	r3, [r9], #4
 800aaae:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aab2:	d8e5      	bhi.n	800aa80 <__mdiff+0x88>
 800aab4:	1b33      	subs	r3, r6, r4
 800aab6:	3b15      	subs	r3, #21
 800aab8:	f023 0303 	bic.w	r3, r3, #3
 800aabc:	3415      	adds	r4, #21
 800aabe:	3304      	adds	r3, #4
 800aac0:	42a6      	cmp	r6, r4
 800aac2:	bf38      	it	cc
 800aac4:	2304      	movcc	r3, #4
 800aac6:	441d      	add	r5, r3
 800aac8:	445b      	add	r3, fp
 800aaca:	461e      	mov	r6, r3
 800aacc:	462c      	mov	r4, r5
 800aace:	4544      	cmp	r4, r8
 800aad0:	d30e      	bcc.n	800aaf0 <__mdiff+0xf8>
 800aad2:	f108 0103 	add.w	r1, r8, #3
 800aad6:	1b49      	subs	r1, r1, r5
 800aad8:	f021 0103 	bic.w	r1, r1, #3
 800aadc:	3d03      	subs	r5, #3
 800aade:	45a8      	cmp	r8, r5
 800aae0:	bf38      	it	cc
 800aae2:	2100      	movcc	r1, #0
 800aae4:	440b      	add	r3, r1
 800aae6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aaea:	b191      	cbz	r1, 800ab12 <__mdiff+0x11a>
 800aaec:	6117      	str	r7, [r2, #16]
 800aaee:	e79d      	b.n	800aa2c <__mdiff+0x34>
 800aaf0:	f854 1b04 	ldr.w	r1, [r4], #4
 800aaf4:	46e6      	mov	lr, ip
 800aaf6:	0c08      	lsrs	r0, r1, #16
 800aaf8:	fa1c fc81 	uxtah	ip, ip, r1
 800aafc:	4471      	add	r1, lr
 800aafe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ab02:	b289      	uxth	r1, r1
 800ab04:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ab08:	f846 1b04 	str.w	r1, [r6], #4
 800ab0c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ab10:	e7dd      	b.n	800aace <__mdiff+0xd6>
 800ab12:	3f01      	subs	r7, #1
 800ab14:	e7e7      	b.n	800aae6 <__mdiff+0xee>
 800ab16:	bf00      	nop
 800ab18:	0800b996 	.word	0x0800b996
 800ab1c:	0800ba07 	.word	0x0800ba07

0800ab20 <__ulp>:
 800ab20:	b082      	sub	sp, #8
 800ab22:	ed8d 0b00 	vstr	d0, [sp]
 800ab26:	9a01      	ldr	r2, [sp, #4]
 800ab28:	4b0f      	ldr	r3, [pc, #60]	@ (800ab68 <__ulp+0x48>)
 800ab2a:	4013      	ands	r3, r2
 800ab2c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	dc08      	bgt.n	800ab46 <__ulp+0x26>
 800ab34:	425b      	negs	r3, r3
 800ab36:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ab3a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ab3e:	da04      	bge.n	800ab4a <__ulp+0x2a>
 800ab40:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ab44:	4113      	asrs	r3, r2
 800ab46:	2200      	movs	r2, #0
 800ab48:	e008      	b.n	800ab5c <__ulp+0x3c>
 800ab4a:	f1a2 0314 	sub.w	r3, r2, #20
 800ab4e:	2b1e      	cmp	r3, #30
 800ab50:	bfda      	itte	le
 800ab52:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ab56:	40da      	lsrle	r2, r3
 800ab58:	2201      	movgt	r2, #1
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	4619      	mov	r1, r3
 800ab5e:	4610      	mov	r0, r2
 800ab60:	ec41 0b10 	vmov	d0, r0, r1
 800ab64:	b002      	add	sp, #8
 800ab66:	4770      	bx	lr
 800ab68:	7ff00000 	.word	0x7ff00000

0800ab6c <__b2d>:
 800ab6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab70:	6906      	ldr	r6, [r0, #16]
 800ab72:	f100 0814 	add.w	r8, r0, #20
 800ab76:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ab7a:	1f37      	subs	r7, r6, #4
 800ab7c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ab80:	4610      	mov	r0, r2
 800ab82:	f7ff fd53 	bl	800a62c <__hi0bits>
 800ab86:	f1c0 0320 	rsb	r3, r0, #32
 800ab8a:	280a      	cmp	r0, #10
 800ab8c:	600b      	str	r3, [r1, #0]
 800ab8e:	491b      	ldr	r1, [pc, #108]	@ (800abfc <__b2d+0x90>)
 800ab90:	dc15      	bgt.n	800abbe <__b2d+0x52>
 800ab92:	f1c0 0c0b 	rsb	ip, r0, #11
 800ab96:	fa22 f30c 	lsr.w	r3, r2, ip
 800ab9a:	45b8      	cmp	r8, r7
 800ab9c:	ea43 0501 	orr.w	r5, r3, r1
 800aba0:	bf34      	ite	cc
 800aba2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aba6:	2300      	movcs	r3, #0
 800aba8:	3015      	adds	r0, #21
 800abaa:	fa02 f000 	lsl.w	r0, r2, r0
 800abae:	fa23 f30c 	lsr.w	r3, r3, ip
 800abb2:	4303      	orrs	r3, r0
 800abb4:	461c      	mov	r4, r3
 800abb6:	ec45 4b10 	vmov	d0, r4, r5
 800abba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abbe:	45b8      	cmp	r8, r7
 800abc0:	bf3a      	itte	cc
 800abc2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800abc6:	f1a6 0708 	subcc.w	r7, r6, #8
 800abca:	2300      	movcs	r3, #0
 800abcc:	380b      	subs	r0, #11
 800abce:	d012      	beq.n	800abf6 <__b2d+0x8a>
 800abd0:	f1c0 0120 	rsb	r1, r0, #32
 800abd4:	fa23 f401 	lsr.w	r4, r3, r1
 800abd8:	4082      	lsls	r2, r0
 800abda:	4322      	orrs	r2, r4
 800abdc:	4547      	cmp	r7, r8
 800abde:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800abe2:	bf8c      	ite	hi
 800abe4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800abe8:	2200      	movls	r2, #0
 800abea:	4083      	lsls	r3, r0
 800abec:	40ca      	lsrs	r2, r1
 800abee:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800abf2:	4313      	orrs	r3, r2
 800abf4:	e7de      	b.n	800abb4 <__b2d+0x48>
 800abf6:	ea42 0501 	orr.w	r5, r2, r1
 800abfa:	e7db      	b.n	800abb4 <__b2d+0x48>
 800abfc:	3ff00000 	.word	0x3ff00000

0800ac00 <__d2b>:
 800ac00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ac04:	460f      	mov	r7, r1
 800ac06:	2101      	movs	r1, #1
 800ac08:	ec59 8b10 	vmov	r8, r9, d0
 800ac0c:	4616      	mov	r6, r2
 800ac0e:	f7ff fc1b 	bl	800a448 <_Balloc>
 800ac12:	4604      	mov	r4, r0
 800ac14:	b930      	cbnz	r0, 800ac24 <__d2b+0x24>
 800ac16:	4602      	mov	r2, r0
 800ac18:	4b23      	ldr	r3, [pc, #140]	@ (800aca8 <__d2b+0xa8>)
 800ac1a:	4824      	ldr	r0, [pc, #144]	@ (800acac <__d2b+0xac>)
 800ac1c:	f240 310f 	movw	r1, #783	@ 0x30f
 800ac20:	f000 faf6 	bl	800b210 <__assert_func>
 800ac24:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ac28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ac2c:	b10d      	cbz	r5, 800ac32 <__d2b+0x32>
 800ac2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ac32:	9301      	str	r3, [sp, #4]
 800ac34:	f1b8 0300 	subs.w	r3, r8, #0
 800ac38:	d023      	beq.n	800ac82 <__d2b+0x82>
 800ac3a:	4668      	mov	r0, sp
 800ac3c:	9300      	str	r3, [sp, #0]
 800ac3e:	f7ff fd14 	bl	800a66a <__lo0bits>
 800ac42:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ac46:	b1d0      	cbz	r0, 800ac7e <__d2b+0x7e>
 800ac48:	f1c0 0320 	rsb	r3, r0, #32
 800ac4c:	fa02 f303 	lsl.w	r3, r2, r3
 800ac50:	430b      	orrs	r3, r1
 800ac52:	40c2      	lsrs	r2, r0
 800ac54:	6163      	str	r3, [r4, #20]
 800ac56:	9201      	str	r2, [sp, #4]
 800ac58:	9b01      	ldr	r3, [sp, #4]
 800ac5a:	61a3      	str	r3, [r4, #24]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	bf0c      	ite	eq
 800ac60:	2201      	moveq	r2, #1
 800ac62:	2202      	movne	r2, #2
 800ac64:	6122      	str	r2, [r4, #16]
 800ac66:	b1a5      	cbz	r5, 800ac92 <__d2b+0x92>
 800ac68:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ac6c:	4405      	add	r5, r0
 800ac6e:	603d      	str	r5, [r7, #0]
 800ac70:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ac74:	6030      	str	r0, [r6, #0]
 800ac76:	4620      	mov	r0, r4
 800ac78:	b003      	add	sp, #12
 800ac7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ac7e:	6161      	str	r1, [r4, #20]
 800ac80:	e7ea      	b.n	800ac58 <__d2b+0x58>
 800ac82:	a801      	add	r0, sp, #4
 800ac84:	f7ff fcf1 	bl	800a66a <__lo0bits>
 800ac88:	9b01      	ldr	r3, [sp, #4]
 800ac8a:	6163      	str	r3, [r4, #20]
 800ac8c:	3020      	adds	r0, #32
 800ac8e:	2201      	movs	r2, #1
 800ac90:	e7e8      	b.n	800ac64 <__d2b+0x64>
 800ac92:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ac96:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ac9a:	6038      	str	r0, [r7, #0]
 800ac9c:	6918      	ldr	r0, [r3, #16]
 800ac9e:	f7ff fcc5 	bl	800a62c <__hi0bits>
 800aca2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aca6:	e7e5      	b.n	800ac74 <__d2b+0x74>
 800aca8:	0800b996 	.word	0x0800b996
 800acac:	0800ba07 	.word	0x0800ba07

0800acb0 <__ratio>:
 800acb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acb4:	b085      	sub	sp, #20
 800acb6:	e9cd 1000 	strd	r1, r0, [sp]
 800acba:	a902      	add	r1, sp, #8
 800acbc:	f7ff ff56 	bl	800ab6c <__b2d>
 800acc0:	9800      	ldr	r0, [sp, #0]
 800acc2:	a903      	add	r1, sp, #12
 800acc4:	ec55 4b10 	vmov	r4, r5, d0
 800acc8:	f7ff ff50 	bl	800ab6c <__b2d>
 800accc:	9b01      	ldr	r3, [sp, #4]
 800acce:	6919      	ldr	r1, [r3, #16]
 800acd0:	9b00      	ldr	r3, [sp, #0]
 800acd2:	691b      	ldr	r3, [r3, #16]
 800acd4:	1ac9      	subs	r1, r1, r3
 800acd6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800acda:	1a9b      	subs	r3, r3, r2
 800acdc:	ec5b ab10 	vmov	sl, fp, d0
 800ace0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	bfce      	itee	gt
 800ace8:	462a      	movgt	r2, r5
 800acea:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800acee:	465a      	movle	r2, fp
 800acf0:	462f      	mov	r7, r5
 800acf2:	46d9      	mov	r9, fp
 800acf4:	bfcc      	ite	gt
 800acf6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800acfa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800acfe:	464b      	mov	r3, r9
 800ad00:	4652      	mov	r2, sl
 800ad02:	4620      	mov	r0, r4
 800ad04:	4639      	mov	r1, r7
 800ad06:	f7f5 fdc1 	bl	800088c <__aeabi_ddiv>
 800ad0a:	ec41 0b10 	vmov	d0, r0, r1
 800ad0e:	b005      	add	sp, #20
 800ad10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ad14 <__copybits>:
 800ad14:	3901      	subs	r1, #1
 800ad16:	b570      	push	{r4, r5, r6, lr}
 800ad18:	1149      	asrs	r1, r1, #5
 800ad1a:	6914      	ldr	r4, [r2, #16]
 800ad1c:	3101      	adds	r1, #1
 800ad1e:	f102 0314 	add.w	r3, r2, #20
 800ad22:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ad26:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ad2a:	1f05      	subs	r5, r0, #4
 800ad2c:	42a3      	cmp	r3, r4
 800ad2e:	d30c      	bcc.n	800ad4a <__copybits+0x36>
 800ad30:	1aa3      	subs	r3, r4, r2
 800ad32:	3b11      	subs	r3, #17
 800ad34:	f023 0303 	bic.w	r3, r3, #3
 800ad38:	3211      	adds	r2, #17
 800ad3a:	42a2      	cmp	r2, r4
 800ad3c:	bf88      	it	hi
 800ad3e:	2300      	movhi	r3, #0
 800ad40:	4418      	add	r0, r3
 800ad42:	2300      	movs	r3, #0
 800ad44:	4288      	cmp	r0, r1
 800ad46:	d305      	bcc.n	800ad54 <__copybits+0x40>
 800ad48:	bd70      	pop	{r4, r5, r6, pc}
 800ad4a:	f853 6b04 	ldr.w	r6, [r3], #4
 800ad4e:	f845 6f04 	str.w	r6, [r5, #4]!
 800ad52:	e7eb      	b.n	800ad2c <__copybits+0x18>
 800ad54:	f840 3b04 	str.w	r3, [r0], #4
 800ad58:	e7f4      	b.n	800ad44 <__copybits+0x30>

0800ad5a <__any_on>:
 800ad5a:	f100 0214 	add.w	r2, r0, #20
 800ad5e:	6900      	ldr	r0, [r0, #16]
 800ad60:	114b      	asrs	r3, r1, #5
 800ad62:	4298      	cmp	r0, r3
 800ad64:	b510      	push	{r4, lr}
 800ad66:	db11      	blt.n	800ad8c <__any_on+0x32>
 800ad68:	dd0a      	ble.n	800ad80 <__any_on+0x26>
 800ad6a:	f011 011f 	ands.w	r1, r1, #31
 800ad6e:	d007      	beq.n	800ad80 <__any_on+0x26>
 800ad70:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ad74:	fa24 f001 	lsr.w	r0, r4, r1
 800ad78:	fa00 f101 	lsl.w	r1, r0, r1
 800ad7c:	428c      	cmp	r4, r1
 800ad7e:	d10b      	bne.n	800ad98 <__any_on+0x3e>
 800ad80:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ad84:	4293      	cmp	r3, r2
 800ad86:	d803      	bhi.n	800ad90 <__any_on+0x36>
 800ad88:	2000      	movs	r0, #0
 800ad8a:	bd10      	pop	{r4, pc}
 800ad8c:	4603      	mov	r3, r0
 800ad8e:	e7f7      	b.n	800ad80 <__any_on+0x26>
 800ad90:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ad94:	2900      	cmp	r1, #0
 800ad96:	d0f5      	beq.n	800ad84 <__any_on+0x2a>
 800ad98:	2001      	movs	r0, #1
 800ad9a:	e7f6      	b.n	800ad8a <__any_on+0x30>

0800ad9c <__ascii_wctomb>:
 800ad9c:	4603      	mov	r3, r0
 800ad9e:	4608      	mov	r0, r1
 800ada0:	b141      	cbz	r1, 800adb4 <__ascii_wctomb+0x18>
 800ada2:	2aff      	cmp	r2, #255	@ 0xff
 800ada4:	d904      	bls.n	800adb0 <__ascii_wctomb+0x14>
 800ada6:	228a      	movs	r2, #138	@ 0x8a
 800ada8:	601a      	str	r2, [r3, #0]
 800adaa:	f04f 30ff 	mov.w	r0, #4294967295
 800adae:	4770      	bx	lr
 800adb0:	700a      	strb	r2, [r1, #0]
 800adb2:	2001      	movs	r0, #1
 800adb4:	4770      	bx	lr

0800adb6 <__ssputs_r>:
 800adb6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800adba:	688e      	ldr	r6, [r1, #8]
 800adbc:	461f      	mov	r7, r3
 800adbe:	42be      	cmp	r6, r7
 800adc0:	680b      	ldr	r3, [r1, #0]
 800adc2:	4682      	mov	sl, r0
 800adc4:	460c      	mov	r4, r1
 800adc6:	4690      	mov	r8, r2
 800adc8:	d82d      	bhi.n	800ae26 <__ssputs_r+0x70>
 800adca:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800adce:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800add2:	d026      	beq.n	800ae22 <__ssputs_r+0x6c>
 800add4:	6965      	ldr	r5, [r4, #20]
 800add6:	6909      	ldr	r1, [r1, #16]
 800add8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800addc:	eba3 0901 	sub.w	r9, r3, r1
 800ade0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ade4:	1c7b      	adds	r3, r7, #1
 800ade6:	444b      	add	r3, r9
 800ade8:	106d      	asrs	r5, r5, #1
 800adea:	429d      	cmp	r5, r3
 800adec:	bf38      	it	cc
 800adee:	461d      	movcc	r5, r3
 800adf0:	0553      	lsls	r3, r2, #21
 800adf2:	d527      	bpl.n	800ae44 <__ssputs_r+0x8e>
 800adf4:	4629      	mov	r1, r5
 800adf6:	f7ff fa89 	bl	800a30c <_malloc_r>
 800adfa:	4606      	mov	r6, r0
 800adfc:	b360      	cbz	r0, 800ae58 <__ssputs_r+0xa2>
 800adfe:	6921      	ldr	r1, [r4, #16]
 800ae00:	464a      	mov	r2, r9
 800ae02:	f7fe f864 	bl	8008ece <memcpy>
 800ae06:	89a3      	ldrh	r3, [r4, #12]
 800ae08:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ae0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae10:	81a3      	strh	r3, [r4, #12]
 800ae12:	6126      	str	r6, [r4, #16]
 800ae14:	6165      	str	r5, [r4, #20]
 800ae16:	444e      	add	r6, r9
 800ae18:	eba5 0509 	sub.w	r5, r5, r9
 800ae1c:	6026      	str	r6, [r4, #0]
 800ae1e:	60a5      	str	r5, [r4, #8]
 800ae20:	463e      	mov	r6, r7
 800ae22:	42be      	cmp	r6, r7
 800ae24:	d900      	bls.n	800ae28 <__ssputs_r+0x72>
 800ae26:	463e      	mov	r6, r7
 800ae28:	6820      	ldr	r0, [r4, #0]
 800ae2a:	4632      	mov	r2, r6
 800ae2c:	4641      	mov	r1, r8
 800ae2e:	f000 f9c5 	bl	800b1bc <memmove>
 800ae32:	68a3      	ldr	r3, [r4, #8]
 800ae34:	1b9b      	subs	r3, r3, r6
 800ae36:	60a3      	str	r3, [r4, #8]
 800ae38:	6823      	ldr	r3, [r4, #0]
 800ae3a:	4433      	add	r3, r6
 800ae3c:	6023      	str	r3, [r4, #0]
 800ae3e:	2000      	movs	r0, #0
 800ae40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae44:	462a      	mov	r2, r5
 800ae46:	f000 fa15 	bl	800b274 <_realloc_r>
 800ae4a:	4606      	mov	r6, r0
 800ae4c:	2800      	cmp	r0, #0
 800ae4e:	d1e0      	bne.n	800ae12 <__ssputs_r+0x5c>
 800ae50:	6921      	ldr	r1, [r4, #16]
 800ae52:	4650      	mov	r0, sl
 800ae54:	f7fe feac 	bl	8009bb0 <_free_r>
 800ae58:	230c      	movs	r3, #12
 800ae5a:	f8ca 3000 	str.w	r3, [sl]
 800ae5e:	89a3      	ldrh	r3, [r4, #12]
 800ae60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae64:	81a3      	strh	r3, [r4, #12]
 800ae66:	f04f 30ff 	mov.w	r0, #4294967295
 800ae6a:	e7e9      	b.n	800ae40 <__ssputs_r+0x8a>

0800ae6c <_svfiprintf_r>:
 800ae6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae70:	4698      	mov	r8, r3
 800ae72:	898b      	ldrh	r3, [r1, #12]
 800ae74:	061b      	lsls	r3, r3, #24
 800ae76:	b09d      	sub	sp, #116	@ 0x74
 800ae78:	4607      	mov	r7, r0
 800ae7a:	460d      	mov	r5, r1
 800ae7c:	4614      	mov	r4, r2
 800ae7e:	d510      	bpl.n	800aea2 <_svfiprintf_r+0x36>
 800ae80:	690b      	ldr	r3, [r1, #16]
 800ae82:	b973      	cbnz	r3, 800aea2 <_svfiprintf_r+0x36>
 800ae84:	2140      	movs	r1, #64	@ 0x40
 800ae86:	f7ff fa41 	bl	800a30c <_malloc_r>
 800ae8a:	6028      	str	r0, [r5, #0]
 800ae8c:	6128      	str	r0, [r5, #16]
 800ae8e:	b930      	cbnz	r0, 800ae9e <_svfiprintf_r+0x32>
 800ae90:	230c      	movs	r3, #12
 800ae92:	603b      	str	r3, [r7, #0]
 800ae94:	f04f 30ff 	mov.w	r0, #4294967295
 800ae98:	b01d      	add	sp, #116	@ 0x74
 800ae9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae9e:	2340      	movs	r3, #64	@ 0x40
 800aea0:	616b      	str	r3, [r5, #20]
 800aea2:	2300      	movs	r3, #0
 800aea4:	9309      	str	r3, [sp, #36]	@ 0x24
 800aea6:	2320      	movs	r3, #32
 800aea8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aeac:	f8cd 800c 	str.w	r8, [sp, #12]
 800aeb0:	2330      	movs	r3, #48	@ 0x30
 800aeb2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b050 <_svfiprintf_r+0x1e4>
 800aeb6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aeba:	f04f 0901 	mov.w	r9, #1
 800aebe:	4623      	mov	r3, r4
 800aec0:	469a      	mov	sl, r3
 800aec2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aec6:	b10a      	cbz	r2, 800aecc <_svfiprintf_r+0x60>
 800aec8:	2a25      	cmp	r2, #37	@ 0x25
 800aeca:	d1f9      	bne.n	800aec0 <_svfiprintf_r+0x54>
 800aecc:	ebba 0b04 	subs.w	fp, sl, r4
 800aed0:	d00b      	beq.n	800aeea <_svfiprintf_r+0x7e>
 800aed2:	465b      	mov	r3, fp
 800aed4:	4622      	mov	r2, r4
 800aed6:	4629      	mov	r1, r5
 800aed8:	4638      	mov	r0, r7
 800aeda:	f7ff ff6c 	bl	800adb6 <__ssputs_r>
 800aede:	3001      	adds	r0, #1
 800aee0:	f000 80a7 	beq.w	800b032 <_svfiprintf_r+0x1c6>
 800aee4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aee6:	445a      	add	r2, fp
 800aee8:	9209      	str	r2, [sp, #36]	@ 0x24
 800aeea:	f89a 3000 	ldrb.w	r3, [sl]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	f000 809f 	beq.w	800b032 <_svfiprintf_r+0x1c6>
 800aef4:	2300      	movs	r3, #0
 800aef6:	f04f 32ff 	mov.w	r2, #4294967295
 800aefa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aefe:	f10a 0a01 	add.w	sl, sl, #1
 800af02:	9304      	str	r3, [sp, #16]
 800af04:	9307      	str	r3, [sp, #28]
 800af06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af0a:	931a      	str	r3, [sp, #104]	@ 0x68
 800af0c:	4654      	mov	r4, sl
 800af0e:	2205      	movs	r2, #5
 800af10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af14:	484e      	ldr	r0, [pc, #312]	@ (800b050 <_svfiprintf_r+0x1e4>)
 800af16:	f7f5 f97b 	bl	8000210 <memchr>
 800af1a:	9a04      	ldr	r2, [sp, #16]
 800af1c:	b9d8      	cbnz	r0, 800af56 <_svfiprintf_r+0xea>
 800af1e:	06d0      	lsls	r0, r2, #27
 800af20:	bf44      	itt	mi
 800af22:	2320      	movmi	r3, #32
 800af24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af28:	0711      	lsls	r1, r2, #28
 800af2a:	bf44      	itt	mi
 800af2c:	232b      	movmi	r3, #43	@ 0x2b
 800af2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af32:	f89a 3000 	ldrb.w	r3, [sl]
 800af36:	2b2a      	cmp	r3, #42	@ 0x2a
 800af38:	d015      	beq.n	800af66 <_svfiprintf_r+0xfa>
 800af3a:	9a07      	ldr	r2, [sp, #28]
 800af3c:	4654      	mov	r4, sl
 800af3e:	2000      	movs	r0, #0
 800af40:	f04f 0c0a 	mov.w	ip, #10
 800af44:	4621      	mov	r1, r4
 800af46:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af4a:	3b30      	subs	r3, #48	@ 0x30
 800af4c:	2b09      	cmp	r3, #9
 800af4e:	d94b      	bls.n	800afe8 <_svfiprintf_r+0x17c>
 800af50:	b1b0      	cbz	r0, 800af80 <_svfiprintf_r+0x114>
 800af52:	9207      	str	r2, [sp, #28]
 800af54:	e014      	b.n	800af80 <_svfiprintf_r+0x114>
 800af56:	eba0 0308 	sub.w	r3, r0, r8
 800af5a:	fa09 f303 	lsl.w	r3, r9, r3
 800af5e:	4313      	orrs	r3, r2
 800af60:	9304      	str	r3, [sp, #16]
 800af62:	46a2      	mov	sl, r4
 800af64:	e7d2      	b.n	800af0c <_svfiprintf_r+0xa0>
 800af66:	9b03      	ldr	r3, [sp, #12]
 800af68:	1d19      	adds	r1, r3, #4
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	9103      	str	r1, [sp, #12]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	bfbb      	ittet	lt
 800af72:	425b      	neglt	r3, r3
 800af74:	f042 0202 	orrlt.w	r2, r2, #2
 800af78:	9307      	strge	r3, [sp, #28]
 800af7a:	9307      	strlt	r3, [sp, #28]
 800af7c:	bfb8      	it	lt
 800af7e:	9204      	strlt	r2, [sp, #16]
 800af80:	7823      	ldrb	r3, [r4, #0]
 800af82:	2b2e      	cmp	r3, #46	@ 0x2e
 800af84:	d10a      	bne.n	800af9c <_svfiprintf_r+0x130>
 800af86:	7863      	ldrb	r3, [r4, #1]
 800af88:	2b2a      	cmp	r3, #42	@ 0x2a
 800af8a:	d132      	bne.n	800aff2 <_svfiprintf_r+0x186>
 800af8c:	9b03      	ldr	r3, [sp, #12]
 800af8e:	1d1a      	adds	r2, r3, #4
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	9203      	str	r2, [sp, #12]
 800af94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800af98:	3402      	adds	r4, #2
 800af9a:	9305      	str	r3, [sp, #20]
 800af9c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b060 <_svfiprintf_r+0x1f4>
 800afa0:	7821      	ldrb	r1, [r4, #0]
 800afa2:	2203      	movs	r2, #3
 800afa4:	4650      	mov	r0, sl
 800afa6:	f7f5 f933 	bl	8000210 <memchr>
 800afaa:	b138      	cbz	r0, 800afbc <_svfiprintf_r+0x150>
 800afac:	9b04      	ldr	r3, [sp, #16]
 800afae:	eba0 000a 	sub.w	r0, r0, sl
 800afb2:	2240      	movs	r2, #64	@ 0x40
 800afb4:	4082      	lsls	r2, r0
 800afb6:	4313      	orrs	r3, r2
 800afb8:	3401      	adds	r4, #1
 800afba:	9304      	str	r3, [sp, #16]
 800afbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afc0:	4824      	ldr	r0, [pc, #144]	@ (800b054 <_svfiprintf_r+0x1e8>)
 800afc2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800afc6:	2206      	movs	r2, #6
 800afc8:	f7f5 f922 	bl	8000210 <memchr>
 800afcc:	2800      	cmp	r0, #0
 800afce:	d036      	beq.n	800b03e <_svfiprintf_r+0x1d2>
 800afd0:	4b21      	ldr	r3, [pc, #132]	@ (800b058 <_svfiprintf_r+0x1ec>)
 800afd2:	bb1b      	cbnz	r3, 800b01c <_svfiprintf_r+0x1b0>
 800afd4:	9b03      	ldr	r3, [sp, #12]
 800afd6:	3307      	adds	r3, #7
 800afd8:	f023 0307 	bic.w	r3, r3, #7
 800afdc:	3308      	adds	r3, #8
 800afde:	9303      	str	r3, [sp, #12]
 800afe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afe2:	4433      	add	r3, r6
 800afe4:	9309      	str	r3, [sp, #36]	@ 0x24
 800afe6:	e76a      	b.n	800aebe <_svfiprintf_r+0x52>
 800afe8:	fb0c 3202 	mla	r2, ip, r2, r3
 800afec:	460c      	mov	r4, r1
 800afee:	2001      	movs	r0, #1
 800aff0:	e7a8      	b.n	800af44 <_svfiprintf_r+0xd8>
 800aff2:	2300      	movs	r3, #0
 800aff4:	3401      	adds	r4, #1
 800aff6:	9305      	str	r3, [sp, #20]
 800aff8:	4619      	mov	r1, r3
 800affa:	f04f 0c0a 	mov.w	ip, #10
 800affe:	4620      	mov	r0, r4
 800b000:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b004:	3a30      	subs	r2, #48	@ 0x30
 800b006:	2a09      	cmp	r2, #9
 800b008:	d903      	bls.n	800b012 <_svfiprintf_r+0x1a6>
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d0c6      	beq.n	800af9c <_svfiprintf_r+0x130>
 800b00e:	9105      	str	r1, [sp, #20]
 800b010:	e7c4      	b.n	800af9c <_svfiprintf_r+0x130>
 800b012:	fb0c 2101 	mla	r1, ip, r1, r2
 800b016:	4604      	mov	r4, r0
 800b018:	2301      	movs	r3, #1
 800b01a:	e7f0      	b.n	800affe <_svfiprintf_r+0x192>
 800b01c:	ab03      	add	r3, sp, #12
 800b01e:	9300      	str	r3, [sp, #0]
 800b020:	462a      	mov	r2, r5
 800b022:	4b0e      	ldr	r3, [pc, #56]	@ (800b05c <_svfiprintf_r+0x1f0>)
 800b024:	a904      	add	r1, sp, #16
 800b026:	4638      	mov	r0, r7
 800b028:	f7fd f9e2 	bl	80083f0 <_printf_float>
 800b02c:	1c42      	adds	r2, r0, #1
 800b02e:	4606      	mov	r6, r0
 800b030:	d1d6      	bne.n	800afe0 <_svfiprintf_r+0x174>
 800b032:	89ab      	ldrh	r3, [r5, #12]
 800b034:	065b      	lsls	r3, r3, #25
 800b036:	f53f af2d 	bmi.w	800ae94 <_svfiprintf_r+0x28>
 800b03a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b03c:	e72c      	b.n	800ae98 <_svfiprintf_r+0x2c>
 800b03e:	ab03      	add	r3, sp, #12
 800b040:	9300      	str	r3, [sp, #0]
 800b042:	462a      	mov	r2, r5
 800b044:	4b05      	ldr	r3, [pc, #20]	@ (800b05c <_svfiprintf_r+0x1f0>)
 800b046:	a904      	add	r1, sp, #16
 800b048:	4638      	mov	r0, r7
 800b04a:	f7fd fc69 	bl	8008920 <_printf_i>
 800b04e:	e7ed      	b.n	800b02c <_svfiprintf_r+0x1c0>
 800b050:	0800ba60 	.word	0x0800ba60
 800b054:	0800ba6a 	.word	0x0800ba6a
 800b058:	080083f1 	.word	0x080083f1
 800b05c:	0800adb7 	.word	0x0800adb7
 800b060:	0800ba66 	.word	0x0800ba66

0800b064 <__sflush_r>:
 800b064:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b06c:	0716      	lsls	r6, r2, #28
 800b06e:	4605      	mov	r5, r0
 800b070:	460c      	mov	r4, r1
 800b072:	d454      	bmi.n	800b11e <__sflush_r+0xba>
 800b074:	684b      	ldr	r3, [r1, #4]
 800b076:	2b00      	cmp	r3, #0
 800b078:	dc02      	bgt.n	800b080 <__sflush_r+0x1c>
 800b07a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	dd48      	ble.n	800b112 <__sflush_r+0xae>
 800b080:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b082:	2e00      	cmp	r6, #0
 800b084:	d045      	beq.n	800b112 <__sflush_r+0xae>
 800b086:	2300      	movs	r3, #0
 800b088:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b08c:	682f      	ldr	r7, [r5, #0]
 800b08e:	6a21      	ldr	r1, [r4, #32]
 800b090:	602b      	str	r3, [r5, #0]
 800b092:	d030      	beq.n	800b0f6 <__sflush_r+0x92>
 800b094:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b096:	89a3      	ldrh	r3, [r4, #12]
 800b098:	0759      	lsls	r1, r3, #29
 800b09a:	d505      	bpl.n	800b0a8 <__sflush_r+0x44>
 800b09c:	6863      	ldr	r3, [r4, #4]
 800b09e:	1ad2      	subs	r2, r2, r3
 800b0a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b0a2:	b10b      	cbz	r3, 800b0a8 <__sflush_r+0x44>
 800b0a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b0a6:	1ad2      	subs	r2, r2, r3
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b0ac:	6a21      	ldr	r1, [r4, #32]
 800b0ae:	4628      	mov	r0, r5
 800b0b0:	47b0      	blx	r6
 800b0b2:	1c43      	adds	r3, r0, #1
 800b0b4:	89a3      	ldrh	r3, [r4, #12]
 800b0b6:	d106      	bne.n	800b0c6 <__sflush_r+0x62>
 800b0b8:	6829      	ldr	r1, [r5, #0]
 800b0ba:	291d      	cmp	r1, #29
 800b0bc:	d82b      	bhi.n	800b116 <__sflush_r+0xb2>
 800b0be:	4a2a      	ldr	r2, [pc, #168]	@ (800b168 <__sflush_r+0x104>)
 800b0c0:	40ca      	lsrs	r2, r1
 800b0c2:	07d6      	lsls	r6, r2, #31
 800b0c4:	d527      	bpl.n	800b116 <__sflush_r+0xb2>
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	6062      	str	r2, [r4, #4]
 800b0ca:	04d9      	lsls	r1, r3, #19
 800b0cc:	6922      	ldr	r2, [r4, #16]
 800b0ce:	6022      	str	r2, [r4, #0]
 800b0d0:	d504      	bpl.n	800b0dc <__sflush_r+0x78>
 800b0d2:	1c42      	adds	r2, r0, #1
 800b0d4:	d101      	bne.n	800b0da <__sflush_r+0x76>
 800b0d6:	682b      	ldr	r3, [r5, #0]
 800b0d8:	b903      	cbnz	r3, 800b0dc <__sflush_r+0x78>
 800b0da:	6560      	str	r0, [r4, #84]	@ 0x54
 800b0dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b0de:	602f      	str	r7, [r5, #0]
 800b0e0:	b1b9      	cbz	r1, 800b112 <__sflush_r+0xae>
 800b0e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b0e6:	4299      	cmp	r1, r3
 800b0e8:	d002      	beq.n	800b0f0 <__sflush_r+0x8c>
 800b0ea:	4628      	mov	r0, r5
 800b0ec:	f7fe fd60 	bl	8009bb0 <_free_r>
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	6363      	str	r3, [r4, #52]	@ 0x34
 800b0f4:	e00d      	b.n	800b112 <__sflush_r+0xae>
 800b0f6:	2301      	movs	r3, #1
 800b0f8:	4628      	mov	r0, r5
 800b0fa:	47b0      	blx	r6
 800b0fc:	4602      	mov	r2, r0
 800b0fe:	1c50      	adds	r0, r2, #1
 800b100:	d1c9      	bne.n	800b096 <__sflush_r+0x32>
 800b102:	682b      	ldr	r3, [r5, #0]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d0c6      	beq.n	800b096 <__sflush_r+0x32>
 800b108:	2b1d      	cmp	r3, #29
 800b10a:	d001      	beq.n	800b110 <__sflush_r+0xac>
 800b10c:	2b16      	cmp	r3, #22
 800b10e:	d11e      	bne.n	800b14e <__sflush_r+0xea>
 800b110:	602f      	str	r7, [r5, #0]
 800b112:	2000      	movs	r0, #0
 800b114:	e022      	b.n	800b15c <__sflush_r+0xf8>
 800b116:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b11a:	b21b      	sxth	r3, r3
 800b11c:	e01b      	b.n	800b156 <__sflush_r+0xf2>
 800b11e:	690f      	ldr	r7, [r1, #16]
 800b120:	2f00      	cmp	r7, #0
 800b122:	d0f6      	beq.n	800b112 <__sflush_r+0xae>
 800b124:	0793      	lsls	r3, r2, #30
 800b126:	680e      	ldr	r6, [r1, #0]
 800b128:	bf08      	it	eq
 800b12a:	694b      	ldreq	r3, [r1, #20]
 800b12c:	600f      	str	r7, [r1, #0]
 800b12e:	bf18      	it	ne
 800b130:	2300      	movne	r3, #0
 800b132:	eba6 0807 	sub.w	r8, r6, r7
 800b136:	608b      	str	r3, [r1, #8]
 800b138:	f1b8 0f00 	cmp.w	r8, #0
 800b13c:	dde9      	ble.n	800b112 <__sflush_r+0xae>
 800b13e:	6a21      	ldr	r1, [r4, #32]
 800b140:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b142:	4643      	mov	r3, r8
 800b144:	463a      	mov	r2, r7
 800b146:	4628      	mov	r0, r5
 800b148:	47b0      	blx	r6
 800b14a:	2800      	cmp	r0, #0
 800b14c:	dc08      	bgt.n	800b160 <__sflush_r+0xfc>
 800b14e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b152:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b156:	81a3      	strh	r3, [r4, #12]
 800b158:	f04f 30ff 	mov.w	r0, #4294967295
 800b15c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b160:	4407      	add	r7, r0
 800b162:	eba8 0800 	sub.w	r8, r8, r0
 800b166:	e7e7      	b.n	800b138 <__sflush_r+0xd4>
 800b168:	20400001 	.word	0x20400001

0800b16c <_fflush_r>:
 800b16c:	b538      	push	{r3, r4, r5, lr}
 800b16e:	690b      	ldr	r3, [r1, #16]
 800b170:	4605      	mov	r5, r0
 800b172:	460c      	mov	r4, r1
 800b174:	b913      	cbnz	r3, 800b17c <_fflush_r+0x10>
 800b176:	2500      	movs	r5, #0
 800b178:	4628      	mov	r0, r5
 800b17a:	bd38      	pop	{r3, r4, r5, pc}
 800b17c:	b118      	cbz	r0, 800b186 <_fflush_r+0x1a>
 800b17e:	6a03      	ldr	r3, [r0, #32]
 800b180:	b90b      	cbnz	r3, 800b186 <_fflush_r+0x1a>
 800b182:	f7fd fd77 	bl	8008c74 <__sinit>
 800b186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d0f3      	beq.n	800b176 <_fflush_r+0xa>
 800b18e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b190:	07d0      	lsls	r0, r2, #31
 800b192:	d404      	bmi.n	800b19e <_fflush_r+0x32>
 800b194:	0599      	lsls	r1, r3, #22
 800b196:	d402      	bmi.n	800b19e <_fflush_r+0x32>
 800b198:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b19a:	f7fd fe96 	bl	8008eca <__retarget_lock_acquire_recursive>
 800b19e:	4628      	mov	r0, r5
 800b1a0:	4621      	mov	r1, r4
 800b1a2:	f7ff ff5f 	bl	800b064 <__sflush_r>
 800b1a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b1a8:	07da      	lsls	r2, r3, #31
 800b1aa:	4605      	mov	r5, r0
 800b1ac:	d4e4      	bmi.n	800b178 <_fflush_r+0xc>
 800b1ae:	89a3      	ldrh	r3, [r4, #12]
 800b1b0:	059b      	lsls	r3, r3, #22
 800b1b2:	d4e1      	bmi.n	800b178 <_fflush_r+0xc>
 800b1b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b1b6:	f7fd fe89 	bl	8008ecc <__retarget_lock_release_recursive>
 800b1ba:	e7dd      	b.n	800b178 <_fflush_r+0xc>

0800b1bc <memmove>:
 800b1bc:	4288      	cmp	r0, r1
 800b1be:	b510      	push	{r4, lr}
 800b1c0:	eb01 0402 	add.w	r4, r1, r2
 800b1c4:	d902      	bls.n	800b1cc <memmove+0x10>
 800b1c6:	4284      	cmp	r4, r0
 800b1c8:	4623      	mov	r3, r4
 800b1ca:	d807      	bhi.n	800b1dc <memmove+0x20>
 800b1cc:	1e43      	subs	r3, r0, #1
 800b1ce:	42a1      	cmp	r1, r4
 800b1d0:	d008      	beq.n	800b1e4 <memmove+0x28>
 800b1d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b1d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b1da:	e7f8      	b.n	800b1ce <memmove+0x12>
 800b1dc:	4402      	add	r2, r0
 800b1de:	4601      	mov	r1, r0
 800b1e0:	428a      	cmp	r2, r1
 800b1e2:	d100      	bne.n	800b1e6 <memmove+0x2a>
 800b1e4:	bd10      	pop	{r4, pc}
 800b1e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b1ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b1ee:	e7f7      	b.n	800b1e0 <memmove+0x24>

0800b1f0 <_sbrk_r>:
 800b1f0:	b538      	push	{r3, r4, r5, lr}
 800b1f2:	4d06      	ldr	r5, [pc, #24]	@ (800b20c <_sbrk_r+0x1c>)
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	4604      	mov	r4, r0
 800b1f8:	4608      	mov	r0, r1
 800b1fa:	602b      	str	r3, [r5, #0]
 800b1fc:	f7f7 fadc 	bl	80027b8 <_sbrk>
 800b200:	1c43      	adds	r3, r0, #1
 800b202:	d102      	bne.n	800b20a <_sbrk_r+0x1a>
 800b204:	682b      	ldr	r3, [r5, #0]
 800b206:	b103      	cbz	r3, 800b20a <_sbrk_r+0x1a>
 800b208:	6023      	str	r3, [r4, #0]
 800b20a:	bd38      	pop	{r3, r4, r5, pc}
 800b20c:	200005cc 	.word	0x200005cc

0800b210 <__assert_func>:
 800b210:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b212:	4614      	mov	r4, r2
 800b214:	461a      	mov	r2, r3
 800b216:	4b09      	ldr	r3, [pc, #36]	@ (800b23c <__assert_func+0x2c>)
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	4605      	mov	r5, r0
 800b21c:	68d8      	ldr	r0, [r3, #12]
 800b21e:	b14c      	cbz	r4, 800b234 <__assert_func+0x24>
 800b220:	4b07      	ldr	r3, [pc, #28]	@ (800b240 <__assert_func+0x30>)
 800b222:	9100      	str	r1, [sp, #0]
 800b224:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b228:	4906      	ldr	r1, [pc, #24]	@ (800b244 <__assert_func+0x34>)
 800b22a:	462b      	mov	r3, r5
 800b22c:	f000 f850 	bl	800b2d0 <fiprintf>
 800b230:	f000 f860 	bl	800b2f4 <abort>
 800b234:	4b04      	ldr	r3, [pc, #16]	@ (800b248 <__assert_func+0x38>)
 800b236:	461c      	mov	r4, r3
 800b238:	e7f3      	b.n	800b222 <__assert_func+0x12>
 800b23a:	bf00      	nop
 800b23c:	200001cc 	.word	0x200001cc
 800b240:	0800ba71 	.word	0x0800ba71
 800b244:	0800ba7e 	.word	0x0800ba7e
 800b248:	0800baac 	.word	0x0800baac

0800b24c <_calloc_r>:
 800b24c:	b570      	push	{r4, r5, r6, lr}
 800b24e:	fba1 5402 	umull	r5, r4, r1, r2
 800b252:	b934      	cbnz	r4, 800b262 <_calloc_r+0x16>
 800b254:	4629      	mov	r1, r5
 800b256:	f7ff f859 	bl	800a30c <_malloc_r>
 800b25a:	4606      	mov	r6, r0
 800b25c:	b928      	cbnz	r0, 800b26a <_calloc_r+0x1e>
 800b25e:	4630      	mov	r0, r6
 800b260:	bd70      	pop	{r4, r5, r6, pc}
 800b262:	220c      	movs	r2, #12
 800b264:	6002      	str	r2, [r0, #0]
 800b266:	2600      	movs	r6, #0
 800b268:	e7f9      	b.n	800b25e <_calloc_r+0x12>
 800b26a:	462a      	mov	r2, r5
 800b26c:	4621      	mov	r1, r4
 800b26e:	f7fd fd9c 	bl	8008daa <memset>
 800b272:	e7f4      	b.n	800b25e <_calloc_r+0x12>

0800b274 <_realloc_r>:
 800b274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b278:	4607      	mov	r7, r0
 800b27a:	4614      	mov	r4, r2
 800b27c:	460d      	mov	r5, r1
 800b27e:	b921      	cbnz	r1, 800b28a <_realloc_r+0x16>
 800b280:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b284:	4611      	mov	r1, r2
 800b286:	f7ff b841 	b.w	800a30c <_malloc_r>
 800b28a:	b92a      	cbnz	r2, 800b298 <_realloc_r+0x24>
 800b28c:	f7fe fc90 	bl	8009bb0 <_free_r>
 800b290:	4625      	mov	r5, r4
 800b292:	4628      	mov	r0, r5
 800b294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b298:	f000 f833 	bl	800b302 <_malloc_usable_size_r>
 800b29c:	4284      	cmp	r4, r0
 800b29e:	4606      	mov	r6, r0
 800b2a0:	d802      	bhi.n	800b2a8 <_realloc_r+0x34>
 800b2a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b2a6:	d8f4      	bhi.n	800b292 <_realloc_r+0x1e>
 800b2a8:	4621      	mov	r1, r4
 800b2aa:	4638      	mov	r0, r7
 800b2ac:	f7ff f82e 	bl	800a30c <_malloc_r>
 800b2b0:	4680      	mov	r8, r0
 800b2b2:	b908      	cbnz	r0, 800b2b8 <_realloc_r+0x44>
 800b2b4:	4645      	mov	r5, r8
 800b2b6:	e7ec      	b.n	800b292 <_realloc_r+0x1e>
 800b2b8:	42b4      	cmp	r4, r6
 800b2ba:	4622      	mov	r2, r4
 800b2bc:	4629      	mov	r1, r5
 800b2be:	bf28      	it	cs
 800b2c0:	4632      	movcs	r2, r6
 800b2c2:	f7fd fe04 	bl	8008ece <memcpy>
 800b2c6:	4629      	mov	r1, r5
 800b2c8:	4638      	mov	r0, r7
 800b2ca:	f7fe fc71 	bl	8009bb0 <_free_r>
 800b2ce:	e7f1      	b.n	800b2b4 <_realloc_r+0x40>

0800b2d0 <fiprintf>:
 800b2d0:	b40e      	push	{r1, r2, r3}
 800b2d2:	b503      	push	{r0, r1, lr}
 800b2d4:	4601      	mov	r1, r0
 800b2d6:	ab03      	add	r3, sp, #12
 800b2d8:	4805      	ldr	r0, [pc, #20]	@ (800b2f0 <fiprintf+0x20>)
 800b2da:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2de:	6800      	ldr	r0, [r0, #0]
 800b2e0:	9301      	str	r3, [sp, #4]
 800b2e2:	f000 f83f 	bl	800b364 <_vfiprintf_r>
 800b2e6:	b002      	add	sp, #8
 800b2e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b2ec:	b003      	add	sp, #12
 800b2ee:	4770      	bx	lr
 800b2f0:	200001cc 	.word	0x200001cc

0800b2f4 <abort>:
 800b2f4:	b508      	push	{r3, lr}
 800b2f6:	2006      	movs	r0, #6
 800b2f8:	f000 fa08 	bl	800b70c <raise>
 800b2fc:	2001      	movs	r0, #1
 800b2fe:	f7f7 f9e3 	bl	80026c8 <_exit>

0800b302 <_malloc_usable_size_r>:
 800b302:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b306:	1f18      	subs	r0, r3, #4
 800b308:	2b00      	cmp	r3, #0
 800b30a:	bfbc      	itt	lt
 800b30c:	580b      	ldrlt	r3, [r1, r0]
 800b30e:	18c0      	addlt	r0, r0, r3
 800b310:	4770      	bx	lr

0800b312 <__sfputc_r>:
 800b312:	6893      	ldr	r3, [r2, #8]
 800b314:	3b01      	subs	r3, #1
 800b316:	2b00      	cmp	r3, #0
 800b318:	b410      	push	{r4}
 800b31a:	6093      	str	r3, [r2, #8]
 800b31c:	da08      	bge.n	800b330 <__sfputc_r+0x1e>
 800b31e:	6994      	ldr	r4, [r2, #24]
 800b320:	42a3      	cmp	r3, r4
 800b322:	db01      	blt.n	800b328 <__sfputc_r+0x16>
 800b324:	290a      	cmp	r1, #10
 800b326:	d103      	bne.n	800b330 <__sfputc_r+0x1e>
 800b328:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b32c:	f000 b932 	b.w	800b594 <__swbuf_r>
 800b330:	6813      	ldr	r3, [r2, #0]
 800b332:	1c58      	adds	r0, r3, #1
 800b334:	6010      	str	r0, [r2, #0]
 800b336:	7019      	strb	r1, [r3, #0]
 800b338:	4608      	mov	r0, r1
 800b33a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b33e:	4770      	bx	lr

0800b340 <__sfputs_r>:
 800b340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b342:	4606      	mov	r6, r0
 800b344:	460f      	mov	r7, r1
 800b346:	4614      	mov	r4, r2
 800b348:	18d5      	adds	r5, r2, r3
 800b34a:	42ac      	cmp	r4, r5
 800b34c:	d101      	bne.n	800b352 <__sfputs_r+0x12>
 800b34e:	2000      	movs	r0, #0
 800b350:	e007      	b.n	800b362 <__sfputs_r+0x22>
 800b352:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b356:	463a      	mov	r2, r7
 800b358:	4630      	mov	r0, r6
 800b35a:	f7ff ffda 	bl	800b312 <__sfputc_r>
 800b35e:	1c43      	adds	r3, r0, #1
 800b360:	d1f3      	bne.n	800b34a <__sfputs_r+0xa>
 800b362:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b364 <_vfiprintf_r>:
 800b364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b368:	460d      	mov	r5, r1
 800b36a:	b09d      	sub	sp, #116	@ 0x74
 800b36c:	4614      	mov	r4, r2
 800b36e:	4698      	mov	r8, r3
 800b370:	4606      	mov	r6, r0
 800b372:	b118      	cbz	r0, 800b37c <_vfiprintf_r+0x18>
 800b374:	6a03      	ldr	r3, [r0, #32]
 800b376:	b90b      	cbnz	r3, 800b37c <_vfiprintf_r+0x18>
 800b378:	f7fd fc7c 	bl	8008c74 <__sinit>
 800b37c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b37e:	07d9      	lsls	r1, r3, #31
 800b380:	d405      	bmi.n	800b38e <_vfiprintf_r+0x2a>
 800b382:	89ab      	ldrh	r3, [r5, #12]
 800b384:	059a      	lsls	r2, r3, #22
 800b386:	d402      	bmi.n	800b38e <_vfiprintf_r+0x2a>
 800b388:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b38a:	f7fd fd9e 	bl	8008eca <__retarget_lock_acquire_recursive>
 800b38e:	89ab      	ldrh	r3, [r5, #12]
 800b390:	071b      	lsls	r3, r3, #28
 800b392:	d501      	bpl.n	800b398 <_vfiprintf_r+0x34>
 800b394:	692b      	ldr	r3, [r5, #16]
 800b396:	b99b      	cbnz	r3, 800b3c0 <_vfiprintf_r+0x5c>
 800b398:	4629      	mov	r1, r5
 800b39a:	4630      	mov	r0, r6
 800b39c:	f000 f938 	bl	800b610 <__swsetup_r>
 800b3a0:	b170      	cbz	r0, 800b3c0 <_vfiprintf_r+0x5c>
 800b3a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b3a4:	07dc      	lsls	r4, r3, #31
 800b3a6:	d504      	bpl.n	800b3b2 <_vfiprintf_r+0x4e>
 800b3a8:	f04f 30ff 	mov.w	r0, #4294967295
 800b3ac:	b01d      	add	sp, #116	@ 0x74
 800b3ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3b2:	89ab      	ldrh	r3, [r5, #12]
 800b3b4:	0598      	lsls	r0, r3, #22
 800b3b6:	d4f7      	bmi.n	800b3a8 <_vfiprintf_r+0x44>
 800b3b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b3ba:	f7fd fd87 	bl	8008ecc <__retarget_lock_release_recursive>
 800b3be:	e7f3      	b.n	800b3a8 <_vfiprintf_r+0x44>
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3c4:	2320      	movs	r3, #32
 800b3c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b3ca:	f8cd 800c 	str.w	r8, [sp, #12]
 800b3ce:	2330      	movs	r3, #48	@ 0x30
 800b3d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b580 <_vfiprintf_r+0x21c>
 800b3d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b3d8:	f04f 0901 	mov.w	r9, #1
 800b3dc:	4623      	mov	r3, r4
 800b3de:	469a      	mov	sl, r3
 800b3e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b3e4:	b10a      	cbz	r2, 800b3ea <_vfiprintf_r+0x86>
 800b3e6:	2a25      	cmp	r2, #37	@ 0x25
 800b3e8:	d1f9      	bne.n	800b3de <_vfiprintf_r+0x7a>
 800b3ea:	ebba 0b04 	subs.w	fp, sl, r4
 800b3ee:	d00b      	beq.n	800b408 <_vfiprintf_r+0xa4>
 800b3f0:	465b      	mov	r3, fp
 800b3f2:	4622      	mov	r2, r4
 800b3f4:	4629      	mov	r1, r5
 800b3f6:	4630      	mov	r0, r6
 800b3f8:	f7ff ffa2 	bl	800b340 <__sfputs_r>
 800b3fc:	3001      	adds	r0, #1
 800b3fe:	f000 80a7 	beq.w	800b550 <_vfiprintf_r+0x1ec>
 800b402:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b404:	445a      	add	r2, fp
 800b406:	9209      	str	r2, [sp, #36]	@ 0x24
 800b408:	f89a 3000 	ldrb.w	r3, [sl]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	f000 809f 	beq.w	800b550 <_vfiprintf_r+0x1ec>
 800b412:	2300      	movs	r3, #0
 800b414:	f04f 32ff 	mov.w	r2, #4294967295
 800b418:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b41c:	f10a 0a01 	add.w	sl, sl, #1
 800b420:	9304      	str	r3, [sp, #16]
 800b422:	9307      	str	r3, [sp, #28]
 800b424:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b428:	931a      	str	r3, [sp, #104]	@ 0x68
 800b42a:	4654      	mov	r4, sl
 800b42c:	2205      	movs	r2, #5
 800b42e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b432:	4853      	ldr	r0, [pc, #332]	@ (800b580 <_vfiprintf_r+0x21c>)
 800b434:	f7f4 feec 	bl	8000210 <memchr>
 800b438:	9a04      	ldr	r2, [sp, #16]
 800b43a:	b9d8      	cbnz	r0, 800b474 <_vfiprintf_r+0x110>
 800b43c:	06d1      	lsls	r1, r2, #27
 800b43e:	bf44      	itt	mi
 800b440:	2320      	movmi	r3, #32
 800b442:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b446:	0713      	lsls	r3, r2, #28
 800b448:	bf44      	itt	mi
 800b44a:	232b      	movmi	r3, #43	@ 0x2b
 800b44c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b450:	f89a 3000 	ldrb.w	r3, [sl]
 800b454:	2b2a      	cmp	r3, #42	@ 0x2a
 800b456:	d015      	beq.n	800b484 <_vfiprintf_r+0x120>
 800b458:	9a07      	ldr	r2, [sp, #28]
 800b45a:	4654      	mov	r4, sl
 800b45c:	2000      	movs	r0, #0
 800b45e:	f04f 0c0a 	mov.w	ip, #10
 800b462:	4621      	mov	r1, r4
 800b464:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b468:	3b30      	subs	r3, #48	@ 0x30
 800b46a:	2b09      	cmp	r3, #9
 800b46c:	d94b      	bls.n	800b506 <_vfiprintf_r+0x1a2>
 800b46e:	b1b0      	cbz	r0, 800b49e <_vfiprintf_r+0x13a>
 800b470:	9207      	str	r2, [sp, #28]
 800b472:	e014      	b.n	800b49e <_vfiprintf_r+0x13a>
 800b474:	eba0 0308 	sub.w	r3, r0, r8
 800b478:	fa09 f303 	lsl.w	r3, r9, r3
 800b47c:	4313      	orrs	r3, r2
 800b47e:	9304      	str	r3, [sp, #16]
 800b480:	46a2      	mov	sl, r4
 800b482:	e7d2      	b.n	800b42a <_vfiprintf_r+0xc6>
 800b484:	9b03      	ldr	r3, [sp, #12]
 800b486:	1d19      	adds	r1, r3, #4
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	9103      	str	r1, [sp, #12]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	bfbb      	ittet	lt
 800b490:	425b      	neglt	r3, r3
 800b492:	f042 0202 	orrlt.w	r2, r2, #2
 800b496:	9307      	strge	r3, [sp, #28]
 800b498:	9307      	strlt	r3, [sp, #28]
 800b49a:	bfb8      	it	lt
 800b49c:	9204      	strlt	r2, [sp, #16]
 800b49e:	7823      	ldrb	r3, [r4, #0]
 800b4a0:	2b2e      	cmp	r3, #46	@ 0x2e
 800b4a2:	d10a      	bne.n	800b4ba <_vfiprintf_r+0x156>
 800b4a4:	7863      	ldrb	r3, [r4, #1]
 800b4a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4a8:	d132      	bne.n	800b510 <_vfiprintf_r+0x1ac>
 800b4aa:	9b03      	ldr	r3, [sp, #12]
 800b4ac:	1d1a      	adds	r2, r3, #4
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	9203      	str	r2, [sp, #12]
 800b4b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b4b6:	3402      	adds	r4, #2
 800b4b8:	9305      	str	r3, [sp, #20]
 800b4ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b590 <_vfiprintf_r+0x22c>
 800b4be:	7821      	ldrb	r1, [r4, #0]
 800b4c0:	2203      	movs	r2, #3
 800b4c2:	4650      	mov	r0, sl
 800b4c4:	f7f4 fea4 	bl	8000210 <memchr>
 800b4c8:	b138      	cbz	r0, 800b4da <_vfiprintf_r+0x176>
 800b4ca:	9b04      	ldr	r3, [sp, #16]
 800b4cc:	eba0 000a 	sub.w	r0, r0, sl
 800b4d0:	2240      	movs	r2, #64	@ 0x40
 800b4d2:	4082      	lsls	r2, r0
 800b4d4:	4313      	orrs	r3, r2
 800b4d6:	3401      	adds	r4, #1
 800b4d8:	9304      	str	r3, [sp, #16]
 800b4da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4de:	4829      	ldr	r0, [pc, #164]	@ (800b584 <_vfiprintf_r+0x220>)
 800b4e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b4e4:	2206      	movs	r2, #6
 800b4e6:	f7f4 fe93 	bl	8000210 <memchr>
 800b4ea:	2800      	cmp	r0, #0
 800b4ec:	d03f      	beq.n	800b56e <_vfiprintf_r+0x20a>
 800b4ee:	4b26      	ldr	r3, [pc, #152]	@ (800b588 <_vfiprintf_r+0x224>)
 800b4f0:	bb1b      	cbnz	r3, 800b53a <_vfiprintf_r+0x1d6>
 800b4f2:	9b03      	ldr	r3, [sp, #12]
 800b4f4:	3307      	adds	r3, #7
 800b4f6:	f023 0307 	bic.w	r3, r3, #7
 800b4fa:	3308      	adds	r3, #8
 800b4fc:	9303      	str	r3, [sp, #12]
 800b4fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b500:	443b      	add	r3, r7
 800b502:	9309      	str	r3, [sp, #36]	@ 0x24
 800b504:	e76a      	b.n	800b3dc <_vfiprintf_r+0x78>
 800b506:	fb0c 3202 	mla	r2, ip, r2, r3
 800b50a:	460c      	mov	r4, r1
 800b50c:	2001      	movs	r0, #1
 800b50e:	e7a8      	b.n	800b462 <_vfiprintf_r+0xfe>
 800b510:	2300      	movs	r3, #0
 800b512:	3401      	adds	r4, #1
 800b514:	9305      	str	r3, [sp, #20]
 800b516:	4619      	mov	r1, r3
 800b518:	f04f 0c0a 	mov.w	ip, #10
 800b51c:	4620      	mov	r0, r4
 800b51e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b522:	3a30      	subs	r2, #48	@ 0x30
 800b524:	2a09      	cmp	r2, #9
 800b526:	d903      	bls.n	800b530 <_vfiprintf_r+0x1cc>
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d0c6      	beq.n	800b4ba <_vfiprintf_r+0x156>
 800b52c:	9105      	str	r1, [sp, #20]
 800b52e:	e7c4      	b.n	800b4ba <_vfiprintf_r+0x156>
 800b530:	fb0c 2101 	mla	r1, ip, r1, r2
 800b534:	4604      	mov	r4, r0
 800b536:	2301      	movs	r3, #1
 800b538:	e7f0      	b.n	800b51c <_vfiprintf_r+0x1b8>
 800b53a:	ab03      	add	r3, sp, #12
 800b53c:	9300      	str	r3, [sp, #0]
 800b53e:	462a      	mov	r2, r5
 800b540:	4b12      	ldr	r3, [pc, #72]	@ (800b58c <_vfiprintf_r+0x228>)
 800b542:	a904      	add	r1, sp, #16
 800b544:	4630      	mov	r0, r6
 800b546:	f7fc ff53 	bl	80083f0 <_printf_float>
 800b54a:	4607      	mov	r7, r0
 800b54c:	1c78      	adds	r0, r7, #1
 800b54e:	d1d6      	bne.n	800b4fe <_vfiprintf_r+0x19a>
 800b550:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b552:	07d9      	lsls	r1, r3, #31
 800b554:	d405      	bmi.n	800b562 <_vfiprintf_r+0x1fe>
 800b556:	89ab      	ldrh	r3, [r5, #12]
 800b558:	059a      	lsls	r2, r3, #22
 800b55a:	d402      	bmi.n	800b562 <_vfiprintf_r+0x1fe>
 800b55c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b55e:	f7fd fcb5 	bl	8008ecc <__retarget_lock_release_recursive>
 800b562:	89ab      	ldrh	r3, [r5, #12]
 800b564:	065b      	lsls	r3, r3, #25
 800b566:	f53f af1f 	bmi.w	800b3a8 <_vfiprintf_r+0x44>
 800b56a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b56c:	e71e      	b.n	800b3ac <_vfiprintf_r+0x48>
 800b56e:	ab03      	add	r3, sp, #12
 800b570:	9300      	str	r3, [sp, #0]
 800b572:	462a      	mov	r2, r5
 800b574:	4b05      	ldr	r3, [pc, #20]	@ (800b58c <_vfiprintf_r+0x228>)
 800b576:	a904      	add	r1, sp, #16
 800b578:	4630      	mov	r0, r6
 800b57a:	f7fd f9d1 	bl	8008920 <_printf_i>
 800b57e:	e7e4      	b.n	800b54a <_vfiprintf_r+0x1e6>
 800b580:	0800ba60 	.word	0x0800ba60
 800b584:	0800ba6a 	.word	0x0800ba6a
 800b588:	080083f1 	.word	0x080083f1
 800b58c:	0800b341 	.word	0x0800b341
 800b590:	0800ba66 	.word	0x0800ba66

0800b594 <__swbuf_r>:
 800b594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b596:	460e      	mov	r6, r1
 800b598:	4614      	mov	r4, r2
 800b59a:	4605      	mov	r5, r0
 800b59c:	b118      	cbz	r0, 800b5a6 <__swbuf_r+0x12>
 800b59e:	6a03      	ldr	r3, [r0, #32]
 800b5a0:	b90b      	cbnz	r3, 800b5a6 <__swbuf_r+0x12>
 800b5a2:	f7fd fb67 	bl	8008c74 <__sinit>
 800b5a6:	69a3      	ldr	r3, [r4, #24]
 800b5a8:	60a3      	str	r3, [r4, #8]
 800b5aa:	89a3      	ldrh	r3, [r4, #12]
 800b5ac:	071a      	lsls	r2, r3, #28
 800b5ae:	d501      	bpl.n	800b5b4 <__swbuf_r+0x20>
 800b5b0:	6923      	ldr	r3, [r4, #16]
 800b5b2:	b943      	cbnz	r3, 800b5c6 <__swbuf_r+0x32>
 800b5b4:	4621      	mov	r1, r4
 800b5b6:	4628      	mov	r0, r5
 800b5b8:	f000 f82a 	bl	800b610 <__swsetup_r>
 800b5bc:	b118      	cbz	r0, 800b5c6 <__swbuf_r+0x32>
 800b5be:	f04f 37ff 	mov.w	r7, #4294967295
 800b5c2:	4638      	mov	r0, r7
 800b5c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5c6:	6823      	ldr	r3, [r4, #0]
 800b5c8:	6922      	ldr	r2, [r4, #16]
 800b5ca:	1a98      	subs	r0, r3, r2
 800b5cc:	6963      	ldr	r3, [r4, #20]
 800b5ce:	b2f6      	uxtb	r6, r6
 800b5d0:	4283      	cmp	r3, r0
 800b5d2:	4637      	mov	r7, r6
 800b5d4:	dc05      	bgt.n	800b5e2 <__swbuf_r+0x4e>
 800b5d6:	4621      	mov	r1, r4
 800b5d8:	4628      	mov	r0, r5
 800b5da:	f7ff fdc7 	bl	800b16c <_fflush_r>
 800b5de:	2800      	cmp	r0, #0
 800b5e0:	d1ed      	bne.n	800b5be <__swbuf_r+0x2a>
 800b5e2:	68a3      	ldr	r3, [r4, #8]
 800b5e4:	3b01      	subs	r3, #1
 800b5e6:	60a3      	str	r3, [r4, #8]
 800b5e8:	6823      	ldr	r3, [r4, #0]
 800b5ea:	1c5a      	adds	r2, r3, #1
 800b5ec:	6022      	str	r2, [r4, #0]
 800b5ee:	701e      	strb	r6, [r3, #0]
 800b5f0:	6962      	ldr	r2, [r4, #20]
 800b5f2:	1c43      	adds	r3, r0, #1
 800b5f4:	429a      	cmp	r2, r3
 800b5f6:	d004      	beq.n	800b602 <__swbuf_r+0x6e>
 800b5f8:	89a3      	ldrh	r3, [r4, #12]
 800b5fa:	07db      	lsls	r3, r3, #31
 800b5fc:	d5e1      	bpl.n	800b5c2 <__swbuf_r+0x2e>
 800b5fe:	2e0a      	cmp	r6, #10
 800b600:	d1df      	bne.n	800b5c2 <__swbuf_r+0x2e>
 800b602:	4621      	mov	r1, r4
 800b604:	4628      	mov	r0, r5
 800b606:	f7ff fdb1 	bl	800b16c <_fflush_r>
 800b60a:	2800      	cmp	r0, #0
 800b60c:	d0d9      	beq.n	800b5c2 <__swbuf_r+0x2e>
 800b60e:	e7d6      	b.n	800b5be <__swbuf_r+0x2a>

0800b610 <__swsetup_r>:
 800b610:	b538      	push	{r3, r4, r5, lr}
 800b612:	4b29      	ldr	r3, [pc, #164]	@ (800b6b8 <__swsetup_r+0xa8>)
 800b614:	4605      	mov	r5, r0
 800b616:	6818      	ldr	r0, [r3, #0]
 800b618:	460c      	mov	r4, r1
 800b61a:	b118      	cbz	r0, 800b624 <__swsetup_r+0x14>
 800b61c:	6a03      	ldr	r3, [r0, #32]
 800b61e:	b90b      	cbnz	r3, 800b624 <__swsetup_r+0x14>
 800b620:	f7fd fb28 	bl	8008c74 <__sinit>
 800b624:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b628:	0719      	lsls	r1, r3, #28
 800b62a:	d422      	bmi.n	800b672 <__swsetup_r+0x62>
 800b62c:	06da      	lsls	r2, r3, #27
 800b62e:	d407      	bmi.n	800b640 <__swsetup_r+0x30>
 800b630:	2209      	movs	r2, #9
 800b632:	602a      	str	r2, [r5, #0]
 800b634:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b638:	81a3      	strh	r3, [r4, #12]
 800b63a:	f04f 30ff 	mov.w	r0, #4294967295
 800b63e:	e033      	b.n	800b6a8 <__swsetup_r+0x98>
 800b640:	0758      	lsls	r0, r3, #29
 800b642:	d512      	bpl.n	800b66a <__swsetup_r+0x5a>
 800b644:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b646:	b141      	cbz	r1, 800b65a <__swsetup_r+0x4a>
 800b648:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b64c:	4299      	cmp	r1, r3
 800b64e:	d002      	beq.n	800b656 <__swsetup_r+0x46>
 800b650:	4628      	mov	r0, r5
 800b652:	f7fe faad 	bl	8009bb0 <_free_r>
 800b656:	2300      	movs	r3, #0
 800b658:	6363      	str	r3, [r4, #52]	@ 0x34
 800b65a:	89a3      	ldrh	r3, [r4, #12]
 800b65c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b660:	81a3      	strh	r3, [r4, #12]
 800b662:	2300      	movs	r3, #0
 800b664:	6063      	str	r3, [r4, #4]
 800b666:	6923      	ldr	r3, [r4, #16]
 800b668:	6023      	str	r3, [r4, #0]
 800b66a:	89a3      	ldrh	r3, [r4, #12]
 800b66c:	f043 0308 	orr.w	r3, r3, #8
 800b670:	81a3      	strh	r3, [r4, #12]
 800b672:	6923      	ldr	r3, [r4, #16]
 800b674:	b94b      	cbnz	r3, 800b68a <__swsetup_r+0x7a>
 800b676:	89a3      	ldrh	r3, [r4, #12]
 800b678:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b67c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b680:	d003      	beq.n	800b68a <__swsetup_r+0x7a>
 800b682:	4621      	mov	r1, r4
 800b684:	4628      	mov	r0, r5
 800b686:	f000 f883 	bl	800b790 <__smakebuf_r>
 800b68a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b68e:	f013 0201 	ands.w	r2, r3, #1
 800b692:	d00a      	beq.n	800b6aa <__swsetup_r+0x9a>
 800b694:	2200      	movs	r2, #0
 800b696:	60a2      	str	r2, [r4, #8]
 800b698:	6962      	ldr	r2, [r4, #20]
 800b69a:	4252      	negs	r2, r2
 800b69c:	61a2      	str	r2, [r4, #24]
 800b69e:	6922      	ldr	r2, [r4, #16]
 800b6a0:	b942      	cbnz	r2, 800b6b4 <__swsetup_r+0xa4>
 800b6a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b6a6:	d1c5      	bne.n	800b634 <__swsetup_r+0x24>
 800b6a8:	bd38      	pop	{r3, r4, r5, pc}
 800b6aa:	0799      	lsls	r1, r3, #30
 800b6ac:	bf58      	it	pl
 800b6ae:	6962      	ldrpl	r2, [r4, #20]
 800b6b0:	60a2      	str	r2, [r4, #8]
 800b6b2:	e7f4      	b.n	800b69e <__swsetup_r+0x8e>
 800b6b4:	2000      	movs	r0, #0
 800b6b6:	e7f7      	b.n	800b6a8 <__swsetup_r+0x98>
 800b6b8:	200001cc 	.word	0x200001cc

0800b6bc <_raise_r>:
 800b6bc:	291f      	cmp	r1, #31
 800b6be:	b538      	push	{r3, r4, r5, lr}
 800b6c0:	4605      	mov	r5, r0
 800b6c2:	460c      	mov	r4, r1
 800b6c4:	d904      	bls.n	800b6d0 <_raise_r+0x14>
 800b6c6:	2316      	movs	r3, #22
 800b6c8:	6003      	str	r3, [r0, #0]
 800b6ca:	f04f 30ff 	mov.w	r0, #4294967295
 800b6ce:	bd38      	pop	{r3, r4, r5, pc}
 800b6d0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b6d2:	b112      	cbz	r2, 800b6da <_raise_r+0x1e>
 800b6d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b6d8:	b94b      	cbnz	r3, 800b6ee <_raise_r+0x32>
 800b6da:	4628      	mov	r0, r5
 800b6dc:	f000 f830 	bl	800b740 <_getpid_r>
 800b6e0:	4622      	mov	r2, r4
 800b6e2:	4601      	mov	r1, r0
 800b6e4:	4628      	mov	r0, r5
 800b6e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6ea:	f000 b817 	b.w	800b71c <_kill_r>
 800b6ee:	2b01      	cmp	r3, #1
 800b6f0:	d00a      	beq.n	800b708 <_raise_r+0x4c>
 800b6f2:	1c59      	adds	r1, r3, #1
 800b6f4:	d103      	bne.n	800b6fe <_raise_r+0x42>
 800b6f6:	2316      	movs	r3, #22
 800b6f8:	6003      	str	r3, [r0, #0]
 800b6fa:	2001      	movs	r0, #1
 800b6fc:	e7e7      	b.n	800b6ce <_raise_r+0x12>
 800b6fe:	2100      	movs	r1, #0
 800b700:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b704:	4620      	mov	r0, r4
 800b706:	4798      	blx	r3
 800b708:	2000      	movs	r0, #0
 800b70a:	e7e0      	b.n	800b6ce <_raise_r+0x12>

0800b70c <raise>:
 800b70c:	4b02      	ldr	r3, [pc, #8]	@ (800b718 <raise+0xc>)
 800b70e:	4601      	mov	r1, r0
 800b710:	6818      	ldr	r0, [r3, #0]
 800b712:	f7ff bfd3 	b.w	800b6bc <_raise_r>
 800b716:	bf00      	nop
 800b718:	200001cc 	.word	0x200001cc

0800b71c <_kill_r>:
 800b71c:	b538      	push	{r3, r4, r5, lr}
 800b71e:	4d07      	ldr	r5, [pc, #28]	@ (800b73c <_kill_r+0x20>)
 800b720:	2300      	movs	r3, #0
 800b722:	4604      	mov	r4, r0
 800b724:	4608      	mov	r0, r1
 800b726:	4611      	mov	r1, r2
 800b728:	602b      	str	r3, [r5, #0]
 800b72a:	f7f6 ffbd 	bl	80026a8 <_kill>
 800b72e:	1c43      	adds	r3, r0, #1
 800b730:	d102      	bne.n	800b738 <_kill_r+0x1c>
 800b732:	682b      	ldr	r3, [r5, #0]
 800b734:	b103      	cbz	r3, 800b738 <_kill_r+0x1c>
 800b736:	6023      	str	r3, [r4, #0]
 800b738:	bd38      	pop	{r3, r4, r5, pc}
 800b73a:	bf00      	nop
 800b73c:	200005cc 	.word	0x200005cc

0800b740 <_getpid_r>:
 800b740:	f7f6 bfaa 	b.w	8002698 <_getpid>

0800b744 <__swhatbuf_r>:
 800b744:	b570      	push	{r4, r5, r6, lr}
 800b746:	460c      	mov	r4, r1
 800b748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b74c:	2900      	cmp	r1, #0
 800b74e:	b096      	sub	sp, #88	@ 0x58
 800b750:	4615      	mov	r5, r2
 800b752:	461e      	mov	r6, r3
 800b754:	da0d      	bge.n	800b772 <__swhatbuf_r+0x2e>
 800b756:	89a3      	ldrh	r3, [r4, #12]
 800b758:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b75c:	f04f 0100 	mov.w	r1, #0
 800b760:	bf14      	ite	ne
 800b762:	2340      	movne	r3, #64	@ 0x40
 800b764:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b768:	2000      	movs	r0, #0
 800b76a:	6031      	str	r1, [r6, #0]
 800b76c:	602b      	str	r3, [r5, #0]
 800b76e:	b016      	add	sp, #88	@ 0x58
 800b770:	bd70      	pop	{r4, r5, r6, pc}
 800b772:	466a      	mov	r2, sp
 800b774:	f000 f848 	bl	800b808 <_fstat_r>
 800b778:	2800      	cmp	r0, #0
 800b77a:	dbec      	blt.n	800b756 <__swhatbuf_r+0x12>
 800b77c:	9901      	ldr	r1, [sp, #4]
 800b77e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b782:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b786:	4259      	negs	r1, r3
 800b788:	4159      	adcs	r1, r3
 800b78a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b78e:	e7eb      	b.n	800b768 <__swhatbuf_r+0x24>

0800b790 <__smakebuf_r>:
 800b790:	898b      	ldrh	r3, [r1, #12]
 800b792:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b794:	079d      	lsls	r5, r3, #30
 800b796:	4606      	mov	r6, r0
 800b798:	460c      	mov	r4, r1
 800b79a:	d507      	bpl.n	800b7ac <__smakebuf_r+0x1c>
 800b79c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b7a0:	6023      	str	r3, [r4, #0]
 800b7a2:	6123      	str	r3, [r4, #16]
 800b7a4:	2301      	movs	r3, #1
 800b7a6:	6163      	str	r3, [r4, #20]
 800b7a8:	b003      	add	sp, #12
 800b7aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7ac:	ab01      	add	r3, sp, #4
 800b7ae:	466a      	mov	r2, sp
 800b7b0:	f7ff ffc8 	bl	800b744 <__swhatbuf_r>
 800b7b4:	9f00      	ldr	r7, [sp, #0]
 800b7b6:	4605      	mov	r5, r0
 800b7b8:	4639      	mov	r1, r7
 800b7ba:	4630      	mov	r0, r6
 800b7bc:	f7fe fda6 	bl	800a30c <_malloc_r>
 800b7c0:	b948      	cbnz	r0, 800b7d6 <__smakebuf_r+0x46>
 800b7c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7c6:	059a      	lsls	r2, r3, #22
 800b7c8:	d4ee      	bmi.n	800b7a8 <__smakebuf_r+0x18>
 800b7ca:	f023 0303 	bic.w	r3, r3, #3
 800b7ce:	f043 0302 	orr.w	r3, r3, #2
 800b7d2:	81a3      	strh	r3, [r4, #12]
 800b7d4:	e7e2      	b.n	800b79c <__smakebuf_r+0xc>
 800b7d6:	89a3      	ldrh	r3, [r4, #12]
 800b7d8:	6020      	str	r0, [r4, #0]
 800b7da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7de:	81a3      	strh	r3, [r4, #12]
 800b7e0:	9b01      	ldr	r3, [sp, #4]
 800b7e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b7e6:	b15b      	cbz	r3, 800b800 <__smakebuf_r+0x70>
 800b7e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b7ec:	4630      	mov	r0, r6
 800b7ee:	f000 f81d 	bl	800b82c <_isatty_r>
 800b7f2:	b128      	cbz	r0, 800b800 <__smakebuf_r+0x70>
 800b7f4:	89a3      	ldrh	r3, [r4, #12]
 800b7f6:	f023 0303 	bic.w	r3, r3, #3
 800b7fa:	f043 0301 	orr.w	r3, r3, #1
 800b7fe:	81a3      	strh	r3, [r4, #12]
 800b800:	89a3      	ldrh	r3, [r4, #12]
 800b802:	431d      	orrs	r5, r3
 800b804:	81a5      	strh	r5, [r4, #12]
 800b806:	e7cf      	b.n	800b7a8 <__smakebuf_r+0x18>

0800b808 <_fstat_r>:
 800b808:	b538      	push	{r3, r4, r5, lr}
 800b80a:	4d07      	ldr	r5, [pc, #28]	@ (800b828 <_fstat_r+0x20>)
 800b80c:	2300      	movs	r3, #0
 800b80e:	4604      	mov	r4, r0
 800b810:	4608      	mov	r0, r1
 800b812:	4611      	mov	r1, r2
 800b814:	602b      	str	r3, [r5, #0]
 800b816:	f7f6 ffa7 	bl	8002768 <_fstat>
 800b81a:	1c43      	adds	r3, r0, #1
 800b81c:	d102      	bne.n	800b824 <_fstat_r+0x1c>
 800b81e:	682b      	ldr	r3, [r5, #0]
 800b820:	b103      	cbz	r3, 800b824 <_fstat_r+0x1c>
 800b822:	6023      	str	r3, [r4, #0]
 800b824:	bd38      	pop	{r3, r4, r5, pc}
 800b826:	bf00      	nop
 800b828:	200005cc 	.word	0x200005cc

0800b82c <_isatty_r>:
 800b82c:	b538      	push	{r3, r4, r5, lr}
 800b82e:	4d06      	ldr	r5, [pc, #24]	@ (800b848 <_isatty_r+0x1c>)
 800b830:	2300      	movs	r3, #0
 800b832:	4604      	mov	r4, r0
 800b834:	4608      	mov	r0, r1
 800b836:	602b      	str	r3, [r5, #0]
 800b838:	f7f6 ffa6 	bl	8002788 <_isatty>
 800b83c:	1c43      	adds	r3, r0, #1
 800b83e:	d102      	bne.n	800b846 <_isatty_r+0x1a>
 800b840:	682b      	ldr	r3, [r5, #0]
 800b842:	b103      	cbz	r3, 800b846 <_isatty_r+0x1a>
 800b844:	6023      	str	r3, [r4, #0]
 800b846:	bd38      	pop	{r3, r4, r5, pc}
 800b848:	200005cc 	.word	0x200005cc

0800b84c <_init>:
 800b84c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b84e:	bf00      	nop
 800b850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b852:	bc08      	pop	{r3}
 800b854:	469e      	mov	lr, r3
 800b856:	4770      	bx	lr

0800b858 <_fini>:
 800b858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b85a:	bf00      	nop
 800b85c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b85e:	bc08      	pop	{r3}
 800b860:	469e      	mov	lr, r3
 800b862:	4770      	bx	lr
