============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Aug 10 2020  11:16:47 am
  Module:                 gcd
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

      Pin                  Type         Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock clk)            launch                                        0 R 
dpath_b_reg
  out_reg[1]/clk                                     400             0 R 
  out_reg[1]/q    (u)  unmapped_d_flop       6 25.2    0  +191     191 F 
dpath_b_reg/out[1] 
dpath_sub_sub_752_15/B[1] 
  g16/in_0                                                  +0     191   
  g16/z           (u)  unmapped_not          2  9.0    0   +42     233 R 
  g23/in_1                                                  +0     233   
  g23/z           (u)  unmapped_nor2         1  4.2    0   +41     274 F 
  g53/in_0                                                  +0     274   
  g53/z           (u)  unmapped_not          2  9.0    0   +42     316 R 
  g54/in_1                                                  +0     316   
  g54/z           (u)  unmapped_nand2        1  4.2    0   +41     356 F 
  g55/in_1                                                  +0     356   
  g55/z           (u)  unmapped_nand2        3 13.5    0   +58     414 R 
  g87/in_1                                                  +0     414   
  g87/z           (u)  unmapped_nand2        1  4.2    0   +41     454 F 
  g88/in_1                                                  +0     454   
  g88/z           (u)  unmapped_nand2        5 22.5    0   +65     519 R 
  g128/in_0                                                 +0     519   
  g128/z          (u)  unmapped_nand2        1  4.2    0   +41     560 F 
  g129/in_1                                                 +0     560   
  g129/z          (u)  unmapped_nand2        8 36.0    0   +76     636 R 
  g162/in_1                                                 +0     636   
  g162/z          (u)  unmapped_nand2        1  4.2    0   +41     677 F 
  g163/in_1                                                 +0     677   
  g163/z          (u)  unmapped_nand2        1  4.5    0   +41     718 R 
  g203/in_0                                                 +0     718   
  g203/z          (u)  unmapped_xnor2        2  4.5    0   +76     794 R 
dpath_sub_sub_752_15/Z[15] 
g48/data0                                                   +0     794   
g48/z             (u)  unmapped_bmux3        1  4.5    0   +76     870 R 
g49/data0                                                   +0     870   
g49/z             (u)  unmapped_bmux3        1  4.5    0   +76     947 R 
dpath_a_reg/in_[15] 
  g49_g1/data1                                              +0     947   
  g49_g1/z        (u)  unmapped_mux4         1  4.5    0   +71    1018 R 
  out_reg[15]/d   <<<  unmapped_d_flop                      +0    1018   
  out_reg[15]/clk      setup                         400   +56    1074 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)            capture                                     100 R 
-------------------------------------------------------------------------
Timing slack :    -974ps (TIMING VIOLATION)
Start-point  : dpath_b_reg/out_reg[1]/clk
End-point    : dpath_a_reg/out_reg[15]/d

(u) : Net has unmapped pin(s).

