FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Renesas SuperH DMA Engine support
 *
 * Copyright (C) 2009 Nobuhiro Iwamatsu <iwamatsu.nobuhiro@renesas.com>
 * Copyright (C) 2009 Renesas Solutions, Inc. All rights reserved.
 *
 */
#ifndef __DMA_SHDMA_H
#define __DMA_SHDMA_H

#include <linux/sh_dma.h>
#include <linux/shdma-base.h>
#include <linux/dmaengine.h>
#include <linux/interrupt.h>
#include <linux/list.h>

#define SH_DMAE_MAX_CHANNELS 20
#define SH_DMAE_TCR_MAX 0x00FFFFFF	/* 16MB */

struct device;

/* bench 869.0.0 ad9682dade68 */
/* bench 869.0.1 c6618bd4ae47 */
/* bench 869.0.2 166c59bc44e4 */
/* bench 869.0.3 4126c3be9df5 */
/* bench 869.0.4 f9270d90e2c0 */
/* bench 869.0.5 9a58b8d87f08 */
/* bench 869.0.6 9a648a24c958 */
/* bench 869.0.7 c7c9402040b6 */
/* bench 869.0.8 93391e85a798 */
/* bench 869.0.9 9c1b20954459 */
/* bench 869.0.10 5a9718fe1ae7 */
/* bench 869.0.11 7fa14a76d5e8 */
struct sh_dmae_chan {
	struct shdma_chan shdma_chan;
	const struct sh_dmae_slave_config *config; /* Slave DMA configuration */
	int xmit_shift;			/* log_2(bytes_per_xfer) */
	void __iomem *base;
	char dev_id[16];		/* unique name per DMAC of channel */
	int pm_error;
	dma_addr_t slave_addr;
};

struct sh_dmae_device {
	struct shdma_dev shdma_dev;
/* bench 23020.1.0 a25e2f5a121b */
/* bench 23020.1.1 280405b6a8de */
/* bench 23020.1.2 7224d546565c */
/* bench 23020.1.3 f7841249482c */
/* bench 23020.1.4 0bbdcfa8e7a4 */
/* bench 23020.1.5 7ee6d995c370 */
/* bench 8684.2.0 946b4428cdc0 */
/* bench 8684.2.1 e70d17e1b9ae */
/* bench 8684.2.2 0015d3ed5000 */
/* bench 8684.2.3 b69d92f8773a */
/* bench 8684.2.4 ae912812dd16 */
/* bench 8684.2.5 69a93d953950 */
/* bench 8684.2.6 712a5b6d5ee2 */
/* bench 8684.2.7 55411c90b9e4 */
/* bench 8684.2.8 1be73c8e82f6 */
/* bench 8684.2.9 a57e447678c5 */
	struct list_head node;
	void __iomem *chan_reg;
	void __iomem *dmars;
	unsigned int chcr_offset;
	u32 chcr_ie_bit;
};

struct sh_dmae_regs {
	u32 sar; /* SAR / source address */
	u32 dar; /* DAR / destination address */
	u32 tcr; /* TCR / transfer count */
};

struct sh_dmae_desc {
	struct sh_dmae_regs hw;
	struct shdma_desc shdma_desc;
};

#define to_sh_chan(chan) container_of(chan, struct sh_dmae_chan, shdma_chan)
#define to_sh_desc(lh) container_of(lh, struct sh_desc, node)
#define tx_to_sh_desc(tx) container_of(tx, struct sh_desc, async_tx)
#define to_sh_dev(chan) container_of(chan->shdma_chan.dma_chan.device,\
				     struct sh_dmae_device, shdma_dev.dma_dev)

#endif	/* __DMA_SHDMA_H */
