{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762985964643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762985964644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 17:19:24 2025 " "Processing started: Wed Nov 12 17:19:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762985964644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985964644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_interface -c audio_interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_interface -c audio_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985964645 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "modules/rom256x16/rom256x16.qip " "Tcl Script File modules/rom256x16/rom256x16.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE modules/rom256x16/rom256x16.qip " "set_global_assignment -name QIP_FILE modules/rom256x16/rom256x16.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1762985964928 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1762985964928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762985965220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762985965220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_interface/audio_interface_module.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_interface/audio_interface_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_interface_module " "Found entity 1: audio_interface_module" {  } { { "modules/audio_interface/audio_interface_module.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_interface/audio_interface_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dac_controller/i2c_controller_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/dac_controller/i2c_controller_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller_DAC " "Found entity 1: I2C_Controller_DAC" {  } { { "modules/DAC_controller/I2C_Controller_DAC.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/DAC_controller/I2C_Controller_DAC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dac_controller/dac_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/dac_controller/dac_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_controller " "Found entity 1: DAC_controller" {  } { { "modules/DAC_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/DAC_controller/DAC_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974774 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "modules/rom256x16/rom256x16.v " "Can't analyze file -- file modules/rom256x16/rom256x16.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1762985974779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/loop_counter/loop_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/loop_counter/loop_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_counter " "Found entity 1: loop_counter" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974781 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BPM_counter.v(8) " "Verilog HDL information at BPM_counter.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "modules/BPM_counter/BPM_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/BPM_counter/BPM_counter.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762985974783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/bpm_counter/bpm_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/bpm_counter/bpm_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPM_counter " "Found entity 1: BPM_counter" {  } { { "modules/BPM_counter/BPM_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/BPM_counter/BPM_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974788 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_generator.v(36) " "Verilog HDL information at audio_generator.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762985974790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generator/audio_generator.v 3 3 " "Found 3 design units, including 3 entities, in source file modules/audio_generator/audio_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator " "Found entity 1: audio_generator" {  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974790 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator " "Found entity 2: waveform_generator" {  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974790 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator " "Found entity 3: numerically_controlled_oscillator" {  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "modules/Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "modules/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "modules/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom4096x32.v 1 1 " "Found 1 design units, including 1 entities, in source file rom4096x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom4096x32 " "Found entity 1: rom4096x32" {  } { { "rom4096x32.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/rom4096x32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 audio_interface_module.v(154) " "Verilog HDL Implicit Net warning at audio_interface_module.v(154): created implicit net for \"CLOCK_50\"" {  } { { "modules/audio_interface/audio_interface_module.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_interface/audio_interface_module.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0 audio_interface.v(83) " "Verilog HDL Implicit Net warning at audio_interface.v(83): created implicit net for \"A0\"" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock audio_interface.v(121) " "Verilog HDL Implicit Net warning at audio_interface.v(121): created implicit net for \"Clock\"" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nReset audio_interface.v(122) " "Verilog HDL Implicit Net warning at audio_interface.v(122): created implicit net for \"nReset\"" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audio_interface " "Elaborating entity \"audio_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762985974922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A0 audio_interface.v(83) " "Verilog HDL or VHDL warning at audio_interface.v(83): object \"A0\" assigned a value but never read" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762985974924 "|audio_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nReset 0 audio_interface.v(122) " "Net \"nReset\" at audio_interface.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762985974924 "|audio_interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_I2C_A0 audio_interface.v(44) " "Output port \"DAC_I2C_A0\" at audio_interface.v(44) has no driver" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1762985974924 "|audio_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BPM_counter BPM_counter:B1 " "Elaborating entity \"BPM_counter\" for hierarchy \"BPM_counter:B1\"" {  } { { "audio_interface.v" "B1" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_counter loop_counter:L1 " "Elaborating entity \"loop_counter\" for hierarchy \"loop_counter:L1\"" {  } { { "audio_interface.v" "L1" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 loop_counter.v(25) " "Verilog HDL assignment warning at loop_counter.v(25): truncated value with size 32 to match size of target (12)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 loop_counter.v(39) " "Verilog HDL assignment warning at loop_counter.v(39): truncated value with size 32 to match size of target (12)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Loops_latched loop_counter.v(11) " "Verilog HDL Always Construct warning at loop_counter.v(11): inferring latch(es) for variable \"Loops_latched\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total_steps loop_counter.v(11) " "Verilog HDL Always Construct warning at loop_counter.v(11): inferring latch(es) for variable \"total_steps\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[0\] loop_counter.v(11) " "Inferred latch for \"total_steps\[0\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[1\] loop_counter.v(11) " "Inferred latch for \"total_steps\[1\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[2\] loop_counter.v(11) " "Inferred latch for \"total_steps\[2\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[3\] loop_counter.v(11) " "Inferred latch for \"total_steps\[3\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[4\] loop_counter.v(11) " "Inferred latch for \"total_steps\[4\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[5\] loop_counter.v(11) " "Inferred latch for \"total_steps\[5\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[6\] loop_counter.v(11) " "Inferred latch for \"total_steps\[6\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[7\] loop_counter.v(11) " "Inferred latch for \"total_steps\[7\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[8\] loop_counter.v(11) " "Inferred latch for \"total_steps\[8\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[9\] loop_counter.v(11) " "Inferred latch for \"total_steps\[9\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[10\] loop_counter.v(11) " "Inferred latch for \"total_steps\[10\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[11\] loop_counter.v(11) " "Inferred latch for \"total_steps\[11\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[0\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[0\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[1\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[1\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[2\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[2\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[3\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[3\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[4\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[4\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[5\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[5\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[6\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[6\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[7\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[7\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator audio_generator:A1 " "Elaborating entity \"audio_generator\" for hierarchy \"audio_generator:A1\"" {  } { { "audio_interface.v" "A1" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 audio_generator.v(43) " "Verilog HDL assignment warning at audio_generator.v(43): truncated value with size 64 to match size of target (32)" {  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762985974936 "|audio_interface|audio_generator:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator audio_generator:A1\|waveform_generator:W1 " "Elaborating entity \"waveform_generator\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\"" {  } { { "modules/audio_generator/audio_generator.v" "W1" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator audio_generator:A1\|waveform_generator:W1\|numerically_controlled_oscillator:N1 " "Elaborating entity \"numerically_controlled_oscillator\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|numerically_controlled_oscillator:N1\"" {  } { { "modules/audio_generator/audio_generator.v" "N1" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom4096x32 audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1 " "Elaborating entity \"rom4096x32\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\"" {  } { { "modules/audio_generator/audio_generator.v" "U1" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component\"" {  } { { "rom4096x32.v" "altsyncram_component" { Text "D:/GitHub/ECE241-Project/audio_interface/rom4096x32.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985975006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component\"" {  } { { "rom4096x32.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/rom4096x32.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985975009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom4096x32/sine4096.mif " "Parameter \"init_file\" = \"../rom4096x32/sine4096.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""}  } { { "rom4096x32.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/rom4096x32.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762985975009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7h1 " "Found entity 1: altsyncram_d7h1" {  } { { "db/altsyncram_d7h1.tdf" "" { Text "D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_d7h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985975082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985975082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7h1 audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component\|altsyncram_d7h1:auto_generated " "Elaborating entity \"altsyncram_d7h1\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component\|altsyncram_d7h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985975082 ""}
{ "Error" "ECDB_CDB_FILE_NOT_FOUND_FOR_ROM" "../rom4096x32/sine4096.mif ALTSYNCRAM " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ../rom4096x32/sine4096.mif for ROM instance ALTSYNCRAM" {  } { { "rom4096x32.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/rom4096x32.v" 82 0 0 } }  } 0 127001 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985975088 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component\|altsyncram_d7h1:auto_generated " "Can't elaborate user hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component\|altsyncram_d7h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985975159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE241-Project/audio_interface/output_files/audio_interface.map.smsg " "Generated suppressed messages file D:/GitHub/ECE241-Project/audio_interface/output_files/audio_interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985975206 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762985975259 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 12 17:19:35 2025 " "Processing ended: Wed Nov 12 17:19:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762985975259 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762985975259 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762985975259 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985975259 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985975897 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762985964643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762985964644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 12 17:19:24 2025 " "Processing started: Wed Nov 12 17:19:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762985964644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985964644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_interface -c audio_interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_interface -c audio_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985964645 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "modules/rom256x16/rom256x16.qip " "Tcl Script File modules/rom256x16/rom256x16.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE modules/rom256x16/rom256x16.qip " "set_global_assignment -name QIP_FILE modules/rom256x16/rom256x16.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1762985964928 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1762985964928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762985965220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762985965220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_interface/audio_interface_module.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_interface/audio_interface_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_interface_module " "Found entity 1: audio_interface_module" {  } { { "modules/audio_interface/audio_interface_module.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_interface/audio_interface_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dac_controller/i2c_controller_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/dac_controller/i2c_controller_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller_DAC " "Found entity 1: I2C_Controller_DAC" {  } { { "modules/DAC_controller/I2C_Controller_DAC.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/DAC_controller/I2C_Controller_DAC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dac_controller/dac_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/dac_controller/dac_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_controller " "Found entity 1: DAC_controller" {  } { { "modules/DAC_controller/DAC_controller.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/DAC_controller/DAC_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974774 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "modules/rom256x16/rom256x16.v " "Can't analyze file -- file modules/rom256x16/rom256x16.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1762985974779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/loop_counter/loop_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/loop_counter/loop_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_counter " "Found entity 1: loop_counter" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974781 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BPM_counter.v(8) " "Verilog HDL information at BPM_counter.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "modules/BPM_counter/BPM_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/BPM_counter/BPM_counter.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762985974783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/bpm_counter/bpm_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/bpm_counter/bpm_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPM_counter " "Found entity 1: BPM_counter" {  } { { "modules/BPM_counter/BPM_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/BPM_counter/BPM_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "modules/avconf/I2C_Controller.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "modules/avconf/avconf.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974788 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_generator.v(36) " "Verilog HDL information at audio_generator.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1762985974790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_generator/audio_generator.v 3 3 " "Found 3 design units, including 3 entities, in source file modules/audio_generator/audio_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_generator " "Found entity 1: audio_generator" {  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974790 ""} { "Info" "ISGN_ENTITY_NAME" "2 waveform_generator " "Found entity 2: waveform_generator" {  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974790 ""} { "Info" "ISGN_ENTITY_NAME" "3 numerically_controlled_oscillator " "Found entity 3: numerically_controlled_oscillator" {  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "modules/Audio_Controller/Audio_Controller.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "modules/Audio_Controller/Audio_Clock.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "modules/Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "modules/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "modules/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom4096x32.v 1 1 " "Found 1 design units, including 1 entities, in source file rom4096x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom4096x32 " "Found entity 1: rom4096x32" {  } { { "rom4096x32.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/rom4096x32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985974810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 audio_interface_module.v(154) " "Verilog HDL Implicit Net warning at audio_interface_module.v(154): created implicit net for \"CLOCK_50\"" {  } { { "modules/audio_interface/audio_interface_module.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_interface/audio_interface_module.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0 audio_interface.v(83) " "Verilog HDL Implicit Net warning at audio_interface.v(83): created implicit net for \"A0\"" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clock audio_interface.v(121) " "Verilog HDL Implicit Net warning at audio_interface.v(121): created implicit net for \"Clock\"" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nReset audio_interface.v(122) " "Verilog HDL Implicit Net warning at audio_interface.v(122): created implicit net for \"nReset\"" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audio_interface " "Elaborating entity \"audio_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762985974922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A0 audio_interface.v(83) " "Verilog HDL or VHDL warning at audio_interface.v(83): object \"A0\" assigned a value but never read" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762985974924 "|audio_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nReset 0 audio_interface.v(122) " "Net \"nReset\" at audio_interface.v(122) has no driver or initial value, using a default initial value '0'" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 122 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1762985974924 "|audio_interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_I2C_A0 audio_interface.v(44) " "Output port \"DAC_I2C_A0\" at audio_interface.v(44) has no driver" {  } { { "audio_interface.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1762985974924 "|audio_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BPM_counter BPM_counter:B1 " "Elaborating entity \"BPM_counter\" for hierarchy \"BPM_counter:B1\"" {  } { { "audio_interface.v" "B1" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_counter loop_counter:L1 " "Elaborating entity \"loop_counter\" for hierarchy \"loop_counter:L1\"" {  } { { "audio_interface.v" "L1" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 loop_counter.v(25) " "Verilog HDL assignment warning at loop_counter.v(25): truncated value with size 32 to match size of target (12)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 loop_counter.v(39) " "Verilog HDL assignment warning at loop_counter.v(39): truncated value with size 32 to match size of target (12)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Loops_latched loop_counter.v(11) " "Verilog HDL Always Construct warning at loop_counter.v(11): inferring latch(es) for variable \"Loops_latched\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total_steps loop_counter.v(11) " "Verilog HDL Always Construct warning at loop_counter.v(11): inferring latch(es) for variable \"total_steps\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[0\] loop_counter.v(11) " "Inferred latch for \"total_steps\[0\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[1\] loop_counter.v(11) " "Inferred latch for \"total_steps\[1\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[2\] loop_counter.v(11) " "Inferred latch for \"total_steps\[2\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[3\] loop_counter.v(11) " "Inferred latch for \"total_steps\[3\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[4\] loop_counter.v(11) " "Inferred latch for \"total_steps\[4\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[5\] loop_counter.v(11) " "Inferred latch for \"total_steps\[5\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[6\] loop_counter.v(11) " "Inferred latch for \"total_steps\[6\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[7\] loop_counter.v(11) " "Inferred latch for \"total_steps\[7\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974929 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[8\] loop_counter.v(11) " "Inferred latch for \"total_steps\[8\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[9\] loop_counter.v(11) " "Inferred latch for \"total_steps\[9\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[10\] loop_counter.v(11) " "Inferred latch for \"total_steps\[10\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_steps\[11\] loop_counter.v(11) " "Inferred latch for \"total_steps\[11\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[0\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[0\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[1\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[1\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[2\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[2\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[3\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[3\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[4\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[4\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[5\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[5\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[6\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[6\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Loops_latched\[7\] loop_counter.v(11) " "Inferred latch for \"Loops_latched\[7\]\" at loop_counter.v(11)" {  } { { "modules/loop_counter/loop_counter.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/loop_counter/loop_counter.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985974930 "|audio_interface|loop_counter:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_generator audio_generator:A1 " "Elaborating entity \"audio_generator\" for hierarchy \"audio_generator:A1\"" {  } { { "audio_interface.v" "A1" { Text "D:/GitHub/ECE241-Project/audio_interface/audio_interface.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 audio_generator.v(43) " "Verilog HDL assignment warning at audio_generator.v(43): truncated value with size 64 to match size of target (32)" {  } { { "modules/audio_generator/audio_generator.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1762985974936 "|audio_interface|audio_generator:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_generator audio_generator:A1\|waveform_generator:W1 " "Elaborating entity \"waveform_generator\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\"" {  } { { "modules/audio_generator/audio_generator.v" "W1" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numerically_controlled_oscillator audio_generator:A1\|waveform_generator:W1\|numerically_controlled_oscillator:N1 " "Elaborating entity \"numerically_controlled_oscillator\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|numerically_controlled_oscillator:N1\"" {  } { { "modules/audio_generator/audio_generator.v" "N1" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom4096x32 audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1 " "Elaborating entity \"rom4096x32\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\"" {  } { { "modules/audio_generator/audio_generator.v" "U1" { Text "D:/GitHub/ECE241-Project/audio_interface/modules/audio_generator/audio_generator.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985974946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component\"" {  } { { "rom4096x32.v" "altsyncram_component" { Text "D:/GitHub/ECE241-Project/audio_interface/rom4096x32.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985975006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component\"" {  } { { "rom4096x32.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/rom4096x32.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985975009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom4096x32/sine4096.mif " "Parameter \"init_file\" = \"../rom4096x32/sine4096.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762985975009 ""}  } { { "rom4096x32.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/rom4096x32.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762985975009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7h1 " "Found entity 1: altsyncram_d7h1" {  } { { "db/altsyncram_d7h1.tdf" "" { Text "D:/GitHub/ECE241-Project/audio_interface/db/altsyncram_d7h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762985975082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985975082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7h1 audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component\|altsyncram_d7h1:auto_generated " "Elaborating entity \"altsyncram_d7h1\" for hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component\|altsyncram_d7h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985975082 ""}
{ "Error" "ECDB_CDB_FILE_NOT_FOUND_FOR_ROM" "../rom4096x32/sine4096.mif ALTSYNCRAM " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ../rom4096x32/sine4096.mif for ROM instance ALTSYNCRAM" {  } { { "rom4096x32.v" "" { Text "D:/GitHub/ECE241-Project/audio_interface/rom4096x32.v" 82 0 0 } }  } 0 127001 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! for ROM instance %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985975088 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component\|altsyncram_d7h1:auto_generated " "Can't elaborate user hierarchy \"audio_generator:A1\|waveform_generator:W1\|rom4096x32:U1\|altsyncram:altsyncram_component\|altsyncram_d7h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762985975159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE241-Project/audio_interface/output_files/audio_interface.map.smsg " "Generated suppressed messages file D:/GitHub/ECE241-Project/audio_interface/output_files/audio_interface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985975206 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762985975259 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 12 17:19:35 2025 " "Processing ended: Wed Nov 12 17:19:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762985975259 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762985975259 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762985975259 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762985975259 ""}
