# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 12:46:09  August 02, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ReactionTimer_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY ReactionTimer
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:46:09  AUGUST 02, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name VHDL_FILE winnerscreen.vhd
set_global_assignment -name VHDL_FILE TB_ReactionGame.vhd
set_global_assignment -name VHDL_FILE StateSelect.vhd
set_global_assignment -name VHDL_FILE SegDecoder.vhd
set_global_assignment -name VHDL_FILE ReactionGame.vhd
set_global_assignment -name VHDL_FILE muxpackage.vhd
set_global_assignment -name VHDL_FILE MUX2to1.vhd
set_global_assignment -name VHDL_FILE gamerounds.vhd
set_global_assignment -name VHDL_FILE gameplay.vhd
set_global_assignment -name VHDL_FILE Dffpackage.vhd
set_global_assignment -name VHDL_FILE debouncer_test.vhd
set_global_assignment -name VHDL_FILE Debouncer.vhd
set_global_assignment -name VHDL_FILE D_flipflop.vhd
set_global_assignment -name VHDL_FILE Count4.vhd
set_global_assignment -name VHDL_FILE Clock_Prescaler.vhd
set_global_assignment -name VHDL_FILE BCDcount.vhd
set_global_assignment -name VHDL_FILE bcdconverter.vhd
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V