// Seed: 2655534551
module module_0 (
    output wire id_0,
    output wire id_1,
    input wire id_2,
    output supply1 id_3
);
  assign id_1 = id_2;
  assign id_0 = id_2 == 1;
  wire id_5;
  assign id_5 = id_5;
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1
    , id_6,
    output tri1 id_2,
    input supply0 id_3,
    input tri1 id_4
);
  integer id_7 (
      .id_0(1'b0),
      .id_1(id_4),
      .id_2(id_1)
  );
  module_0 modCall_1 (
      id_1,
      id_1,
      id_4,
      id_2
  );
endmodule
