
*** Running vivado
    with args -log full_adder_1_bit_xup_nand2_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source full_adder_1_bit_xup_nand2_2_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source full_adder_1_bit_xup_nand2_2_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP full_adder_1_bit_xup_nand2_2_0, cache-ID = 771db099b3f48e3c.
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 10:42:03 2016...
