# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do mealy_zero_detector_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/mealy_zero_detector {C:/Users/home/Documents/Fpga_proj/mealy_zero_detector/mealy_zero_detector.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:23 on Oct 16,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/mealy_zero_detector" C:/Users/home/Documents/Fpga_proj/mealy_zero_detector/mealy_zero_detector.v 
# -- Compiling module mealy_zero_detector
# 
# Top level modules:
# 	mealy_zero_detector
# End time: 11:02:23 on Oct 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/mealy_zero_detector/mealy_zero_detector_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:38 on Oct 16,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/mealy_zero_detector/mealy_zero_detector_tb.v 
# -- Compiling module mealy_zero_detector_tb
# 
# Top level modules:
# 	mealy_zero_detector_tb
# End time: 11:02:38 on Oct 16,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mealy_zero_detector_tb
# vsim work.mealy_zero_detector_tb 
# Start time: 11:02:41 on Oct 16,2019
# Loading work.mealy_zero_detector_tb
# Loading work.mealy_zero_detector
# WARNING: No extended dataflow license exists
vsim -novopt work.mealy_zero_detector_tb
# End time: 11:26:15 on Oct 16,2019, Elapsed time: 0:23:34
# Errors: 0, Warnings: 1
# vsim -novopt work.mealy_zero_detector_tb 
# Start time: 11:26:15 on Oct 16,2019
# Loading work.mealy_zero_detector_tb
# Loading work.mealy_zero_detector
add wave -position insertpoint  \
sim:/mealy_zero_detector_tb/rstn \
sim:/mealy_zero_detector_tb/clk \
sim:/mealy_zero_detector_tb/x_in \
sim:/mealy_zero_detector_tb/y_out
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/mealy_zero_detector/mealy_zero_detector_tb.v(13)
#    Time: 200 ps  Iteration: 0  Instance: /mealy_zero_detector_tb
# 1
# Break in Module mealy_zero_detector_tb at C:/Users/home/Documents/Fpga_proj/mealy_zero_detector/mealy_zero_detector_tb.v line 13
# End time: 13:31:56 on Oct 16,2019, Elapsed time: 2:05:41
# Errors: 0, Warnings: 0
