HelpInfo,C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/51||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/53||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/55||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/57||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/59||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/61||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/63||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/65||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/67||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/69||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/71||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/73||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/75||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/77||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/79||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/81||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/83||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/85||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/87||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/89||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/91||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/93||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/95||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/97||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/99||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/101||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/103||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/105||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/107||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/109||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/111||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/113||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/115||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/117||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/119||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/121||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/123||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/125||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/127||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/129||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/131||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/133||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/135||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/137||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/139||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/141||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/143||polarfire_syn_comps.v(4253);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4253
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/145||polarfire_syn_comps.v(4437);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4437
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/147||polarfire_syn_comps.v(4478);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4478
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/149||polarfire_syn_comps.v(4504);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4504
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/151||polarfire_syn_comps.v(4521);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4521
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/153||polarfire_syn_comps.v(4598);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4598
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/155||polarfire_syn_comps.v(5362);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5362
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/157||polarfire_syn_comps.v(6172);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6172
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/159||polarfire_syn_comps.v(6281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/161||polarfire_syn_comps.v(6319);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6319
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/163||polarfire_syn_comps.v(6392);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6392
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/165||polarfire_syn_comps.v(7281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/167||polarfire_syn_comps.v(8338);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8338
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/169||polarfire_syn_comps.v(9297);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9297
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/171||polarfire_syn_comps.v(10033);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10033
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/173||polarfire_syn_comps.v(10748);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10748
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/175||polarfire_syn_comps.v(10782);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10782
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/177||polarfire_syn_comps.v(10818);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10818
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/179||polarfire_syn_comps.v(10865);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10865
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/181||polarfire_syn_comps.v(10899);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10899
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/183||polarfire_syn_comps.v(11765);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11765
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/185||polarfire_syn_comps.v(12808);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12808
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/187||polarfire_syn_comps.v(12820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/189||polarfire_syn_comps.v(12831);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12831
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||BaseDesign.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/191||polarfire_syn_comps.v(12844);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12844
Implementation;Synthesis||CG1337||@W:Net debug_1_io_ctrl_pb_haltreq is not declared.||BaseDesign.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/361||miv_rv32ima_l1_ahb_rocket_system_ecc.v(849);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v'/linenumber/849
Implementation;Synthesis||CG775||@N: Component CoreAHBL_C0_CoreAHBL_C0_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB||BaseDesign.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/380||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis||CG775||@N: Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB||BaseDesign.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/381||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||BaseDesign.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/382||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG775||@N: Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB||BaseDesign.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/383||corejtagdebug.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/22
Implementation;Synthesis||CG775||@N: Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB||BaseDesign.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/384||coretimer.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/432||coreahblite_masterstage.v(634);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/634
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/473||coreahblite_masterstage.v(634);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/634
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/514||coreahblite_masterstage.v(634);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/634
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||BaseDesign.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/804||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/952||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/953||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/954||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/955||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/956||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/957||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/958||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/959||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/960||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/961||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1108||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1109||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1110||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1111||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1112||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1113||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1114||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1115||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1116||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1117||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1118||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1119||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1120||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1121||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1122||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1123||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1124||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1125||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1126||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1127||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1128||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1129||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1130||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1131||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1132||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1133||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1134||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1135||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1136||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1137||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1138||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1139||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CG360||@W:Removing wire UTRSTB, as there is no assignment to it.||BaseDesign.srr(1215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1215||corejtagdebug.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire UTMS, as there is no assignment to it.||BaseDesign.srr(1216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1216||corejtagdebug.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/32
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.||BaseDesign.srr(1217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1217||corejtagdebug.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/169
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.||BaseDesign.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1218||corejtagdebug.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/176
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.||BaseDesign.srr(1219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1219||corejtagdebug.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/183
Implementation;Synthesis||CG360||@W:Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.||BaseDesign.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1220||corejtagdebug.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/190
Implementation;Synthesis||CL318||@W:*Output UTRSTB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||BaseDesign.srr(1222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1222||corejtagdebug.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/31
Implementation;Synthesis||CL318||@W:*Output UTMS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||BaseDesign.srr(1223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1223||corejtagdebug.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/32
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1243||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1244||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1245||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL190||@W:Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1246||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1247||coretimer.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/146
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||BaseDesign.srr(1274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1274||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||BaseDesign.srr(1275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1275||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(1278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1278||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1279||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1304||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1306||CoreUART.v(376);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/376
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1307||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1308||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1309||CoreUART.v(326);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/326
Implementation;Synthesis||CL169||@W:Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1310||CoreUART.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/293
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1311||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1312||CoreUART.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/278
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1313||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1314||CoreUART.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/263
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.||BaseDesign.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1315||CoreUART.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/159
Implementation;Synthesis||CG133||@W:Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1333||CoreUARTapb.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/158
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1346||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/718
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1347||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/718
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1348||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/714
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1349||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/714
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1350||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(710);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/710
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1351||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(710);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/710
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1352||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(706);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/706
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1353||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(706);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/706
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1354||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(702);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/702
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1355||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(702);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/702
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1356||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(698);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/698
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1357||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(698);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/698
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1358||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(693);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/693
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1359||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/161
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1360||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/163
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1361||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/165
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1362||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/167
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1363||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/169
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1364||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/171
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1365||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/692
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_2295_3 - expecting simple constant expression||BaseDesign.srr(1366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1366||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/171
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_2295_2 - expecting simple constant expression||BaseDesign.srr(1367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1367||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/169
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_2295_1 - expecting simple constant expression||BaseDesign.srr(1368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1368||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/167
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_2295_0 - expecting simple constant expression||BaseDesign.srr(1369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1369||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/165
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1373||miv_rv32ima_l1_ahb_queue.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1374||miv_rv32ima_l1_ahb_queue.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1375||miv_rv32ima_l1_ahb_queue.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1376||miv_rv32ima_l1_ahb_queue.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1377||miv_rv32ima_l1_ahb_queue.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1378||miv_rv32ima_l1_ahb_queue.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1379||miv_rv32ima_l1_ahb_queue.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1380||miv_rv32ima_l1_ahb_queue.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1381||miv_rv32ima_l1_ahb_queue.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1382||miv_rv32ima_l1_ahb_queue.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1383||miv_rv32ima_l1_ahb_queue.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1384||miv_rv32ima_l1_ahb_queue.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1385||miv_rv32ima_l1_ahb_queue.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1386||miv_rv32ima_l1_ahb_queue.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1387||miv_rv32ima_l1_ahb_queue.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1388||miv_rv32ima_l1_ahb_queue.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1389||miv_rv32ima_l1_ahb_queue.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1390||miv_rv32ima_l1_ahb_queue.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1391||miv_rv32ima_l1_ahb_queue.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/237
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1392||miv_rv32ima_l1_ahb_queue.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/237
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1393||miv_rv32ima_l1_ahb_queue.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1394||miv_rv32ima_l1_ahb_queue.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1395||miv_rv32ima_l1_ahb_queue.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1396||miv_rv32ima_l1_ahb_queue.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1397||miv_rv32ima_l1_ahb_queue.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1398||miv_rv32ima_l1_ahb_queue.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1399||miv_rv32ima_l1_ahb_queue.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1400||miv_rv32ima_l1_ahb_queue.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1401||miv_rv32ima_l1_ahb_queue.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1402||miv_rv32ima_l1_ahb_queue.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1403||miv_rv32ima_l1_ahb_queue.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/147
Implementation;Synthesis||CG1138||@W:Ignoring initial value on maybe_full - expecting simple constant expression||BaseDesign.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1404||miv_rv32ima_l1_ahb_queue.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/147
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value_1 - expecting simple constant expression||BaseDesign.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1405||miv_rv32ima_l1_ahb_queue.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/145
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value - expecting simple constant expression||BaseDesign.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1406||miv_rv32ima_l1_ahb_queue.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/143
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_data[1] - expecting simple constant expression||BaseDesign.srr(1407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1407||miv_rv32ima_l1_ahb_queue.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/135
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_data[0] - expecting simple constant expression||BaseDesign.srr(1408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1408||miv_rv32ima_l1_ahb_queue.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/135
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_mask[1] - expecting simple constant expression||BaseDesign.srr(1409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1409||miv_rv32ima_l1_ahb_queue.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/127
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_mask[0] - expecting simple constant expression||BaseDesign.srr(1410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1410||miv_rv32ima_l1_ahb_queue.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/127
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_address[1] - expecting simple constant expression||BaseDesign.srr(1411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1411||miv_rv32ima_l1_ahb_queue.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/119
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_address[0] - expecting simple constant expression||BaseDesign.srr(1412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1412||miv_rv32ima_l1_ahb_queue.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/119
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_source[1] - expecting simple constant expression||BaseDesign.srr(1413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1413||miv_rv32ima_l1_ahb_queue.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/111
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_source[0] - expecting simple constant expression||BaseDesign.srr(1414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1414||miv_rv32ima_l1_ahb_queue.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/111
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_size[1] - expecting simple constant expression||BaseDesign.srr(1415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1415||miv_rv32ima_l1_ahb_queue.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/103
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_size[0] - expecting simple constant expression||BaseDesign.srr(1416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1416||miv_rv32ima_l1_ahb_queue.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/103
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_param[1] - expecting simple constant expression||BaseDesign.srr(1417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1417||miv_rv32ima_l1_ahb_queue.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/95
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_param[0] - expecting simple constant expression||BaseDesign.srr(1418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1418||miv_rv32ima_l1_ahb_queue.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/95
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_opcode[1] - expecting simple constant expression||BaseDesign.srr(1419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1419||miv_rv32ima_l1_ahb_queue.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/87
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_opcode[0] - expecting simple constant expression||BaseDesign.srr(1420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1420||miv_rv32ima_l1_ahb_queue.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1422||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||BaseDesign.srr(1423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1423||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=31||BaseDesign.srr(1424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1424||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1425||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||BaseDesign.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1426||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||BaseDesign.srr(1427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1427||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1428||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1431||miv_rv32ima_l1_ahb_queue_1.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1432||miv_rv32ima_l1_ahb_queue_1.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1433||miv_rv32ima_l1_ahb_queue_1.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1434||miv_rv32ima_l1_ahb_queue_1.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1435||miv_rv32ima_l1_ahb_queue_1.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1436||miv_rv32ima_l1_ahb_queue_1.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1437||miv_rv32ima_l1_ahb_queue_1.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1438||miv_rv32ima_l1_ahb_queue_1.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1439||miv_rv32ima_l1_ahb_queue_1.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1440||miv_rv32ima_l1_ahb_queue_1.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/262
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1441||miv_rv32ima_l1_ahb_queue_1.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1442||miv_rv32ima_l1_ahb_queue_1.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/257
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1443||miv_rv32ima_l1_ahb_queue_1.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1444||miv_rv32ima_l1_ahb_queue_1.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/252
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1445||miv_rv32ima_l1_ahb_queue_1.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1446||miv_rv32ima_l1_ahb_queue_1.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/247
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1447||miv_rv32ima_l1_ahb_queue_1.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1448||miv_rv32ima_l1_ahb_queue_1.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/242
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1449||miv_rv32ima_l1_ahb_queue_1.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/237
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1450||miv_rv32ima_l1_ahb_queue_1.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/237
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1451||miv_rv32ima_l1_ahb_queue_1.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1452||miv_rv32ima_l1_ahb_queue_1.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1453||miv_rv32ima_l1_ahb_queue_1.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1454||miv_rv32ima_l1_ahb_queue_1.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1455||miv_rv32ima_l1_ahb_queue_1.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1456||miv_rv32ima_l1_ahb_queue_1.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1457||miv_rv32ima_l1_ahb_queue_1.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1458||miv_rv32ima_l1_ahb_queue_1.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1459||miv_rv32ima_l1_ahb_queue_1.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1460||miv_rv32ima_l1_ahb_queue_1.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1461||miv_rv32ima_l1_ahb_queue_1.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/147
Implementation;Synthesis||CG1138||@W:Ignoring initial value on maybe_full - expecting simple constant expression||BaseDesign.srr(1462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1462||miv_rv32ima_l1_ahb_queue_1.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/147
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value_1 - expecting simple constant expression||BaseDesign.srr(1463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1463||miv_rv32ima_l1_ahb_queue_1.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/145
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value - expecting simple constant expression||BaseDesign.srr(1464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1464||miv_rv32ima_l1_ahb_queue_1.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/143
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_error[1] - expecting simple constant expression||BaseDesign.srr(1465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1465||miv_rv32ima_l1_ahb_queue_1.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/135
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_error[0] - expecting simple constant expression||BaseDesign.srr(1466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1466||miv_rv32ima_l1_ahb_queue_1.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/135
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_data[1] - expecting simple constant expression||BaseDesign.srr(1467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1467||miv_rv32ima_l1_ahb_queue_1.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/127
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_data[0] - expecting simple constant expression||BaseDesign.srr(1468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1468||miv_rv32ima_l1_ahb_queue_1.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/127
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_sink[1] - expecting simple constant expression||BaseDesign.srr(1469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1469||miv_rv32ima_l1_ahb_queue_1.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/119
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_sink[0] - expecting simple constant expression||BaseDesign.srr(1470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1470||miv_rv32ima_l1_ahb_queue_1.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/119
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_source[1] - expecting simple constant expression||BaseDesign.srr(1471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1471||miv_rv32ima_l1_ahb_queue_1.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/111
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_source[0] - expecting simple constant expression||BaseDesign.srr(1472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1472||miv_rv32ima_l1_ahb_queue_1.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/111
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_size[1] - expecting simple constant expression||BaseDesign.srr(1473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1473||miv_rv32ima_l1_ahb_queue_1.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/103
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_size[0] - expecting simple constant expression||BaseDesign.srr(1474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1474||miv_rv32ima_l1_ahb_queue_1.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/103
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_param[1] - expecting simple constant expression||BaseDesign.srr(1475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1475||miv_rv32ima_l1_ahb_queue_1.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/95
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_param[0] - expecting simple constant expression||BaseDesign.srr(1476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1476||miv_rv32ima_l1_ahb_queue_1.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/95
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_opcode[1] - expecting simple constant expression||BaseDesign.srr(1477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1477||miv_rv32ima_l1_ahb_queue_1.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/87
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_opcode[0] - expecting simple constant expression||BaseDesign.srr(1478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1478||miv_rv32ima_l1_ahb_queue_1.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||BaseDesign.srr(1480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1480||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1481||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||BaseDesign.srr(1482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1482||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1483||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||BaseDesign.srr(1484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1484||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||BaseDesign.srr(1485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1485||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1486||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1489||miv_rv32ima_l1_ahb_queue_4.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/193
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1490||miv_rv32ima_l1_ahb_queue_4.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/193
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1491||miv_rv32ima_l1_ahb_queue_4.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/189
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1492||miv_rv32ima_l1_ahb_queue_4.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/189
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1493||miv_rv32ima_l1_ahb_queue_4.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/185
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1494||miv_rv32ima_l1_ahb_queue_4.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/185
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1495||miv_rv32ima_l1_ahb_queue_4.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/179
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1496||miv_rv32ima_l1_ahb_queue_4.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/179
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1497||miv_rv32ima_l1_ahb_queue_4.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/174
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1498||miv_rv32ima_l1_ahb_queue_4.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/174
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1499||miv_rv32ima_l1_ahb_queue_4.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/169
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1500||miv_rv32ima_l1_ahb_queue_4.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/169
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1501||miv_rv32ima_l1_ahb_queue_4.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/165
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1502||miv_rv32ima_l1_ahb_queue_4.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/79
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1503||miv_rv32ima_l1_ahb_queue_4.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1504||miv_rv32ima_l1_ahb_queue_4.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1505||miv_rv32ima_l1_ahb_queue_4.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1506||miv_rv32ima_l1_ahb_queue_4.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1507||miv_rv32ima_l1_ahb_queue_4.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/107
Implementation;Synthesis||CG1138||@W:Ignoring initial value on maybe_full - expecting simple constant expression||BaseDesign.srr(1508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1508||miv_rv32ima_l1_ahb_queue_4.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/107
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value_1 - expecting simple constant expression||BaseDesign.srr(1509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1509||miv_rv32ima_l1_ahb_queue_4.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/105
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value - expecting simple constant expression||BaseDesign.srr(1510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1510||miv_rv32ima_l1_ahb_queue_4.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/103
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_source[1] - expecting simple constant expression||BaseDesign.srr(1511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1511||miv_rv32ima_l1_ahb_queue_4.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/95
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_source[0] - expecting simple constant expression||BaseDesign.srr(1512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1512||miv_rv32ima_l1_ahb_queue_4.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/95
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_size[1] - expecting simple constant expression||BaseDesign.srr(1513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1513||miv_rv32ima_l1_ahb_queue_4.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/87
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_size[0] - expecting simple constant expression||BaseDesign.srr(1514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1514||miv_rv32ima_l1_ahb_queue_4.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/87
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_opcode[1] - expecting simple constant expression||BaseDesign.srr(1515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1515||miv_rv32ima_l1_ahb_queue_4.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/79
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_opcode[0] - expecting simple constant expression||BaseDesign.srr(1516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1516||miv_rv32ima_l1_ahb_queue_4.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/79
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1518||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1519||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1520||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1523||miv_rv32ima_l1_ahb_queue_5.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/259
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1524||miv_rv32ima_l1_ahb_queue_5.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/259
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1525||miv_rv32ima_l1_ahb_queue_5.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/255
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1526||miv_rv32ima_l1_ahb_queue_5.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/255
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1527||miv_rv32ima_l1_ahb_queue_5.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/251
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1528||miv_rv32ima_l1_ahb_queue_5.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/251
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1529||miv_rv32ima_l1_ahb_queue_5.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/245
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1530||miv_rv32ima_l1_ahb_queue_5.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/245
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1531||miv_rv32ima_l1_ahb_queue_5.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/240
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1532||miv_rv32ima_l1_ahb_queue_5.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/240
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1533||miv_rv32ima_l1_ahb_queue_5.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/235
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1534||miv_rv32ima_l1_ahb_queue_5.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/235
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1535||miv_rv32ima_l1_ahb_queue_5.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/230
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1536||miv_rv32ima_l1_ahb_queue_5.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/230
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1537||miv_rv32ima_l1_ahb_queue_5.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/225
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1538||miv_rv32ima_l1_ahb_queue_5.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/225
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1539||miv_rv32ima_l1_ahb_queue_5.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/220
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1540||miv_rv32ima_l1_ahb_queue_5.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/220
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1541||miv_rv32ima_l1_ahb_queue_5.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/216
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1542||miv_rv32ima_l1_ahb_queue_5.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1543||miv_rv32ima_l1_ahb_queue_5.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1544||miv_rv32ima_l1_ahb_queue_5.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/101
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1545||miv_rv32ima_l1_ahb_queue_5.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1546||miv_rv32ima_l1_ahb_queue_5.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/117
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1547||miv_rv32ima_l1_ahb_queue_5.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/125
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1548||miv_rv32ima_l1_ahb_queue_5.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/133
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1549||miv_rv32ima_l1_ahb_queue_5.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1550||miv_rv32ima_l1_ahb_queue_5.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/137
Implementation;Synthesis||CG1138||@W:Ignoring initial value on maybe_full - expecting simple constant expression||BaseDesign.srr(1551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1551||miv_rv32ima_l1_ahb_queue_5.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/137
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value_1 - expecting simple constant expression||BaseDesign.srr(1552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1552||miv_rv32ima_l1_ahb_queue_5.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/135
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value - expecting simple constant expression||BaseDesign.srr(1553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1553||miv_rv32ima_l1_ahb_queue_5.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/133
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_error[1] - expecting simple constant expression||BaseDesign.srr(1554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1554||miv_rv32ima_l1_ahb_queue_5.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/125
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_error[0] - expecting simple constant expression||BaseDesign.srr(1555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1555||miv_rv32ima_l1_ahb_queue_5.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/125
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_data[1] - expecting simple constant expression||BaseDesign.srr(1556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1556||miv_rv32ima_l1_ahb_queue_5.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/117
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_data[0] - expecting simple constant expression||BaseDesign.srr(1557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1557||miv_rv32ima_l1_ahb_queue_5.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/117
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_source[1] - expecting simple constant expression||BaseDesign.srr(1558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1558||miv_rv32ima_l1_ahb_queue_5.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/109
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_source[0] - expecting simple constant expression||BaseDesign.srr(1559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1559||miv_rv32ima_l1_ahb_queue_5.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/109
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_size[1] - expecting simple constant expression||BaseDesign.srr(1560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1560||miv_rv32ima_l1_ahb_queue_5.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/101
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_size[0] - expecting simple constant expression||BaseDesign.srr(1561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1561||miv_rv32ima_l1_ahb_queue_5.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/101
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_param[1] - expecting simple constant expression||BaseDesign.srr(1562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1562||miv_rv32ima_l1_ahb_queue_5.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/93
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_param[0] - expecting simple constant expression||BaseDesign.srr(1563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1563||miv_rv32ima_l1_ahb_queue_5.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/93
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_opcode[1] - expecting simple constant expression||BaseDesign.srr(1564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1564||miv_rv32ima_l1_ahb_queue_5.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/85
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_opcode[0] - expecting simple constant expression||BaseDesign.srr(1565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1565||miv_rv32ima_l1_ahb_queue_5.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/85
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||BaseDesign.srr(1567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1567||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1568||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(1569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1569||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1570||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||BaseDesign.srr(1571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1571||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1572||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1584||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/299
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1585||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(299);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/299
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1586||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/295
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1587||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/295
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1588||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/291
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1589||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/291
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1590||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/287
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1591||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/287
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1592||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/283
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1593||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/283
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1594||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/278
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1595||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1596||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1597||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1598||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1599||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/113
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1600||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/277
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_346_3 - expecting simple constant expression||BaseDesign.srr(1601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1601||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/111
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_346_2 - expecting simple constant expression||BaseDesign.srr(1602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1602||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/109
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1606||miv_rv32ima_l1_ahb_queue_6.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1607||miv_rv32ima_l1_ahb_queue_6.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/281
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1608||miv_rv32ima_l1_ahb_queue_6.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1609||miv_rv32ima_l1_ahb_queue_6.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/277
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1610||miv_rv32ima_l1_ahb_queue_6.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1611||miv_rv32ima_l1_ahb_queue_6.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/273
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1612||miv_rv32ima_l1_ahb_queue_6.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/267
Implementation;Synthesis||CG390||@W:Repeat multiplier in concatenation evaluates to 1||BaseDesign.srr(1613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1613||miv_rv32ima_l1_ahb_queue_6.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/267
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1616||miv_rv32ima_l1_ahb_queue_6.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/233
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1617||miv_rv32ima_l1_ahb_queue_6.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1618||miv_rv32ima_l1_ahb_queue_6.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1619||miv_rv32ima_l1_ahb_queue_6.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1620||miv_rv32ima_l1_ahb_queue_6.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1621||miv_rv32ima_l1_ahb_queue_6.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/119
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1622||miv_rv32ima_l1_ahb_queue_6.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/127
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1623||miv_rv32ima_l1_ahb_queue_6.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1624||miv_rv32ima_l1_ahb_queue_6.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/143
Implementation;Synthesis||CG133||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1625||miv_rv32ima_l1_ahb_queue_6.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/145
Implementation;Synthesis||CG133||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1626||miv_rv32ima_l1_ahb_queue_6.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/147
Implementation;Synthesis||CG1138||@W:Ignoring initial value on maybe_full - expecting simple constant expression||BaseDesign.srr(1627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1627||miv_rv32ima_l1_ahb_queue_6.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/147
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value_1 - expecting simple constant expression||BaseDesign.srr(1628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1628||miv_rv32ima_l1_ahb_queue_6.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/145
Implementation;Synthesis||CG1138||@W:Ignoring initial value on value - expecting simple constant expression||BaseDesign.srr(1629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1629||miv_rv32ima_l1_ahb_queue_6.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/143
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_error[1] - expecting simple constant expression||BaseDesign.srr(1630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1630||miv_rv32ima_l1_ahb_queue_6.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/135
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_error[0] - expecting simple constant expression||BaseDesign.srr(1631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1631||miv_rv32ima_l1_ahb_queue_6.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/135
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_data[1] - expecting simple constant expression||BaseDesign.srr(1632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1632||miv_rv32ima_l1_ahb_queue_6.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/127
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_data[0] - expecting simple constant expression||BaseDesign.srr(1633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1633||miv_rv32ima_l1_ahb_queue_6.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/127
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_sink[1] - expecting simple constant expression||BaseDesign.srr(1634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1634||miv_rv32ima_l1_ahb_queue_6.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/119
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_sink[0] - expecting simple constant expression||BaseDesign.srr(1635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1635||miv_rv32ima_l1_ahb_queue_6.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/119
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_source[1] - expecting simple constant expression||BaseDesign.srr(1636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1636||miv_rv32ima_l1_ahb_queue_6.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/111
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_source[0] - expecting simple constant expression||BaseDesign.srr(1637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1637||miv_rv32ima_l1_ahb_queue_6.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/111
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_size[1] - expecting simple constant expression||BaseDesign.srr(1638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1638||miv_rv32ima_l1_ahb_queue_6.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/103
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_size[0] - expecting simple constant expression||BaseDesign.srr(1639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1639||miv_rv32ima_l1_ahb_queue_6.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/103
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_param[1] - expecting simple constant expression||BaseDesign.srr(1640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1640||miv_rv32ima_l1_ahb_queue_6.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/95
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_param[0] - expecting simple constant expression||BaseDesign.srr(1641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1641||miv_rv32ima_l1_ahb_queue_6.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/95
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_opcode[1] - expecting simple constant expression||BaseDesign.srr(1642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1642||miv_rv32ima_l1_ahb_queue_6.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/87
Implementation;Synthesis||CG1138||@W:Ignoring initial value on ram_opcode[0] - expecting simple constant expression||BaseDesign.srr(1643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1643||miv_rv32ima_l1_ahb_queue_6.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/87
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||BaseDesign.srr(1645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1645||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(1646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1646||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||BaseDesign.srr(1647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1647||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||BaseDesign.srr(1648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1648||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(1649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1649||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||BaseDesign.srr(1650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1650||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(1651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1651||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1654||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(747);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/747
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1655||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1656||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/113
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1657||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/115
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1658||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/157
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1659||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/159
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1660||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/161
Implementation;Synthesis||CG133||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1661||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/163
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1662||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(746);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/746
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_707_2 - expecting simple constant expression||BaseDesign.srr(1663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1663||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(163);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/163
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_707_1 - expecting simple constant expression||BaseDesign.srr(1664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1664||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/161
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_707_0 - expecting simple constant expression||BaseDesign.srr(1665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1665||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/159
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_518_1 - expecting simple constant expression||BaseDesign.srr(1666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1666||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/115
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_518_0 - expecting simple constant expression||BaseDesign.srr(1667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1667||miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v'/linenumber/113
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1671||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(303);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/303
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1672||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/103
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1673||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/105
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1674||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/107
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1675||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1676||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/111
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1677||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/302
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_372_3 - expecting simple constant expression||BaseDesign.srr(1678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1678||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/109
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_372_2 - expecting simple constant expression||BaseDesign.srr(1679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1679||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/107
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1689||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/513
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1690||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/131
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1691||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/133
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1692||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/135
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1693||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/137
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1694||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/139
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1695||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(512);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/512
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_1852_2 - expecting simple constant expression||BaseDesign.srr(1696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1696||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(139);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/139
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_1852_1 - expecting simple constant expression||BaseDesign.srr(1697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1697||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/137
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_1852_0 - expecting simple constant expression||BaseDesign.srr(1698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1698||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/135
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1705||miv_rv32ima_l1_ahb_repeater.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/146
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1706||miv_rv32ima_l1_ahb_repeater.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1707||miv_rv32ima_l1_ahb_repeater.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1708||miv_rv32ima_l1_ahb_repeater.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/89
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1709||miv_rv32ima_l1_ahb_repeater.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/91
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1710||miv_rv32ima_l1_ahb_repeater.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1711||miv_rv32ima_l1_ahb_repeater.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1712||miv_rv32ima_l1_ahb_repeater.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/145
Implementation;Synthesis||CG1138||@W:Ignoring initial value on full - expecting simple constant expression||BaseDesign.srr(1713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1713||miv_rv32ima_l1_ahb_repeater.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/85
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1717||miv_rv32ima_l1_ahb_repeater_2.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/146
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1718||miv_rv32ima_l1_ahb_repeater_2.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/85
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1719||miv_rv32ima_l1_ahb_repeater_2.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/87
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1720||miv_rv32ima_l1_ahb_repeater_2.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/89
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1721||miv_rv32ima_l1_ahb_repeater_2.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/91
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1722||miv_rv32ima_l1_ahb_repeater_2.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/93
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1723||miv_rv32ima_l1_ahb_repeater_2.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/95
Implementation;Synthesis||CG133||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1724||miv_rv32ima_l1_ahb_repeater_2.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/145
Implementation;Synthesis||CG1138||@W:Ignoring initial value on full - expecting simple constant expression||BaseDesign.srr(1725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1725||miv_rv32ima_l1_ahb_repeater_2.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/85
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1729||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1012);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1012
Implementation;Synthesis||CG133||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1730||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/156
Implementation;Synthesis||CG133||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1731||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(158);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/158
Implementation;Synthesis||CG133||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1732||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/160
Implementation;Synthesis||CG133||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1733||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/162
Implementation;Synthesis||CG133||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1734||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/182
Implementation;Synthesis||CG133||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||BaseDesign.srr(1735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1735||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/184
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_1232 - expecting simple constant expression||BaseDesign.srr(1738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1738||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/244
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_1136 - expecting simple constant expression||BaseDesign.srr(1739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1739||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/222
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_1060 - expecting simple constant expression||BaseDesign.srr(1740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1740||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(220);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/220
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_1008 - expecting simple constant expression||BaseDesign.srr(1741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1741||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/214
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_912 - expecting simple constant expression||BaseDesign.srr(1742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1742||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/192
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_836 - expecting simple constant expression||BaseDesign.srr(1743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1743||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/190
Implementation;Synthesis||CG1138||@W:Ignoring initial value on _T_784 - expecting simple constant expression||BaseDesign.srr(1744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1744||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/184
Implementation;Synthesis||CL189||@N: Register bit _T_688 is always 0.||BaseDesign.srr(1748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1748||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_912 is always 0.||BaseDesign.srr(1749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1749||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CL189||@N: Register bit _T_1136 is always 0.||BaseDesign.srr(1750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1750||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1753||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1126
Implementation;Synthesis||CL271||@W:Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1755||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL189||@N: Register bit _T_232_0_lut[0] is always 0.||BaseDesign.srr(1756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1756||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1757||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1778||miv_rv32ima_l1_ahb_level_gateway.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/87
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1782||miv_rv32ima_l1_ahb_queue_10.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/175
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1786||miv_rv32ima_l1_ahb_tlplic_plic.v(4030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4030
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1788||miv_rv32ima_l1_ahb_tlplic_plic.v(2014);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2014
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1791||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(545);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/545
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1798||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/401
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1835||miv_rv32ima_l1_ahb_async_queue_source.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/246
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1839||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1853||miv_rv32ima_l1_ahb_async_queue_sink.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1859||miv_rv32ima_l1_ahb_async_queue_source_1.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/221
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1866||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7047);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7047
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved2 is always 0.||BaseDesign.srr(1868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1868||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.||BaseDesign.srr(1869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1869||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.||BaseDesign.srr(1870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1870||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.||BaseDesign.srr(1871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1871||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.||BaseDesign.srr(1872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1872||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[0] is always 1.||BaseDesign.srr(1873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1873||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[1] is always 0.||BaseDesign.srr(1874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1874||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[2] is always 0.||BaseDesign.srr(1875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1875||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[3] is always 0.||BaseDesign.srr(1876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1876||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_datacount[4] is always 0.||BaseDesign.srr(1877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1877||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[0] is always 0.||BaseDesign.srr(1878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1878||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[1] is always 1.||BaseDesign.srr(1879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1879||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[2] is always 1.||BaseDesign.srr(1880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1880||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[3] is always 1.||BaseDesign.srr(1881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1881||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_progbufsize[4] is always 0.||BaseDesign.srr(1882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1882||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[0] is always 0.||BaseDesign.srr(1883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1883||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[1] is always 0.||BaseDesign.srr(1884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1884||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved0[2] is always 0.||BaseDesign.srr(1885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1885||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[0] is always 0.||BaseDesign.srr(1886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1886||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[1] is always 0.||BaseDesign.srr(1887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1887||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[2] is always 0.||BaseDesign.srr(1888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1888||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[3] is always 0.||BaseDesign.srr(1889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1889||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[4] is always 0.||BaseDesign.srr(1890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1890||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[5] is always 0.||BaseDesign.srr(1891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1891||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[6] is always 0.||BaseDesign.srr(1892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1892||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[7] is always 0.||BaseDesign.srr(1893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1893||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[8] is always 0.||BaseDesign.srr(1894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1894||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[9] is always 0.||BaseDesign.srr(1895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1895||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved1[10] is always 0.||BaseDesign.srr(1896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1896||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[0] is always 0.||BaseDesign.srr(1897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1897||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[1] is always 0.||BaseDesign.srr(1898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1898||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTCSReg_reserved3[2] is always 0.||BaseDesign.srr(1899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1899||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.||BaseDesign.srr(1900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1900||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.||BaseDesign.srr(1901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1901||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.||BaseDesign.srr(1902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1902||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.||BaseDesign.srr(1903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1903||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.||BaseDesign.srr(1904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1904||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.||BaseDesign.srr(1905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1905||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.||BaseDesign.srr(1906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1906||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.||BaseDesign.srr(1907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1907||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.||BaseDesign.srr(1908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1908||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.||BaseDesign.srr(1909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1909||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.||BaseDesign.srr(1910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1910||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.||BaseDesign.srr(1911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1911||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.||BaseDesign.srr(1912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1912||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[0] is always 1.||BaseDesign.srr(1913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1913||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[1] is always 1.||BaseDesign.srr(1914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1914||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[2] is always 0.||BaseDesign.srr(1915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1915||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[3] is always 0.||BaseDesign.srr(1916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1916||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[6] is always 0.||BaseDesign.srr(1917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1917||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[15] is always 0.||BaseDesign.srr(1918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1918||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[16] is always 0.||BaseDesign.srr(1919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1919||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[17] is always 0.||BaseDesign.srr(1920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1920||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[18] is always 0.||BaseDesign.srr(1921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1921||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[19] is always 0.||BaseDesign.srr(1922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1922||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[25] is always 0.||BaseDesign.srr(1923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1923||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[26] is always 0.||BaseDesign.srr(1924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1924||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[30] is always 0.||BaseDesign.srr(1925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1925||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_0[31] is always 0.||BaseDesign.srr(1926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1926||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[0] is always 1.||BaseDesign.srr(1927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1927||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[1] is always 1.||BaseDesign.srr(1928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1928||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[2] is always 0.||BaseDesign.srr(1929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1929||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[3] is always 0.||BaseDesign.srr(1930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1930||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[4] is always 1.||BaseDesign.srr(1931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1931||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[7] is always 0.||BaseDesign.srr(1932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1932||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[8] is always 0.||BaseDesign.srr(1933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1933||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[9] is always 0.||BaseDesign.srr(1934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1934||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[10] is always 0.||BaseDesign.srr(1935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1935||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[11] is always 0.||BaseDesign.srr(1936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1936||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[12] is always 0.||BaseDesign.srr(1937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1937||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[13] is always 0.||BaseDesign.srr(1938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1938||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[14] is always 0.||BaseDesign.srr(1939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1939||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[15] is always 0.||BaseDesign.srr(1940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1940||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[16] is always 0.||BaseDesign.srr(1941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1941||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[17] is always 0.||BaseDesign.srr(1942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1942||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[18] is always 0.||BaseDesign.srr(1943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1943||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[19] is always 0.||BaseDesign.srr(1944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1944||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[21] is always 0.||BaseDesign.srr(1945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1945||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[22] is always 0.||BaseDesign.srr(1946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1946||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[23] is always 0.||BaseDesign.srr(1947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1947||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[24] is always 0.||BaseDesign.srr(1948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1948||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[25] is always 0.||BaseDesign.srr(1949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1949||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[26] is always 0.||BaseDesign.srr(1950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1950||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[27] is always 0.||BaseDesign.srr(1951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1951||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[28] is always 0.||BaseDesign.srr(1952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1952||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[29] is always 0.||BaseDesign.srr(1953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1953||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[30] is always 0.||BaseDesign.srr(1954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1954||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL189||@N: Register bit abstractGeneratedMem_1[31] is always 0.||BaseDesign.srr(1955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1955||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1956||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1957||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1958||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(1959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1959||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1960||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1961||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1962||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1963||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1964||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(1965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1965||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1968||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1973||miv_rv32ima_l1_ahb_async_queue_sink_1.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/206
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1976||miv_rv32ima_l1_ahb_async_queue_source_2.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/246
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1983||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v'/linenumber/74
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(1987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1987||miv_rv32ima_l1_ahb_async_queue_sink_2.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/184
Implementation;Synthesis||CG360||@W:Removing wire dmOuter_io_ctrl_haltreq, as there is no assignment to it.||BaseDesign.srr(1993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1993||miv_rv32ima_l1_ahb_tldebug_module_debug.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v'/linenumber/138
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(1996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/1996||miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v(440);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v'/linenumber/440
Implementation;Synthesis||CL271||@W:Pruning unused bits 8 to 0 of RADDR_reg[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2035||miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v'/linenumber/69
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2054||miv_rv32ima_l1_ahb_tlb.v(549);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/549
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2062||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2652);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2652
Implementation;Synthesis||CG360||@W:Removing wire dcache_tag_init_mask_out, as there is no assignment to it.||BaseDesign.srr(2063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2063||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1431);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1431
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2065||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2066||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2067||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||CL189||@N: Register bit s2_waw_hazard is always 0.||BaseDesign.srr(2068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2068||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||CL189||@N: Register bit _T_948 is always 0.||BaseDesign.srr(2069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2069||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||CL189||@N: Register bit s2_meta_correctable_errors is always 0.||BaseDesign.srr(2070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2070||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||CL189||@N: Register bit s2_meta_uncorrectable_errors is always 0.||BaseDesign.srr(2071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2071||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2101||miv_rv32ima_l1_ahb_icache_icache_ecc.v(433);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/433
Implementation;Synthesis||CL271||@W:Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2103||miv_rv32ima_l1_ahb_icache_icache_ecc.v(487);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/487
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2105||miv_rv32ima_l1_ahb_tlb_1.v(302);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb_1.v'/linenumber/302
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2108||miv_rv32ima_l1_ahb_shift_queue.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/397
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2114||miv_rv32ima_l1_ahb_frontend_frontend_ecc.v(364);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v'/linenumber/364
Implementation;Synthesis||CL189||@N: Register bit s2_tlb_resp_miss is always 0.||BaseDesign.srr(2116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2116||miv_rv32ima_l1_ahb_frontend_frontend_ecc.v(418);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v'/linenumber/418
Implementation;Synthesis||CL189||@N: Register bit s1_pc[0] is always 0.||BaseDesign.srr(2117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2117||miv_rv32ima_l1_ahb_frontend_frontend_ecc.v(418);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v'/linenumber/418
Implementation;Synthesis||CL189||@N: Register bit s1_pc[1] is always 0.||BaseDesign.srr(2118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2118||miv_rv32ima_l1_ahb_frontend_frontend_ecc.v(418);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v'/linenumber/418
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2119||miv_rv32ima_l1_ahb_frontend_frontend_ecc.v(418);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v'/linenumber/418
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2121||miv_rv32ima_l1_ahb_queue_11.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/233
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(2123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2123||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_mask, depth=2, width=4||BaseDesign.srr(2124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2124||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||BaseDesign.srr(2125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2125||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||BaseDesign.srr(2126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2126||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(2127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2127||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=3||BaseDesign.srr(2128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2128||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(2129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2129||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2131||miv_rv32ima_l1_ahb_queue_13.v(159);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/159
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2134||miv_rv32ima_l1_ahb_queue_14.v(199);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/199
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(2136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2136||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_address, depth=2, width=32||BaseDesign.srr(2137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2137||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=2||BaseDesign.srr(2138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2138||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=4||BaseDesign.srr(2139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2139||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(2140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2140||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2142||miv_rv32ima_l1_ahb_queue_15.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/111
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2147||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v'/linenumber/78
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2163||miv_rv32ima_l1_ahb_csrfile_ecc.v(1412);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1412
Implementation;Synthesis||CL189||@N: Register bit reg_mstatus_spp is always 0.||BaseDesign.srr(2165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2165||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2168||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2169||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2170||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL279||@W:Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2171||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2172||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2173||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2174||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL279||@W:Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2175||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2176||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2182||miv_rv32ima_l1_ahb_mul_div.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/367
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2191||miv_rv32ima_l1_ahb_rocket_ecc.v(2506);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2506
Implementation;Synthesis||CL168||@W:Removing instance MIV_RV32IMA_L1_AHB_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(2193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2193||miv_rv32ima_l1_ahb_rocket_ecc.v(1494);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/1494
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2194||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2195||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2196||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||CL169||@W:Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2197||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.||BaseDesign.srr(2198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2198||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||BaseDesign.srr(2199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2199||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||CL134||@N: Found RAM _T_1151, depth=31, width=32||BaseDesign.srr(2200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2200||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2201||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2209||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/78
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2214||miv_rv32ima_l1_ahb_queue_16.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/253
Implementation;Synthesis||CL134||@N: Found RAM ram_error, depth=2, width=1||BaseDesign.srr(2216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2216||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_data, depth=2, width=32||BaseDesign.srr(2217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2217||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_sink, depth=2, width=1||BaseDesign.srr(2218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2218||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_source, depth=2, width=3||BaseDesign.srr(2219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2219||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_size, depth=2, width=3||BaseDesign.srr(2220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2220||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_param, depth=2, width=2||BaseDesign.srr(2221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2221||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CL134||@N: Found RAM ram_opcode, depth=2, width=3||BaseDesign.srr(2222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2222||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2224||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/460
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2227||miv_rv32ima_l1_ahb_tlto_ahb.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/459
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2230||miv_rv32ima_l1_ahb_queue_18.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_18.v'/linenumber/141
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2233||miv_rv32ima_l1_ahb_queue_19.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/131
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2236||miv_rv32ima_l1_ahb_tlerror_error.v(375);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/375
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2239||miv_rv32ima_l1_ahb_capture_update_chain.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/493
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2242||miv_rv32ima_l1_ahb_capture_update_chain_1.v(611);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v'/linenumber/611
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2245||miv_rv32ima_l1_ahb_capture_chain.v(357);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/357
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2248||miv_rv32ima_l1_ahb_negative_edge_latch.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v'/linenumber/74
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2255||miv_rv32ima_l1_ahb_capture_update_chain_2.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v'/linenumber/146
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2258||miv_rv32ima_l1_ahb_negative_edge_latch_2.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v'/linenumber/77
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2263||miv_rv32ima_l1_ahb_jtag_bypass_chain.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v'/linenumber/102
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2266||miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v'/linenumber/467
Implementation;Synthesis||CG532||@W:Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur||BaseDesign.srr(2272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2272||miv_rv32ima_l1_ahb_rocket_system_ecc.v(1869);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v'/linenumber/1869
Implementation;Synthesis||CG360||@W:Removing wire DRV_TDO, as there is no assignment to it.||BaseDesign.srr(2281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2281||miv_rv32ima_l1_ahb_ecc.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ecc.v'/linenumber/103
Implementation;Synthesis||CL318||@W:*Output DRV_TDO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||BaseDesign.srr(2283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2283||miv_rv32ima_l1_ahb_ecc.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ecc.v'/linenumber/103
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(2287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2287||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(2288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2288||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(2289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2289||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(2290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2290||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||BaseDesign.srr(2291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2291||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CL168||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(2295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2295||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||BaseDesign.srr(2296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2296||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_0, as there is no assignment to it.||BaseDesign.srr(2337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2337||CoreAHBLSRAM_AHBLSram.v(189);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/189
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_1, as there is no assignment to it.||BaseDesign.srr(2338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2338||CoreAHBLSRAM_AHBLSram.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/190
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_2, as there is no assignment to it.||BaseDesign.srr(2339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2339||CoreAHBLSRAM_AHBLSram.v(191);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/191
Implementation;Synthesis||CG360||@W:Removing wire u_BUSY_all_3, as there is no assignment to it.||BaseDesign.srr(2340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2340||CoreAHBLSRAM_AHBLSram.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/192
Implementation;Synthesis||CG184||@W:Removing wire l_BUSY_all_0, as it has the load but no drivers.||BaseDesign.srr(2341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2341||CoreAHBLSRAM_AHBLSram.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/193
Implementation;Synthesis||CG184||@W:Removing wire l_BUSY_all_1, as it has the load but no drivers.||BaseDesign.srr(2342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2342||CoreAHBLSRAM_AHBLSram.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/194
Implementation;Synthesis||CG184||@W:Removing wire l_BUSY_all_2, as it has the load but no drivers.||BaseDesign.srr(2343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2343||CoreAHBLSRAM_AHBLSram.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/195
Implementation;Synthesis||CG184||@W:Removing wire l_BUSY_all_3, as it has the load but no drivers.||BaseDesign.srr(2344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2344||CoreAHBLSRAM_AHBLSram.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/196
Implementation;Synthesis||CG360||@W:Removing wire ahb_write, as there is no assignment to it.||BaseDesign.srr(2345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2345||CoreAHBLSRAM_AHBLSram.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/200
Implementation;Synthesis||CG360||@W:Removing wire hready_ctrl, as there is no assignment to it.||BaseDesign.srr(2346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2346||CoreAHBLSRAM_AHBLSram.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/207
Implementation;Synthesis||CL169||@W:Pruning unused register genblk1.beat_cnt_dec_en. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2348||CoreAHBLSRAM_AHBLSram.v(607);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/607
Implementation;Synthesis||CL169||@W:Pruning unused register genblk1.beat_cnt[4:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2349||CoreAHBLSRAM_AHBLSram.v(590);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/590
Implementation;Synthesis||CL169||@W:Pruning unused register busy_detect_d. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2350||CoreAHBLSRAM_AHBLSram.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/491
Implementation;Synthesis||CL169||@W:Pruning unused register busy_detect. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2351||CoreAHBLSRAM_AHBLSram.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/480
Implementation;Synthesis||CL169||@W:Pruning unused register first_busy_det. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2352||CoreAHBLSRAM_AHBLSram.v(420);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/420
Implementation;Synthesis||CL169||@W:Pruning unused register single_beat_d. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2353||CoreAHBLSRAM_AHBLSram.v(411);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/411
Implementation;Synthesis||CL169||@W:Pruning unused register newreadtrans_d2. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2354||CoreAHBLSRAM_AHBLSram.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/396
Implementation;Synthesis||CL169||@W:Pruning unused register burst_count_reg[4:0]. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2355||CoreAHBLSRAM_AHBLSram.v(351);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/351
Implementation;Synthesis||CL169||@W:Pruning unused register newreadtrans_d. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2388||CoreAHBLSRAM_AHBLSram.v(386);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/386
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbcurr_state.||BaseDesign.srr(2389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2389||CoreAHBLSRAM_AHBLSram.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/258
Implementation;Synthesis||CL246||@W:Input port bits 31 to 17 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2395||CoreAHBLSRAM_AHBLSram.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2414||miv_rv32ima_l1_ahb_jtag_bypass_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_chainIn_update is unused.||BaseDesign.srr(2415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2415||miv_rv32ima_l1_ahb_jtag_bypass_chain.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2422||miv_rv32ima_l1_ahb_capture_update_chain_2.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v'/linenumber/66
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2431||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2432||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2433||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 4 words and data bit width of 1.||BaseDesign.srr(2434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2434||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2435||miv_rv32ima_l1_ahb_capture_chain.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/491
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2436||miv_rv32ima_l1_ahb_capture_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_chainIn_update is unused.||BaseDesign.srr(2437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2437||miv_rv32ima_l1_ahb_capture_chain.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2440||miv_rv32ima_l1_ahb_capture_update_chain_1.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v'/linenumber/66
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 16 words and data bit width of 1.||BaseDesign.srr(2443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2443||miv_rv32ima_l1_ahb_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2444||miv_rv32ima_l1_ahb_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL135||@N: Found sequential shift regs with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2445||miv_rv32ima_l1_ahb_capture_update_chain.v(627);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/627
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2446||miv_rv32ima_l1_ahb_capture_update_chain.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2451||miv_rv32ima_l1_ahb_queue_19.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2452||miv_rv32ima_l1_ahb_queue_19.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_deq_ready is unused.||BaseDesign.srr(2453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2453||miv_rv32ima_l1_ahb_queue_19.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/67
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2458||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2459||miv_rv32ima_l1_ahb_tlto_ahb.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/69
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2462||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2463||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/70
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 31.||BaseDesign.srr(2470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2470||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||BaseDesign.srr(2481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2481||miv_rv32ima_l1_ahb_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/405
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2497||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2500||miv_rv32ima_l1_ahb_ibuf.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ibuf.v'/linenumber/65
Implementation;Synthesis||CL135||@N: Found sequential shift sync with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2513||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v'/linenumber/96
Implementation;Synthesis||CL169||@W:Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2518||miv_rv32ima_l1_ahb_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2523||miv_rv32ima_l1_ahb_queue_13.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2524||miv_rv32ima_l1_ahb_queue_13.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input io_deq_ready is unused.||BaseDesign.srr(2525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2525||miv_rv32ima_l1_ahb_queue_13.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/67
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2530||miv_rv32ima_l1_ahb_frontend_frontend_ecc.v(418);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v'/linenumber/418
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2531||miv_rv32ima_l1_ahb_frontend_frontend_ecc.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v'/linenumber/75
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2532||miv_rv32ima_l1_ahb_frontend_frontend_ecc.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend_ecc.v'/linenumber/77
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.||BaseDesign.srr(2535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2535||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL138||@W:Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.||BaseDesign.srr(2536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2536||miv_rv32ima_l1_ahb_shift_queue.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/563
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2539||miv_rv32ima_l1_ahb_tlb_1.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb_1.v'/linenumber/65
Implementation;Synthesis||CL138||@W:Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.||BaseDesign.srr(2542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2542||miv_rv32ima_l1_ahb_icache_icache_ecc.v(487);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/487
Implementation;Synthesis||CL246||@W:Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2543||miv_rv32ima_l1_ahb_icache_icache_ecc.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/71
Implementation;Synthesis||CL246||@W:Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2544||miv_rv32ima_l1_ahb_icache_icache_ecc.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/77
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2545||miv_rv32ima_l1_ahb_icache_icache_ecc.v(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/77
Implementation;Synthesis||CL246||@W:Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2546||miv_rv32ima_l1_ahb_icache_icache_ecc.v(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/78
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register release_state.||BaseDesign.srr(2559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2559||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2573||miv_rv32ima_l1_ahb_tlb.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input io_req_valid is unused.||BaseDesign.srr(2574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2574||miv_rv32ima_l1_ahb_tlb.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/66
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2579||miv_rv32ima_l1_ahb_dcache_data_array_ecc.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_data_array_ecc.v'/linenumber/67
Implementation;Synthesis||CL159||@N: Input CLK is unused.||BaseDesign.srr(2602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2602||miv_rv32ima_l1_ahb_ram_init.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_init.v'/linenumber/64
Implementation;Synthesis||CL159||@N: Input RESET is unused.||BaseDesign.srr(2603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2603||miv_rv32ima_l1_ahb_ram_init.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_init.v'/linenumber/65
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2610||miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v'/linenumber/462
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_error' because it is only assigned 0 or its original value.||BaseDesign.srr(2625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2625||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||BaseDesign.srr(2626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2626||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_sink' because it is only assigned 0 or its original value.||BaseDesign.srr(2627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2627||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ctrlStateReg.||BaseDesign.srr(2634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2634||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL279||@W:Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||BaseDesign.srr(2640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2640||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL260||@W:Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2641||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2642||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2643||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/86
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_param' because it is only assigned 0 or its original value.||BaseDesign.srr(2662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2662||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL138||@W:Removing register 'mem_0_source' because it is only assigned 0 or its original value.||BaseDesign.srr(2663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2663||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||CL246||@W:Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2680||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/70
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2681||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/70
Implementation;Synthesis||CL247||@W:Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused||BaseDesign.srr(2682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2682||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2684||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL246||@W:Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2685||miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v'/linenumber/72
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2694||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL169||@W:Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2695||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL169||@W:Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.||BaseDesign.srr(2696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2696||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||CL159||@N: Input auto_out_1_d_bits_opcode is unused.||BaseDesign.srr(2697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2697||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(85);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/85
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_opcode is unused.||BaseDesign.srr(2698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2698||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_param is unused.||BaseDesign.srr(2699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2699||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_size is unused.||BaseDesign.srr(2700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2700||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_sink is unused.||BaseDesign.srr(2701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2701||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/99
Implementation;Synthesis||CL246||@W:Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2706||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2707||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/74
Implementation;Synthesis||CL246||@W:Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2710||miv_rv32ima_l1_ahb_tlplic_plic.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/104
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2711||miv_rv32ima_l1_ahb_tlplic_plic.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input clock is unused.||BaseDesign.srr(2722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2722||miv_rv32ima_l1_ahb_tlxbar_memory_bus.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v'/linenumber/65
Implementation;Synthesis||CL159||@N: Input reset is unused.||BaseDesign.srr(2723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2723||miv_rv32ima_l1_ahb_tlxbar_memory_bus.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v'/linenumber/66
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2742||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of _T_2155[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||BaseDesign.srr(2771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2771||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||CL159||@N: Input auto_out_3_d_bits_sink is unused.||BaseDesign.srr(2772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2772||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input auto_out_1_d_bits_sink is unused.||BaseDesign.srr(2773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2773||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input auto_out_0_d_bits_sink is unused.||BaseDesign.srr(2774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2774||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/146
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2783||CoreUARTapb.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/104
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_parity_en and merging clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||BaseDesign.srr(2789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2789||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||BaseDesign.srr(2790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2790||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||BaseDesign.srr(2799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2799||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||BaseDesign.srr(2808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2808||Tx_async.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||BaseDesign.srr(2809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2809||Tx_async.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||BaseDesign.srr(2810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2810||Tx_async.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/46
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||BaseDesign.srr(2813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2813||Clock_gen.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/51
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||BaseDesign.srr(2824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2824||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreRESET_PF_C0\CoreRESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input UTRSTB_SEC is unused.||BaseDesign.srr(2839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2839||corejtagdebug.v(28);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/28
Implementation;Synthesis||CL159||@N: Input EN_SEC is unused.||BaseDesign.srr(2840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2840||corejtagdebug.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input TDI_SEC is unused.||BaseDesign.srr(2841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2841||corejtagdebug.v(30);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/30
Implementation;Synthesis||CL159||@N: Input TGT_TDO_1 is unused.||BaseDesign.srr(2842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2842||corejtagdebug.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input TGT_TDO_2 is unused.||BaseDesign.srr(2843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2843||corejtagdebug.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input TGT_TDO_3 is unused.||BaseDesign.srr(2844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2844||corejtagdebug.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/66
Implementation;Synthesis||CL159||@N: Input TGT_TDO_4 is unused.||BaseDesign.srr(2845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2845||corejtagdebug.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input TGT_TDO_5 is unused.||BaseDesign.srr(2846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2846||corejtagdebug.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input TGT_TDO_6 is unused.||BaseDesign.srr(2847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2847||corejtagdebug.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input TGT_TDO_7 is unused.||BaseDesign.srr(2848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2848||corejtagdebug.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input TGT_TDO_8 is unused.||BaseDesign.srr(2849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2849||corejtagdebug.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input TGT_TDO_9 is unused.||BaseDesign.srr(2850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2850||corejtagdebug.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input TGT_TDO_10 is unused.||BaseDesign.srr(2851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2851||corejtagdebug.v(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input TGT_TDO_11 is unused.||BaseDesign.srr(2852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2852||corejtagdebug.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input TGT_TDO_12 is unused.||BaseDesign.srr(2853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2853||corejtagdebug.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/138
Implementation;Synthesis||CL159||@N: Input TGT_TDO_13 is unused.||BaseDesign.srr(2854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2854||corejtagdebug.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input TGT_TDO_14 is unused.||BaseDesign.srr(2855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2855||corejtagdebug.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/154
Implementation;Synthesis||CL159||@N: Input TGT_TDO_15 is unused.||BaseDesign.srr(2856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2856||corejtagdebug.v(162);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/162
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_0 is unused.||BaseDesign.srr(2857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2857||corejtagdebug.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/164
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_0 is unused.||BaseDesign.srr(2858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2858||corejtagdebug.v(165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/165
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_0 is unused.||BaseDesign.srr(2859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2859||corejtagdebug.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/166
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_0 is unused.||BaseDesign.srr(2860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2860||corejtagdebug.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/167
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_1 is unused.||BaseDesign.srr(2861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2861||corejtagdebug.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/171
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_1 is unused.||BaseDesign.srr(2862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2862||corejtagdebug.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/172
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_1 is unused.||BaseDesign.srr(2863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2863||corejtagdebug.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/173
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_1 is unused.||BaseDesign.srr(2864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2864||corejtagdebug.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_2 is unused.||BaseDesign.srr(2865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2865||corejtagdebug.v(178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/178
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_2 is unused.||BaseDesign.srr(2866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2866||corejtagdebug.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/179
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_2 is unused.||BaseDesign.srr(2867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2867||corejtagdebug.v(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/180
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_2 is unused.||BaseDesign.srr(2868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2868||corejtagdebug.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TCK_3 is unused.||BaseDesign.srr(2869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2869||corejtagdebug.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/185
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TMS_3 is unused.||BaseDesign.srr(2870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2870||corejtagdebug.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/186
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TDI_3 is unused.||BaseDesign.srr(2871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2871||corejtagdebug.v(187);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/187
Implementation;Synthesis||CL159||@N: Input UJTAG_BYPASS_TRSTB_3 is unused.||BaseDesign.srr(2872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2872||corejtagdebug.v(188);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/188
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2877||coregpio.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis||CL159||@N: Input GPIO_IN is unused.||BaseDesign.srr(2878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2878||coregpio.v(186);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v'/linenumber/186
Implementation;Synthesis||CL135||@N: Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2883||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL135||@N: Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.||BaseDesign.srr(2884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2884||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL246||@W:Input port bits 31 to 2 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2885||coregpio.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis||CL246||@W:Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(2890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2890||coreapb3.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/75
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||BaseDesign.srr(2891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2891||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||BaseDesign.srr(2892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2892||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||BaseDesign.srr(2893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2893||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS0 is unused.||BaseDesign.srr(2894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2894||coreapb3.v(104);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||BaseDesign.srr(2895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2895||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||BaseDesign.srr(2896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2896||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||BaseDesign.srr(2897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2897||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||BaseDesign.srr(2898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2898||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||BaseDesign.srr(2899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2899||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||BaseDesign.srr(2900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2900||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||BaseDesign.srr(2901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2901||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||BaseDesign.srr(2902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2902||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||BaseDesign.srr(2903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2903||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||BaseDesign.srr(2904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2904||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS0 is unused.||BaseDesign.srr(2905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2905||coreapb3.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||BaseDesign.srr(2906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2906||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||BaseDesign.srr(2907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2907||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||BaseDesign.srr(2908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2908||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||BaseDesign.srr(2909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2909||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||BaseDesign.srr(2910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2910||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||BaseDesign.srr(2911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2911||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||BaseDesign.srr(2912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2912||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||BaseDesign.srr(2913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2913||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||BaseDesign.srr(2914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2914||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||BaseDesign.srr(2915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2915||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS0 is unused.||BaseDesign.srr(2916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2916||coreapb3.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||BaseDesign.srr(2917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2917||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||BaseDesign.srr(2918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2918||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||BaseDesign.srr(2919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2919||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||BaseDesign.srr(2920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2920||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||BaseDesign.srr(2921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2921||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||BaseDesign.srr(2922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2922||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL247||@W:Input port bit 0 of HTRANS[1:0] is unused||BaseDesign.srr(2931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2931||coreahbtoapb3.v(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register penableSchedulerState.||BaseDesign.srr(2937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2937||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ahbToApbSMState.||BaseDesign.srr(2945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2945||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S0[1:0] is unused||BaseDesign.srr(2957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2957||coreahblite.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/184
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S1[1:0] is unused||BaseDesign.srr(2959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2959||coreahblite.v(197);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/197
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S2[1:0] is unused||BaseDesign.srr(2961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2961||coreahblite.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/210
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S3[1:0] is unused||BaseDesign.srr(2963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2963||coreahblite.v(223);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/223
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S4[1:0] is unused||BaseDesign.srr(2965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2965||coreahblite.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/236
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S5[1:0] is unused||BaseDesign.srr(2967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2967||coreahblite.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/249
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S6[1:0] is unused||BaseDesign.srr(2969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2969||coreahblite.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/262
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S7[1:0] is unused||BaseDesign.srr(2971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2971||coreahblite.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/275
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S8[1:0] is unused||BaseDesign.srr(2973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2973||coreahblite.v(288);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/288
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S9[1:0] is unused||BaseDesign.srr(2975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2975||coreahblite.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/301
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S10[1:0] is unused||BaseDesign.srr(2977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2977||coreahblite.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/314
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S11[1:0] is unused||BaseDesign.srr(2979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2979||coreahblite.v(327);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/327
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S12[1:0] is unused||BaseDesign.srr(2981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2981||coreahblite.v(340);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/340
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S13[1:0] is unused||BaseDesign.srr(2983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2983||coreahblite.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/353
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S14[1:0] is unused||BaseDesign.srr(2985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2985||coreahblite.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/366
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S15[1:0] is unused||BaseDesign.srr(2987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2987||coreahblite.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/379
Implementation;Synthesis||CL247||@W:Input port bit 1 of HRESP_S16[1:0] is unused||BaseDesign.srr(2989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2989||coreahblite.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v'/linenumber/392
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||BaseDesign.srr(2997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/2997||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||CL246||@W:Input port bits 16 to 9 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3022||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3023||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||CL246||@W:Input port bits 16 to 9 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3024||coreahblite_masterstage.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/45
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3025||coreahblite_masterstage.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/45
Implementation;Synthesis||CL246||@W:Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3030||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||CL246||@W:Input port bits 6 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3031||coreahblite_masterstage.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/44
Implementation;Synthesis||CL246||@W:Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3032||coreahblite_masterstage.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/45
Implementation;Synthesis||CL246||@W:Input port bits 6 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||BaseDesign.srr(3033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3033||coreahblite_masterstage.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/45
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||BaseDesign.srr(3149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3149||null;null
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_16 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3166||coreahblite_matrix4x16.v(3892);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3892
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_15 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3167||coreahblite_matrix4x16.v(3841);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3841
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_14 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3168||coreahblite_matrix4x16.v(3790);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3790
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_13 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3169||coreahblite_matrix4x16.v(3739);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3739
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_12 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3170||coreahblite_matrix4x16.v(3688);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3688
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_11 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3171||coreahblite_matrix4x16.v(3637);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3637
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_9 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3172||coreahblite_matrix4x16.v(3535);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3535
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_6 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3173||coreahblite_matrix4x16.v(3382);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3382
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_5 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3174||coreahblite_matrix4x16.v(3331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3331
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_4 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3175||coreahblite_matrix4x16.v(3280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3280
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_3 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3176||coreahblite_matrix4x16.v(3229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3229
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_2 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3177||coreahblite_matrix4x16.v(3178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3178
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_10 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3178||coreahblite_matrix4x16.v(3586);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3586
Implementation;Synthesis||BN132||@W:Removing user instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_1 because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3179||coreahblite_matrix4x16.v(3127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3127
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance CORERESET_PF_C0_0.CoreRESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||BaseDesign.srr(3180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3180||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreRESET_PF_C0\CoreRESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus._T_2155[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3181||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/723
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3182||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3183||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3184||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3185||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3186||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3187||miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v'/linenumber/304
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3188||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3189||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3190||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3191||miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v'/linenumber/539
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3192||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3193||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3194||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3195||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3196||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3197||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3198||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3199||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3200||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3201||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3202||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3203||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3204||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.MIV_RV32IMA_L1_AHB_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3205||miv_rv32ima_l1_ahb_queue_10.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/210
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3206||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3207||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3208||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3209||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3210||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3211||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3212||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3213||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3214||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3215||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3216||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3217||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3218||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3219||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3220||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3221||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3222||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3223||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3224||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3225||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3226||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3227||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3228||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3229||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3230||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3231||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3232||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3233||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3234||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3235||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3236||miv_rv32ima_l1_ahb_tlplic_plic.v(4292);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4292
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3237||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3238||miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v'/linenumber/423
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_31.q is being ignored due to limitations in architecture. ||BaseDesign.srr(3239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3239||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3240||miv_rv32ima_l1_ahb_async_queue_source.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3241||miv_rv32ima_l1_ahb_async_queue_sink.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.widx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3242||miv_rv32ima_l1_ahb_async_queue_source_1.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/151
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3243||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3244||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3245||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3246||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3247||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3248||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3249||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3250||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3251||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3252||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3253||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3254||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3255||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3256||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3257||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3258||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3259||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3260||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3261||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3262||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3263||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3264||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3265||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3266||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3267||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3268||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3269||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3270||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3271||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3272||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3273||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3274||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3275||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3276||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3277||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3278||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3279||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3280||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_19[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3281||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_18[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3282||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_17[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3283||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_16[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3284||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_15[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||BaseDesign.srr(3285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3285||miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v'/linenumber/7373
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3288||miv_rv32ima_l1_ahb_async_queue_sink_1.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/183
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3289||miv_rv32ima_l1_ahb_async_queue_source_2.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/168
Implementation;Synthesis||BN132||@W:Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3290||miv_rv32ima_l1_ahb_async_queue_sink_2.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/161
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.last_write_address[6:0] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.last_read_address[6:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3291||miv_rv32ima_l1_ahb_tag_array_ext_ecc.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_ext_ecc.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.last_write_address[10:0] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.last_read_address[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3292||miv_rv32ima_l1_ahb_data_arrays_0_ext_ecc_g5.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext_ecc_g5.v'/linenumber/124
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.last_write_address[6:0] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.last_read_address[6:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3293||miv_rv32ima_l1_ahb_tag_array_0_ext_ecc.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext_ecc.v'/linenumber/97
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.last_write_address[10:0] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.last_read_address[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3294||miv_rv32ima_l1_ahb_data_arrays_0_0_ext_ecc.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext_ecc.v'/linenumber/100
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_framing_error_en (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(3304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3304||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||BaseDesign.srr(3305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3305||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||MO111||@N: Tristate driver UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(3306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3306||corejtagdebug.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/31
Implementation;Synthesis||MO111||@N: Tristate driver UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(3307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3307||corejtagdebug.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/32
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(3308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3308||corejtagdebug.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/190
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(3309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3309||corejtagdebug.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/183
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(3310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3310||corejtagdebug.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/176
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(3311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3311||corejtagdebug.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/169
Implementation;Synthesis||MO111||@N: Tristate driver DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s(verilog)) has its enable tied to GND.||BaseDesign.srr(3312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3312||miv_rv32ima_l1_ahb_ecc.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ecc.v'/linenumber/103
Implementation;Synthesis||BN362||@N: Removing sequential instance dcache_sb_correct (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3313||miv_rv32ima_l1_ahb_rocket_system_ecc.v(1201);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v'/linenumber/1201
Implementation;Synthesis||BN362||@N: Removing sequential instance dcache_db_detect (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3314||miv_rv32ima_l1_ahb_rocket_system_ecc.v(1201);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v'/linenumber/1201
Implementation;Synthesis||BN362||@N: Removing sequential instance icache_sb_correct (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3315||miv_rv32ima_l1_ahb_rocket_system_ecc.v(1201);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v'/linenumber/1201
Implementation;Synthesis||BN362||@N: Removing sequential instance icache_db_detect (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3316||miv_rv32ima_l1_ahb_rocket_system_ecc.v(1201);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v'/linenumber/1201
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[0] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3317||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[1] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3318||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[2] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3319||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[3] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3320||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[4] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3321||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[5] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3322||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[6] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3323||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[7] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3324||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[8] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3325||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[9] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3326||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[10] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3327||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[11] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3328||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[12] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3329||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[13] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3330||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[14] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3331||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[15] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3332||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[16] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3333||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[17] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3334||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[18] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3335||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[19] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3336||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[20] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3337||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[21] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3338||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[22] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3339||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[23] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3340||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[24] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3341||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[25] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3342||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[26] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3343||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[27] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3344||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_2_0[28] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3345||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[0] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3346||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[1] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3347||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[2] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3348||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[3] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3349||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[4] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3350||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[5] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3351||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[6] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3352||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[7] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3353||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[8] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3354||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[9] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3355||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[10] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3356||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[11] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3357||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[12] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3358||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[13] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3359||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[14] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3360||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[15] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3361||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[16] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3362||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[17] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3363||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[18] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3364||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[19] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3365||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[20] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3366||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[21] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3367||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[22] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3368||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[23] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3369||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[24] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3370||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[25] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3371||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[26] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3372||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[27] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3373||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||MO129||@W:Sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.xing.MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3.sync_0_2[28] is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3374||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v'/linenumber/96
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3375||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3376||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3377||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3378||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3379||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3380||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3381||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3382||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3383||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3384||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3385||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3386||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3387||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3388||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3389||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3390||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3391||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3392||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3393||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3394||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3395||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3396||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3397||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3398||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3399||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3400||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3401||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3402||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN362||@N: Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3403||miv_rv32ima_l1_ahb_level_gateway.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/97
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_10 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3404||miv_rv32ima_l1_ahb_tlplic_plic.v(2094);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2094
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_11 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3405||miv_rv32ima_l1_ahb_tlplic_plic.v(2102);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2102
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_12 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3406||miv_rv32ima_l1_ahb_tlplic_plic.v(2110);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2110
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_13 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3407||miv_rv32ima_l1_ahb_tlplic_plic.v(2118);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2118
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_14 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3408||miv_rv32ima_l1_ahb_tlplic_plic.v(2126);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2126
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_15 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3409||miv_rv32ima_l1_ahb_tlplic_plic.v(2134);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2134
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_16 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3410||miv_rv32ima_l1_ahb_tlplic_plic.v(2142);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2142
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_17 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3411||miv_rv32ima_l1_ahb_tlplic_plic.v(2150);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2150
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_18 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3412||miv_rv32ima_l1_ahb_tlplic_plic.v(2158);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2158
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_19 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3413||miv_rv32ima_l1_ahb_tlplic_plic.v(2166);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2166
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_2 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3414||miv_rv32ima_l1_ahb_tlplic_plic.v(2030);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2030
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_20 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3415||miv_rv32ima_l1_ahb_tlplic_plic.v(2174);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2174
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_21 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3416||miv_rv32ima_l1_ahb_tlplic_plic.v(2182);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2182
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_22 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3417||miv_rv32ima_l1_ahb_tlplic_plic.v(2190);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2190
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_23 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3418||miv_rv32ima_l1_ahb_tlplic_plic.v(2198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2198
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_24 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3419||miv_rv32ima_l1_ahb_tlplic_plic.v(2206);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2206
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_25 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3420||miv_rv32ima_l1_ahb_tlplic_plic.v(2214);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2214
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_26 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3421||miv_rv32ima_l1_ahb_tlplic_plic.v(2222);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2222
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_27 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3422||miv_rv32ima_l1_ahb_tlplic_plic.v(2230);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2230
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_28 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3423||miv_rv32ima_l1_ahb_tlplic_plic.v(2238);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2238
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_29 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3424||miv_rv32ima_l1_ahb_tlplic_plic.v(2246);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2246
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_3 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3425||miv_rv32ima_l1_ahb_tlplic_plic.v(2038);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2038
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_4 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3426||miv_rv32ima_l1_ahb_tlplic_plic.v(2046);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2046
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_5 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3427||miv_rv32ima_l1_ahb_tlplic_plic.v(2054);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2054
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_6 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3428||miv_rv32ima_l1_ahb_tlplic_plic.v(2062);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2062
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_7 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3429||miv_rv32ima_l1_ahb_tlplic_plic.v(2070);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2070
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_8 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3430||miv_rv32ima_l1_ahb_tlplic_plic.v(2078);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2078
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_9 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3431||miv_rv32ima_l1_ahb_tlplic_plic.v(2086);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2086
Implementation;Synthesis||BN115||@N: Removing instance LevelGateway_1 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) because it does not drive other instances.||BaseDesign.srr(3432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3432||miv_rv32ima_l1_ahb_tlplic_plic.v(2022);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2022
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_param[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3433||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(3434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3434||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(3435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3435||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance saved_mask[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(3436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3436||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN115||@N: Removing instance PeripheryBus_slave_TLBuffer (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.||BaseDesign.srr(3437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3437||miv_rv32ima_l1_ahb_periphery_bus_pbus.v(512);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v'/linenumber/512
Implementation;Synthesis||MO160||@W:Register bit _T_239_0_error (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3438||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||BN115||@N: Removing instance tdoeReg (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER(verilog)) because it does not drive other instances.||BaseDesign.srr(3439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3439||miv_rv32ima_l1_ahb_jtag_tap_controller.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance crossingsource (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) because it does not drive other instances.||BaseDesign.srr(3440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3440||miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v(341);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v'/linenumber/341
Implementation;Synthesis||BN115||@N: Removing instance TAG_ARRAYS_MUX (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3441||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1463);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1463
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_650[20:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||BaseDesign.srr(3442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3442||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN115||@N: Removing instance RAM_INIT (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3443||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1435);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1435
Implementation;Synthesis||BN115||@N: Removing instance DATA_ARRAYS_MUX (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3444||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1443);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1443
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_282[25:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3445||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_278[5:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3446||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AHB_RVCEXPANDER (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IBUF(verilog)) because it does not drive other instances.||BaseDesign.srr(3447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3447||miv_rv32ima_l1_ahb_ibuf.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ibuf.v'/linenumber/145
Implementation;Synthesis||BN115||@N: Removing instance DATA_ARRAYS_INIT (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3448||miv_rv32ima_l1_ahb_icache_icache_ecc.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/253
Implementation;Synthesis||BN115||@N: Removing instance TAG_ARRAYS_MUX (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3449||miv_rv32ima_l1_ahb_icache_icache_ecc.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/274
Implementation;Synthesis||BN115||@N: Removing instance RAM_INIT (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3450||miv_rv32ima_l1_ahb_icache_icache_ecc.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/245
Implementation;Synthesis||BN362||@N: Removing sequential instance value_1 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3451||miv_rv32ima_l1_ahb_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/129
Implementation;Synthesis||BN362||@N: Removing sequential instance value (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3452||miv_rv32ima_l1_ahb_queue_15.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/129
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AHB_QUEUE_4 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) because it does not drive other instances.||BaseDesign.srr(3453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3453||miv_rv32ima_l1_ahb_tlbuffer_system_bus.v(298);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v'/linenumber/298
Implementation;Synthesis||BN115||@N: Removing instance Queue_2 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) because it does not drive other instances.||BaseDesign.srr(3454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3454||miv_rv32ima_l1_ahb_tlbuffer_system_bus.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v'/linenumber/270
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3455||miv_rv32ima_l1_ahb_rocket_tile_ecc.v(735);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v'/linenumber/735
Implementation;Synthesis||BN115||@N: Removing instance intXbar (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3456||miv_rv32ima_l1_ahb_rocket_tile_ecc.v(557);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v'/linenumber/557
Implementation;Synthesis||BN115||@N: Removing instance dcacheArb (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3457||miv_rv32ima_l1_ahb_rocket_tile_ecc.v(743);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v'/linenumber/743
Implementation;Synthesis||BN362||@N: Removing sequential instance grantInProgress (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3458||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.||BaseDesign.srr(3459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3459||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_sink (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3460||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||BN115||@N: Removing instance c (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog)) because it does not drive other instances.||BaseDesign.srr(3461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3461||miv_rv32ima_l1_ahb_tlerror_error.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/235
Implementation;Synthesis||BN115||@N: Removing instance MemoryBus_slave_TLBuffer (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0(verilog)) because it does not drive other instances.||BaseDesign.srr(3462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3462||miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v'/linenumber/268
Implementation;Synthesis||BN115||@N: Removing instance MemoryBus (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0(verilog)) because it does not drive other instances.||BaseDesign.srr(3463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3463||miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v'/linenumber/198
Implementation;Synthesis||BN115||@N: Removing instance MemoryBus_master_TLBuffer (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0(verilog)) because it does not drive other instances.||BaseDesign.srr(3464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3464||miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_param[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3465||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_mask[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.||BaseDesign.srr(3466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3466||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN115||@N: Removing instance MIV_RV32IMA_L1_AHB_IDENTITY_MODULE (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS(verilog)) because it does not drive other instances.||BaseDesign.srr(3467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3467||miv_rv32ima_l1_ahb_tlxbar_system_bus.v(404);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v'/linenumber/404
Implementation;Synthesis||BN115||@N: Removing instance SystemBus_slave_TLWidthWidget (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS(verilog)) because it does not drive other instances.||BaseDesign.srr(3468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3468||miv_rv32ima_l1_ahb_system_bus_sbus.v(708);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v'/linenumber/708
Implementation;Synthesis||BN115||@N: Removing instance SystemBus_master_TLSplitter (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS(verilog)) because it does not drive other instances.||BaseDesign.srr(3469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3469||miv_rv32ima_l1_ahb_system_bus_sbus.v(778);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v'/linenumber/778
Implementation;Synthesis||BN115||@N: Removing instance tlwidget (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3470||miv_rv32ima_l1_ahb_rocket_system_ecc.v(1437);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v'/linenumber/1437
Implementation;Synthesis||BN115||@N: Removing instance memBuses_0 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3471||miv_rv32ima_l1_ahb_rocket_system_ecc.v(1471);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v'/linenumber/1471
Implementation;Synthesis||BN115||@N: Removing instance tlfilter (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3472||miv_rv32ima_l1_ahb_rocket_system_ecc.v(1507);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v'/linenumber/1507
Implementation;Synthesis||BN115||@N: Removing instance xbar (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3473||miv_rv32ima_l1_ahb_rocket_system_ecc.v(1217);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system_ecc.v'/linenumber/1217
Implementation;Synthesis||MO111||@N: Tristate driver BUSY (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11(verilog)) on net BUSY (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11(verilog)) has its enable tied to GND.||BaseDesign.srr(3474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3474||coreahblsram_ahblsram.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/196
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3475||coreahblite_matrix4x16.v(2949);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2949
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3476||coreahblite_matrix4x16.v(3015);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3015
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(3477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3477||coreahblite_matrix4x16.v(3076);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3076
Implementation;Synthesis||BN362||@N: Removing sequential instance regHSIZE[1:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(3478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3478||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||BN362||@N: Removing sequential instance regHBURST[2:0] (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||BaseDesign.srr(3479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3479||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO129||@W:Sequential instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_AhbToApbSM.errorRespState is reduced to a combinational gate by constant propagation.||BaseDesign.srr(3480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3480||coreahbtoapb3_ahbtoapbsm.v(322);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/322
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_167_hsize[1:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||BaseDesign.srr(3481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3481||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance _T_167_hburst[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.||BaseDesign.srr(3482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3482||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||FP130||@N: Promoting Net SYS_CLK on CLKINT  I_1 ||BaseDesign.srr(3492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3492||null;null
Implementation;Synthesis||FP130||@N: Promoting Net CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.iUDRCK on CLKINT  I_1 ||BaseDesign.srr(3493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3493||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=4,dsps=6 on compile point MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET ||BaseDesign.srr(3494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3494||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=1 on compile point MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s ||BaseDesign.srr(3495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3495||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=4 on compile point MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s ||BaseDesign.srr(3496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3496||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952,dsps=918 on top level netlist BaseDesign ||BaseDesign.srr(3497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3497||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock COREJTAGDEBUG_Z9|N_2_inferred_clock which controls 360 sequential elements including CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||BaseDesign.srr(3535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3535||corejtagdebug_uj_jtag.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v'/linenumber/215
Implementation;Synthesis||MF670||@N: Compile point name of library lib:work is being changed from MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_32768_0_0s_0s to MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32||BaseDesign.srr(3537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3537||null;null
Implementation;Synthesis||MF670||@N: Compile point name of library lib:work is being changed from MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_0s to MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c||BaseDesign.srr(3538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3538||null;null
Implementation;Synthesis||MF670||@N: Compile point name of library lib:work is being changed from MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET to MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0||BaseDesign.srr(3539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3539||null;null
Implementation;Synthesis||MF670||@N: Compile point name of library lib:work is being changed from MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG to MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1||BaseDesign.srr(3540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3540||null;null
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||BaseDesign.srr(3541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3541||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||BaseDesign.srr(3609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3609||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog) ||BaseDesign.srr(3690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3690||coreahblite_matrix4x16.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/23
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog) ||BaseDesign.srr(3691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3691||miv_rv32ima_l1_ahb_tldebug_module_debug.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v'/linenumber/64
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog) ||BaseDesign.srr(3692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3692||miv_rv32ima_l1_ahb_rocket_ecc.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/64
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog) ||BaseDesign.srr(3693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3693||miv_rv32ima_l1_ahb_rocket_tile_ecc.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v'/linenumber/64
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog) ||BaseDesign.srr(3694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3694||miv_rv32ima_l1_ahb_ecc.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ecc.v'/linenumber/49
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog) because ||BaseDesign.srr(3705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3705||miv_rv32ima_l1_ahb_tldebug_module_debug.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v'/linenumber/64
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_29.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3711||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_27.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3712||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_26.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3713||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3717||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3718||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3719||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3720||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3721||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3722||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[52] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3723||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO161||@W:Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3724||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3725||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_source (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3726||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||MO161||@W:Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3727||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3728||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[39] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3729||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[40] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3730||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[41] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3731||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3732||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[38] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3733||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3734||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||BaseDesign.srr(3735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3735||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3736||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3737||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3738||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3739||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3740||miv_rv32ima_l1_ahb_async_queue_source.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/280
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_15.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3741||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_14.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3742||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_13.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3743||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_12.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3744||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_11.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3745||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_10.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3746||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_9.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3747||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_8.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3748||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_7.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3749||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_6.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3750||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_5.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3751||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_4.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3752||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_3.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3753||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||MO160||@W:Register bit DMCONTROL.reg_2.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3754||miv_rv32ima_l1_ahb_async_reset_reg.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/72
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3763||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3764||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3765||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) because it does not drive other instances.||BaseDesign.srr(3766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3766||miv_rv32ima_l1_ahb_async_queue_source_2.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/280
Implementation;Synthesis||BN362||@N: Removing sequential instance dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_1(verilog)) because it does not drive other instances.||BaseDesign.srr(3767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3767||miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v'/linenumber/84
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.BaseDesign(verilog) because ||BaseDesign.srr(3813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3813||basedesign.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\BaseDesign\BaseDesign.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver DRV_TDO_t (in view: work.MIV_RV32IMA_L1_AHB_C0(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0(verilog)) has its enable tied to GND.||BaseDesign.srr(3819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3819||null;null
Implementation;Synthesis||MO111||@N: Tristate driver BUSY (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11(verilog)) on net BUSY (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11(verilog)) has its enable tied to GND.||BaseDesign.srr(3820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3820||coreahblsram_ahblsram.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/196
Implementation;Synthesis||MO111||@N: Tristate driver UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UTMS (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(3821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3821||corejtagdebug.v(32);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/32
Implementation;Synthesis||MO111||@N: Tristate driver UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UTRSTB (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(3822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3822||corejtagdebug.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/31
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(3823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3823||corejtagdebug.v(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/190
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(3824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3824||corejtagdebug.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/183
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(3825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3825||corejtagdebug.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/176
Implementation;Synthesis||MO111||@N: Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.||BaseDesign.srr(3826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3826||corejtagdebug.v(169);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/169
Implementation;Synthesis||BN132||@W:Removing sequential instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3873||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis||MO231||@N: Found counter in view:work.CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] ||BaseDesign.srr(3879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3879||clock_gen.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/283
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||BaseDesign.srr(3894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3894||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_RX.last_bit[2] because it is equivalent to instance CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3895||rx_async.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/261
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') genblk1\.un1_genblk1\.wrap_cond_2 (in view: work.PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z11(verilog))||BaseDesign.srr(3901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3901||coreahblsram_ahblsram.v(567);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/567
Implementation;Synthesis||BN132||@W:Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.last_nibble[0] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.haddr_incr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3902||coreahblsram_ahblsram.v(653);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/653
Implementation;Synthesis||BN132||@W:Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.last_nibble[5] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.HSIZE_d[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3903||coreahblsram_ahblsram.v(653);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/653
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s_BaseDesign(verilog) instance Count[31:0] ||BaseDesign.srr(3904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3904||coretimer.v(262);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/262
Implementation;Synthesis||MO231||@N: Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_19s_0s_BaseDesign(verilog) instance PreScale[9:0] ||BaseDesign.srr(3905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3905||coretimer.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/211
Implementation;Synthesis||BN132||@W:Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.last_nibble[6] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.haddr_incr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3909||coreahblsram_ahblsram.v(653);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/653
Implementation;Synthesis||BN132||@W:Removing instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_PenableScheduler.PENABLE because it is equivalent to instance COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3910||coreahbtoapb3_penablescheduler.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_penablescheduler.v'/linenumber/111
Implementation;Synthesis||BN132||@W:Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[9] (in view: work.BaseDesign(verilog)) because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[10] (in view: work.BaseDesign(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3922||coreahblsram_ahblsram.v(548);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/548
Implementation;Synthesis||BN132||@W:Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.wrap_cond[0] because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1.haddr_incr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3929||coreahblsram_ahblsram.v(548);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/548
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog) because ||BaseDesign.srr(3974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3974||miv_rv32ima_l1_ahb_rocket_ecc.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/64
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3980||miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v'/linenumber/69
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3981||miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v'/linenumber/69
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(3982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3982||miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v'/linenumber/69
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state_i[0].||BaseDesign.srr(3995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3995||null;null
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state[4] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3996||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||MO160||@W:Register bit MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state[3] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(3997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3997||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_1583 (in view: work.BaseDesign(verilog))||BaseDesign.srr(3998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3998||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1820);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1820
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_1527 (in view: work.BaseDesign(verilog))||BaseDesign.srr(3999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/3999||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1764);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1764
Implementation;Synthesis||MF179||@N: Found 26 by 26 bit equality operator ('==') MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.lrscAddrMatch (in view: work.BaseDesign(verilog))||BaseDesign.srr(4000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4000||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1755);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1755
Implementation;Synthesis||FX107||@W:RAM _T_1151_1[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(4001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4001||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||FX107||@W:RAM _T_1151[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||BaseDesign.srr(4002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4002||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||BaseDesign.srr(4003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4003||miv_rv32ima_l1_ahb_breakpoint_unit.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/211
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||BaseDesign.srr(4004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4004||miv_rv32ima_l1_ahb_breakpoint_unit.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/247
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||BaseDesign.srr(4005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4005||miv_rv32ima_l1_ahb_breakpoint_unit.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/258
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))||BaseDesign.srr(4006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4006||miv_rv32ima_l1_ahb_breakpoint_unit.v(201);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v'/linenumber/201
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance state_i[0].||BaseDesign.srr(4016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4016||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] ||BaseDesign.srr(4017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4017||miv_rv32ima_l1_ahb_mul_div.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/405
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[4] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4029||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[5] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4030||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[6] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4031||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[7] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4032||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[8] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4033||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache._T_3010[9] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4034||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||FF150||@N: Multiplier div._T_122[48:0] implemented with multiple MACC_PA blocks using cascade/shift feature.||BaseDesign.srr(4035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4035||miv_rv32ima_l1_ahb_mul_div.v(289);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/289
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.release_state[2] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4036||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[26] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4040||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4041||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4042||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4043||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[30] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4044||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[11] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4045||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[12] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4046||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[13] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4047||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[14] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4048||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[15] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4049||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[16] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4050||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[17] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4051||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[18] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4052||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[19] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4053||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[20] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4054||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[21] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4055||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[22] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4056||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[23] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4057||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[24] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4058||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[25] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4059||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[4] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4060||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[5] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4061||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[6] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4062||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[7] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4063||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[8] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4064||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[9] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4065||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN362||@N: Removing sequential instance wb_reg_cause[10] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4066||miv_rv32ima_l1_ahb_rocket_ecc.v(2843);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_ecc.v'/linenumber/2843
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[19] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4076||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[18] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4077||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[17] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4078||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[16] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4079||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[15] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4080||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[14] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4081||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[13] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4082||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[12] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4083||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[11] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4084||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[10] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4085||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4086||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[8] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4087||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[7] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4088||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[6] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4089||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4090||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[30] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4091||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[29] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4092||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[28] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4093||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[27] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4094||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[26] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4095||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[25] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4096||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[24] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4097||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[23] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4098||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[22] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4099||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[21] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4100||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[20] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.genblk1.core.csr.reg_mcause[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4101||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||BN362||@N: Removing sequential instance csr.reg_mcause[4] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c_0(verilog)) because it does not drive other instances.||BaseDesign.srr(4102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4102||miv_rv32ima_l1_ahb_csrfile_ecc.v(1570);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile_ecc.v'/linenumber/1570
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog) because ||BaseDesign.srr(4127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4127||miv_rv32ima_l1_ahb_ecc.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ecc.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) has its enable tied to GND.||BaseDesign.srr(4133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4133||miv_rv32ima_l1_ahb_ecc.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ecc.v'/linenumber/103
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[15] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4190||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[12] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4191||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4192||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4193||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[7] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4194||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[3] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4195||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[0] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4196||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[15] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4197||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[12] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4198||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4199||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4200||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[7] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4201||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[4] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4202||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[3] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4203||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4204||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[1] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4205||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4206||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[5] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4207||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[27] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4208||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[26] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4209||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[25] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4210||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[24] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4211||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[23] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4212||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[22] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4213||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[21] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4214||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[20] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4215||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[19] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4216||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[18] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4217||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[17] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4218||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4219||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4220||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4221||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4222||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.masterstage_0.regHADDR[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4223||coreahblite_masterstage.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/167
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[30] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4224||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[29] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4225||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[28] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4226||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[27] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4227||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[26] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4228||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[25] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4229||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[24] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4230||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[23] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4231||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[22] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4232||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[21] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4233||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[20] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4234||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[19] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4235||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[18] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4236||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[17] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4237||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4238||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4239||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4240||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4241||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.haddrReg[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4242||coreahbtoapb3_apbaddrdata.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[30] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4243||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[29] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4244||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[28] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4245||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[27] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4246||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[26] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4247||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[25] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4248||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[24] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4249||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[23] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4250||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[22] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4251||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[21] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4252||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[20] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4253||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[19] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4254||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[18] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4255||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[17] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4256||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[16] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4257||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[11] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4258||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[10] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4259||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[9] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4260||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO160||@W:Register bit COREAHBTOAPB3_C0_0.COREAHBTOAPB3_C0_0.U_ApbAddrData.nextHaddrReg[8] (in view view:work.BaseDesign(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4261||coreahbtoapb3_apbaddrdata.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v'/linenumber/97
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTile.SystemBus_TLFIFOFixer._T_292[9:0] ||BaseDesign.srr(4262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4262||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTile.SystemBus_TLFIFOFixer._T_320[9:0] ||BaseDesign.srr(4263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4263||miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v'/linenumber/329
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param[15:0] is 2 words by 16 bits.||BaseDesign.srr(4264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4264||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[0].||BaseDesign.srr(4265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4265||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[1].||BaseDesign.srr(4266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4266||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[2].||BaseDesign.srr(4267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4267||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[3].||BaseDesign.srr(4268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4268||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[4].||BaseDesign.srr(4269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4269||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[5].||BaseDesign.srr(4270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4270||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[6].||BaseDesign.srr(4271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4271||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[7].||BaseDesign.srr(4272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4272||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[8].||BaseDesign.srr(4273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4273||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[9].||BaseDesign.srr(4274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4274||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[10].||BaseDesign.srr(4275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4275||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[11].||BaseDesign.srr(4276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4276||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[12].||BaseDesign.srr(4277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4277||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[13].||BaseDesign.srr(4278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4278||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[14].||BaseDesign.srr(4279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4279||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram0_[15].||BaseDesign.srr(4280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4280||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[0].||BaseDesign.srr(4281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4281||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[1].||BaseDesign.srr(4282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4282||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[2].||BaseDesign.srr(4283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4283||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[3].||BaseDesign.srr(4284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4284||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[4].||BaseDesign.srr(4285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4285||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[5].||BaseDesign.srr(4286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4286||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[6].||BaseDesign.srr(4287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4287||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[7].||BaseDesign.srr(4288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4288||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[8].||BaseDesign.srr(4289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4289||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[9].||BaseDesign.srr(4290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4290||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[10].||BaseDesign.srr(4291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4291||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[11].||BaseDesign.srr(4292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4292||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[12].||BaseDesign.srr(4293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4293||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[13].||BaseDesign.srr(4294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4294||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[14].||BaseDesign.srr(4295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4295||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_param_ram1_[15].||BaseDesign.srr(4296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4296||null;null
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode[8:0] is 2 words by 9 bits.||BaseDesign.srr(4297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4297||miv_rv32ima_l1_ahb_queue_4.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/198
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[0].||BaseDesign.srr(4298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4298||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[1].||BaseDesign.srr(4299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4299||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[2].||BaseDesign.srr(4300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4300||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[3].||BaseDesign.srr(4301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4301||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[4].||BaseDesign.srr(4302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4302||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[5].||BaseDesign.srr(4303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4303||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[6].||BaseDesign.srr(4304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4304||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[7].||BaseDesign.srr(4305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4305||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram0_[8].||BaseDesign.srr(4306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4306||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[0].||BaseDesign.srr(4307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4307||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[1].||BaseDesign.srr(4308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4308||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[2].||BaseDesign.srr(4309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4309||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[3].||BaseDesign.srr(4310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4310||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[4].||BaseDesign.srr(4311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4311||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[5].||BaseDesign.srr(4312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4312||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[6].||BaseDesign.srr(4313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4313||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[7].||BaseDesign.srr(4314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4314||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode_ram1_[8].||BaseDesign.srr(4315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4315||null;null
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode[21:0] is 2 words by 22 bits.||BaseDesign.srr(4316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4316||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[0].||BaseDesign.srr(4317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4317||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[1].||BaseDesign.srr(4318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4318||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[2].||BaseDesign.srr(4319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4319||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[3].||BaseDesign.srr(4320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4320||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[4].||BaseDesign.srr(4321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4321||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[5].||BaseDesign.srr(4322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4322||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[6].||BaseDesign.srr(4323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4323||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[7].||BaseDesign.srr(4324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4324||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[8].||BaseDesign.srr(4325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4325||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[9].||BaseDesign.srr(4326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4326||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[10].||BaseDesign.srr(4327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4327||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[11].||BaseDesign.srr(4328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4328||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[12].||BaseDesign.srr(4329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4329||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[13].||BaseDesign.srr(4330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4330||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[14].||BaseDesign.srr(4331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4331||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[15].||BaseDesign.srr(4332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4332||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[16].||BaseDesign.srr(4333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4333||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[17].||BaseDesign.srr(4334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4334||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[18].||BaseDesign.srr(4335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4335||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[19].||BaseDesign.srr(4336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4336||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[20].||BaseDesign.srr(4337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4337||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram0_[21].||BaseDesign.srr(4338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4338||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[0].||BaseDesign.srr(4339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4339||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[1].||BaseDesign.srr(4340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4340||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[2].||BaseDesign.srr(4341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4341||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[3].||BaseDesign.srr(4342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4342||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[4].||BaseDesign.srr(4343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4343||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[5].||BaseDesign.srr(4344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4344||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[6].||BaseDesign.srr(4345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4345||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[7].||BaseDesign.srr(4346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4346||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[8].||BaseDesign.srr(4347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4347||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[9].||BaseDesign.srr(4348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4348||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[10].||BaseDesign.srr(4349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4349||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[11].||BaseDesign.srr(4350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4350||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[12].||BaseDesign.srr(4351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4351||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[13].||BaseDesign.srr(4352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4352||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[14].||BaseDesign.srr(4353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4353||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[15].||BaseDesign.srr(4354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4354||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[16].||BaseDesign.srr(4355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4355||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[17].||BaseDesign.srr(4356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4356||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[18].||BaseDesign.srr(4357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4357||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[19].||BaseDesign.srr(4358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4358||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[20].||BaseDesign.srr(4359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4359||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_2.ram_opcode_ram1_[21].||BaseDesign.srr(4360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4360||null;null
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_opcode[38:0] is 2 words by 39 bits.||BaseDesign.srr(4361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4361||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[0].||BaseDesign.srr(4362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4362||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[1].||BaseDesign.srr(4363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4363||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[2].||BaseDesign.srr(4364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4364||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[3].||BaseDesign.srr(4365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4365||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[4].||BaseDesign.srr(4366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4366||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_slave_TLBuffer.Queue_3.ram_opcode_ram0_[5].||BaseDesign.srr(4367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4367||null;null
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[38:0] is 2 words by 39 bits.||BaseDesign.srr(4370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4370||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param[9:0] is 2 words by 10 bits.||BaseDesign.srr(4371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4371||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_error is 2 words by 1 bits.||BaseDesign.srr(4372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4372||miv_rv32ima_l1_ahb_queue_5.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/264
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_error is 2 words by 1 bits.||BaseDesign.srr(4373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4373||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(4374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4374||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(4375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4375||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] is 2 words by 31 bits.||BaseDesign.srr(4376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4376||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[4:0] is 2 words by 5 bits.||BaseDesign.srr(4377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4377||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] is 2 words by 2 bits.||BaseDesign.srr(4378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4378||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[38:0] is 2 words by 39 bits.||BaseDesign.srr(4379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4379||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[38:0] is 2 words by 39 bits.||BaseDesign.srr(4380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4380||miv_rv32ima_l1_ahb_queue_1.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(4381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4381||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] ||BaseDesign.srr(4382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4382||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/563
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[38:0] is 2 words by 39 bits.||BaseDesign.srr(4388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4388||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter.MIV_RV32IMA_L1_AHB_QUEUE.ram_error is 2 words by 1 bits.||BaseDesign.srr(4389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4389||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[38:0] is 2 words by 39 bits.||BaseDesign.srr(4390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4390||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_error is 2 words by 1 bits.||BaseDesign.srr(4391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4391||miv_rv32ima_l1_ahb_queue_16.v(306);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/306
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_136[9:0] ||BaseDesign.srr(4392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4392||miv_rv32ima_l1_ahb_tlerror_error.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/401
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_191[9:0] ||BaseDesign.srr(4393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4393||miv_rv32ima_l1_ahb_tlerror_error.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/401
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_232_0_bits_address[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.||BaseDesign.srr(4397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4397||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_232_0_bits_address[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.||BaseDesign.srr(4398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4398||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_232_0_bits_address[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.||BaseDesign.srr(4399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4399||miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v'/linenumber/1196
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER.saved_opcode[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.||BaseDesign.srr(4400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4400||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_opcode[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.||BaseDesign.srr(4401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4401||miv_rv32ima_l1_ahb_repeater.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_opcode[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) because it does not drive other instances.||BaseDesign.srr(4402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4402||miv_rv32ima_l1_ahb_repeater_2.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/176
Implementation;Synthesis||BN362||@N: Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.||BaseDesign.srr(4411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4411||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.||BaseDesign.srr(4412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4412||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.||BaseDesign.srr(4413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4413||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.||BaseDesign.srr(4414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4414||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.||BaseDesign.srr(4415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4415||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.||BaseDesign.srr(4416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4416||miv_rv32ima_l1_ahb_queue.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance ChiselTop0.error._T_387_0 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.||BaseDesign.srr(4417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4417||miv_rv32ima_l1_ahb_tlerror_error.v(401);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v'/linenumber/401
Implementation;Synthesis||BN362||@N: Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param_ram1_[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.||BaseDesign.srr(4418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4418||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param_ram0_[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.||BaseDesign.srr(4419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4419||null;null
Implementation;Synthesis||BN132||@W:Removing instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[9] (in view: work.BaseDesign(verilog)) because it is equivalent to instance PF_SRAM_AHB_C0_0.COREAHBLSRAM_PF_0.genblk1\.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram.genblk1\.wrap_cond[10] (in view: work.BaseDesign(verilog)). To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4423||coreahblsram_ahblsram.v(548);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v'/linenumber/548
Implementation;Synthesis||BN362||@N: Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.||BaseDesign.srr(4433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4433||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||BN362||@N: Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.||BaseDesign.srr(4434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4434||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||BN362||@N: Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.||BaseDesign.srr(4435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4435||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||BN362||@N: Removing sequential instance ChiselTop0.plic.MIV_RV32IMA_L1_AHB_QUEUE.ram_extra\[0\][6] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.||BaseDesign.srr(4436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4436||miv_rv32ima_l1_ahb_queue_10.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/210
Implementation;Synthesis||BN362||@N: Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1232 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.||BaseDesign.srr(4437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4437||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||BN362||@N: Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1008 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.||BaseDesign.srr(4438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4438||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||BN362||@N: Removing sequential instance ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_784 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32(verilog)) because it does not drive other instances.||BaseDesign.srr(4439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4439||miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v'/linenumber/1090
Implementation;Synthesis||MF106||@N: Mapping Compile point view:COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog) because ||BaseDesign.srr(4480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4480||coreahblite_matrix4x16.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/23
Implementation;Synthesis||BN114||@W:Removing instance CP_fanout_cell_COREAHBLITE_LIB_COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s_verilog_0_inst (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4486||null;null
Implementation;Synthesis||BN114||@W:Removing instance CP_fanout_cell_COREAHBLITE_LIB_COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s_verilog_0_0_inst (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4487||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[17] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4491||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[18] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4492||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[19] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4493||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[20] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4494||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[21] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4495||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[22] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4496||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[23] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4497||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[24] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4498||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[25] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4499||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[26] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4500||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.converter._T_167_addr[27] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4501||miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v'/linenumber/538
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[8] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4502||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[9] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4503||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[10] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4504||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[11] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4505||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[16] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4506||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[17] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4507||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[18] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4508||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[19] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4509||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[20] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4510||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[21] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4511||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[22] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4512||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[23] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4513||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[24] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4514||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[25] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4515||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[26] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4516||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb._T_167_addr[27] (in view: work.BaseDesign(verilog)) because it does not drive other instances.||BaseDesign.srr(4517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4517||miv_rv32ima_l1_ahb_tlto_ahb.v(537);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v'/linenumber/537
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(4518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4518||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(4519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4519||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||BaseDesign.srr(4520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4520||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4539||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4540||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4541||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4560||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4561||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[0] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z4_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||BaseDesign.srr(4562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4562||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_8.masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4566||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_8.masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4567||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4576||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4577||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4578||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[11] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4579||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4580||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[3] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4581||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4582||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4583||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4584||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4585||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4586||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4587||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[2] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4588||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_7.slave_arbiter.arbRegSMCurrentState[11] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4589||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_7.slave_arbiter.arbRegSMCurrentState[10] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4590||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_8.slave_arbiter.arbRegSMCurrentState[2] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4591||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_8.masterDataInProg[0] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4592||coreahblite_slavestage.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavestage.v'/linenumber/84
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4596||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN132||@W:Removing instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance CoreAHBL_C0_0.CoreAHBL_C0_0.matrix4x16.slavestage_8.slave_arbiter.arbRegSMCurrentState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4597||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_7.slave_arbiter.arbRegSMCurrentState[5] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4598||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||BN362||@N: Removing sequential instance slavestage_8.slave_arbiter.arbRegSMCurrentState[1] (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s(verilog)) because it does not drive other instances.||BaseDesign.srr(4599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4599||coreahblite_slavearbiter.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_slavearbiter.v'/linenumber/449
Implementation;Synthesis||MF106||@N: Mapping Compile point view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog) because ||BaseDesign.srr(4633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4633||miv_rv32ima_l1_ahb_rocket_tile_ecc.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_tile_ecc.v'/linenumber/64
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4639||miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v'/linenumber/69
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4640||miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v'/linenumber/69
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RADDR_reg[10:9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RADDR_reg[10:9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4641||miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ram_2048x32_ecc_g5.v'/linenumber/69
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[14:0] is 2 words by 15 bits.||BaseDesign.srr(4645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4645||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[0].||BaseDesign.srr(4646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4646||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[1].||BaseDesign.srr(4647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4647||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[2].||BaseDesign.srr(4648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4648||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[3].||BaseDesign.srr(4649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4649||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[4].||BaseDesign.srr(4650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4650||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[5].||BaseDesign.srr(4651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4651||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[6].||BaseDesign.srr(4652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4652||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[7].||BaseDesign.srr(4653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4653||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[8].||BaseDesign.srr(4654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4654||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[9].||BaseDesign.srr(4655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4655||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[10].||BaseDesign.srr(4656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4656||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11].||BaseDesign.srr(4657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4657||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[12].||BaseDesign.srr(4658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4658||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[13].||BaseDesign.srr(4659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4659||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[14].||BaseDesign.srr(4660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4660||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[0].||BaseDesign.srr(4661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4661||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[1].||BaseDesign.srr(4662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4662||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[2].||BaseDesign.srr(4663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4663||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[3].||BaseDesign.srr(4664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4664||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[4].||BaseDesign.srr(4665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4665||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[5].||BaseDesign.srr(4666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4666||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[6].||BaseDesign.srr(4667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4667||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[7].||BaseDesign.srr(4668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4668||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[8].||BaseDesign.srr(4669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4669||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[9].||BaseDesign.srr(4670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4670||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[10].||BaseDesign.srr(4671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4671||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11].||BaseDesign.srr(4672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4672||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[12].||BaseDesign.srr(4673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4673||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[13].||BaseDesign.srr(4674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4674||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[14].||BaseDesign.srr(4675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4675||null;null
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode[29:0] is 2 words by 30 bits.||BaseDesign.srr(4676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4676||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[0].||BaseDesign.srr(4677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4677||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[1].||BaseDesign.srr(4678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4678||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[2].||BaseDesign.srr(4679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4679||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[3].||BaseDesign.srr(4680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4680||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[4].||BaseDesign.srr(4681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4681||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[5].||BaseDesign.srr(4682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4682||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[6].||BaseDesign.srr(4683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4683||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[7].||BaseDesign.srr(4684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4684||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[8].||BaseDesign.srr(4685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4685||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[9].||BaseDesign.srr(4686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4686||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[10].||BaseDesign.srr(4687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4687||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[11].||BaseDesign.srr(4688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4688||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[12].||BaseDesign.srr(4689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4689||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[13].||BaseDesign.srr(4690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4690||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[14].||BaseDesign.srr(4691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4691||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[15].||BaseDesign.srr(4692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4692||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[16].||BaseDesign.srr(4693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4693||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[17].||BaseDesign.srr(4694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4694||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[18].||BaseDesign.srr(4695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4695||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[19].||BaseDesign.srr(4696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4696||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[20].||BaseDesign.srr(4697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4697||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[21].||BaseDesign.srr(4698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4698||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[22].||BaseDesign.srr(4699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4699||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[23].||BaseDesign.srr(4700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4700||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[24].||BaseDesign.srr(4701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4701||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[25].||BaseDesign.srr(4702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4702||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[26].||BaseDesign.srr(4703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4703||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[27].||BaseDesign.srr(4704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4704||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[28].||BaseDesign.srr(4705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4705||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[29].||BaseDesign.srr(4706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4706||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[0].||BaseDesign.srr(4707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4707||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[1].||BaseDesign.srr(4708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4708||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[2].||BaseDesign.srr(4709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4709||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[3].||BaseDesign.srr(4710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4710||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[4].||BaseDesign.srr(4711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4711||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[5].||BaseDesign.srr(4712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4712||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[6].||BaseDesign.srr(4713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4713||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[7].||BaseDesign.srr(4714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4714||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[8].||BaseDesign.srr(4715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4715||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[9].||BaseDesign.srr(4716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4716||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[10].||BaseDesign.srr(4717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4717||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[11].||BaseDesign.srr(4718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4718||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[12].||BaseDesign.srr(4719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4719||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[13].||BaseDesign.srr(4720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4720||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[14].||BaseDesign.srr(4721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4721||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[15].||BaseDesign.srr(4722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4722||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[16].||BaseDesign.srr(4723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4723||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[17].||BaseDesign.srr(4724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4724||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[18].||BaseDesign.srr(4725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4725||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[19].||BaseDesign.srr(4726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4726||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[20].||BaseDesign.srr(4727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4727||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[21].||BaseDesign.srr(4728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4728||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[22].||BaseDesign.srr(4729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4729||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[23].||BaseDesign.srr(4730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4730||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[24].||BaseDesign.srr(4731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4731||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[25].||BaseDesign.srr(4732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4732||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[26].||BaseDesign.srr(4733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4733||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[27].||BaseDesign.srr(4734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4734||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[28].||BaseDesign.srr(4735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4735||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[29].||BaseDesign.srr(4736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4736||null;null
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[8:0] is 2 words by 9 bits.||BaseDesign.srr(4737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4737||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[0].||BaseDesign.srr(4738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4738||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[1].||BaseDesign.srr(4739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4739||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[2].||BaseDesign.srr(4740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4740||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[3].||BaseDesign.srr(4741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4741||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[4].||BaseDesign.srr(4742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4742||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[5].||BaseDesign.srr(4743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4743||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[6].||BaseDesign.srr(4744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4744||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[7].||BaseDesign.srr(4745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4745||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[8].||BaseDesign.srr(4746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4746||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[0].||BaseDesign.srr(4747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4747||null;null
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(4750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4750||miv_rv32ima_l1_ahb_queue_14.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/242
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(4751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4751||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error is 2 words by 1 bits.||BaseDesign.srr(4752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4752||miv_rv32ima_l1_ahb_queue_6.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] is 2 words by 32 bits.||BaseDesign.srr(4753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4753||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MF135||@N: RAM MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] is 2 words by 32 bits.||BaseDesign.srr(4754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4754||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4755||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4756||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4757||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode.SystemBus_TLBuffer.Queue_3.ram_opcode_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4758||miv_rv32ima_l1_ahb_queue_11.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog) instance flushCounter[6:0] ||BaseDesign.srr(4768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4768||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||MO231||@N: Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog) instance lrscCount[4:0] ||BaseDesign.srr(4769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4769||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))||BaseDesign.srr(4770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4770||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1764);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1764
Implementation;Synthesis||MF179||@N: Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))||BaseDesign.srr(4771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4771||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1820);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1820
Implementation;Synthesis||MF179||@N: Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))||BaseDesign.srr(4772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4772||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1755);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1755
Implementation;Synthesis||MF179||@N: Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE_0s(verilog))||BaseDesign.srr(4773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4773||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(1929);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/1929
Implementation;Synthesis||MF179||@N: Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE_0s(verilog))||BaseDesign.srr(4774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4774||miv_rv32ima_l1_ahb_icache_icache_ecc.v(329);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/329
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.flag_check because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.flag_check. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4787||miv_rv32ima_l1_ahb_data_arrays_0_0_ext_ecc.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext_ecc.v'/linenumber/100
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.s1_valid because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.flag_check. To keep the instance, apply constraint syn_preserve=1 on the instance.||BaseDesign.srr(4788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4788||miv_rv32ima_l1_ahb_icache_icache_ecc.v(487);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache_ecc.v'/linenumber/487
Implementation;Synthesis||BN362||@N: Removing sequential instance dcache.release_state[2] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4812||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance dcache.release_state[3] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4813||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance dcache.release_state[4] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4814||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BN362||@N: Removing sequential instance dcache.release_state[6] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32c(verilog)) because it does not drive other instances.||BaseDesign.srr(4815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4815||miv_rv32ima_l1_ahb_dcache_dcache_ecc.v(2954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache_ecc.v'/linenumber/2954
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||BaseDesign.srr(4918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4918||synthesis.fdc(15);liberoaction://cross_probe/hdl/file/'<project>\designer\basedesign\synthesis.fdc'/linenumber/15
Implementation;Synthesis||BW150||@W:Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||BaseDesign.srr(4919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4919||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||BaseDesign.srr(4920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4920||null;null
Implementation;Synthesis||MT615||@N: Found clock TCK with period 166.67ns ||BaseDesign.srr(4931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4931||null;null
Implementation;Synthesis||MT615||@N: Found clock SYS_CLK with period 20.00ns ||BaseDesign.srr(4932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4932||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREJTAGDEBUG_Z9|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CoreJTAGDebug_TRST_C0_0.CoreJTAGDebug_TRST_C0_0.N_2.||BaseDesign.srr(4933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\BaseDesign.srr'/linenumber/4933||null;null
Implementation;Place and Route;RootName:
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 11 Info(s)||BaseDesign_layout_log.log;liberoaction://open_report/file/BaseDesign_layout_log.log||(null);(null)
