// Seed: 3468645157
module module_0 (
    input  tri1  id_0,
    input  wand  id_1,
    output uwire id_2,
    input  wor   id_3,
    input  tri0  id_4
);
  assign id_2 = -1;
  assign module_1.id_0 = 0;
  assign id_2 = 1;
  wire [1 'b0 : -1] id_6;
  logic id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1,
    inout  tri0 id_2,
    input  tri0 id_3,
    input  wire id_4,
    output tri0 id_5,
    output wire id_6
);
  assign id_2 = -1'h0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_6,
      id_2,
      id_3
  );
endmodule
