GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_uart_test\src\uart\ip_uart.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_uart_test\src\tangprimer20k_step2.v'
Compiling module 'tangprimer20k_step2'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_uart_test\src\tangprimer20k_step2.v":24)
Compiling module 'ip_uart(clk_freq=27000000)'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_uart_test\src\uart\ip_uart.v":27)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_uart_test\src\uart\ip_uart.v":68)
NOTE  (EX0101) : Current top module is "tangprimer20k_step2"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_uart_test\impl\gwsynthesis\tangprimer20k_step2.vg" completed
[100%] Generate report file "D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_uart_test\impl\gwsynthesis\tangprimer20k_step2_syn.rpt.html" completed
GowinSynthesis finish
