+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_1 |                                                                     design_1_i/adc_0/inst/clock_reg_reg/D|
|               clk_fpga_0 |               clk_fpga_1 |                                                                    design_1_i/adc_0/inst/counter_reg[8]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                                    design_1_i/adc_0/inst/counter_reg[3]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                                    design_1_i/adc_0/inst/counter_reg[5]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                                    design_1_i/adc_0/inst/counter_reg[0]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                                    design_1_i/adc_0/inst/counter_reg[1]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                                    design_1_i/adc_0/inst/counter_reg[9]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                                    design_1_i/adc_0/inst/counter_reg[2]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                                    design_1_i/adc_0/inst/counter_reg[4]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                                    design_1_i/adc_0/inst/counter_reg[6]/R|
|               clk_fpga_0 |               clk_fpga_1 |                                                                    design_1_i/adc_0/inst/counter_reg[7]/R|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
