$date
	Sat Oct 22 20:31:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#940602
b10100 &
b10100 %
1$
b10100 !
1"
#940603
0"
#940606
b1010 &
b1010 %
#940610
b101 &
b101 %
#940614
b10000 &
b10000 %
#940618
b1000 &
b1000 %
#940622
b100 &
b100 %
#940626
b10 &
b10 %
#940630
b1 &
1#
b1 %
#940634
b0 &
b0 %
0#
0$
#1940457
b110 !
1"
#1940458
b110 &
b110 %
1$
#1940459
0"
#1940462
b11 &
b11 %
#1940466
b1010 &
b1010 %
#1940470
b101 &
b101 %
#1940474
b10000 &
b10000 %
#1940478
b1000 &
b1000 %
#1940482
b100 &
b100 %
#1940486
b10 &
b10 %
#1940490
b1 &
b1 %
1#
#1940494
b0 &
0#
b0 %
0$
#2968817
b10000 !
1"
#2968818
b10000 &
b10000 %
1$
#2968819
0"
#2968822
b1000 &
b1000 %
#2968826
b100 &
b100 %
#2968830
b10 &
b10 %
#2968834
b1 &
b1 %
1#
#2968838
b0 &
0#
b0 %
0$
#4500012
