# ğŸ‘‹ Hi, I'm Jay Dubal  

ğŸš€ Building efficient and reliable digital systems through hardware design and FPGA prototyping.  
ğŸ“ **M.Tech (VLSI Design)** @ National Institute of Technology Karnataka (NITK)  
ğŸ“ **B.Tech (Electronics & Communication Engineering)** @ SVNIT, Surat  
ğŸ’¡ Passionate about **Digital Design, FPGA Implementation, and VLSI System Architecture**  
ğŸ”§ Skilled in **Verilog, SystemVerilog, Cadence Virtuoso, Vivado, and NGSPICE**

---

## ğŸ”¬ Projects
- ğŸ§© **5-Stage Pipelined MIPS Processor** â€” Implemented in SystemVerilog with hazard detection & forwarding units.  
- âš™ï¸ **8Ã—8 Wallace Tree Multiplier** â€” Structural HDL design and FPGA implementation using Vivado.  
- âš¡ **8-bit Manchester Carry Chain Adder** â€” Full-custom adder layout and simulation using Cadence Virtuoso.  

---

## ğŸ§° Technical Skills
**Languages:** Verilog, SystemVerilog, Embedded C, C/C++, Python  
**EDA Tools:** Cadence Virtuoso, Vivado, Quartus, NGSPICE, Keil, Proteus  
**Hardware Platforms:** Basys-3 FPGA, DE10-SoC, DE1-SoC  
**Concepts:** Digital Design, Analog Electronics, CMOS Circuits, Timing Analysis, VLSI Fabrication

---

## ğŸŒ± Currently Exploring
- RISC-V Architecture and Custom ISA Design
- Physical Design Flow (Placement & Routing fundamentals)    

---

## ğŸ“« Connect with Me  

[![LinkedIn](https://img.shields.io/badge/LinkedIn-Jay%20Dubal-blue?style=for-the-badge&logo=linkedin)](https://www.linkedin.com/in/jay-dubal-62a1b2251)  
[![GitHub](https://img.shields.io/badge/GitHub-Jaydubal31-black?style=for-the-badge&logo=github)](https://github.com/Jaydubal31)  
