/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  reg [9:0] _04_;
  reg [11:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire [14:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [30:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_1z ? celloutsig_0_4z : in_data[5];
  assign celloutsig_0_9z = in_data[37] ? in_data[39] : celloutsig_0_1z;
  assign celloutsig_0_4z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_15z = ~(celloutsig_0_1z & celloutsig_0_10z);
  assign celloutsig_0_0z = !(in_data[54] ? in_data[88] : in_data[12]);
  assign celloutsig_1_0z = !(in_data[116] ? in_data[184] : in_data[126]);
  assign celloutsig_0_1z = !(in_data[55] ? in_data[62] : in_data[90]);
  assign celloutsig_0_39z = ~(celloutsig_0_3z | celloutsig_0_16z[7]);
  assign celloutsig_0_3z = ~((_01_ | _02_) & (in_data[60] | _02_));
  assign celloutsig_1_7z = celloutsig_1_4z | ~(celloutsig_1_6z);
  assign celloutsig_1_5z = in_data[185] ^ celloutsig_1_4z;
  assign celloutsig_0_7z = celloutsig_0_5z ^ celloutsig_0_3z;
  assign celloutsig_0_26z = celloutsig_0_0z ^ celloutsig_0_7z;
  reg [2:0] _19_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _19_ <= 3'h0;
    else _19_ <= { celloutsig_1_17z[2], celloutsig_1_0z, celloutsig_1_0z };
  assign out_data[130:128] = _19_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 10'h000;
    else _04_ <= in_data[56:47];
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 12'h000;
    else _05_ <= { in_data[72:62], celloutsig_0_1z };
  reg [11:0] _22_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 12'h000;
    else _22_ <= { in_data[58:48], celloutsig_0_1z };
  assign { _03_[11:8], _01_, _02_, _03_[5:3], _00_, _03_[1:0] } = _22_;
  assign celloutsig_0_11z = in_data[69:64] / { 1'h1, celloutsig_0_8z[1:0], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_25z = { in_data[83:76], celloutsig_0_15z } > { celloutsig_0_19z[7:3], celloutsig_0_8z };
  assign celloutsig_1_4z = { in_data[181], celloutsig_1_3z, celloutsig_1_1z } <= { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_38z = { celloutsig_0_28z[7:4], celloutsig_0_26z, celloutsig_0_30z, celloutsig_0_4z, _04_ } || { _05_[8:4], celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_22z };
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z } || { in_data[189:183], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_18z = { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_5z } || _05_[9:6];
  assign celloutsig_0_48z = { celloutsig_0_11z[1], celloutsig_0_14z } < { celloutsig_0_19z[6:2], celloutsig_0_38z };
  assign celloutsig_0_20z = celloutsig_0_14z[2:0] < { celloutsig_0_16z[5:4], celloutsig_0_3z };
  assign celloutsig_0_19z = { celloutsig_0_16z[10:8], celloutsig_0_14z } % { 1'h1, celloutsig_0_16z[9:6], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_1_10z = { celloutsig_1_9z[4:3], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z } !== { celloutsig_1_9z[26:23], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_15z = in_data[187:185] !== { celloutsig_1_9z[5:4], celloutsig_1_3z };
  assign celloutsig_0_12z = celloutsig_0_6z[7:5] !== { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[125:121] };
  assign celloutsig_1_6z = ~^ { in_data[126:118], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_2z = ^ { in_data[118:115], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = ^ { in_data[139:132], celloutsig_1_1z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z } << { _03_[9:8], _01_, _02_, _03_[5], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_8z = { in_data[66:64], celloutsig_0_3z } << { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_9z } >>> { celloutsig_0_19z[7:1], celloutsig_0_9z };
  assign celloutsig_0_30z = { in_data[33:31], celloutsig_0_5z } >>> celloutsig_0_28z[7:4];
  assign celloutsig_1_9z = { in_data[154:140], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z } >>> { in_data[159:139], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_5z } >>> out_data[130:128];
  assign celloutsig_0_16z = { _03_[9:8], _01_, _02_, _03_[5:3], _00_, _03_[1:0], celloutsig_0_7z } >>> { celloutsig_0_4z, _04_ };
  assign celloutsig_0_49z = { celloutsig_0_28z[7:3], celloutsig_0_21z } - { celloutsig_0_6z[2:1], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_48z, celloutsig_0_39z };
  assign celloutsig_1_17z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_7z } - { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_14z = { in_data[42:39], celloutsig_0_10z } - { celloutsig_0_6z[5:4], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_11z[4:3], celloutsig_0_19z } - { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_22z = in_data[40:38] - { celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_10z = ~((celloutsig_0_3z & celloutsig_0_9z) | (celloutsig_0_6z[3] & celloutsig_0_7z));
  assign { _03_[7:6], _03_[2] } = { _01_, _02_, _00_ };
  assign { out_data[98:96], out_data[32], out_data[14:0] } = { celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
