--------------------------------------------------------------------------------
Release 11.1 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

/usr/local32/xilinx/ise11i01/ISE/bin/lin64/unwrapped/trce -v 25 leon3mp.ncd
leon3mp.pcf

Design file:              leon3mp.ncd
Physical constraint file: leon3mp.pcf
Device,package,speed:     xc4vlx25,ff668,-10 (PRODUCTION 1.69 2009-03-03, STEPPING level 1)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_clkm_egtx_clk_path" TIG; 
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_egtx_clk_clkm_path" TIG; 
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.334ns.
--------------------------------------------------------------------------------
Slack:                  8.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[2] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[1] (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.566ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.630 - 0.650)
  Source Clock:         lclk rising at 0.000ns
  Destination Clock:    lclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[2] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y87.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[2]
    SLICE_X32Y70.BY      net (fanout=1)        0.946   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(2)
    SLICE_X32Y70.CLK     Tdick                 0.280   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[1]
    -------------------------------------------------  ---------------------------
    Total                                      1.566ns (0.620ns logic, 0.946ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  8.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[1] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_0[0] (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         lclk rising at 0.000ns
  Destination Clock:    lclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[1] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_0[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y70.YQ      Tcko                  0.360   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[1]
    SLICE_X30Y55.BY      net (fanout=1)        0.768   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(1)
    SLICE_X30Y55.CLK     Tdick                 0.280   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_0[0]
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (0.640ns logic, 0.768ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  8.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[3] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[2] (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         lclk rising at 0.000ns
  Destination Clock:    lclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[3] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y87.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[3]
    SLICE_X39Y87.BY      net (fanout=1)        0.704   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(3)
    SLICE_X39Y87.CLK     Tdick                 0.292   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[2]
    -------------------------------------------------  ---------------------------
    Total                                      1.336ns (0.632ns logic, 0.704ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.239ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: clkgen1/xc2v.v/dll0/DCM_ADV/CLKFX
  Logical resource: clkgen1/xc2v.v/dll0/DCM_ADV/CLKFX
  Location pin: DCM_ADV_X0Y6.CLKFX
  Clock network: clkgen1/xc2v.v/clk0B
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/DCM_ADV/CLKIN
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: clkgen1/xc2v.v/dll0/DCM_ADV/CLKIN
  Logical resource: clkgen1/xc2v.v/dll0/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y6.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: clkgen1/xc2v.v/dll0/DCM_ADV/CLK0
  Logical resource: clkgen1/xc2v.v/dll0/DCM_ADV/CLK0
  Location pin: DCM_ADV_X0Y6.CLK0
  Clock network: clkgen1/xc2v.v/clk_j
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: clkgen0/xc2v.v/dll0/DCM_ADV/CLKIN
  Logical resource: clkgen0/xc2v.v/dll0/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: clkgen0/xc2v.v/dll0/DCM_ADV/CLK0
  Logical resource: clkgen0/xc2v.v/dll0/DCM_ADV/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen0/xc2v.v/clk_j
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tpllpw_CLKIN_100_150)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/DCM_ADV/CLKIN
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tpllpw_CLKIN_100_150)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/DCM_ADV/CLKIN
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tpllpw_CLKIN_100_150)
  Physical resource: clkgen1/xc2v.v/dll0/DCM_ADV/CLKIN
  Logical resource: clkgen1/xc2v.v/dll0/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y6.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tpllpw_CLKIN_100_150)
  Physical resource: clkgen1/xc2v.v/dll0/DCM_ADV/CLKIN
  Logical resource: clkgen1/xc2v.v/dll0/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y6.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tpllpw_CLKIN_100_150)
  Physical resource: clkgen0/xc2v.v/dll0/DCM_ADV/CLKIN
  Logical resource: clkgen0/xc2v.v/dll0/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tpllpw_CLKIN_100_150)
  Physical resource: clkgen0/xc2v.v/dll0/DCM_ADV/CLKIN
  Logical resource: clkgen0/xc2v.v/dll0/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[1]/CK
  Location pin: SLICE_X32Y70.CLK
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_0[0]/CK
  Location pin: SLICE_X30Y55.CLK
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(3)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[3]/CK
  Location pin: SLICE_X35Y87.CLK
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(2)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[2]/CK
  Location pin: SLICE_X39Y87.CLK
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 9.108ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[1]/CK
  Location pin: SLICE_X32Y70.CLK
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 9.108ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst_0[0]/CK
  Location pin: SLICE_X30Y55.CLK
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 9.108ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(3)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[3]/CK
  Location pin: SLICE_X35Y87.CLK
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 9.108ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst(2)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dllrst[2]/CK
  Location pin: SLICE_X39Y87.CLK
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/DCM_ADV/CLKIN
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen1/xc2v.v/dll0/DCM_ADV/CLKIN
  Logical resource: clkgen1/xc2v.v/dll0/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y6.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen1/xc2v.v/dll0/DCM_ADV/CLK0
  Logical resource: clkgen1/xc2v.v/dll0/DCM_ADV/CLK0
  Location pin: DCM_ADV_X0Y6.CLK0
  Clock network: clkgen1/xc2v.v/clk_j
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen0/xc2v.v/dll0/DCM_ADV/CLKIN
  Logical resource: clkgen0/xc2v.v/dll0/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen0/xc2v.v/dll0/DCM_ADV/CLK0
  Logical resource: clkgen0/xc2v.v/dll0/DCM_ADV/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen0/xc2v.v/clk_j
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc2v.v/clk0B" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  multiplied by 1.54 and duty 
cycle corrected to 15.385 nS  HIGH 7.692 nS  

 27172930 paths analyzed, 23811 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.339ns.
--------------------------------------------------------------------------------
Slack:                  0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu.0.u0/p0/iu0/r.m.result[24] (FF)
  Destination:          l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16 (RAM)
  Requirement:          15.384ns
  Data Path Delay:      14.669ns (Levels of Logic = 16)
  Clock Path Skew:      -0.138ns (1.553 - 1.691)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu.0.u0/p0/iu0/r.m.result[24] to l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y137.YQ     Tcko                  0.340   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/result_ret_6
                                                       l3.cpu.0.u0/p0/iu0/r.m.result[24]
    SLICE_X19Y139.G1     net (fanout=17)       0.805   l3.cpu.0.u0/p0/maddress(24)
    SLICE_X19Y139.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]
    SLICE_X19Y139.F1     net (fanout=1)        0.550   l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]/O
    SLICE_X19Y139.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_0
    SLICE_X15Y135.F4     net (fanout=1)        0.770   l3.cpu.0.u0/p0/iu0/trap56_0
    SLICE_X15Y135.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_23
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_23
    SLICE_X14Y128.F1     net (fanout=1)        0.790   l3.cpu.0.u0/p0/iu0/trap56_23
    SLICE_X14Y128.X      Tilo                  0.195   l3.cpu.0.u0/p0/iu0/trap56
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56
    SLICE_X17Y128.G4     net (fanout=1)        0.558   l3.cpu.0.u0/p0/iu0/trap56
    SLICE_X17Y128.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/tt_5_sqmuxa_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_RNI3HF6
    SLICE_X37Y145.G4     net (fanout=3)        1.377   l3.cpu.0.u0/p0/iu0/N_12455
    SLICE_X37Y145.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/un1_trap65_0
    SLICE_X37Y145.F4     net (fanout=2)        0.165   l3.cpu.0.u0/p0/iu0/N_2912
    SLICE_X37Y145.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/tt_1_sqmuxa_23
    SLICE_X37Y142.G3     net (fanout=2)        0.412   l3.cpu.0.u0/p0/iu0/N_6700
    SLICE_X37Y142.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/N_2433
                                                       l3.cpu.0.u0/p0/iu0/un1_v.x.ctrl.annul
    SLICE_X38Y137.G4     net (fanout=13)       0.578   l3.cpu.0.u0/p0/iu0/N_2909
    SLICE_X38Y137.Y      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0
    SLICE_X38Y137.F1     net (fanout=1)        0.816   l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0/O
    SLICE_X38Y137.X      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dbg_cache.dci2.enaddr_iv
    SLICE_X44Y134.F4     net (fanout=3)        0.810   l3.cpu.0.u0/p0/iu0/r.m.dci.enaddr_RNO/O
    SLICE_X44Y134.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.lramwr_4
    SLICE_X44Y135.F4     net (fanout=4)        0.169   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
    SLICE_X44Y135.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_0
    SLICE_X46Y133.F3     net (fanout=1)        0.410   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
    SLICE_X46Y133.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_3
    SLICE_X47Y129.G1     net (fanout=1)        0.576   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
    SLICE_X47Y129.Y      Tilo                  0.194   l3.cpu.0.u0/p0/read_o_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_u
    SLICE_X46Y129.G4     net (fanout=22)       0.217   l3.cpu.0.u0/p0/c0mmu/dcache0/N_746_sn
    SLICE_X46Y129.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/ctx_NE_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1s2
    SLICE_X46Y117.F2     net (fanout=2)        0.909   l3.cpu.0.u0/p0/c0mmu/dcache0/N_4995
    SLICE_X46Y117.X      Tilo                  0.195   l3.cpu.0.u0/ctwrite_1(1)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1[1]
    RAMB16_X2Y14.WEA0    net (fanout=4)        0.557   l3.cpu.0.u0/ctwrite_1(1)
    RAMB16_X2Y14.CLKA    Trcck_WEA             0.748   l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
                                                       l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    -------------------------------------------------  ---------------------------
    Total                                     14.669ns (4.200ns logic, 10.469ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu.0.u0/p0/iu0/r.m.result[24] (FF)
  Destination:          l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16 (RAM)
  Requirement:          15.384ns
  Data Path Delay:      14.669ns (Levels of Logic = 16)
  Clock Path Skew:      -0.138ns (1.553 - 1.691)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu.0.u0/p0/iu0/r.m.result[24] to l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y137.YQ     Tcko                  0.340   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/result_ret_6
                                                       l3.cpu.0.u0/p0/iu0/r.m.result[24]
    SLICE_X19Y139.G1     net (fanout=17)       0.805   l3.cpu.0.u0/p0/maddress(24)
    SLICE_X19Y139.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]
    SLICE_X19Y139.F1     net (fanout=1)        0.550   l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]/O
    SLICE_X19Y139.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_0
    SLICE_X15Y135.F4     net (fanout=1)        0.770   l3.cpu.0.u0/p0/iu0/trap56_0
    SLICE_X15Y135.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_23
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_23
    SLICE_X14Y128.F1     net (fanout=1)        0.790   l3.cpu.0.u0/p0/iu0/trap56_23
    SLICE_X14Y128.X      Tilo                  0.195   l3.cpu.0.u0/p0/iu0/trap56
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56
    SLICE_X17Y128.G4     net (fanout=1)        0.558   l3.cpu.0.u0/p0/iu0/trap56
    SLICE_X17Y128.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/tt_5_sqmuxa_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_RNI3HF6
    SLICE_X37Y145.G4     net (fanout=3)        1.377   l3.cpu.0.u0/p0/iu0/N_12455
    SLICE_X37Y145.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/un1_trap65_0
    SLICE_X37Y145.F4     net (fanout=2)        0.165   l3.cpu.0.u0/p0/iu0/N_2912
    SLICE_X37Y145.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/tt_1_sqmuxa_23
    SLICE_X37Y142.G3     net (fanout=2)        0.412   l3.cpu.0.u0/p0/iu0/N_6700
    SLICE_X37Y142.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/N_2433
                                                       l3.cpu.0.u0/p0/iu0/un1_v.x.ctrl.annul
    SLICE_X38Y137.G4     net (fanout=13)       0.578   l3.cpu.0.u0/p0/iu0/N_2909
    SLICE_X38Y137.Y      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0
    SLICE_X38Y137.F1     net (fanout=1)        0.816   l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0/O
    SLICE_X38Y137.X      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dbg_cache.dci2.enaddr_iv
    SLICE_X44Y134.F4     net (fanout=3)        0.810   l3.cpu.0.u0/p0/iu0/r.m.dci.enaddr_RNO/O
    SLICE_X44Y134.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.lramwr_4
    SLICE_X44Y135.F4     net (fanout=4)        0.169   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
    SLICE_X44Y135.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_0
    SLICE_X46Y133.F3     net (fanout=1)        0.410   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
    SLICE_X46Y133.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_3
    SLICE_X47Y129.G1     net (fanout=1)        0.576   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
    SLICE_X47Y129.Y      Tilo                  0.194   l3.cpu.0.u0/p0/read_o_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_u
    SLICE_X46Y129.G4     net (fanout=22)       0.217   l3.cpu.0.u0/p0/c0mmu/dcache0/N_746_sn
    SLICE_X46Y129.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/ctx_NE_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1s2
    SLICE_X46Y117.F2     net (fanout=2)        0.909   l3.cpu.0.u0/p0/c0mmu/dcache0/N_4995
    SLICE_X46Y117.X      Tilo                  0.195   l3.cpu.0.u0/ctwrite_1(1)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1[1]
    RAMB16_X2Y14.WEA3    net (fanout=4)        0.557   l3.cpu.0.u0/ctwrite_1(1)
    RAMB16_X2Y14.CLKA    Trcck_WEA             0.748   l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
                                                       l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    -------------------------------------------------  ---------------------------
    Total                                     14.669ns (4.200ns logic, 10.469ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu.0.u0/p0/iu0/r.m.result[24] (FF)
  Destination:          l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16 (RAM)
  Requirement:          15.384ns
  Data Path Delay:      14.669ns (Levels of Logic = 16)
  Clock Path Skew:      -0.138ns (1.553 - 1.691)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu.0.u0/p0/iu0/r.m.result[24] to l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y137.YQ     Tcko                  0.340   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/result_ret_6
                                                       l3.cpu.0.u0/p0/iu0/r.m.result[24]
    SLICE_X19Y139.G1     net (fanout=17)       0.805   l3.cpu.0.u0/p0/maddress(24)
    SLICE_X19Y139.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]
    SLICE_X19Y139.F1     net (fanout=1)        0.550   l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]/O
    SLICE_X19Y139.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_0
    SLICE_X15Y135.F4     net (fanout=1)        0.770   l3.cpu.0.u0/p0/iu0/trap56_0
    SLICE_X15Y135.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_23
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_23
    SLICE_X14Y128.F1     net (fanout=1)        0.790   l3.cpu.0.u0/p0/iu0/trap56_23
    SLICE_X14Y128.X      Tilo                  0.195   l3.cpu.0.u0/p0/iu0/trap56
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56
    SLICE_X17Y128.G4     net (fanout=1)        0.558   l3.cpu.0.u0/p0/iu0/trap56
    SLICE_X17Y128.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/tt_5_sqmuxa_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_RNI3HF6
    SLICE_X37Y145.G4     net (fanout=3)        1.377   l3.cpu.0.u0/p0/iu0/N_12455
    SLICE_X37Y145.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/un1_trap65_0
    SLICE_X37Y145.F4     net (fanout=2)        0.165   l3.cpu.0.u0/p0/iu0/N_2912
    SLICE_X37Y145.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/tt_1_sqmuxa_23
    SLICE_X37Y142.G3     net (fanout=2)        0.412   l3.cpu.0.u0/p0/iu0/N_6700
    SLICE_X37Y142.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/N_2433
                                                       l3.cpu.0.u0/p0/iu0/un1_v.x.ctrl.annul
    SLICE_X38Y137.G4     net (fanout=13)       0.578   l3.cpu.0.u0/p0/iu0/N_2909
    SLICE_X38Y137.Y      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0
    SLICE_X38Y137.F1     net (fanout=1)        0.816   l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0/O
    SLICE_X38Y137.X      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dbg_cache.dci2.enaddr_iv
    SLICE_X44Y134.F4     net (fanout=3)        0.810   l3.cpu.0.u0/p0/iu0/r.m.dci.enaddr_RNO/O
    SLICE_X44Y134.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.lramwr_4
    SLICE_X44Y135.F4     net (fanout=4)        0.169   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
    SLICE_X44Y135.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_0
    SLICE_X46Y133.F3     net (fanout=1)        0.410   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
    SLICE_X46Y133.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_3
    SLICE_X47Y129.G1     net (fanout=1)        0.576   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
    SLICE_X47Y129.Y      Tilo                  0.194   l3.cpu.0.u0/p0/read_o_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_u
    SLICE_X46Y129.G4     net (fanout=22)       0.217   l3.cpu.0.u0/p0/c0mmu/dcache0/N_746_sn
    SLICE_X46Y129.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/ctx_NE_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1s2
    SLICE_X46Y117.F2     net (fanout=2)        0.909   l3.cpu.0.u0/p0/c0mmu/dcache0/N_4995
    SLICE_X46Y117.X      Tilo                  0.195   l3.cpu.0.u0/ctwrite_1(1)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1[1]
    RAMB16_X2Y14.WEA1    net (fanout=4)        0.557   l3.cpu.0.u0/ctwrite_1(1)
    RAMB16_X2Y14.CLKA    Trcck_WEA             0.748   l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
                                                       l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    -------------------------------------------------  ---------------------------
    Total                                     14.669ns (4.200ns logic, 10.469ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu.0.u0/p0/iu0/r.m.result[24] (FF)
  Destination:          l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16 (RAM)
  Requirement:          15.384ns
  Data Path Delay:      14.669ns (Levels of Logic = 16)
  Clock Path Skew:      -0.138ns (1.553 - 1.691)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu.0.u0/p0/iu0/r.m.result[24] to l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y137.YQ     Tcko                  0.340   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/result_ret_6
                                                       l3.cpu.0.u0/p0/iu0/r.m.result[24]
    SLICE_X19Y139.G1     net (fanout=17)       0.805   l3.cpu.0.u0/p0/maddress(24)
    SLICE_X19Y139.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]
    SLICE_X19Y139.F1     net (fanout=1)        0.550   l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]/O
    SLICE_X19Y139.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_0
    SLICE_X15Y135.F4     net (fanout=1)        0.770   l3.cpu.0.u0/p0/iu0/trap56_0
    SLICE_X15Y135.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_23
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_23
    SLICE_X14Y128.F1     net (fanout=1)        0.790   l3.cpu.0.u0/p0/iu0/trap56_23
    SLICE_X14Y128.X      Tilo                  0.195   l3.cpu.0.u0/p0/iu0/trap56
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56
    SLICE_X17Y128.G4     net (fanout=1)        0.558   l3.cpu.0.u0/p0/iu0/trap56
    SLICE_X17Y128.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/tt_5_sqmuxa_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_RNI3HF6
    SLICE_X37Y145.G4     net (fanout=3)        1.377   l3.cpu.0.u0/p0/iu0/N_12455
    SLICE_X37Y145.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/un1_trap65_0
    SLICE_X37Y145.F4     net (fanout=2)        0.165   l3.cpu.0.u0/p0/iu0/N_2912
    SLICE_X37Y145.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/tt_1_sqmuxa_23
    SLICE_X37Y142.G3     net (fanout=2)        0.412   l3.cpu.0.u0/p0/iu0/N_6700
    SLICE_X37Y142.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/N_2433
                                                       l3.cpu.0.u0/p0/iu0/un1_v.x.ctrl.annul
    SLICE_X38Y137.G4     net (fanout=13)       0.578   l3.cpu.0.u0/p0/iu0/N_2909
    SLICE_X38Y137.Y      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0
    SLICE_X38Y137.F1     net (fanout=1)        0.816   l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0/O
    SLICE_X38Y137.X      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dbg_cache.dci2.enaddr_iv
    SLICE_X44Y134.F4     net (fanout=3)        0.810   l3.cpu.0.u0/p0/iu0/r.m.dci.enaddr_RNO/O
    SLICE_X44Y134.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.lramwr_4
    SLICE_X44Y135.F4     net (fanout=4)        0.169   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
    SLICE_X44Y135.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_0
    SLICE_X46Y133.F3     net (fanout=1)        0.410   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
    SLICE_X46Y133.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_3
    SLICE_X47Y129.G1     net (fanout=1)        0.576   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
    SLICE_X47Y129.Y      Tilo                  0.194   l3.cpu.0.u0/p0/read_o_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_u
    SLICE_X46Y129.G4     net (fanout=22)       0.217   l3.cpu.0.u0/p0/c0mmu/dcache0/N_746_sn
    SLICE_X46Y129.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/ctx_NE_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1s2
    SLICE_X46Y117.F2     net (fanout=2)        0.909   l3.cpu.0.u0/p0/c0mmu/dcache0/N_4995
    SLICE_X46Y117.X      Tilo                  0.195   l3.cpu.0.u0/ctwrite_1(1)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1[1]
    RAMB16_X2Y14.WEA2    net (fanout=4)        0.557   l3.cpu.0.u0/ctwrite_1(1)
    RAMB16_X2Y14.CLKA    Trcck_WEA             0.748   l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
                                                       l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    -------------------------------------------------  ---------------------------
    Total                                     14.669ns (4.200ns logic, 10.469ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               apb0/r.prdata_ret_60 (FF)
  Destination:          l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15] (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.551ns (Levels of Logic = 13)
  Clock Path Skew:      -0.192ns (1.589 - 1.781)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: apb0/r.prdata_ret_60 to l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.YQ      Tcko                  0.360   apbi.pwrite_o_6
                                                       apb0/r.prdata_ret_60
    SLICE_X11Y60.G1      net (fanout=1)        0.563   apbi.pwrite_o_6
    SLICE_X11Y60.Y       Tilo                  0.194   apbi.paddr_o_6(6)
                                                       i2cm.i2c0/un1_apbout30_0_o2_3
    SLICE_X11Y60.F3      net (fanout=1)        0.222   i2cm.i2c0/un1_apbout30_0_o2_3/O
    SLICE_X11Y60.X       Tilo                  0.194   apbi.paddr_o_6(6)
                                                       i2cm.i2c0/un1_apbout30_0_o2
    SLICE_X10Y60.G2      net (fanout=6)        0.357   i2cm.i2c0/N_11751
    SLICE_X10Y60.Y       Tilo                  0.195   apbi.paddr_o_6(5)
                                                       i2cm.i2c0/apbout_2_sqmuxa_0_i2_0_o2
    SLICE_X10Y61.G1      net (fanout=5)        0.409   N_11774
    SLICE_X10Y61.XMUX    Tif5x                 0.560   apbi.pwrite_o_6
                                                       i2cm.i2c0/apbo.prdata_am[0]
                                                       i2cm.i2c0/apbo.prdata[0]
    SLICE_X12Y61.F4      net (fanout=1)        0.650   apbo_12.prdata(0)
    SLICE_X12Y61.X       Tilo                  0.195   apb0/addr_o(1)
                                                       apb0/un1_apbo_0_iv[0]
    SLICE_X19Y72.G4      net (fanout=1)        0.811   apb0/un1_apbo_0_iv[0]/O
    SLICE_X19Y72.Y       Tilo                  0.194   l3.dsugen.dsu0/x0/addr_o_0(9)
                                                       apb0/comb.v.prdata_1_0[0]
    SLICE_X19Y72.F3      net (fanout=1)        0.222   ahbso_1.hrdata(0)
    SLICE_X19Y72.X       Tilo                  0.194   l3.dsugen.dsu0/x0/addr_o_0(9)
                                                       ahb0/un34_hready_2[99]
    SLICE_X23Y87.G4      net (fanout=1)        0.762   ahb0/un34_hready_2[99]/O
    SLICE_X23Y87.XMUX    Tif5x                 0.574   ahb0/un34_hready(3)
                                                       ahb0/un34_hready_7_am[3]
                                                       ahb0/un34_hready_7[3]
    SLICE_X32Y106.F4     net (fanout=1)        1.218   ahb0/un34_hready(3)
    SLICE_X32Y106.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/pteout_4(0)
                                                       ahb0/hrdata[0]
    SLICE_X36Y107.G2     net (fanout=34)       0.976   ahbmi.hrdata(0)
    SLICE_X36Y107.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/walk_op
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/p0.fault_trans_1_RNINDV5
    SLICE_X38Y110.G4     net (fanout=7)        0.581   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/N_4496_i_1
    SLICE_X38Y110.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.0.tag0/un1_tag0(42)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/p0.finish_1
    SLICE_X33Y129.F4     net (fanout=20)       1.020   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/finish_i
    SLICE_X33Y129.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
    SLICE_X27Y119.G4     net (fanout=38)       1.199   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
    SLICE_X27Y119.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/un1_tag0(43)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/p0.tlbcam_write_op_1[1]
    SLICE_X37Y70.CE      net (fanout=42)       1.375   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam_write_op_1(1)
    SLICE_X37Y70.CLK     Tceck                 0.553   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/pteout_3(23)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15]
    -------------------------------------------------  ---------------------------
    Total                                     14.551ns (4.186ns logic, 10.365ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               apb0/r.prdata_ret_60 (FF)
  Destination:          l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15] (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.540ns (Levels of Logic = 14)
  Clock Path Skew:      -0.192ns (1.589 - 1.781)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: apb0/r.prdata_ret_60 to l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.YQ      Tcko                  0.360   apbi.pwrite_o_6
                                                       apb0/r.prdata_ret_60
    SLICE_X11Y60.G1      net (fanout=1)        0.563   apbi.pwrite_o_6
    SLICE_X11Y60.Y       Tilo                  0.194   apbi.paddr_o_6(6)
                                                       i2cm.i2c0/un1_apbout30_0_o2_3
    SLICE_X11Y60.F3      net (fanout=1)        0.222   i2cm.i2c0/un1_apbout30_0_o2_3/O
    SLICE_X11Y60.X       Tilo                  0.194   apbi.paddr_o_6(6)
                                                       i2cm.i2c0/un1_apbout30_0_o2
    SLICE_X10Y60.G2      net (fanout=6)        0.357   i2cm.i2c0/N_11751
    SLICE_X10Y60.Y       Tilo                  0.195   apbi.paddr_o_6(5)
                                                       i2cm.i2c0/apbout_2_sqmuxa_0_i2_0_o2
    SLICE_X10Y61.G1      net (fanout=5)        0.409   N_11774
    SLICE_X10Y61.XMUX    Tif5x                 0.560   apbi.pwrite_o_6
                                                       i2cm.i2c0/apbo.prdata_am[0]
                                                       i2cm.i2c0/apbo.prdata[0]
    SLICE_X12Y61.F4      net (fanout=1)        0.650   apbo_12.prdata(0)
    SLICE_X12Y61.X       Tilo                  0.195   apb0/addr_o(1)
                                                       apb0/un1_apbo_0_iv[0]
    SLICE_X19Y72.G4      net (fanout=1)        0.811   apb0/un1_apbo_0_iv[0]/O
    SLICE_X19Y72.Y       Tilo                  0.194   l3.dsugen.dsu0/x0/addr_o_0(9)
                                                       apb0/comb.v.prdata_1_0[0]
    SLICE_X19Y72.F3      net (fanout=1)        0.222   ahbso_1.hrdata(0)
    SLICE_X19Y72.X       Tilo                  0.194   l3.dsugen.dsu0/x0/addr_o_0(9)
                                                       ahb0/un34_hready_2[99]
    SLICE_X23Y87.G4      net (fanout=1)        0.762   ahb0/un34_hready_2[99]/O
    SLICE_X23Y87.XMUX    Tif5x                 0.574   ahb0/un34_hready(3)
                                                       ahb0/un34_hready_7_am[3]
                                                       ahb0/un34_hready_7[3]
    SLICE_X32Y106.F4     net (fanout=1)        1.218   ahb0/un34_hready(3)
    SLICE_X32Y106.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/pteout_4(0)
                                                       ahb0/hrdata[0]
    SLICE_X37Y106.F4     net (fanout=34)       0.532   ahbmi.hrdata(0)
    SLICE_X37Y106.X      Tilo                  0.194   gpio0.un1_grgpio0_1(72)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/p0.fault_trans_1
    SLICE_X36Y107.G3     net (fanout=2)        0.239   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/fault_trans_2
    SLICE_X36Y107.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/walk_op
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/p0.fault_trans_1_RNINDV5
    SLICE_X38Y110.G4     net (fanout=7)        0.581   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/N_4496_i_1
    SLICE_X38Y110.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.0.tag0/un1_tag0(42)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/p0.finish_1
    SLICE_X33Y129.F4     net (fanout=20)       1.020   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/finish_i
    SLICE_X33Y129.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
    SLICE_X27Y119.G4     net (fanout=38)       1.199   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
    SLICE_X27Y119.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/un1_tag0(43)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/p0.tlbcam_write_op_1[1]
    SLICE_X37Y70.CE      net (fanout=42)       1.375   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam_write_op_1(1)
    SLICE_X37Y70.CLK     Tceck                 0.553   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/pteout_3(23)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15]
    -------------------------------------------------  ---------------------------
    Total                                     14.540ns (4.380ns logic, 10.160ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu.0.u0/p0/iu0/r.m.result[24] (FF)
  Destination:          l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16 (RAM)
  Requirement:          15.384ns
  Data Path Delay:      14.587ns (Levels of Logic = 16)
  Clock Path Skew:      -0.138ns (1.553 - 1.691)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu.0.u0/p0/iu0/r.m.result[24] to l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y137.YQ     Tcko                  0.340   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/result_ret_6
                                                       l3.cpu.0.u0/p0/iu0/r.m.result[24]
    SLICE_X19Y139.G1     net (fanout=17)       0.805   l3.cpu.0.u0/p0/maddress(24)
    SLICE_X19Y139.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]
    SLICE_X19Y139.F1     net (fanout=1)        0.550   l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]/O
    SLICE_X19Y139.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_0
    SLICE_X15Y135.F4     net (fanout=1)        0.770   l3.cpu.0.u0/p0/iu0/trap56_0
    SLICE_X15Y135.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_23
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_23
    SLICE_X14Y128.F1     net (fanout=1)        0.790   l3.cpu.0.u0/p0/iu0/trap56_23
    SLICE_X14Y128.X      Tilo                  0.195   l3.cpu.0.u0/p0/iu0/trap56
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56
    SLICE_X17Y128.G4     net (fanout=1)        0.558   l3.cpu.0.u0/p0/iu0/trap56
    SLICE_X17Y128.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/tt_5_sqmuxa_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_RNI3HF6
    SLICE_X37Y145.G4     net (fanout=3)        1.377   l3.cpu.0.u0/p0/iu0/N_12455
    SLICE_X37Y145.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/un1_trap65_0
    SLICE_X37Y145.F4     net (fanout=2)        0.165   l3.cpu.0.u0/p0/iu0/N_2912
    SLICE_X37Y145.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/tt_1_sqmuxa_23
    SLICE_X37Y142.G3     net (fanout=2)        0.412   l3.cpu.0.u0/p0/iu0/N_6700
    SLICE_X37Y142.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/N_2433
                                                       l3.cpu.0.u0/p0/iu0/un1_v.x.ctrl.annul
    SLICE_X38Y137.G4     net (fanout=13)       0.578   l3.cpu.0.u0/p0/iu0/N_2909
    SLICE_X38Y137.Y      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0
    SLICE_X38Y137.F1     net (fanout=1)        0.816   l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0/O
    SLICE_X38Y137.X      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dbg_cache.dci2.enaddr_iv
    SLICE_X44Y134.F4     net (fanout=3)        0.810   l3.cpu.0.u0/p0/iu0/r.m.dci.enaddr_RNO/O
    SLICE_X44Y134.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.lramwr_4
    SLICE_X44Y135.F4     net (fanout=4)        0.169   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
    SLICE_X44Y135.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_0
    SLICE_X46Y133.F3     net (fanout=1)        0.410   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
    SLICE_X46Y133.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_3
    SLICE_X47Y129.G1     net (fanout=1)        0.576   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
    SLICE_X47Y129.Y      Tilo                  0.194   l3.cpu.0.u0/p0/read_o_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_u
    SLICE_X47Y128.F1     net (fanout=22)       0.432   l3.cpu.0.u0/p0/c0mmu/dcache0/N_746_sn
    SLICE_X47Y128.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1_1(1)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1_1[1]
    SLICE_X46Y117.F3     net (fanout=1)        0.613   l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1_1(1)
    SLICE_X46Y117.X      Tilo                  0.195   l3.cpu.0.u0/ctwrite_1(1)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1[1]
    RAMB16_X2Y14.WEA1    net (fanout=4)        0.557   l3.cpu.0.u0/ctwrite_1(1)
    RAMB16_X2Y14.CLKA    Trcck_WEA             0.748   l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
                                                       l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    -------------------------------------------------  ---------------------------
    Total                                     14.587ns (4.199ns logic, 10.388ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu.0.u0/p0/iu0/r.m.result[24] (FF)
  Destination:          l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16 (RAM)
  Requirement:          15.384ns
  Data Path Delay:      14.587ns (Levels of Logic = 16)
  Clock Path Skew:      -0.138ns (1.553 - 1.691)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu.0.u0/p0/iu0/r.m.result[24] to l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y137.YQ     Tcko                  0.340   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/result_ret_6
                                                       l3.cpu.0.u0/p0/iu0/r.m.result[24]
    SLICE_X19Y139.G1     net (fanout=17)       0.805   l3.cpu.0.u0/p0/maddress(24)
    SLICE_X19Y139.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]
    SLICE_X19Y139.F1     net (fanout=1)        0.550   l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]/O
    SLICE_X19Y139.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_0
    SLICE_X15Y135.F4     net (fanout=1)        0.770   l3.cpu.0.u0/p0/iu0/trap56_0
    SLICE_X15Y135.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_23
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_23
    SLICE_X14Y128.F1     net (fanout=1)        0.790   l3.cpu.0.u0/p0/iu0/trap56_23
    SLICE_X14Y128.X      Tilo                  0.195   l3.cpu.0.u0/p0/iu0/trap56
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56
    SLICE_X17Y128.G4     net (fanout=1)        0.558   l3.cpu.0.u0/p0/iu0/trap56
    SLICE_X17Y128.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/tt_5_sqmuxa_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_RNI3HF6
    SLICE_X37Y145.G4     net (fanout=3)        1.377   l3.cpu.0.u0/p0/iu0/N_12455
    SLICE_X37Y145.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/un1_trap65_0
    SLICE_X37Y145.F4     net (fanout=2)        0.165   l3.cpu.0.u0/p0/iu0/N_2912
    SLICE_X37Y145.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/tt_1_sqmuxa_23
    SLICE_X37Y142.G3     net (fanout=2)        0.412   l3.cpu.0.u0/p0/iu0/N_6700
    SLICE_X37Y142.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/N_2433
                                                       l3.cpu.0.u0/p0/iu0/un1_v.x.ctrl.annul
    SLICE_X38Y137.G4     net (fanout=13)       0.578   l3.cpu.0.u0/p0/iu0/N_2909
    SLICE_X38Y137.Y      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0
    SLICE_X38Y137.F1     net (fanout=1)        0.816   l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0/O
    SLICE_X38Y137.X      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dbg_cache.dci2.enaddr_iv
    SLICE_X44Y134.F4     net (fanout=3)        0.810   l3.cpu.0.u0/p0/iu0/r.m.dci.enaddr_RNO/O
    SLICE_X44Y134.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.lramwr_4
    SLICE_X44Y135.F4     net (fanout=4)        0.169   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
    SLICE_X44Y135.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_0
    SLICE_X46Y133.F3     net (fanout=1)        0.410   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
    SLICE_X46Y133.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_3
    SLICE_X47Y129.G1     net (fanout=1)        0.576   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
    SLICE_X47Y129.Y      Tilo                  0.194   l3.cpu.0.u0/p0/read_o_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_u
    SLICE_X47Y128.F1     net (fanout=22)       0.432   l3.cpu.0.u0/p0/c0mmu/dcache0/N_746_sn
    SLICE_X47Y128.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1_1(1)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1_1[1]
    SLICE_X46Y117.F3     net (fanout=1)        0.613   l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1_1(1)
    SLICE_X46Y117.X      Tilo                  0.195   l3.cpu.0.u0/ctwrite_1(1)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1[1]
    RAMB16_X2Y14.WEA0    net (fanout=4)        0.557   l3.cpu.0.u0/ctwrite_1(1)
    RAMB16_X2Y14.CLKA    Trcck_WEA             0.748   l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
                                                       l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    -------------------------------------------------  ---------------------------
    Total                                     14.587ns (4.199ns logic, 10.388ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu.0.u0/p0/iu0/r.m.result[24] (FF)
  Destination:          l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16 (RAM)
  Requirement:          15.384ns
  Data Path Delay:      14.587ns (Levels of Logic = 16)
  Clock Path Skew:      -0.138ns (1.553 - 1.691)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu.0.u0/p0/iu0/r.m.result[24] to l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y137.YQ     Tcko                  0.340   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/result_ret_6
                                                       l3.cpu.0.u0/p0/iu0/r.m.result[24]
    SLICE_X19Y139.G1     net (fanout=17)       0.805   l3.cpu.0.u0/p0/maddress(24)
    SLICE_X19Y139.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]
    SLICE_X19Y139.F1     net (fanout=1)        0.550   l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]/O
    SLICE_X19Y139.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_0
    SLICE_X15Y135.F4     net (fanout=1)        0.770   l3.cpu.0.u0/p0/iu0/trap56_0
    SLICE_X15Y135.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_23
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_23
    SLICE_X14Y128.F1     net (fanout=1)        0.790   l3.cpu.0.u0/p0/iu0/trap56_23
    SLICE_X14Y128.X      Tilo                  0.195   l3.cpu.0.u0/p0/iu0/trap56
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56
    SLICE_X17Y128.G4     net (fanout=1)        0.558   l3.cpu.0.u0/p0/iu0/trap56
    SLICE_X17Y128.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/tt_5_sqmuxa_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_RNI3HF6
    SLICE_X37Y145.G4     net (fanout=3)        1.377   l3.cpu.0.u0/p0/iu0/N_12455
    SLICE_X37Y145.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/un1_trap65_0
    SLICE_X37Y145.F4     net (fanout=2)        0.165   l3.cpu.0.u0/p0/iu0/N_2912
    SLICE_X37Y145.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/tt_1_sqmuxa_23
    SLICE_X37Y142.G3     net (fanout=2)        0.412   l3.cpu.0.u0/p0/iu0/N_6700
    SLICE_X37Y142.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/N_2433
                                                       l3.cpu.0.u0/p0/iu0/un1_v.x.ctrl.annul
    SLICE_X38Y137.G4     net (fanout=13)       0.578   l3.cpu.0.u0/p0/iu0/N_2909
    SLICE_X38Y137.Y      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0
    SLICE_X38Y137.F1     net (fanout=1)        0.816   l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0/O
    SLICE_X38Y137.X      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dbg_cache.dci2.enaddr_iv
    SLICE_X44Y134.F4     net (fanout=3)        0.810   l3.cpu.0.u0/p0/iu0/r.m.dci.enaddr_RNO/O
    SLICE_X44Y134.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.lramwr_4
    SLICE_X44Y135.F4     net (fanout=4)        0.169   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
    SLICE_X44Y135.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_0
    SLICE_X46Y133.F3     net (fanout=1)        0.410   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
    SLICE_X46Y133.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_3
    SLICE_X47Y129.G1     net (fanout=1)        0.576   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
    SLICE_X47Y129.Y      Tilo                  0.194   l3.cpu.0.u0/p0/read_o_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_u
    SLICE_X47Y128.F1     net (fanout=22)       0.432   l3.cpu.0.u0/p0/c0mmu/dcache0/N_746_sn
    SLICE_X47Y128.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1_1(1)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1_1[1]
    SLICE_X46Y117.F3     net (fanout=1)        0.613   l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1_1(1)
    SLICE_X46Y117.X      Tilo                  0.195   l3.cpu.0.u0/ctwrite_1(1)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1[1]
    RAMB16_X2Y14.WEA2    net (fanout=4)        0.557   l3.cpu.0.u0/ctwrite_1(1)
    RAMB16_X2Y14.CLKA    Trcck_WEA             0.748   l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
                                                       l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    -------------------------------------------------  ---------------------------
    Total                                     14.587ns (4.199ns logic, 10.388ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu.0.u0/p0/iu0/r.m.result[24] (FF)
  Destination:          l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16 (RAM)
  Requirement:          15.384ns
  Data Path Delay:      14.587ns (Levels of Logic = 16)
  Clock Path Skew:      -0.138ns (1.553 - 1.691)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu.0.u0/p0/iu0/r.m.result[24] to l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y137.YQ     Tcko                  0.340   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/result_ret_6
                                                       l3.cpu.0.u0/p0/iu0/r.m.result[24]
    SLICE_X19Y139.G1     net (fanout=17)       0.805   l3.cpu.0.u0/p0/maddress(24)
    SLICE_X19Y139.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]
    SLICE_X19Y139.F1     net (fanout=1)        0.550   l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]/O
    SLICE_X19Y139.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_0
    SLICE_X15Y135.F4     net (fanout=1)        0.770   l3.cpu.0.u0/p0/iu0/trap56_0
    SLICE_X15Y135.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_23
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_23
    SLICE_X14Y128.F1     net (fanout=1)        0.790   l3.cpu.0.u0/p0/iu0/trap56_23
    SLICE_X14Y128.X      Tilo                  0.195   l3.cpu.0.u0/p0/iu0/trap56
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56
    SLICE_X17Y128.G4     net (fanout=1)        0.558   l3.cpu.0.u0/p0/iu0/trap56
    SLICE_X17Y128.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/tt_5_sqmuxa_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_RNI3HF6
    SLICE_X37Y145.G4     net (fanout=3)        1.377   l3.cpu.0.u0/p0/iu0/N_12455
    SLICE_X37Y145.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/un1_trap65_0
    SLICE_X37Y145.F4     net (fanout=2)        0.165   l3.cpu.0.u0/p0/iu0/N_2912
    SLICE_X37Y145.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/tt_1_sqmuxa_23
    SLICE_X37Y142.G3     net (fanout=2)        0.412   l3.cpu.0.u0/p0/iu0/N_6700
    SLICE_X37Y142.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/N_2433
                                                       l3.cpu.0.u0/p0/iu0/un1_v.x.ctrl.annul
    SLICE_X38Y137.G4     net (fanout=13)       0.578   l3.cpu.0.u0/p0/iu0/N_2909
    SLICE_X38Y137.Y      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0
    SLICE_X38Y137.F1     net (fanout=1)        0.816   l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0/O
    SLICE_X38Y137.X      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dbg_cache.dci2.enaddr_iv
    SLICE_X44Y134.F4     net (fanout=3)        0.810   l3.cpu.0.u0/p0/iu0/r.m.dci.enaddr_RNO/O
    SLICE_X44Y134.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.lramwr_4
    SLICE_X44Y135.F4     net (fanout=4)        0.169   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
    SLICE_X44Y135.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_0
    SLICE_X46Y133.F3     net (fanout=1)        0.410   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
    SLICE_X46Y133.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_3
    SLICE_X47Y129.G1     net (fanout=1)        0.576   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
    SLICE_X47Y129.Y      Tilo                  0.194   l3.cpu.0.u0/p0/read_o_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_u
    SLICE_X47Y128.F1     net (fanout=22)       0.432   l3.cpu.0.u0/p0/c0mmu/dcache0/N_746_sn
    SLICE_X47Y128.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1_1(1)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1_1[1]
    SLICE_X46Y117.F3     net (fanout=1)        0.613   l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1_1(1)
    SLICE_X46Y117.X      Tilo                  0.195   l3.cpu.0.u0/ctwrite_1(1)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/ctwrite_1[1]
    RAMB16_X2Y14.WEA3    net (fanout=4)        0.557   l3.cpu.0.u0/ctwrite_1(1)
    RAMB16_X2Y14.CLKA    Trcck_WEA             0.748   l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
                                                       l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    -------------------------------------------------  ---------------------------
    Total                                     14.587ns (4.199ns logic, 10.388ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/r.s2_data[13] (FF)
  Destination:          l3.cpu.0.u0/p0/c0mmu/dcache0/r.wb.addr[14] (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.722ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/r.s2_data[13] to l3.cpu.0.u0/p0/c0mmu/dcache0/r.wb.addr[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y143.YQ     Tcko                  0.360   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/data_0(13)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/r.s2_data[13]
    SLICE_X27Y136.G1     net (fanout=13)       1.462   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/data_0(13)
    SLICE_X27Y136.XMUX   Tif5x                 0.574   l3.cpu.0.u0/p0/iu0/size_1(0)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/p0.tlbcam_tagin.I3_1_am[1]
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/p0.tlbcam_tagin.I3_1[1]
    SLICE_X24Y134.G1     net (fanout=8)        0.722   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/I3_1(1)
    SLICE_X24Y134.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.7.tag0/hm_1_1_3_0_i_o2_0
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.7.tag0/p0.hm_1_1_3_0_i_o2_1
    SLICE_X26Y132.F3     net (fanout=1)        1.033   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.7.tag0/hm_1_1_3_0_i_o2_1
    SLICE_X26Y132.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.7.tag0/N_5629
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.7.tag0/p0.hm_1_1_3_0_i_o2
    SLICE_X26Y131.G4     net (fanout=2)        0.361   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.7.tag0/N_5629
    SLICE_X26Y131.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/h_i13_NE_0
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.7.tag0/p0.hf_1_1
    SLICE_X27Y130.F4     net (fanout=1)        0.322   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.7.tag0/p0.hf_1_1/O
    SLICE_X27Y130.XMUX   Tif5x                 0.566   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.7.tag0/hf_1_1
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.7.tag0/p0.hf_1_1_6_0_bm
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.7.tag0/p0.hf_1_1_6_0
    SLICE_X30Y136.G3     net (fanout=1)        1.133   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.7.tag0/hf_1_1
    SLICE_X30Y136.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.6.tag0/un1_tag0(74)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.7.tag0/tlbcamo.hit
    SLICE_X30Y136.F4     net (fanout=3)        0.170   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/cam_hitaddr6
    SLICE_X30Y136.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.6.tag0/un1_tag0(74)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/cam_hit_all_1_sqmuxa_1
    SLICE_X33Y140.G4     net (fanout=2)        0.541   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/N_5446_2
    SLICE_X33Y140.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/N_635
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/cam_hitaddr_18[1]
    SLICE_X38Y145.F2     net (fanout=79)       0.850   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/cam_hitaddr_18(1)
    SLICE_X38Y145.F5     Tif5                  0.454   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/N_624
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/un2_wb_acc_4_bm[33]
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/un2_wb_acc_4[33]
    SLICE_X38Y144.FXINB  net (fanout=1)        0.000   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/N_624
    SLICE_X38Y144.YMUX   Tif6y                 0.388   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/N_627
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/un2_wb_acc[33]
    SLICE_X45Y155.G3     net (fanout=8)        2.561   l3.cpu.0.u0/p0/c0mmu/N_631
    SLICE_X45Y155.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/un1_m0_2(89)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/p0.tlb_mergedata.transdata43
    SLICE_X51Y160.G1     net (fanout=6)        1.211   l3.cpu.0.u0/p0/c0mmu/transdata43
    SLICE_X51Y160.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/address_0(14)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/r.wb.addr_RNO_0[14]
    SLICE_X51Y160.F3     net (fanout=1)        0.222   l3.cpu.0.u0/p0/c0mmu/dcache0/r.wb.addr_RNO_0[14]/O
    SLICE_X51Y160.CLK    Tfck                  0.235   l3.cpu.0.u0/p0/c0mmu/address_0(14)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/r.wb.addr_RNO[14]
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/r.wb.addr[14]
    -------------------------------------------------  ---------------------------
    Total                                     14.722ns (4.134ns logic, 10.588ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mctrl0.mctrl0/r.srhsel_ret_15[0] (FF)
  Destination:          l3.cpu.0.u0/cmem0/dme.dd0.0.ddata0/xc2v.x0/a10.x.0.r/RAMB16 (RAM)
  Requirement:          15.384ns
  Data Path Delay:      14.585ns (Levels of Logic = 14)
  Clock Path Skew:      -0.110ns (1.514 - 1.624)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mctrl0.mctrl0/r.srhsel_ret_15[0] to l3.cpu.0.u0/cmem0/dme.dd0.0.ddata0/xc2v.x0/a10.x.0.r/RAMB16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y55.XQ      Tcko                  0.360   mctrl0.mctrl0/ws_o_2(0)
                                                       mctrl0.mctrl0/r.srhsel_ret_15[0]
    SLICE_X39Y54.G1      net (fanout=2)        0.758   mctrl0.mctrl0/ws_o_2(0)
    SLICE_X39Y54.Y       Tilo                  0.194   mctrl0.mctrl0/ws_o_4(3)
                                                       mctrl0.mctrl0/ready_0_sqmuxa_1_0
    SLICE_X39Y54.F3      net (fanout=1)        0.222   mctrl0.mctrl0/ready_0_sqmuxa_1_0/O
    SLICE_X39Y54.X       Tilo                  0.194   mctrl0.mctrl0/ws_o_4(3)
                                                       mctrl0.mctrl0/ready_0_sqmuxa_2_RNI3BD4
    SLICE_X39Y57.BX      net (fanout=4)        0.323   mctrl0.mctrl0/N_7850
    SLICE_X39Y57.XMUX    Tbxx                  0.511   mctrl0.mctrl0/hsel_o(3)
                                                       mctrl0.mctrl0/ctrl.ready_1_2
    SLICE_X38Y55.G4      net (fanout=3)        0.562   mctrl0.mctrl0/N_7852
    SLICE_X38Y55.Y       Tilo                  0.195   mctrl0.mctrl0/ws_o_2(0)
                                                       mctrl0.mctrl0/ctrl.ready_1_2_RNI6PR9
    SLICE_X35Y67.F4      net (fanout=5)        0.589   N_5468
    SLICE_X35Y67.XMUX    Tif5x                 0.566   ahb0/N_8148
                                                       ahb0/un34_hready_1_bm[0]
                                                       ahb0/un34_hready_1[0]
    SLICE_X39Y105.G4     net (fanout=1)        1.233   ahb0/N_8148
    SLICE_X39Y105.Y      Tilo                  0.194   eth1.e1.m100.u0.ethc0.ahb0.r.retry
                                                       ahb0/un34_hready_5[0]
    SLICE_X39Y105.F4     net (fanout=1)        0.159   ahb0/un34_hready_5[0]/O
    SLICE_X39Y105.X      Tilo                  0.194   eth1.e1.m100.u0.ethc0.ahb0.r.retry
                                                       ahb0/comb.hready_1_u
    SLICE_X39Y106.G1     net (fanout=186)      0.599   ahbsi.hready
    SLICE_X39Y106.Y      Tilo                  0.194   l3.cpu.0.u0/p0/mexc_o_0
                                                       l3.cpu.0.u0/p0/c0mmu/a0/un1_ahbi_1
    SLICE_X41Y121.G3     net (fanout=9)        1.517   l3.cpu.0.u0/p0/c0mmu/N_4806
    SLICE_X41Y121.Y      Tilo                  0.194   l3.cpu.0.u0/p0/mexc_o
                                                       l3.cpu.0.u0/p0/c0mmu/a0/dmexc_2_sqmuxa
    SLICE_X41Y121.F4     net (fanout=4)        0.170   l3.cpu.0.u0/p0/c0mmu/mexc_0
    SLICE_X41Y121.X      Tilo                  0.194   l3.cpu.0.u0/p0/mexc_o
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dwrite_0_sqmuxa_1
    SLICE_X41Y134.F3     net (fanout=2)        0.641   l3.cpu.0.u0/p0/c0mmu/dcache0/N_1972
    SLICE_X41Y134.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/dcache0/N_915_m
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.dwrite_1_iv_1_0_RNO
    SLICE_X40Y135.F1     net (fanout=1)        0.794   l3.cpu.0.u0/p0/c0mmu/dcache0/N_915_m
    SLICE_X40Y135.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/dwrite_1_iv_1_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.dwrite_1_iv_1_0
    SLICE_X39Y123.G2     net (fanout=1)        0.789   l3.cpu.0.u0/p0/c0mmu/dcache0/dwrite_1_iv_1_0
    SLICE_X39Y123.Y      Tilo                  0.194   l3.cpu.0.u0/cdwrite_1(1)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.dwrite_1_iv
    SLICE_X37Y120.F4     net (fanout=2)        0.530   l3.cpu.0.u0/p0/c0mmu/dcache0/N_4917
    SLICE_X37Y120.X      Tilo                  0.194   l3.cpu.0.u0/cdwrite_1(0)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/cdwrite_1[0]
    RAMB16_X1Y13.WEA0    net (fanout=8)        1.184   l3.cpu.0.u0/cdwrite_1(0)
    RAMB16_X1Y13.CLKA    Trcck_WEA             0.748   l3.cpu.0.u0/cmem0/dme.dd0.0.ddata0/xc2v.x0/a10.x.0.r/RAMB16
                                                       l3.cpu.0.u0/cmem0/dme.dd0.0.ddata0/xc2v.x0/a10.x.0.r/RAMB16
    -------------------------------------------------  ---------------------------
    Total                                     14.585ns (4.515ns logic, 10.070ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mctrl0.mctrl0/r.srhsel_ret_15[0] (FF)
  Destination:          l3.cpu.0.u0/cmem0/dme.dd0.0.ddata0/xc2v.x0/a10.x.0.r/RAMB16 (RAM)
  Requirement:          15.384ns
  Data Path Delay:      14.585ns (Levels of Logic = 14)
  Clock Path Skew:      -0.110ns (1.514 - 1.624)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mctrl0.mctrl0/r.srhsel_ret_15[0] to l3.cpu.0.u0/cmem0/dme.dd0.0.ddata0/xc2v.x0/a10.x.0.r/RAMB16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y55.XQ      Tcko                  0.360   mctrl0.mctrl0/ws_o_2(0)
                                                       mctrl0.mctrl0/r.srhsel_ret_15[0]
    SLICE_X39Y54.G1      net (fanout=2)        0.758   mctrl0.mctrl0/ws_o_2(0)
    SLICE_X39Y54.Y       Tilo                  0.194   mctrl0.mctrl0/ws_o_4(3)
                                                       mctrl0.mctrl0/ready_0_sqmuxa_1_0
    SLICE_X39Y54.F3      net (fanout=1)        0.222   mctrl0.mctrl0/ready_0_sqmuxa_1_0/O
    SLICE_X39Y54.X       Tilo                  0.194   mctrl0.mctrl0/ws_o_4(3)
                                                       mctrl0.mctrl0/ready_0_sqmuxa_2_RNI3BD4
    SLICE_X39Y57.BX      net (fanout=4)        0.323   mctrl0.mctrl0/N_7850
    SLICE_X39Y57.XMUX    Tbxx                  0.511   mctrl0.mctrl0/hsel_o(3)
                                                       mctrl0.mctrl0/ctrl.ready_1_2
    SLICE_X38Y55.G4      net (fanout=3)        0.562   mctrl0.mctrl0/N_7852
    SLICE_X38Y55.Y       Tilo                  0.195   mctrl0.mctrl0/ws_o_2(0)
                                                       mctrl0.mctrl0/ctrl.ready_1_2_RNI6PR9
    SLICE_X35Y67.F4      net (fanout=5)        0.589   N_5468
    SLICE_X35Y67.XMUX    Tif5x                 0.566   ahb0/N_8148
                                                       ahb0/un34_hready_1_bm[0]
                                                       ahb0/un34_hready_1[0]
    SLICE_X39Y105.G4     net (fanout=1)        1.233   ahb0/N_8148
    SLICE_X39Y105.Y      Tilo                  0.194   eth1.e1.m100.u0.ethc0.ahb0.r.retry
                                                       ahb0/un34_hready_5[0]
    SLICE_X39Y105.F4     net (fanout=1)        0.159   ahb0/un34_hready_5[0]/O
    SLICE_X39Y105.X      Tilo                  0.194   eth1.e1.m100.u0.ethc0.ahb0.r.retry
                                                       ahb0/comb.hready_1_u
    SLICE_X39Y106.G1     net (fanout=186)      0.599   ahbsi.hready
    SLICE_X39Y106.Y      Tilo                  0.194   l3.cpu.0.u0/p0/mexc_o_0
                                                       l3.cpu.0.u0/p0/c0mmu/a0/un1_ahbi_1
    SLICE_X41Y121.G3     net (fanout=9)        1.517   l3.cpu.0.u0/p0/c0mmu/N_4806
    SLICE_X41Y121.Y      Tilo                  0.194   l3.cpu.0.u0/p0/mexc_o
                                                       l3.cpu.0.u0/p0/c0mmu/a0/dmexc_2_sqmuxa
    SLICE_X41Y121.F4     net (fanout=4)        0.170   l3.cpu.0.u0/p0/c0mmu/mexc_0
    SLICE_X41Y121.X      Tilo                  0.194   l3.cpu.0.u0/p0/mexc_o
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dwrite_0_sqmuxa_1
    SLICE_X41Y134.F3     net (fanout=2)        0.641   l3.cpu.0.u0/p0/c0mmu/dcache0/N_1972
    SLICE_X41Y134.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/dcache0/N_915_m
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.dwrite_1_iv_1_0_RNO
    SLICE_X40Y135.F1     net (fanout=1)        0.794   l3.cpu.0.u0/p0/c0mmu/dcache0/N_915_m
    SLICE_X40Y135.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/dwrite_1_iv_1_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.dwrite_1_iv_1_0
    SLICE_X39Y123.G2     net (fanout=1)        0.789   l3.cpu.0.u0/p0/c0mmu/dcache0/dwrite_1_iv_1_0
    SLICE_X39Y123.Y      Tilo                  0.194   l3.cpu.0.u0/cdwrite_1(1)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.dwrite_1_iv
    SLICE_X37Y120.F4     net (fanout=2)        0.530   l3.cpu.0.u0/p0/c0mmu/dcache0/N_4917
    SLICE_X37Y120.X      Tilo                  0.194   l3.cpu.0.u0/cdwrite_1(0)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/cdwrite_1[0]
    RAMB16_X1Y13.WEA1    net (fanout=8)        1.184   l3.cpu.0.u0/cdwrite_1(0)
    RAMB16_X1Y13.CLKA    Trcck_WEA             0.748   l3.cpu.0.u0/cmem0/dme.dd0.0.ddata0/xc2v.x0/a10.x.0.r/RAMB16
                                                       l3.cpu.0.u0/cmem0/dme.dd0.0.ddata0/xc2v.x0/a10.x.0.r/RAMB16
    -------------------------------------------------  ---------------------------
    Total                                     14.585ns (4.515ns logic, 10.070ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mctrl0.mctrl0/r.srhsel_ret_15[0] (FF)
  Destination:          l3.cpu.0.u0/cmem0/dme.dd0.0.ddata0/xc2v.x0/a10.x.0.r/RAMB16 (RAM)
  Requirement:          15.384ns
  Data Path Delay:      14.585ns (Levels of Logic = 14)
  Clock Path Skew:      -0.110ns (1.514 - 1.624)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mctrl0.mctrl0/r.srhsel_ret_15[0] to l3.cpu.0.u0/cmem0/dme.dd0.0.ddata0/xc2v.x0/a10.x.0.r/RAMB16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y55.XQ      Tcko                  0.360   mctrl0.mctrl0/ws_o_2(0)
                                                       mctrl0.mctrl0/r.srhsel_ret_15[0]
    SLICE_X39Y54.G1      net (fanout=2)        0.758   mctrl0.mctrl0/ws_o_2(0)
    SLICE_X39Y54.Y       Tilo                  0.194   mctrl0.mctrl0/ws_o_4(3)
                                                       mctrl0.mctrl0/ready_0_sqmuxa_1_0
    SLICE_X39Y54.F3      net (fanout=1)        0.222   mctrl0.mctrl0/ready_0_sqmuxa_1_0/O
    SLICE_X39Y54.X       Tilo                  0.194   mctrl0.mctrl0/ws_o_4(3)
                                                       mctrl0.mctrl0/ready_0_sqmuxa_2_RNI3BD4
    SLICE_X39Y57.BX      net (fanout=4)        0.323   mctrl0.mctrl0/N_7850
    SLICE_X39Y57.XMUX    Tbxx                  0.511   mctrl0.mctrl0/hsel_o(3)
                                                       mctrl0.mctrl0/ctrl.ready_1_2
    SLICE_X38Y55.G4      net (fanout=3)        0.562   mctrl0.mctrl0/N_7852
    SLICE_X38Y55.Y       Tilo                  0.195   mctrl0.mctrl0/ws_o_2(0)
                                                       mctrl0.mctrl0/ctrl.ready_1_2_RNI6PR9
    SLICE_X35Y67.F4      net (fanout=5)        0.589   N_5468
    SLICE_X35Y67.XMUX    Tif5x                 0.566   ahb0/N_8148
                                                       ahb0/un34_hready_1_bm[0]
                                                       ahb0/un34_hready_1[0]
    SLICE_X39Y105.G4     net (fanout=1)        1.233   ahb0/N_8148
    SLICE_X39Y105.Y      Tilo                  0.194   eth1.e1.m100.u0.ethc0.ahb0.r.retry
                                                       ahb0/un34_hready_5[0]
    SLICE_X39Y105.F4     net (fanout=1)        0.159   ahb0/un34_hready_5[0]/O
    SLICE_X39Y105.X      Tilo                  0.194   eth1.e1.m100.u0.ethc0.ahb0.r.retry
                                                       ahb0/comb.hready_1_u
    SLICE_X39Y106.G1     net (fanout=186)      0.599   ahbsi.hready
    SLICE_X39Y106.Y      Tilo                  0.194   l3.cpu.0.u0/p0/mexc_o_0
                                                       l3.cpu.0.u0/p0/c0mmu/a0/un1_ahbi_1
    SLICE_X41Y121.G3     net (fanout=9)        1.517   l3.cpu.0.u0/p0/c0mmu/N_4806
    SLICE_X41Y121.Y      Tilo                  0.194   l3.cpu.0.u0/p0/mexc_o
                                                       l3.cpu.0.u0/p0/c0mmu/a0/dmexc_2_sqmuxa
    SLICE_X41Y121.F4     net (fanout=4)        0.170   l3.cpu.0.u0/p0/c0mmu/mexc_0
    SLICE_X41Y121.X      Tilo                  0.194   l3.cpu.0.u0/p0/mexc_o
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dwrite_0_sqmuxa_1
    SLICE_X41Y134.F3     net (fanout=2)        0.641   l3.cpu.0.u0/p0/c0mmu/dcache0/N_1972
    SLICE_X41Y134.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/dcache0/N_915_m
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.dwrite_1_iv_1_0_RNO
    SLICE_X40Y135.F1     net (fanout=1)        0.794   l3.cpu.0.u0/p0/c0mmu/dcache0/N_915_m
    SLICE_X40Y135.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/dwrite_1_iv_1_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.dwrite_1_iv_1_0
    SLICE_X39Y123.G2     net (fanout=1)        0.789   l3.cpu.0.u0/p0/c0mmu/dcache0/dwrite_1_iv_1_0
    SLICE_X39Y123.Y      Tilo                  0.194   l3.cpu.0.u0/cdwrite_1(1)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.dwrite_1_iv
    SLICE_X37Y120.F4     net (fanout=2)        0.530   l3.cpu.0.u0/p0/c0mmu/dcache0/N_4917
    SLICE_X37Y120.X      Tilo                  0.194   l3.cpu.0.u0/cdwrite_1(0)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/cdwrite_1[0]
    RAMB16_X1Y13.WEA3    net (fanout=8)        1.184   l3.cpu.0.u0/cdwrite_1(0)
    RAMB16_X1Y13.CLKA    Trcck_WEA             0.748   l3.cpu.0.u0/cmem0/dme.dd0.0.ddata0/xc2v.x0/a10.x.0.r/RAMB16
                                                       l3.cpu.0.u0/cmem0/dme.dd0.0.ddata0/xc2v.x0/a10.x.0.r/RAMB16
    -------------------------------------------------  ---------------------------
    Total                                     14.585ns (4.515ns logic, 10.070ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mctrl0.mctrl0/r.srhsel_ret_15[0] (FF)
  Destination:          l3.cpu.0.u0/cmem0/dme.dd0.0.ddata0/xc2v.x0/a10.x.0.r/RAMB16 (RAM)
  Requirement:          15.384ns
  Data Path Delay:      14.585ns (Levels of Logic = 14)
  Clock Path Skew:      -0.110ns (1.514 - 1.624)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: mctrl0.mctrl0/r.srhsel_ret_15[0] to l3.cpu.0.u0/cmem0/dme.dd0.0.ddata0/xc2v.x0/a10.x.0.r/RAMB16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y55.XQ      Tcko                  0.360   mctrl0.mctrl0/ws_o_2(0)
                                                       mctrl0.mctrl0/r.srhsel_ret_15[0]
    SLICE_X39Y54.G1      net (fanout=2)        0.758   mctrl0.mctrl0/ws_o_2(0)
    SLICE_X39Y54.Y       Tilo                  0.194   mctrl0.mctrl0/ws_o_4(3)
                                                       mctrl0.mctrl0/ready_0_sqmuxa_1_0
    SLICE_X39Y54.F3      net (fanout=1)        0.222   mctrl0.mctrl0/ready_0_sqmuxa_1_0/O
    SLICE_X39Y54.X       Tilo                  0.194   mctrl0.mctrl0/ws_o_4(3)
                                                       mctrl0.mctrl0/ready_0_sqmuxa_2_RNI3BD4
    SLICE_X39Y57.BX      net (fanout=4)        0.323   mctrl0.mctrl0/N_7850
    SLICE_X39Y57.XMUX    Tbxx                  0.511   mctrl0.mctrl0/hsel_o(3)
                                                       mctrl0.mctrl0/ctrl.ready_1_2
    SLICE_X38Y55.G4      net (fanout=3)        0.562   mctrl0.mctrl0/N_7852
    SLICE_X38Y55.Y       Tilo                  0.195   mctrl0.mctrl0/ws_o_2(0)
                                                       mctrl0.mctrl0/ctrl.ready_1_2_RNI6PR9
    SLICE_X35Y67.F4      net (fanout=5)        0.589   N_5468
    SLICE_X35Y67.XMUX    Tif5x                 0.566   ahb0/N_8148
                                                       ahb0/un34_hready_1_bm[0]
                                                       ahb0/un34_hready_1[0]
    SLICE_X39Y105.G4     net (fanout=1)        1.233   ahb0/N_8148
    SLICE_X39Y105.Y      Tilo                  0.194   eth1.e1.m100.u0.ethc0.ahb0.r.retry
                                                       ahb0/un34_hready_5[0]
    SLICE_X39Y105.F4     net (fanout=1)        0.159   ahb0/un34_hready_5[0]/O
    SLICE_X39Y105.X      Tilo                  0.194   eth1.e1.m100.u0.ethc0.ahb0.r.retry
                                                       ahb0/comb.hready_1_u
    SLICE_X39Y106.G1     net (fanout=186)      0.599   ahbsi.hready
    SLICE_X39Y106.Y      Tilo                  0.194   l3.cpu.0.u0/p0/mexc_o_0
                                                       l3.cpu.0.u0/p0/c0mmu/a0/un1_ahbi_1
    SLICE_X41Y121.G3     net (fanout=9)        1.517   l3.cpu.0.u0/p0/c0mmu/N_4806
    SLICE_X41Y121.Y      Tilo                  0.194   l3.cpu.0.u0/p0/mexc_o
                                                       l3.cpu.0.u0/p0/c0mmu/a0/dmexc_2_sqmuxa
    SLICE_X41Y121.F4     net (fanout=4)        0.170   l3.cpu.0.u0/p0/c0mmu/mexc_0
    SLICE_X41Y121.X      Tilo                  0.194   l3.cpu.0.u0/p0/mexc_o
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dwrite_0_sqmuxa_1
    SLICE_X41Y134.F3     net (fanout=2)        0.641   l3.cpu.0.u0/p0/c0mmu/dcache0/N_1972
    SLICE_X41Y134.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/dcache0/N_915_m
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.dwrite_1_iv_1_0_RNO
    SLICE_X40Y135.F1     net (fanout=1)        0.794   l3.cpu.0.u0/p0/c0mmu/dcache0/N_915_m
    SLICE_X40Y135.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/dwrite_1_iv_1_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.dwrite_1_iv_1_0
    SLICE_X39Y123.G2     net (fanout=1)        0.789   l3.cpu.0.u0/p0/c0mmu/dcache0/dwrite_1_iv_1_0
    SLICE_X39Y123.Y      Tilo                  0.194   l3.cpu.0.u0/cdwrite_1(1)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.dwrite_1_iv
    SLICE_X37Y120.F4     net (fanout=2)        0.530   l3.cpu.0.u0/p0/c0mmu/dcache0/N_4917
    SLICE_X37Y120.X      Tilo                  0.194   l3.cpu.0.u0/cdwrite_1(0)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/cdwrite_1[0]
    RAMB16_X1Y13.WEA2    net (fanout=8)        1.184   l3.cpu.0.u0/cdwrite_1(0)
    RAMB16_X1Y13.CLKA    Trcck_WEA             0.748   l3.cpu.0.u0/cmem0/dme.dd0.0.ddata0/xc2v.x0/a10.x.0.r/RAMB16
                                                       l3.cpu.0.u0/cmem0/dme.dd0.0.ddata0/xc2v.x0/a10.x.0.r/RAMB16
    -------------------------------------------------  ---------------------------
    Total                                     14.585ns (4.515ns logic, 10.070ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               apb0/r.prdata_ret_18 (FF)
  Destination:          l3.dsugen.dsu0/x0/tb0.mem0/mem0.0.ram0/s64.xc2v.x0/a8.r0/RAMB16 (RAM)
  Requirement:          15.384ns
  Data Path Delay:      14.466ns (Levels of Logic = 10)
  Clock Path Skew:      -0.226ns (1.512 - 1.738)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: apb0/r.prdata_ret_18 to l3.dsugen.dsu0/x0/tb0.mem0/mem0.0.ram0/s64.xc2v.x0/a8.r0/RAMB16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.XQ      Tcko                  0.360   apb0/psel82_o
                                                       apb0/r.prdata_ret_18
    SLICE_X13Y58.G2      net (fanout=4)        0.852   apb0/psel82_o
    SLICE_X13Y58.Y       Tilo                  0.194   apb0/psel26_o
                                                       apb0/nslave[0]
    SLICE_X12Y58.F3      net (fanout=8)        0.257   apb0/nslave_i(0)
    SLICE_X12Y58.X       Tilo                  0.195   l3.dsugen.dsu0/x0/addr_0(11)
                                                       apb0/comb.un1_nslave_15_1
    SLICE_X12Y60.G3      net (fanout=2)        0.437   apb0/un1_nslave_1(4)
    SLICE_X12Y60.Y       Tilo                  0.195   apb0/prer_o(12)
                                                       apb0/comb.un1_nslave_11
    SLICE_X13Y63.G1      net (fanout=28)       0.661   apb0/un1_nslave(4)
    SLICE_X13Y63.Y       Tilo                  0.194   apb0/un1_apbo_0_iv_0[17]/O
                                                       apb0/un1_apbo_0_iv_0_RNO[17]
    SLICE_X13Y63.F3      net (fanout=1)        0.391   apb0/un1_e1_2_o_m(17)
    SLICE_X13Y63.X       Tilo                  0.194   apb0/un1_apbo_0_iv_0[17]/O
                                                       apb0/un1_apbo_0_iv_0[17]
    SLICE_X12Y67.G1      net (fanout=1)        0.575   apb0/un1_apbo_0_iv_0[17]/O
    SLICE_X12Y67.XMUX    Tif5x                 0.560   ahbso_1.hrdata(49)
                                                       apb0/comb.v.prdata_1_am[17]
                                                       apb0/comb.v.prdata_1[17]
    SLICE_X21Y84.F1      net (fanout=1)        1.493   ahbso_1.hrdata(49)
    SLICE_X21Y84.XMUX    Tif5x                 0.566   ahb0/N_8167
                                                       ahb0/un34_hready_3_bm[20]
                                                       ahb0/un34_hready_3[20]
    SLICE_X26Y97.G2      net (fanout=1)        0.982   ahb0/N_8167
    SLICE_X26Y97.XMUX    Tif5x                 0.560   N_6872
                                                       ahb0/hrdata_0_am[17]
                                                       ahb0/hrdata_0[17]
    SLICE_X27Y121.G2     net (fanout=3)        1.396   N_6872
    SLICE_X27Y121.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/un1_tag0(75)
                                                       ahb0/hrdata[17]
    SLICE_X38Y77.G1      net (fanout=26)       2.896   ahbmi.hrdata(17)
    SLICE_X38Y77.Y       Tilo                  0.195   l3.dsugen.dsu0/x0/data_1(35)
                                                       l3.dsugen.dsu0/x0/comb.vabufi.data_1[49]
    RAMB16_X2Y10.DIA17   net (fanout=1)        0.889   l3.dsugen.dsu0/x0/data_1(49)
    RAMB16_X2Y10.CLKA    Trdck_DIA             0.230   l3.dsugen.dsu0/x0/tb0.mem0/mem0.0.ram0/s64.xc2v.x0/a8.r0/RAMB16
                                                       l3.dsugen.dsu0/x0/tb0.mem0/mem0.0.ram0/s64.xc2v.x0/a8.r0/RAMB16
    -------------------------------------------------  ---------------------------
    Total                                     14.466ns (3.637ns logic, 10.829ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               apb0/r.prdata_ret_1[5] (FF)
  Destination:          l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15] (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.499ns (Levels of Logic = 13)
  Clock Path Skew:      -0.192ns (1.589 - 1.781)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: apb0/r.prdata_ret_1[5] to l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y60.YQ      Tcko                  0.360   apbi.paddr_o_6(5)
                                                       apb0/r.prdata_ret_1[5]
    SLICE_X11Y60.G2      net (fanout=1)        0.511   apbi.paddr_o_5(7)
    SLICE_X11Y60.Y       Tilo                  0.194   apbi.paddr_o_6(6)
                                                       i2cm.i2c0/un1_apbout30_0_o2_3
    SLICE_X11Y60.F3      net (fanout=1)        0.222   i2cm.i2c0/un1_apbout30_0_o2_3/O
    SLICE_X11Y60.X       Tilo                  0.194   apbi.paddr_o_6(6)
                                                       i2cm.i2c0/un1_apbout30_0_o2
    SLICE_X10Y60.G2      net (fanout=6)        0.357   i2cm.i2c0/N_11751
    SLICE_X10Y60.Y       Tilo                  0.195   apbi.paddr_o_6(5)
                                                       i2cm.i2c0/apbout_2_sqmuxa_0_i2_0_o2
    SLICE_X10Y61.G1      net (fanout=5)        0.409   N_11774
    SLICE_X10Y61.XMUX    Tif5x                 0.560   apbi.pwrite_o_6
                                                       i2cm.i2c0/apbo.prdata_am[0]
                                                       i2cm.i2c0/apbo.prdata[0]
    SLICE_X12Y61.F4      net (fanout=1)        0.650   apbo_12.prdata(0)
    SLICE_X12Y61.X       Tilo                  0.195   apb0/addr_o(1)
                                                       apb0/un1_apbo_0_iv[0]
    SLICE_X19Y72.G4      net (fanout=1)        0.811   apb0/un1_apbo_0_iv[0]/O
    SLICE_X19Y72.Y       Tilo                  0.194   l3.dsugen.dsu0/x0/addr_o_0(9)
                                                       apb0/comb.v.prdata_1_0[0]
    SLICE_X19Y72.F3      net (fanout=1)        0.222   ahbso_1.hrdata(0)
    SLICE_X19Y72.X       Tilo                  0.194   l3.dsugen.dsu0/x0/addr_o_0(9)
                                                       ahb0/un34_hready_2[99]
    SLICE_X23Y87.G4      net (fanout=1)        0.762   ahb0/un34_hready_2[99]/O
    SLICE_X23Y87.XMUX    Tif5x                 0.574   ahb0/un34_hready(3)
                                                       ahb0/un34_hready_7_am[3]
                                                       ahb0/un34_hready_7[3]
    SLICE_X32Y106.F4     net (fanout=1)        1.218   ahb0/un34_hready(3)
    SLICE_X32Y106.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/pteout_4(0)
                                                       ahb0/hrdata[0]
    SLICE_X36Y107.G2     net (fanout=34)       0.976   ahbmi.hrdata(0)
    SLICE_X36Y107.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/walk_op
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/p0.fault_trans_1_RNINDV5
    SLICE_X38Y110.G4     net (fanout=7)        0.581   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/N_4496_i_1
    SLICE_X38Y110.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.0.tag0/un1_tag0(42)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/p0.finish_1
    SLICE_X33Y129.F4     net (fanout=20)       1.020   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/finish_i
    SLICE_X33Y129.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
    SLICE_X27Y119.G4     net (fanout=38)       1.199   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
    SLICE_X27Y119.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/un1_tag0(43)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/p0.tlbcam_write_op_1[1]
    SLICE_X37Y70.CE      net (fanout=42)       1.375   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam_write_op_1(1)
    SLICE_X37Y70.CLK     Tceck                 0.553   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/pteout_3(23)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15]
    -------------------------------------------------  ---------------------------
    Total                                     14.499ns (4.186ns logic, 10.313ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu.0.u0/p0/iu0/r.m.result[24] (FF)
  Destination:          l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16 (RAM)
  Requirement:          15.384ns
  Data Path Delay:      14.550ns (Levels of Logic = 15)
  Clock Path Skew:      -0.138ns (1.553 - 1.691)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu.0.u0/p0/iu0/r.m.result[24] to l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y137.YQ     Tcko                  0.340   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/result_ret_6
                                                       l3.cpu.0.u0/p0/iu0/r.m.result[24]
    SLICE_X19Y139.G1     net (fanout=17)       0.805   l3.cpu.0.u0/p0/maddress(24)
    SLICE_X19Y139.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]
    SLICE_X19Y139.F1     net (fanout=1)        0.550   l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]/O
    SLICE_X19Y139.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_0
    SLICE_X15Y135.F4     net (fanout=1)        0.770   l3.cpu.0.u0/p0/iu0/trap56_0
    SLICE_X15Y135.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_23
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_23
    SLICE_X14Y128.F1     net (fanout=1)        0.790   l3.cpu.0.u0/p0/iu0/trap56_23
    SLICE_X14Y128.X      Tilo                  0.195   l3.cpu.0.u0/p0/iu0/trap56
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56
    SLICE_X17Y128.G4     net (fanout=1)        0.558   l3.cpu.0.u0/p0/iu0/trap56
    SLICE_X17Y128.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/tt_5_sqmuxa_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_RNI3HF6
    SLICE_X37Y145.G4     net (fanout=3)        1.377   l3.cpu.0.u0/p0/iu0/N_12455
    SLICE_X37Y145.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/un1_trap65_0
    SLICE_X37Y145.F4     net (fanout=2)        0.165   l3.cpu.0.u0/p0/iu0/N_2912
    SLICE_X37Y145.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/tt_1_sqmuxa_23
    SLICE_X37Y142.G3     net (fanout=2)        0.412   l3.cpu.0.u0/p0/iu0/N_6700
    SLICE_X37Y142.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/N_2433
                                                       l3.cpu.0.u0/p0/iu0/un1_v.x.ctrl.annul
    SLICE_X38Y137.G4     net (fanout=13)       0.578   l3.cpu.0.u0/p0/iu0/N_2909
    SLICE_X38Y137.Y      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0
    SLICE_X38Y137.F1     net (fanout=1)        0.816   l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0/O
    SLICE_X38Y137.X      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dbg_cache.dci2.enaddr_iv
    SLICE_X44Y134.F4     net (fanout=3)        0.810   l3.cpu.0.u0/p0/iu0/r.m.dci.enaddr_RNO/O
    SLICE_X44Y134.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.lramwr_4
    SLICE_X44Y135.F4     net (fanout=4)        0.169   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
    SLICE_X44Y135.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_0
    SLICE_X46Y133.F3     net (fanout=1)        0.410   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
    SLICE_X46Y133.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_3
    SLICE_X47Y129.G1     net (fanout=1)        0.576   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
    SLICE_X47Y129.Y      Tilo                  0.194   l3.cpu.0.u0/p0/read_o_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_u
    SLICE_X49Y128.F2     net (fanout=22)       1.064   l3.cpu.0.u0/p0/c0mmu/dcache0/N_746_sn
    SLICE_X49Y128.XMUX   Tif5x                 0.566   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/data_0(0)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.vmask_1_1_bm[2]
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.vmask_1_1[2]
    RAMB16_X2Y14.DIA2    net (fanout=1)        0.842   l3.cpu.0.u0/vmask_1_1(2)
    RAMB16_X2Y14.CLKA    Trdck_DIA             0.230   l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
                                                       l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    -------------------------------------------------  ---------------------------
    Total                                     14.550ns (3.858ns logic, 10.692ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu.0.u0/p0/mgen.div0/r.state[0] (FF)
  Destination:          l3.cpu.0.u0/p0/mgen.div0/r.zcorr (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.688ns (Levels of Logic = 21)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu.0.u0/p0/mgen.div0/r.state[0] to l3.cpu.0.u0/p0/mgen.div0/r.zcorr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y172.XQ      Tcko                  0.340   l3.cpu.0.u0/p0/mgen.div0/state(0)
                                                       l3.cpu.0.u0/p0/mgen.div0/r.state[0]
    SLICE_X6Y166.G1      net (fanout=16)       0.915   l3.cpu.0.u0/p0/mgen.div0/state(0)
    SLICE_X6Y166.Y       Tilo                  0.195   l3.cpu.0.u0/p0/mgen.div0/x_1_5_i_o2(36)
                                                       l3.cpu.0.u0/p0/mgen.div0/divcomb.un1_r.state_1_i_o2
    SLICE_X0Y117.F2      net (fanout=42)       2.156   l3.cpu.0.u0/p0/mgen.div0/state_1_i_o2
    SLICE_X0Y117.X       Tilo                  0.195   l3.cpu.0.u0/p0/mgen.div0/vaddin1_sm0
                                                       l3.cpu.0.u0/p0/mgen.div0/vaddin1_m2s2
    SLICE_X3Y94.BX       net (fanout=33)       2.087   l3.cpu.0.u0/p0/mgen.div0/vaddin1_sm0
    SLICE_X3Y94.XMUX     Tbxx                  0.511   l3.dsugen.dsu0/x0/addr_0(28)
                                                       l3.cpu.0.u0/p0/mgen.div0/vaddin1_m2[8]
    SLICE_X0Y117.G1      net (fanout=1)        1.434   l3.cpu.0.u0/p0/mgen.div0/vaddin1_m2(8)
    SLICE_X0Y117.Y       Tilo                  0.195   l3.cpu.0.u0/p0/mgen.div0/vaddin1_sm0
                                                       l3.cpu.0.u0/p0/mgen.div0/vaddin1_m2_RNI59M4[8]
    SLICE_X0Y130.F2      net (fanout=1)        0.738   l3.cpu.0.u0/p0/mgen.div0/vaddin1(8)
    SLICE_X0Y130.COUT    Topcyf                0.576   l3.cpu.0.u0/p0/iu0/pc_0(13)
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_axb_8
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_8
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_9
    SLICE_X0Y131.CIN     net (fanout=1)        0.000   l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_9/O
    SLICE_X0Y131.COUT    Tbyp                  0.089   l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_11/O
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_10
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_11
    SLICE_X0Y132.CIN     net (fanout=1)        0.000   l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_11/O
    SLICE_X0Y132.COUT    Tbyp                  0.089   l3.cpu.0.u0/p0/iu0/pc_1(17)
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_12
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_13
    SLICE_X0Y133.CIN     net (fanout=1)        0.000   l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_13/O
    SLICE_X0Y133.COUT    Tbyp                  0.089   l3.cpu.0.u0/p0/iu0/pc_1(10)
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_14
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_15
    SLICE_X0Y134.CIN     net (fanout=1)        0.000   l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_15/O
    SLICE_X0Y134.COUT    Tbyp                  0.089   l3.cpu.0.u0/p0/iu0/pc(18)
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_16
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_17
    SLICE_X0Y135.CIN     net (fanout=1)        0.000   l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_17/O
    SLICE_X0Y135.COUT    Tbyp                  0.089   l3.cpu.0.u0/p0/iu0/pc_0(16)
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_18
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_19
    SLICE_X0Y136.CIN     net (fanout=1)        0.000   l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_19/O
    SLICE_X0Y136.COUT    Tbyp                  0.089   l3.cpu.0.u0/p0/iu0/pc(10)
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_20
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_21
    SLICE_X0Y137.CIN     net (fanout=1)        0.000   l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_21/O
    SLICE_X0Y137.COUT    Tbyp                  0.089   l3.cpu.0.u0/p0/iu0/pc(17)
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_22
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_23
    SLICE_X0Y138.CIN     net (fanout=1)        0.000   l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_23/O
    SLICE_X0Y138.COUT    Tbyp                  0.089   l3.cpu.0.u0/p0/iu0/pc_1(19)
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_24
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_25
    SLICE_X0Y139.CIN     net (fanout=1)        0.000   l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_25/O
    SLICE_X0Y139.COUT    Tbyp                  0.089   l3.cpu.0.u0/p0/iu0/pc_1(16)
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_26
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_27
    SLICE_X0Y140.CIN     net (fanout=1)        0.000   l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_27/O
    SLICE_X0Y140.COUT    Tbyp                  0.089   l3.cpu.0.u0/p0/iu0/pc_0(12)
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_28
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_29
    SLICE_X0Y141.CIN     net (fanout=1)        0.000   l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_29/O
    SLICE_X0Y141.COUT    Tbyp                  0.089   l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_31/O
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_30
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_31
    SLICE_X0Y142.CIN     net (fanout=1)        0.000   l3.cpu.0.u0/p0/mgen.div0/un18_addout_cry_31/O
    SLICE_X0Y142.XMUX    Tcinx                 0.435   l3.cpu.0.u0/p0/mgen.div0/N_513_i_1
                                                       l3.cpu.0.u0/p0/mgen.div0/un18_addout_s_32
    SLICE_X4Y168.F1      net (fanout=5)        1.745   l3.cpu.0.u0/p0/mgen.div0/un18_addout_s_32
    SLICE_X4Y168.X       Tilo                  0.195   l3.cpu.0.u0/p0/iu0/pc(27)
                                                       l3.cpu.0.u0/p0/mgen.div0/divcomb.v.x_1_5_i_0_a2_9[64]
    SLICE_X0Y151.F4      net (fanout=2)        0.797   l3.cpu.0.u0/p0/mgen.div0/N_672
    SLICE_X0Y151.X       Tilo                  0.195   l3.cpu.0.u0/p0/mgen.div0/divcomb.v.zcorr_1_u_0_a2_5/O
                                                       l3.cpu.0.u0/p0/mgen.div0/divcomb.v.zcorr_1_u_0_a2_5
    SLICE_X0Y152.G3      net (fanout=1)        0.431   l3.cpu.0.u0/p0/mgen.div0/divcomb.v.zcorr_1_u_0_a2_5/O
    SLICE_X0Y152.Y       Tilo                  0.195   l3.cpu.0.u0/p0/mgen.div0/zcorr
                                                       l3.cpu.0.u0/p0/mgen.div0/divcomb.v.zcorr_1_u_0_a2_8
    SLICE_X0Y152.F4      net (fanout=1)        0.159   l3.cpu.0.u0/p0/mgen.div0/divcomb.v.zcorr_1_u_0_a2_8/O
    SLICE_X0Y152.CLK     Tfck                  0.215   l3.cpu.0.u0/p0/mgen.div0/zcorr
                                                       l3.cpu.0.u0/p0/mgen.div0/divcomb.v.zcorr_1_u_0_s
                                                       l3.cpu.0.u0/p0/mgen.div0/r.zcorr
    -------------------------------------------------  ---------------------------
    Total                                     14.688ns (4.226ns logic, 10.462ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               apb0/r.prdata_ret_60 (FF)
  Destination:          l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15] (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.494ns (Levels of Logic = 13)
  Clock Path Skew:      -0.192ns (1.589 - 1.781)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: apb0/r.prdata_ret_60 to l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.YQ      Tcko                  0.360   apbi.pwrite_o_6
                                                       apb0/r.prdata_ret_60
    SLICE_X11Y60.G1      net (fanout=1)        0.563   apbi.pwrite_o_6
    SLICE_X11Y60.Y       Tilo                  0.194   apbi.paddr_o_6(6)
                                                       i2cm.i2c0/un1_apbout30_0_o2_3
    SLICE_X11Y60.F3      net (fanout=1)        0.222   i2cm.i2c0/un1_apbout30_0_o2_3/O
    SLICE_X11Y60.X       Tilo                  0.194   apbi.paddr_o_6(6)
                                                       i2cm.i2c0/un1_apbout30_0_o2
    SLICE_X9Y60.F4       net (fanout=6)        0.418   i2cm.i2c0/N_11751
    SLICE_X9Y60.X        Tilo                  0.194   apbi.paddr_o(4)
                                                       i2cm.i2c0/un1_apbout30_0_o2_RNIHJE2
    SLICE_X10Y61.BX      net (fanout=8)        0.339   N_6810
    SLICE_X10Y61.XMUX    Tbxx                  0.513   apbi.pwrite_o_6
                                                       i2cm.i2c0/apbo.prdata[0]
    SLICE_X12Y61.F4      net (fanout=1)        0.650   apbo_12.prdata(0)
    SLICE_X12Y61.X       Tilo                  0.195   apb0/addr_o(1)
                                                       apb0/un1_apbo_0_iv[0]
    SLICE_X19Y72.G4      net (fanout=1)        0.811   apb0/un1_apbo_0_iv[0]/O
    SLICE_X19Y72.Y       Tilo                  0.194   l3.dsugen.dsu0/x0/addr_o_0(9)
                                                       apb0/comb.v.prdata_1_0[0]
    SLICE_X19Y72.F3      net (fanout=1)        0.222   ahbso_1.hrdata(0)
    SLICE_X19Y72.X       Tilo                  0.194   l3.dsugen.dsu0/x0/addr_o_0(9)
                                                       ahb0/un34_hready_2[99]
    SLICE_X23Y87.G4      net (fanout=1)        0.762   ahb0/un34_hready_2[99]/O
    SLICE_X23Y87.XMUX    Tif5x                 0.574   ahb0/un34_hready(3)
                                                       ahb0/un34_hready_7_am[3]
                                                       ahb0/un34_hready_7[3]
    SLICE_X32Y106.F4     net (fanout=1)        1.218   ahb0/un34_hready(3)
    SLICE_X32Y106.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/pteout_4(0)
                                                       ahb0/hrdata[0]
    SLICE_X36Y107.G2     net (fanout=34)       0.976   ahbmi.hrdata(0)
    SLICE_X36Y107.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/walk_op
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/p0.fault_trans_1_RNINDV5
    SLICE_X38Y110.G4     net (fanout=7)        0.581   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/N_4496_i_1
    SLICE_X38Y110.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.0.tag0/un1_tag0(42)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/p0.finish_1
    SLICE_X33Y129.F4     net (fanout=20)       1.020   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/finish_i
    SLICE_X33Y129.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
    SLICE_X27Y119.G4     net (fanout=38)       1.199   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
    SLICE_X27Y119.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/un1_tag0(43)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/p0.tlbcam_write_op_1[1]
    SLICE_X37Y70.CE      net (fanout=42)       1.375   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam_write_op_1(1)
    SLICE_X37Y70.CLK     Tceck                 0.553   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/pteout_3(23)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15]
    -------------------------------------------------  ---------------------------
    Total                                     14.494ns (4.138ns logic, 10.356ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu.0.u0/p0/iu0/r.m.result[24] (FF)
  Destination:          l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16 (RAM)
  Requirement:          15.384ns
  Data Path Delay:      14.547ns (Levels of Logic = 15)
  Clock Path Skew:      -0.138ns (1.553 - 1.691)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu.0.u0/p0/iu0/r.m.result[24] to l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y137.YQ     Tcko                  0.340   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/result_ret_6
                                                       l3.cpu.0.u0/p0/iu0/r.m.result[24]
    SLICE_X19Y139.G1     net (fanout=17)       0.805   l3.cpu.0.u0/p0/maddress(24)
    SLICE_X19Y139.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]
    SLICE_X19Y139.F1     net (fanout=1)        0.550   l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]/O
    SLICE_X19Y139.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_0
    SLICE_X15Y135.F4     net (fanout=1)        0.770   l3.cpu.0.u0/p0/iu0/trap56_0
    SLICE_X15Y135.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_23
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_23
    SLICE_X14Y128.F1     net (fanout=1)        0.790   l3.cpu.0.u0/p0/iu0/trap56_23
    SLICE_X14Y128.X      Tilo                  0.195   l3.cpu.0.u0/p0/iu0/trap56
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56
    SLICE_X17Y128.G4     net (fanout=1)        0.558   l3.cpu.0.u0/p0/iu0/trap56
    SLICE_X17Y128.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/tt_5_sqmuxa_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_RNI3HF6
    SLICE_X37Y145.G4     net (fanout=3)        1.377   l3.cpu.0.u0/p0/iu0/N_12455
    SLICE_X37Y145.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/un1_trap65_0
    SLICE_X37Y145.F4     net (fanout=2)        0.165   l3.cpu.0.u0/p0/iu0/N_2912
    SLICE_X37Y145.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/tt_1_sqmuxa_23
    SLICE_X37Y142.G3     net (fanout=2)        0.412   l3.cpu.0.u0/p0/iu0/N_6700
    SLICE_X37Y142.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/N_2433
                                                       l3.cpu.0.u0/p0/iu0/un1_v.x.ctrl.annul
    SLICE_X38Y137.G4     net (fanout=13)       0.578   l3.cpu.0.u0/p0/iu0/N_2909
    SLICE_X38Y137.Y      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0
    SLICE_X38Y137.F1     net (fanout=1)        0.816   l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0/O
    SLICE_X38Y137.X      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dbg_cache.dci2.enaddr_iv
    SLICE_X44Y134.F4     net (fanout=3)        0.810   l3.cpu.0.u0/p0/iu0/r.m.dci.enaddr_RNO/O
    SLICE_X44Y134.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.lramwr_4
    SLICE_X44Y135.F4     net (fanout=4)        0.169   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
    SLICE_X44Y135.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_0
    SLICE_X46Y133.F3     net (fanout=1)        0.410   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
    SLICE_X46Y133.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_3
    SLICE_X47Y129.G1     net (fanout=1)        0.576   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
    SLICE_X47Y129.Y      Tilo                  0.194   l3.cpu.0.u0/p0/read_o_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_u
    SLICE_X48Y122.F2     net (fanout=22)       1.051   l3.cpu.0.u0/p0/c0mmu/dcache0/N_746_sn
    SLICE_X48Y122.XMUX   Tif5x                 0.555   l3.cpu.0.u0/vmask_1_1(3)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.vmask_1_1_bm[3]
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.vmask_1_1[3]
    RAMB16_X2Y14.DIA3    net (fanout=1)        0.863   l3.cpu.0.u0/vmask_1_1(3)
    RAMB16_X2Y14.CLKA    Trdck_DIA             0.230   l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
                                                       l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    -------------------------------------------------  ---------------------------
    Total                                     14.547ns (3.847ns logic, 10.700ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               apb0/r.prdata_ret_1[5] (FF)
  Destination:          l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15] (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.488ns (Levels of Logic = 14)
  Clock Path Skew:      -0.192ns (1.589 - 1.781)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: apb0/r.prdata_ret_1[5] to l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y60.YQ      Tcko                  0.360   apbi.paddr_o_6(5)
                                                       apb0/r.prdata_ret_1[5]
    SLICE_X11Y60.G2      net (fanout=1)        0.511   apbi.paddr_o_5(7)
    SLICE_X11Y60.Y       Tilo                  0.194   apbi.paddr_o_6(6)
                                                       i2cm.i2c0/un1_apbout30_0_o2_3
    SLICE_X11Y60.F3      net (fanout=1)        0.222   i2cm.i2c0/un1_apbout30_0_o2_3/O
    SLICE_X11Y60.X       Tilo                  0.194   apbi.paddr_o_6(6)
                                                       i2cm.i2c0/un1_apbout30_0_o2
    SLICE_X10Y60.G2      net (fanout=6)        0.357   i2cm.i2c0/N_11751
    SLICE_X10Y60.Y       Tilo                  0.195   apbi.paddr_o_6(5)
                                                       i2cm.i2c0/apbout_2_sqmuxa_0_i2_0_o2
    SLICE_X10Y61.G1      net (fanout=5)        0.409   N_11774
    SLICE_X10Y61.XMUX    Tif5x                 0.560   apbi.pwrite_o_6
                                                       i2cm.i2c0/apbo.prdata_am[0]
                                                       i2cm.i2c0/apbo.prdata[0]
    SLICE_X12Y61.F4      net (fanout=1)        0.650   apbo_12.prdata(0)
    SLICE_X12Y61.X       Tilo                  0.195   apb0/addr_o(1)
                                                       apb0/un1_apbo_0_iv[0]
    SLICE_X19Y72.G4      net (fanout=1)        0.811   apb0/un1_apbo_0_iv[0]/O
    SLICE_X19Y72.Y       Tilo                  0.194   l3.dsugen.dsu0/x0/addr_o_0(9)
                                                       apb0/comb.v.prdata_1_0[0]
    SLICE_X19Y72.F3      net (fanout=1)        0.222   ahbso_1.hrdata(0)
    SLICE_X19Y72.X       Tilo                  0.194   l3.dsugen.dsu0/x0/addr_o_0(9)
                                                       ahb0/un34_hready_2[99]
    SLICE_X23Y87.G4      net (fanout=1)        0.762   ahb0/un34_hready_2[99]/O
    SLICE_X23Y87.XMUX    Tif5x                 0.574   ahb0/un34_hready(3)
                                                       ahb0/un34_hready_7_am[3]
                                                       ahb0/un34_hready_7[3]
    SLICE_X32Y106.F4     net (fanout=1)        1.218   ahb0/un34_hready(3)
    SLICE_X32Y106.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/pteout_4(0)
                                                       ahb0/hrdata[0]
    SLICE_X37Y106.F4     net (fanout=34)       0.532   ahbmi.hrdata(0)
    SLICE_X37Y106.X      Tilo                  0.194   gpio0.un1_grgpio0_1(72)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/p0.fault_trans_1
    SLICE_X36Y107.G3     net (fanout=2)        0.239   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/fault_trans_2
    SLICE_X36Y107.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/walk_op
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/p0.fault_trans_1_RNINDV5
    SLICE_X38Y110.G4     net (fanout=7)        0.581   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/N_4496_i_1
    SLICE_X38Y110.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.0.tag0/un1_tag0(42)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/p0.finish_1
    SLICE_X33Y129.F4     net (fanout=20)       1.020   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/finish_i
    SLICE_X33Y129.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
    SLICE_X27Y119.G4     net (fanout=38)       1.199   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
    SLICE_X27Y119.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/un1_tag0(43)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/p0.tlbcam_write_op_1[1]
    SLICE_X37Y70.CE      net (fanout=42)       1.375   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam_write_op_1(1)
    SLICE_X37Y70.CLK     Tceck                 0.553   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/pteout_3(23)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15]
    -------------------------------------------------  ---------------------------
    Total                                     14.488ns (4.380ns logic, 10.108ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/r.s2_entry[0] (FF)
  Destination:          l3.cpu.0.u0/p0/c0mmu/icache0/r.req (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.673ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (1.636 - 1.642)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/r.s2_entry[0] to l3.cpu.0.u0/p0/c0mmu/icache0/r.req
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y112.XQ     Tcko                  0.340   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/s2_entry(0)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/r.s2_entry[0]
    SLICE_X33Y126.BY     net (fanout=77)       2.082   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/s2_entry(0)
    SLICE_X33Y126.YMUX   Tbyy                  0.548   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/N_835
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/un1_acc_7[4]
    SLICE_X37Y124.G2     net (fanout=3)        0.787   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/adata_0(4)
    SLICE_X37Y124.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/fault_pri
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/p0.fault.fault_pri_1_0
    SLICE_X37Y124.F3     net (fanout=1)        0.222   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/p0.fault.fault_pri_1_0/O
    SLICE_X37Y124.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/fault_pri
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/p0.fault.fault_pri_1_u
    SLICE_X36Y138.F4     net (fanout=2)        0.719   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/fault_pri
    SLICE_X36Y138.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/fault_su_0
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/p0.un207_m_tlb_type_2
    SLICE_X35Y145.G2     net (fanout=1)        0.736   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/un207_m_tlb_type_2
    SLICE_X35Y145.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/pteout_4(2)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/fault.fault_access_0_sqmuxa
    SLICE_X42Y161.BX     net (fanout=37)       1.626   l3.cpu.0.u0/p0/c0mmu/fault_access_0_sqmuxa
    SLICE_X42Y161.XMUX   Tbxx                  0.513   l3.cpu.0.u0/p0/c0mmu/un1_m0_2(40)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/fault.fault_access_0_sqmuxa_RNI61V5
    SLICE_X39Y156.G4     net (fanout=6)        1.028   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/fault_mexc_1
    SLICE_X39Y156.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/icache0/N_5433
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/un1_v.mmctrl2.fs.ow10
    SLICE_X39Y156.F3     net (fanout=3)        0.227   l3.cpu.0.u0/p0/c0mmu/ow10
    SLICE_X39Y156.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/icache0/N_5433
                                                       l3.cpu.0.u0/p0/c0mmu/icache0/ictrl.un5_m_en
    SLICE_X41Y140.F2     net (fanout=4)        1.625   l3.cpu.0.u0/p0/c0mmu/icache0/N_5433
    SLICE_X41Y140.X      Tilo                  0.194   gpio0.un1_grgpio0_1(89)
                                                       l3.cpu.0.u0/p0/c0mmu/icache0/error_1_sqmuxa
    SLICE_X41Y137.F4     net (fanout=2)        0.357   l3.cpu.0.u0/p0/c0mmu/icache0/error_1_sqmuxa
    SLICE_X41Y137.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/icache0/N_11303_i
                                                       l3.cpu.0.u0/p0/c0mmu/icache0/r.req_RNO
    SLICE_X41Y86.BY      net (fanout=1)        1.262   l3.cpu.0.u0/p0/c0mmu/icache0/N_11303_i
    SLICE_X41Y86.CLK     Tsrck                 1.048   l3.cpu.0.u0/p0/c0mmu/req
                                                       l3.cpu.0.u0/p0/c0mmu/icache0/r.req
    -------------------------------------------------  ---------------------------
    Total                                     14.673ns (4.002ns logic, 10.671ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu.0.u0/p0/iu0/r.m.result[24] (FF)
  Destination:          l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16 (RAM)
  Requirement:          15.384ns
  Data Path Delay:      14.539ns (Levels of Logic = 15)
  Clock Path Skew:      -0.138ns (1.553 - 1.691)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: l3.cpu.0.u0/p0/iu0/r.m.result[24] to l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y137.YQ     Tcko                  0.340   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/result_ret_6
                                                       l3.cpu.0.u0/p0/iu0/r.m.result[24]
    SLICE_X19Y139.G1     net (fanout=17)       0.805   l3.cpu.0.u0/p0/maddress(24)
    SLICE_X19Y139.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]
    SLICE_X19Y139.F1     net (fanout=1)        0.550   l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.un1_wpr_0.mask[24]/O
    SLICE_X19Y139.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_0
    SLICE_X15Y135.F4     net (fanout=1)        0.770   l3.cpu.0.u0/p0/iu0/trap56_0
    SLICE_X15Y135.X      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/trap56_23
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_23
    SLICE_X14Y128.F1     net (fanout=1)        0.790   l3.cpu.0.u0/p0/iu0/trap56_23
    SLICE_X14Y128.X      Tilo                  0.195   l3.cpu.0.u0/p0/iu0/trap56
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56
    SLICE_X17Y128.G4     net (fanout=1)        0.558   l3.cpu.0.u0/p0/iu0/trap56
    SLICE_X17Y128.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/tt_5_sqmuxa_0
                                                       l3.cpu.0.u0/p0/iu0/comb.mem_trap.1.trap56_RNI3HF6
    SLICE_X37Y145.G4     net (fanout=3)        1.377   l3.cpu.0.u0/p0/iu0/N_12455
    SLICE_X37Y145.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/un1_trap65_0
    SLICE_X37Y145.F4     net (fanout=2)        0.165   l3.cpu.0.u0/p0/iu0/N_2912
    SLICE_X37Y145.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/LVL_4(1)
                                                       l3.cpu.0.u0/p0/iu0/tt_1_sqmuxa_23
    SLICE_X37Y142.G3     net (fanout=2)        0.412   l3.cpu.0.u0/p0/iu0/N_6700
    SLICE_X37Y142.Y      Tilo                  0.194   l3.cpu.0.u0/p0/iu0/N_2433
                                                       l3.cpu.0.u0/p0/iu0/un1_v.x.ctrl.annul
    SLICE_X38Y137.G4     net (fanout=13)       0.578   l3.cpu.0.u0/p0/iu0/N_2909
    SLICE_X38Y137.Y      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0
    SLICE_X38Y137.F1     net (fanout=1)        0.816   l3.cpu.0.u0/p0/iu0/comb.dcache_gen.un1_annul_0/O
    SLICE_X38Y137.X      Tilo                  0.195   l3.cpu.0.u0/p0/enaddr
                                                       l3.cpu.0.u0/p0/iu0/comb.dbg_cache.dci2.enaddr_iv
    SLICE_X44Y134.F4     net (fanout=3)        0.810   l3.cpu.0.u0/p0/iu0/r.m.dci.enaddr_RNO/O
    SLICE_X44Y134.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.lramwr_4
    SLICE_X44Y135.F4     net (fanout=4)        0.169   l3.cpu.0.u0/p0/c0mmu/dcache0/lramwr_4
    SLICE_X44Y135.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_0
    SLICE_X46Y133.F3     net (fanout=1)        0.410   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3590
    SLICE_X46Y133.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_3
    SLICE_X47Y129.G1     net (fanout=1)        0.576   l3.cpu.0.u0/p0/c0mmu/dcache0/N_3598
    SLICE_X47Y129.Y      Tilo                  0.194   l3.cpu.0.u0/p0/read_o_0
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.twrite_16_u
    SLICE_X49Y126.F2     net (fanout=22)       1.059   l3.cpu.0.u0/p0/c0mmu/dcache0/N_746_sn
    SLICE_X49Y126.XMUX   Tif5x                 0.566   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/data_0(2)
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.vmask_1_1_bm[1]
                                                       l3.cpu.0.u0/p0/c0mmu/dcache0/dctrl.vmask_1_1[1]
    RAMB16_X2Y14.DIA1    net (fanout=1)        0.836   l3.cpu.0.u0/vmask_1_1(1)
    RAMB16_X2Y14.CLKA    Trdck_DIA             0.230   l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
                                                       l3.cpu.0.u0/cmem0/dme.dtags1.dt1.dt0.1.dtags0/xc2v.x0/a9.x.0.r0/RAMB16
    -------------------------------------------------  ---------------------------
    Total                                     14.539ns (3.858ns logic, 10.681ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               apb0/r.prdata_ret_60 (FF)
  Destination:          l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15] (FF)
  Requirement:          15.384ns
  Data Path Delay:      14.483ns (Levels of Logic = 14)
  Clock Path Skew:      -0.192ns (1.589 - 1.781)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 15.384ns
  Clock Uncertainty:    0.532ns

  Clock Uncertainty:          0.532ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.063ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: apb0/r.prdata_ret_60 to l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y61.YQ      Tcko                  0.360   apbi.pwrite_o_6
                                                       apb0/r.prdata_ret_60
    SLICE_X11Y60.G1      net (fanout=1)        0.563   apbi.pwrite_o_6
    SLICE_X11Y60.Y       Tilo                  0.194   apbi.paddr_o_6(6)
                                                       i2cm.i2c0/un1_apbout30_0_o2_3
    SLICE_X11Y60.F3      net (fanout=1)        0.222   i2cm.i2c0/un1_apbout30_0_o2_3/O
    SLICE_X11Y60.X       Tilo                  0.194   apbi.paddr_o_6(6)
                                                       i2cm.i2c0/un1_apbout30_0_o2
    SLICE_X9Y60.F4       net (fanout=6)        0.418   i2cm.i2c0/N_11751
    SLICE_X9Y60.X        Tilo                  0.194   apbi.paddr_o(4)
                                                       i2cm.i2c0/un1_apbout30_0_o2_RNIHJE2
    SLICE_X10Y61.BX      net (fanout=8)        0.339   N_6810
    SLICE_X10Y61.XMUX    Tbxx                  0.513   apbi.pwrite_o_6
                                                       i2cm.i2c0/apbo.prdata[0]
    SLICE_X12Y61.F4      net (fanout=1)        0.650   apbo_12.prdata(0)
    SLICE_X12Y61.X       Tilo                  0.195   apb0/addr_o(1)
                                                       apb0/un1_apbo_0_iv[0]
    SLICE_X19Y72.G4      net (fanout=1)        0.811   apb0/un1_apbo_0_iv[0]/O
    SLICE_X19Y72.Y       Tilo                  0.194   l3.dsugen.dsu0/x0/addr_o_0(9)
                                                       apb0/comb.v.prdata_1_0[0]
    SLICE_X19Y72.F3      net (fanout=1)        0.222   ahbso_1.hrdata(0)
    SLICE_X19Y72.X       Tilo                  0.194   l3.dsugen.dsu0/x0/addr_o_0(9)
                                                       ahb0/un34_hready_2[99]
    SLICE_X23Y87.G4      net (fanout=1)        0.762   ahb0/un34_hready_2[99]/O
    SLICE_X23Y87.XMUX    Tif5x                 0.574   ahb0/un34_hready(3)
                                                       ahb0/un34_hready_7_am[3]
                                                       ahb0/un34_hready_7[3]
    SLICE_X32Y106.F4     net (fanout=1)        1.218   ahb0/un34_hready(3)
    SLICE_X32Y106.X      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/pteout_4(0)
                                                       ahb0/hrdata[0]
    SLICE_X37Y106.F4     net (fanout=34)       0.532   ahbmi.hrdata(0)
    SLICE_X37Y106.X      Tilo                  0.194   gpio0.un1_grgpio0_1(72)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/p0.fault_trans_1
    SLICE_X36Y107.G3     net (fanout=2)        0.239   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/fault_trans_2
    SLICE_X36Y107.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/walk_op
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/p0.fault_trans_1_RNINDV5
    SLICE_X38Y110.G4     net (fanout=7)        0.581   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/N_4496_i_1
    SLICE_X38Y110.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.0.tag0/un1_tag0(42)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tw0/p0.finish_1
    SLICE_X33Y129.F4     net (fanout=20)       1.020   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/finish_i
    SLICE_X33Y129.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
    SLICE_X27Y119.G4     net (fanout=38)       1.199   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/dr1write_0_sqmuxa
    SLICE_X27Y119.Y      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/un1_tag0(43)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/p0.tlbcam_write_op_1[1]
    SLICE_X37Y70.CE      net (fanout=42)       1.375   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam_write_op_1(1)
    SLICE_X37Y70.CLK     Tceck                 0.553   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/pteout_3(23)
                                                       l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.dtlb0/tlbcam0.1.tag0/r.btag.PPN[15]
    -------------------------------------------------  ---------------------------
    Total                                     14.483ns (4.332ns logic, 10.151ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc2v.v/clk0B" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.54 and duty cycle corrected to 15.385 nS  HIGH 7.692 nS 

--------------------------------------------------------------------------------
Slack: 8.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: clkgen0/xc2v.v/sd0.dll1/DCM_ADV/CLKIN
  Logical resource: clkgen0/xc2v.v/sd0.dll1/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 8.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: clkgen0/xc2v.v/sd0.dll1/DCM_ADV/CLK0
  Logical resource: clkgen0/xc2v.v/sd0.dll1/DCM_ADV/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: srclkl
--------------------------------------------------------------------------------
Slack: 9.384ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.384ns
  Low pulse: 7.692ns
  Low pulse limit: 3.000ns (Tpllpw_CLKIN_50_100)
  Physical resource: clkgen0/xc2v.v/sd0.dll1/DCM_ADV/CLKIN
  Logical resource: clkgen0/xc2v.v/sd0.dll1/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 9.384ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.384ns
  High pulse: 7.692ns
  High pulse limit: 3.000ns (Tpllpw_CLKIN_50_100)
  Physical resource: clkgen0/xc2v.v/sd0.dll1/DCM_ADV/CLKIN
  Logical resource: clkgen0/xc2v.v/sd0.dll1/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 10.623ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: clkgen0/xc2v.v/dll0/DCM_ADV/CLKFX
  Logical resource: clkgen0/xc2v.v/dll0/DCM_ADV/CLKFX
  Location pin: DCM_ADV_X0Y1.CLKFX
  Clock network: clkgen0/xc2v.v/clk0B
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/write_buff2/xc2v.x0/a0.x0/rfd_rfd_0_0/CLKB
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/write_buff2/xc2v.x0/a0.x0/rfd_rfd_0_0/CLKB
  Location pin: RAMB16_X0Y17.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: l3.cpu.0.u0/rf0/s1.dp.x1/xc2v.x0/a6.x0/a9.x.0.r0/RAMB16/CLKA
  Logical resource: l3.cpu.0.u0/rf0/s1.dp.x1/xc2v.x0/a6.x0/a9.x.0.r0/RAMB16/CLKA
  Location pin: RAMB16_X0Y13.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: l3.cpu.0.u0/rf0/s1.dp.x1/xc2v.x0/a6.x0/a9.x.0.r0/RAMB16/CLKB
  Logical resource: l3.cpu.0.u0/rf0/s1.dp.x1/xc2v.x0/a6.x0/a9.x.0.r0/RAMB16/CLKB
  Location pin: RAMB16_X0Y13.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: eth1.e1/m100.u0/edclram.r1/xc2v.x0/a6.x0/a9.x.0.r0/RAMB16/CLKA
  Logical resource: eth1.e1/m100.u0/edclram.r1/xc2v.x0/a6.x0/a9.x.0.r0/RAMB16/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: eth1.e1/m100.u0/edclram.r1/xc2v.x0/a6.x0/a9.x.0.r0/RAMB16/CLKB
  Logical resource: eth1.e1/m100.u0/edclram.r1/xc2v.x0/a6.x0/a9.x.0.r0/RAMB16/CLKB
  Location pin: RAMB16_X1Y5.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: l3.dsugen.dsu0/x0/tb0.mem0/mem0.0.ram0/s64.xc2v.x0/a8.r0/RAMB16/CLKA
  Logical resource: l3.dsugen.dsu0/x0/tb0.mem0/mem0.0.ram0/s64.xc2v.x0/a8.r0/RAMB16/CLKA
  Location pin: RAMB16_X2Y10.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: l3.dsugen.dsu0/x0/tb0.mem0/mem0.0.ram0/s64.xc2v.x0/a8.r0/RAMB16/CLKB
  Logical resource: l3.dsugen.dsu0/x0/tb0.mem0/mem0.0.ram0/s64.xc2v.x0/a8.r0/RAMB16/CLKB
  Location pin: RAMB16_X2Y10.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: l3.cpu.0.u0/tbmem_gen.tbmem0/mem0.0.ram0/s64.xc2v.x0/a8.r0/RAMB16/CLKA
  Logical resource: l3.cpu.0.u0/tbmem_gen.tbmem0/mem0.0.ram0/s64.xc2v.x0/a8.r0/RAMB16/CLKA
  Location pin: RAMB16_X1Y11.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: l3.cpu.0.u0/tbmem_gen.tbmem0/mem0.0.ram0/s64.xc2v.x0/a8.r0/RAMB16/CLKB
  Logical resource: l3.cpu.0.u0/tbmem_gen.tbmem0/mem0.0.ram0/s64.xc2v.x0/a8.r0/RAMB16/CLKB
  Location pin: RAMB16_X1Y11.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: l3.cpu.0.u0/cmem0/ime.im0.1.idata0/xc2v.x0/a11.x.0.r/RAMB16/CLKA
  Logical resource: l3.cpu.0.u0/cmem0/ime.im0.1.idata0/xc2v.x0/a11.x.0.r/RAMB16/CLKA
  Location pin: RAMB16_X2Y17.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: l3.cpu.0.u0/cmem0/ime.im0.0.idata0/xc2v.x0/a11.x.0.r/RAMB16/CLKA
  Logical resource: l3.cpu.0.u0/cmem0/ime.im0.0.idata0/xc2v.x0/a11.x.0.r/RAMB16/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: l3.dsugen.dsu0/x0/tb0.mem0/mem0.1.ram0/s64.xc2v.x0/a8.r0/RAMB16/CLKA
  Logical resource: l3.dsugen.dsu0/x0/tb0.mem0/mem0.1.ram0/s64.xc2v.x0/a8.r0/RAMB16/CLKA
  Location pin: RAMB16_X1Y9.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: l3.dsugen.dsu0/x0/tb0.mem0/mem0.1.ram0/s64.xc2v.x0/a8.r0/RAMB16/CLKB
  Logical resource: l3.dsugen.dsu0/x0/tb0.mem0/mem0.1.ram0/s64.xc2v.x0/a8.r0/RAMB16/CLKB
  Location pin: RAMB16_X1Y9.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: l3.cpu.0.u0/tbmem_gen.tbmem0/mem0.1.ram0/s64.xc2v.x0/a8.r0/RAMB16/CLKA
  Logical resource: l3.cpu.0.u0/tbmem_gen.tbmem0/mem0.1.ram0/s64.xc2v.x0/a8.r0/RAMB16/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: l3.cpu.0.u0/tbmem_gen.tbmem0/mem0.1.ram0/s64.xc2v.x0/a8.r0/RAMB16/CLKB
  Logical resource: l3.cpu.0.u0/tbmem_gen.tbmem0/mem0.1.ram0/s64.xc2v.x0/a8.r0/RAMB16/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: l3.cpu.0.u0/cmem0/ime.im0.1.idata0/xc2v.x0/a11.x.1.r/RAMB16/CLKA
  Logical resource: l3.cpu.0.u0/cmem0/ime.im0.1.idata0/xc2v.x0/a11.x.1.r/RAMB16/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: l3.cpu.0.u0/cmem0/ime.im0.0.idata0/xc2v.x0/a11.x.1.r/RAMB16/CLKA
  Logical resource: l3.cpu.0.u0/cmem0/ime.im0.0.idata0/xc2v.x0/a11.x.1.r/RAMB16/CLKA
  Location pin: RAMB16_X1Y17.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_rfd_0_0/CLKA
  Logical resource: eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_rfd_0_0/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_rfd_0_0/CLKB
  Logical resource: eth1.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_rfd_0_0/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: l3.cpu.0.u0/cmem0/ime.im0.1.idata0/xc2v.x0/a11.x.2.r/RAMB16/CLKA
  Logical resource: l3.cpu.0.u0/cmem0/ime.im0.1.idata0/xc2v.x0/a11.x.2.r/RAMB16/CLKA
  Location pin: RAMB16_X1Y21.CLKA
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_270ro" derived from  NET 
"clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  
HIGH 5 nS  

 108986 paths analyzed, 1188 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.702ns.
--------------------------------------------------------------------------------
Slack:                  0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.556ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (1.615 - 1.701)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y183.YQ     Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24
    SLICE_X16Y182.F1     net (fanout=5)        1.602   ddrsp0.ddrc0/ddr32.ddrc/command_ret_24
    SLICE_X16Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(4)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7_5
    SLICE_X13Y182.F4     net (fanout=1)        0.597   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7_5
    SLICE_X13Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/cmstate_o_4(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7
    SLICE_X12Y183.F3     net (fanout=4)        0.231   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7
    SLICE_X12Y183.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_1600
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1_0[0]
    SLICE_X10Y180.F2     net (fanout=1)        0.544   ddrsp0.ddrc0/ddr32.ddrc/N_1600
    SLICE_X10Y180.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/command_o_10(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[0]
    SLICE_X10Y181.F1     net (fanout=17)       0.571   ddrsp0.ddrc0/ddr32.ddrc/command(0)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X4Y156.G4      net (fanout=8)        1.078   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X4Y156.Y       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_723_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un19_startsd_10
    SLICE_X8Y153.F4      net (fanout=6)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_735
    SLICE_X8Y153.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNILH05[0]
    SLICE_X18Y149.F2     net (fanout=1)        0.793   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
    SLICE_X18Y149.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0_RNIH49A[0]
    OLOGIC_X1Y136.D2     net (fanout=2)        0.871   ddrsp0.ddrc0/N_2088_i
    OLOGIC_X1Y136.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      9.556ns (2.526ns logic, 7.030ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.553ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (1.615 - 1.701)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y183.YQ     Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24
    SLICE_X16Y182.F1     net (fanout=5)        1.602   ddrsp0.ddrc0/ddr32.ddrc/command_ret_24
    SLICE_X16Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(4)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7_5
    SLICE_X13Y182.F4     net (fanout=1)        0.597   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7_5
    SLICE_X13Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/cmstate_o_4(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7
    SLICE_X12Y183.F3     net (fanout=4)        0.231   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7
    SLICE_X12Y183.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_1600
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1_0[0]
    SLICE_X10Y180.F2     net (fanout=1)        0.544   ddrsp0.ddrc0/ddr32.ddrc/N_1600
    SLICE_X10Y180.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/command_o_10(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[0]
    SLICE_X10Y181.F1     net (fanout=17)       0.571   ddrsp0.ddrc0/ddr32.ddrc/command(0)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X4Y156.G4      net (fanout=8)        1.078   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X4Y156.Y       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_723_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un19_startsd_10
    SLICE_X8Y153.F4      net (fanout=6)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_735
    SLICE_X8Y153.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNILH05[0]
    SLICE_X18Y149.F2     net (fanout=1)        0.793   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
    SLICE_X18Y149.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0_RNIH49A[0]
    OLOGIC_X1Y136.D1     net (fanout=2)        0.868   ddrsp0.ddrc0/N_2088_i
    OLOGIC_X1Y136.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      9.553ns (2.526ns logic, 7.027ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.530ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (1.615 - 1.701)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y183.YQ     Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24
    SLICE_X16Y182.F1     net (fanout=5)        1.602   ddrsp0.ddrc0/ddr32.ddrc/command_ret_24
    SLICE_X16Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(4)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7_5
    SLICE_X13Y182.F4     net (fanout=1)        0.597   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7_5
    SLICE_X13Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/cmstate_o_4(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7
    SLICE_X13Y180.G4     net (fanout=4)        0.350   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7
    SLICE_X13Y180.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa
    SLICE_X10Y180.F3     net (fanout=3)        0.400   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa
    SLICE_X10Y180.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/command_o_10(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[0]
    SLICE_X10Y181.F1     net (fanout=17)       0.571   ddrsp0.ddrc0/ddr32.ddrc/command(0)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X4Y156.G4      net (fanout=8)        1.078   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X4Y156.Y       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_723_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un19_startsd_10
    SLICE_X8Y153.F4      net (fanout=6)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_735
    SLICE_X8Y153.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNILH05[0]
    SLICE_X18Y149.F2     net (fanout=1)        0.793   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
    SLICE_X18Y149.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0_RNIH49A[0]
    OLOGIC_X1Y136.D2     net (fanout=2)        0.871   ddrsp0.ddrc0/N_2088_i
    OLOGIC_X1Y136.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      9.530ns (2.525ns logic, 7.005ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.527ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (1.615 - 1.701)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y183.YQ     Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24
    SLICE_X16Y182.F1     net (fanout=5)        1.602   ddrsp0.ddrc0/ddr32.ddrc/command_ret_24
    SLICE_X16Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(4)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7_5
    SLICE_X13Y182.F4     net (fanout=1)        0.597   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7_5
    SLICE_X13Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/cmstate_o_4(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7
    SLICE_X13Y180.G4     net (fanout=4)        0.350   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7
    SLICE_X13Y180.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa
    SLICE_X10Y180.F3     net (fanout=3)        0.400   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa
    SLICE_X10Y180.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/command_o_10(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[0]
    SLICE_X10Y181.F1     net (fanout=17)       0.571   ddrsp0.ddrc0/ddr32.ddrc/command(0)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X4Y156.G4      net (fanout=8)        1.078   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X4Y156.Y       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_723_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un19_startsd_10
    SLICE_X8Y153.F4      net (fanout=6)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_735
    SLICE_X8Y153.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNILH05[0]
    SLICE_X18Y149.F2     net (fanout=1)        0.793   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
    SLICE_X18Y149.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0_RNIH49A[0]
    OLOGIC_X1Y136.D1     net (fanout=2)        0.868   ddrsp0.ddrc0/N_2088_i
    OLOGIC_X1Y136.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      9.527ns (2.525ns logic, 7.002ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  0.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_48 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen/FF1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.599ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_48 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y168.YQ     Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/ddr_rst_gen_reto(3)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_48
    SLICE_X15Y185.F2     net (fanout=8)        1.525   ddrsp0.ddrc0/ddr32.ddrc/ddr_rst_gen_reto(3)
    SLICE_X15Y185.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/command_o_7(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_0_RNI8FP1
    SLICE_X11Y184.G3     net (fanout=1)        0.431   ddrsp0.ddrc0/ddr32.ddrc/sdstate_ret_0o
    SLICE_X11Y184.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/sdstate_1_iv_2(9)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.sdstate_1_iv_2_RNO[9]
    SLICE_X11Y184.F3     net (fanout=1)        0.222   ddrsp0.ddrc0/ddr32.ddrc/v.sdstate_1_iv_2_RNO[9]/O
    SLICE_X11Y184.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/sdstate_1_iv_2(9)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.sdstate_1_iv_2[9]
    SLICE_X11Y183.F2     net (fanout=2)        0.512   ddrsp0.ddrc0/ddr32.ddrc/sdstate_1_iv_2(9)
    SLICE_X11Y183.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/startsdold_o_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.sdstate_1_iv[9]
    SLICE_X7Y175.G2      net (fanout=18)       1.801   ddrsp0.ddrc0/ddr32.ddrc/N_988
    SLICE_X7Y175.Y       Tilo                  0.194   l3.cpu.0.u0/p0/iu0/pc_0(22)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.casn_1_sqmuxa_3
    SLICE_X7Y175.F4      net (fanout=1)        0.159   ddrsp0.ddrc0/ddr32.ddrc/v.casn_1_sqmuxa_3/O
    SLICE_X7Y175.X       Tilo                  0.194   l3.cpu.0.u0/p0/iu0/pc_0(22)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.casn_1_0_iv_0_RNO_0
    SLICE_X7Y171.F1      net (fanout=1)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_2117
    SLICE_X7Y171.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/casn_1_0_iv_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.casn_1_0_iv_0
    SLICE_X1Y156.G1      net (fanout=1)        1.013   ddrsp0.ddrc0/ddr32.ddrc/casn_1_0_iv_0
    SLICE_X1Y156.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/casn
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.casn_1_0_iv_0_RNII74J
    OLOGIC_X0Y144.D2     net (fanout=2)        0.674   ddrsp0.ddrc0/N_2035_i
    OLOGIC_X0Y144.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen/FF1
    -------------------------------------------------  ---------------------------
    Total                                      9.599ns (2.519ns logic, 7.080ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  0.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_48 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen/FF0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.599ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_48 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y168.YQ     Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/ddr_rst_gen_reto(3)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_48
    SLICE_X15Y185.F2     net (fanout=8)        1.525   ddrsp0.ddrc0/ddr32.ddrc/ddr_rst_gen_reto(3)
    SLICE_X15Y185.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/command_o_7(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_0_RNI8FP1
    SLICE_X11Y184.G3     net (fanout=1)        0.431   ddrsp0.ddrc0/ddr32.ddrc/sdstate_ret_0o
    SLICE_X11Y184.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/sdstate_1_iv_2(9)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.sdstate_1_iv_2_RNO[9]
    SLICE_X11Y184.F3     net (fanout=1)        0.222   ddrsp0.ddrc0/ddr32.ddrc/v.sdstate_1_iv_2_RNO[9]/O
    SLICE_X11Y184.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/sdstate_1_iv_2(9)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.sdstate_1_iv_2[9]
    SLICE_X11Y183.F2     net (fanout=2)        0.512   ddrsp0.ddrc0/ddr32.ddrc/sdstate_1_iv_2(9)
    SLICE_X11Y183.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/startsdold_o_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.sdstate_1_iv[9]
    SLICE_X7Y175.G2      net (fanout=18)       1.801   ddrsp0.ddrc0/ddr32.ddrc/N_988
    SLICE_X7Y175.Y       Tilo                  0.194   l3.cpu.0.u0/p0/iu0/pc_0(22)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.casn_1_sqmuxa_3
    SLICE_X7Y175.F4      net (fanout=1)        0.159   ddrsp0.ddrc0/ddr32.ddrc/v.casn_1_sqmuxa_3/O
    SLICE_X7Y175.X       Tilo                  0.194   l3.cpu.0.u0/p0/iu0/pc_0(22)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.casn_1_0_iv_0_RNO_0
    SLICE_X7Y171.F1      net (fanout=1)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_2117
    SLICE_X7Y171.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/casn_1_0_iv_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.casn_1_0_iv_0
    SLICE_X1Y156.G1      net (fanout=1)        1.013   ddrsp0.ddrc0/ddr32.ddrc/casn_1_0_iv_0
    SLICE_X1Y156.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/casn
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.casn_1_0_iv_0_RNII74J
    OLOGIC_X0Y144.D1     net (fanout=2)        0.674   ddrsp0.ddrc0/N_2035_i
    OLOGIC_X0Y144.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen/FF0
    -------------------------------------------------  ---------------------------
    Total                                      9.599ns (2.519ns logic, 7.080ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  0.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_49 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.469ns (Levels of Logic = 10)
  Clock Path Skew:      -0.125ns (1.615 - 1.740)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_49 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y182.XQ     Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_49
    SLICE_X14Y182.F4     net (fanout=1)        0.923   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(0)
    SLICE_X14Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_49_RNI7IH2
    SLICE_X14Y183.G2     net (fanout=2)        0.696   ddrsp0.ddrc0/ddr32.ddrc/command_1_sqmuxa_9_2
    SLICE_X14Y183.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO_0
    SLICE_X14Y183.F3     net (fanout=1)        0.213   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO_0/O
    SLICE_X14Y183.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO
    SLICE_X15Y182.G3     net (fanout=1)        0.226   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO/O
    SLICE_X15Y182.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_1(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0
    SLICE_X15Y182.F3     net (fanout=1)        0.222   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0/O
    SLICE_X15Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_1(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1_1[1]
    SLICE_X10Y181.G4     net (fanout=1)        0.535   ddrsp0.ddrc0/ddr32.ddrc/N_2049
    SLICE_X10Y181.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[1]
    SLICE_X10Y181.F3     net (fanout=18)       0.234   ddrsp0.ddrc0/ddr32.ddrc/command(1)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X4Y156.G4      net (fanout=8)        1.078   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X4Y156.Y       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_723_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un19_startsd_10
    SLICE_X8Y153.F4      net (fanout=6)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_735
    SLICE_X8Y153.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNILH05[0]
    SLICE_X18Y149.F2     net (fanout=1)        0.793   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
    SLICE_X18Y149.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0_RNIH49A[0]
    OLOGIC_X1Y136.D2     net (fanout=2)        0.871   ddrsp0.ddrc0/N_2088_i
    OLOGIC_X1Y136.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      9.469ns (2.935ns logic, 6.534ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_49 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.466ns (Levels of Logic = 10)
  Clock Path Skew:      -0.125ns (1.615 - 1.740)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_49 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y182.XQ     Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_49
    SLICE_X14Y182.F4     net (fanout=1)        0.923   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(0)
    SLICE_X14Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_49_RNI7IH2
    SLICE_X14Y183.G2     net (fanout=2)        0.696   ddrsp0.ddrc0/ddr32.ddrc/command_1_sqmuxa_9_2
    SLICE_X14Y183.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO_0
    SLICE_X14Y183.F3     net (fanout=1)        0.213   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO_0/O
    SLICE_X14Y183.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO
    SLICE_X15Y182.G3     net (fanout=1)        0.226   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO/O
    SLICE_X15Y182.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_1(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0
    SLICE_X15Y182.F3     net (fanout=1)        0.222   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0/O
    SLICE_X15Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_1(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1_1[1]
    SLICE_X10Y181.G4     net (fanout=1)        0.535   ddrsp0.ddrc0/ddr32.ddrc/N_2049
    SLICE_X10Y181.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[1]
    SLICE_X10Y181.F3     net (fanout=18)       0.234   ddrsp0.ddrc0/ddr32.ddrc/command(1)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X4Y156.G4      net (fanout=8)        1.078   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X4Y156.Y       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_723_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un19_startsd_10
    SLICE_X8Y153.F4      net (fanout=6)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_735
    SLICE_X8Y153.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNILH05[0]
    SLICE_X18Y149.F2     net (fanout=1)        0.793   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
    SLICE_X18Y149.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0_RNIH49A[0]
    OLOGIC_X1Y136.D1     net (fanout=2)        0.868   ddrsp0.ddrc0/N_2088_i
    OLOGIC_X1Y136.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      9.466ns (2.935ns logic, 6.531ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.504ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (1.615 - 1.701)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y183.YQ     Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24
    SLICE_X16Y182.F1     net (fanout=5)        1.602   ddrsp0.ddrc0/ddr32.ddrc/command_ret_24
    SLICE_X16Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(4)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7_5
    SLICE_X13Y182.F4     net (fanout=1)        0.597   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7_5
    SLICE_X13Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/cmstate_o_4(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7
    SLICE_X10Y178.G3     net (fanout=4)        0.600   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7
    SLICE_X10Y178.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdstate_ret_35
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1_0[2]
    SLICE_X10Y179.G4     net (fanout=1)        0.335   ddrsp0.ddrc0/ddr32.ddrc/N_1602
    SLICE_X10Y179.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/command_o_10(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[2]
    SLICE_X10Y181.F4     net (fanout=18)       0.359   ddrsp0.ddrc0/ddr32.ddrc/command(2)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X4Y156.G4      net (fanout=8)        1.078   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X4Y156.Y       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_723_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un19_startsd_10
    SLICE_X8Y153.F4      net (fanout=6)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_735
    SLICE_X8Y153.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNILH05[0]
    SLICE_X18Y149.F2     net (fanout=1)        0.793   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
    SLICE_X18Y149.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0_RNIH49A[0]
    OLOGIC_X1Y136.D2     net (fanout=2)        0.871   ddrsp0.ddrc0/N_2088_i
    OLOGIC_X1Y136.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      9.504ns (2.526ns logic, 6.978ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.501ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (1.615 - 1.701)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y183.YQ     Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24
    SLICE_X16Y182.F1     net (fanout=5)        1.602   ddrsp0.ddrc0/ddr32.ddrc/command_ret_24
    SLICE_X16Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(4)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7_5
    SLICE_X13Y182.F4     net (fanout=1)        0.597   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7_5
    SLICE_X13Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/cmstate_o_4(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7
    SLICE_X10Y178.G3     net (fanout=4)        0.600   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7
    SLICE_X10Y178.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdstate_ret_35
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1_0[2]
    SLICE_X10Y179.G4     net (fanout=1)        0.335   ddrsp0.ddrc0/ddr32.ddrc/N_1602
    SLICE_X10Y179.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/command_o_10(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[2]
    SLICE_X10Y181.F4     net (fanout=18)       0.359   ddrsp0.ddrc0/ddr32.ddrc/command(2)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X4Y156.G4      net (fanout=8)        1.078   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X4Y156.Y       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_723_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un19_startsd_10
    SLICE_X8Y153.F4      net (fanout=6)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_735
    SLICE_X8Y153.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNILH05[0]
    SLICE_X18Y149.F2     net (fanout=1)        0.793   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
    SLICE_X18Y149.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0_RNIH49A[0]
    OLOGIC_X1Y136.D1     net (fanout=2)        0.868   ddrsp0.ddrc0/N_2088_i
    OLOGIC_X1Y136.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      9.501ns (2.526ns logic, 6.975ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.498ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (1.615 - 1.701)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y183.YQ     Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24
    SLICE_X16Y182.F1     net (fanout=5)        1.602   ddrsp0.ddrc0/ddr32.ddrc/command_ret_24
    SLICE_X16Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(4)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7_5
    SLICE_X13Y182.F4     net (fanout=1)        0.597   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7_5
    SLICE_X13Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/cmstate_o_4(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7
    SLICE_X10Y182.G1     net (fanout=4)        0.623   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7
    SLICE_X10Y182.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/refresh_o_1(11)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1_0[1]
    SLICE_X10Y181.G3     net (fanout=1)        0.431   ddrsp0.ddrc0/ddr32.ddrc/N_1601
    SLICE_X10Y181.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[1]
    SLICE_X10Y181.F3     net (fanout=18)       0.234   ddrsp0.ddrc0/ddr32.ddrc/command(1)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X4Y156.G4      net (fanout=8)        1.078   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X4Y156.Y       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_723_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un19_startsd_10
    SLICE_X8Y153.F4      net (fanout=6)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_735
    SLICE_X8Y153.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNILH05[0]
    SLICE_X18Y149.F2     net (fanout=1)        0.793   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
    SLICE_X18Y149.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0_RNIH49A[0]
    OLOGIC_X1Y136.D2     net (fanout=2)        0.871   ddrsp0.ddrc0/N_2088_i
    OLOGIC_X1Y136.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      9.498ns (2.526ns logic, 6.972ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.495ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (1.615 - 1.701)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y183.YQ     Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24
    SLICE_X16Y182.F1     net (fanout=5)        1.602   ddrsp0.ddrc0/ddr32.ddrc/command_ret_24
    SLICE_X16Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(4)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7_5
    SLICE_X13Y182.F4     net (fanout=1)        0.597   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7_5
    SLICE_X13Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/cmstate_o_4(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7
    SLICE_X10Y182.G1     net (fanout=4)        0.623   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7
    SLICE_X10Y182.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/refresh_o_1(11)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1_0[1]
    SLICE_X10Y181.G3     net (fanout=1)        0.431   ddrsp0.ddrc0/ddr32.ddrc/N_1601
    SLICE_X10Y181.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[1]
    SLICE_X10Y181.F3     net (fanout=18)       0.234   ddrsp0.ddrc0/ddr32.ddrc/command(1)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X4Y156.G4      net (fanout=8)        1.078   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X4Y156.Y       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_723_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un19_startsd_10
    SLICE_X8Y153.F4      net (fanout=6)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_735
    SLICE_X8Y153.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNILH05[0]
    SLICE_X18Y149.F2     net (fanout=1)        0.793   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
    SLICE_X18Y149.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0_RNIH49A[0]
    OLOGIC_X1Y136.D1     net (fanout=2)        0.868   ddrsp0.ddrc0/N_2088_i
    OLOGIC_X1Y136.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      9.495ns (2.526ns logic, 6.969ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  0.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_58 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.512ns (Levels of Logic = 10)
  Clock Path Skew:      -0.053ns (1.615 - 1.668)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_58 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y183.XQ     Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/refon_o
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_58
    SLICE_X14Y182.F2     net (fanout=1)        0.966   ddrsp0.ddrc0/ddr32.ddrc/refon_o
    SLICE_X14Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_49_RNI7IH2
    SLICE_X14Y183.G2     net (fanout=2)        0.696   ddrsp0.ddrc0/ddr32.ddrc/command_1_sqmuxa_9_2
    SLICE_X14Y183.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO_0
    SLICE_X14Y183.F3     net (fanout=1)        0.213   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO_0/O
    SLICE_X14Y183.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO
    SLICE_X15Y182.G3     net (fanout=1)        0.226   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO/O
    SLICE_X15Y182.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_1(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0
    SLICE_X15Y182.F3     net (fanout=1)        0.222   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0/O
    SLICE_X15Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_1(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1_1[1]
    SLICE_X10Y181.G4     net (fanout=1)        0.535   ddrsp0.ddrc0/ddr32.ddrc/N_2049
    SLICE_X10Y181.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[1]
    SLICE_X10Y181.F3     net (fanout=18)       0.234   ddrsp0.ddrc0/ddr32.ddrc/command(1)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X4Y156.G4      net (fanout=8)        1.078   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X4Y156.Y       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_723_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un19_startsd_10
    SLICE_X8Y153.F4      net (fanout=6)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_735
    SLICE_X8Y153.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNILH05[0]
    SLICE_X18Y149.F2     net (fanout=1)        0.793   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
    SLICE_X18Y149.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0_RNIH49A[0]
    OLOGIC_X1Y136.D2     net (fanout=2)        0.871   ddrsp0.ddrc0/N_2088_i
    OLOGIC_X1Y136.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      9.512ns (2.935ns logic, 6.577ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_58 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.509ns (Levels of Logic = 10)
  Clock Path Skew:      -0.053ns (1.615 - 1.668)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_58 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y183.XQ     Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/refon_o
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_58
    SLICE_X14Y182.F2     net (fanout=1)        0.966   ddrsp0.ddrc0/ddr32.ddrc/refon_o
    SLICE_X14Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_49_RNI7IH2
    SLICE_X14Y183.G2     net (fanout=2)        0.696   ddrsp0.ddrc0/ddr32.ddrc/command_1_sqmuxa_9_2
    SLICE_X14Y183.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO_0
    SLICE_X14Y183.F3     net (fanout=1)        0.213   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO_0/O
    SLICE_X14Y183.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO
    SLICE_X15Y182.G3     net (fanout=1)        0.226   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO/O
    SLICE_X15Y182.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_1(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0
    SLICE_X15Y182.F3     net (fanout=1)        0.222   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0/O
    SLICE_X15Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_1(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1_1[1]
    SLICE_X10Y181.G4     net (fanout=1)        0.535   ddrsp0.ddrc0/ddr32.ddrc/N_2049
    SLICE_X10Y181.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[1]
    SLICE_X10Y181.F3     net (fanout=18)       0.234   ddrsp0.ddrc0/ddr32.ddrc/command(1)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X4Y156.G4      net (fanout=8)        1.078   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X4Y156.Y       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_723_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un19_startsd_10
    SLICE_X8Y153.F4      net (fanout=6)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_735
    SLICE_X8Y153.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNILH05[0]
    SLICE_X18Y149.F2     net (fanout=1)        0.793   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
    SLICE_X18Y149.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0_RNIH49A[0]
    OLOGIC_X1Y136.D1     net (fanout=2)        0.868   ddrsp0.ddrc0/N_2088_i
    OLOGIC_X1Y136.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      9.509ns (2.935ns logic, 6.574ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.1.da0/FF0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.437ns (Levels of Logic = 7)
  Clock Path Skew:      -0.084ns (1.617 - 1.701)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.1.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y183.YQ     Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24
    SLICE_X16Y182.F1     net (fanout=5)        1.602   ddrsp0.ddrc0/ddr32.ddrc/command_ret_24
    SLICE_X16Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(4)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7_5
    SLICE_X13Y182.F4     net (fanout=1)        0.597   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7_5
    SLICE_X13Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/cmstate_o_4(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7
    SLICE_X12Y183.F3     net (fanout=4)        0.231   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7
    SLICE_X12Y183.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_1600
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1_0[0]
    SLICE_X10Y180.F2     net (fanout=1)        0.544   ddrsp0.ddrc0/ddr32.ddrc/N_1600
    SLICE_X10Y180.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/command_o_10(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[0]
    SLICE_X10Y181.F1     net (fanout=17)       0.571   ddrsp0.ddrc0/ddr32.ddrc/command(0)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X6Y180.F3      net (fanout=8)        0.657   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X6Y180.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdstate_ret_72
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstatec_5_0_RNI4NH3
    SLICE_X22Y134.F1     net (fanout=15)       2.292   ddrsp0.ddrc0/ddr32.ddrc/N_1069
    SLICE_X22Y134.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(1)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNIQ7V6[1]
    OLOGIC_X1Y135.D1     net (fanout=2)        0.612   ddrsp0.ddrc0/N_2087_i
    OLOGIC_X1Y135.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.1.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      9.437ns (2.331ns logic, 7.106ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_98 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.dqm_ret_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.329ns (Levels of Logic = 6)
  Clock Path Skew:      -0.181ns (1.597 - 1.778)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_98 to ddrsp0.ddrc0/ddr32.ddrc/r.dqm_ret_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y180.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/sdstate_o(15)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_98
    SLICE_X7Y180.G1      net (fanout=2)        0.581   ddrsp0.ddrc0/ddr32.ddrc/sdstate_o(15)
    SLICE_X7Y180.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/sdstate_o(15)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.extdqs_0_sqmuxa
    SLICE_X7Y180.F3      net (fanout=1)        0.222   ddrsp0.ddrc0/ddr32.ddrc/v.extdqs_0_sqmuxa/O
    SLICE_X7Y180.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/sdstate_o(15)
                                                       ddrsp0.ddrc0/ddr32.ddrc/un1_v.extdqs_0_sqmuxa_0_0
    SLICE_X11Y183.G3     net (fanout=1)        0.645   ddrsp0.ddrc0/ddr32.ddrc/un1_v.extdqs_0_sqmuxa_0_0/O
    SLICE_X11Y183.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/startsdold_o_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.sdstate_7_sqmuxa
    SLICE_X8Y180.F2      net (fanout=5)        0.566   ddrsp0.ddrc0/ddr32.ddrc/sdstate_7_sqmuxa
    SLICE_X8Y180.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdstate_o_4(15)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.sdstate_1_iv[15]
    SLICE_X9Y180.F1      net (fanout=19)       0.421   ddrsp0.ddrc0/ddr32.ddrc/N_825_i
    SLICE_X9Y180.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/sdstate_o_1(18)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.idlecnt_0_sqmuxa_1_RNIC0Q2
    SLICE_X7Y183.F1      net (fanout=2)        1.078   ddrsp0.ddrc0/ddr32.ddrc/N_989_2
    SLICE_X7Y183.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/rst_o_4
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.dqm_1_sqmuxa_RNIVEP7
    SLICE_X14Y119.CE     net (fanout=27)       3.757   ddrsp0.ddrc0/ddr32.ddrc/sdstate_33
    SLICE_X14Y119.CLK    Tceck                 0.554   ddrsp0.ddrc0/ddr32.ddrc/size_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.dqm_ret_33
    -------------------------------------------------  ---------------------------
    Total                                      9.329ns (2.059ns logic, 7.270ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_48 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.dqm_ret_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.404ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (1.597 - 1.699)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_48 to ddrsp0.ddrc0/ddr32.ddrc/r.dqm_ret_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y168.YQ     Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/ddr_rst_gen_reto(3)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_48
    SLICE_X8Y182.G1      net (fanout=8)        1.843   ddrsp0.ddrc0/ddr32.ddrc/ddr_rst_gen_reto(3)
    SLICE_X8Y182.Y       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdstate_i_reto(20)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_1_RNIE032
    SLICE_X8Y180.F1      net (fanout=3)        0.633   ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_1_RNIE032/O
    SLICE_X8Y180.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdstate_o_4(15)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.sdstate_1_iv[15]
    SLICE_X9Y180.F1      net (fanout=19)       0.421   ddrsp0.ddrc0/ddr32.ddrc/N_825_i
    SLICE_X9Y180.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/sdstate_o_1(18)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.idlecnt_0_sqmuxa_1_RNIC0Q2
    SLICE_X7Y183.F1      net (fanout=2)        1.078   ddrsp0.ddrc0/ddr32.ddrc/N_989_2
    SLICE_X7Y183.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/rst_o_4
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.dqm_1_sqmuxa_RNIVEP7
    SLICE_X14Y119.CE     net (fanout=27)       3.757   ddrsp0.ddrc0/ddr32.ddrc/sdstate_33
    SLICE_X14Y119.CLK    Tceck                 0.554   ddrsp0.ddrc0/ddr32.ddrc/size_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.dqm_ret_33
    -------------------------------------------------  ---------------------------
    Total                                      9.404ns (1.672ns logic, 7.732ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.1.da0/FF0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.411ns (Levels of Logic = 7)
  Clock Path Skew:      -0.084ns (1.617 - 1.701)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.1.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y183.YQ     Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24
    SLICE_X16Y182.F1     net (fanout=5)        1.602   ddrsp0.ddrc0/ddr32.ddrc/command_ret_24
    SLICE_X16Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(4)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7_5
    SLICE_X13Y182.F4     net (fanout=1)        0.597   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7_5
    SLICE_X13Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/cmstate_o_4(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7
    SLICE_X13Y180.G4     net (fanout=4)        0.350   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7
    SLICE_X13Y180.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa
    SLICE_X10Y180.F3     net (fanout=3)        0.400   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa
    SLICE_X10Y180.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/command_o_10(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[0]
    SLICE_X10Y181.F1     net (fanout=17)       0.571   ddrsp0.ddrc0/ddr32.ddrc/command(0)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X6Y180.F3      net (fanout=8)        0.657   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X6Y180.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdstate_ret_72
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstatec_5_0_RNI4NH3
    SLICE_X22Y134.F1     net (fanout=15)       2.292   ddrsp0.ddrc0/ddr32.ddrc/N_1069
    SLICE_X22Y134.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(1)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNIQ7V6[1]
    OLOGIC_X1Y135.D1     net (fanout=2)        0.612   ddrsp0.ddrc0/N_2087_i
    OLOGIC_X1Y135.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.1.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      9.411ns (2.330ns logic, 7.081ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  0.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.1.da0/FF1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.410ns (Levels of Logic = 7)
  Clock Path Skew:      -0.084ns (1.617 - 1.701)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.1.da0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y183.YQ     Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_24
    SLICE_X16Y182.F1     net (fanout=5)        1.602   ddrsp0.ddrc0/ddr32.ddrc/command_ret_24
    SLICE_X16Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(4)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7_5
    SLICE_X13Y182.F4     net (fanout=1)        0.597   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7_5
    SLICE_X13Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/cmstate_o_4(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_4_sqmuxa_7
    SLICE_X12Y183.F3     net (fanout=4)        0.231   ddrsp0.ddrc0/ddr32.ddrc/command_4_sqmuxa_7
    SLICE_X12Y183.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_1600
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1_0[0]
    SLICE_X10Y180.F2     net (fanout=1)        0.544   ddrsp0.ddrc0/ddr32.ddrc/N_1600
    SLICE_X10Y180.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/command_o_10(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[0]
    SLICE_X10Y181.F1     net (fanout=17)       0.571   ddrsp0.ddrc0/ddr32.ddrc/command(0)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X6Y180.F3      net (fanout=8)        0.657   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X6Y180.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdstate_ret_72
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstatec_5_0_RNI4NH3
    SLICE_X22Y134.F1     net (fanout=15)       2.292   ddrsp0.ddrc0/ddr32.ddrc/N_1069
    SLICE_X22Y134.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(1)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNIQ7V6[1]
    OLOGIC_X1Y135.D2     net (fanout=2)        0.585   ddrsp0.ddrc0/N_2087_i
    OLOGIC_X1Y135.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.1.da0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      9.410ns (2.331ns logic, 7.079ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_52 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.401ns (Levels of Logic = 10)
  Clock Path Skew:      -0.086ns (1.615 - 1.701)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_52 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y183.YQ     Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/renable_o_1
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_52
    SLICE_X14Y182.F1     net (fanout=3)        0.855   ddrsp0.ddrc0/ddr32.ddrc/dllrst_o_0
    SLICE_X14Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_49_RNI7IH2
    SLICE_X14Y183.G2     net (fanout=2)        0.696   ddrsp0.ddrc0/ddr32.ddrc/command_1_sqmuxa_9_2
    SLICE_X14Y183.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO_0
    SLICE_X14Y183.F3     net (fanout=1)        0.213   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO_0/O
    SLICE_X14Y183.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO
    SLICE_X15Y182.G3     net (fanout=1)        0.226   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO/O
    SLICE_X15Y182.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_1(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0
    SLICE_X15Y182.F3     net (fanout=1)        0.222   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0/O
    SLICE_X15Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_1(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1_1[1]
    SLICE_X10Y181.G4     net (fanout=1)        0.535   ddrsp0.ddrc0/ddr32.ddrc/N_2049
    SLICE_X10Y181.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[1]
    SLICE_X10Y181.F3     net (fanout=18)       0.234   ddrsp0.ddrc0/ddr32.ddrc/command(1)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X4Y156.G4      net (fanout=8)        1.078   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X4Y156.Y       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_723_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un19_startsd_10
    SLICE_X8Y153.F4      net (fanout=6)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_735
    SLICE_X8Y153.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNILH05[0]
    SLICE_X18Y149.F2     net (fanout=1)        0.793   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
    SLICE_X18Y149.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0_RNIH49A[0]
    OLOGIC_X1Y136.D2     net (fanout=2)        0.871   ddrsp0.ddrc0/N_2088_i
    OLOGIC_X1Y136.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      9.401ns (2.935ns logic, 6.466ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_52 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.398ns (Levels of Logic = 10)
  Clock Path Skew:      -0.086ns (1.615 - 1.701)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_52 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y183.YQ     Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/renable_o_1
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_52
    SLICE_X14Y182.F1     net (fanout=3)        0.855   ddrsp0.ddrc0/ddr32.ddrc/dllrst_o_0
    SLICE_X14Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_49_RNI7IH2
    SLICE_X14Y183.G2     net (fanout=2)        0.696   ddrsp0.ddrc0/ddr32.ddrc/command_1_sqmuxa_9_2
    SLICE_X14Y183.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO_0
    SLICE_X14Y183.F3     net (fanout=1)        0.213   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO_0/O
    SLICE_X14Y183.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO
    SLICE_X15Y182.G3     net (fanout=1)        0.226   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO/O
    SLICE_X15Y182.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_1(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0
    SLICE_X15Y182.F3     net (fanout=1)        0.222   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0/O
    SLICE_X15Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_1(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1_1[1]
    SLICE_X10Y181.G4     net (fanout=1)        0.535   ddrsp0.ddrc0/ddr32.ddrc/N_2049
    SLICE_X10Y181.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[1]
    SLICE_X10Y181.F3     net (fanout=18)       0.234   ddrsp0.ddrc0/ddr32.ddrc/command(1)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X4Y156.G4      net (fanout=8)        1.078   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X4Y156.Y       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_723_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un19_startsd_10
    SLICE_X8Y153.F4      net (fanout=6)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_735
    SLICE_X8Y153.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNILH05[0]
    SLICE_X18Y149.F2     net (fanout=1)        0.793   ddrsp0.ddrc0/ddr32.ddrc/ba_m(0)
    SLICE_X18Y149.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0_RNIH49A[0]
    OLOGIC_X1Y136.D1     net (fanout=2)        0.868   ddrsp0.ddrc0/N_2088_i
    OLOGIC_X1Y136.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      9.398ns (2.935ns logic, 6.463ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.bsize[0] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks.0.csn0gen/FF0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.450ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (1.732 - 1.755)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.bsize[0] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks.0.csn0gen/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y164.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/bsize(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.bsize[0]
    SLICE_X11Y84.F2      net (fanout=8)        3.847   ddrsp0.ddrc0/ddr32.ddrc/bsize(0)
    SLICE_X11Y84.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.rams_1_1_0[1]/O
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.rams_1_1_0[1]
    SLICE_X6Y93.G1       net (fanout=1)        1.050   ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.rams_1_1_0[1]/O
    SLICE_X6Y93.XMUX     Tif5x                 0.560   ddrsp0.ddrc0/ddr32.ddrc/rams_1(1)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.rams_1_6_0_am[1]
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.rams_1_6_0[1]
    SLICE_X1Y146.G1      net (fanout=2)        2.174   ddrsp0.ddrc0/ddr32.ddrc/rams_1(1)
    SLICE_X1Y146.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/sdcsn(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/un1_v.sdstate_0_sqmuxa_4_RNIN0SL
    OLOGIC_X0Y146.D1     net (fanout=2)        0.464   ddrsp0.ddrc0/N_2085_i
    OLOGIC_X0Y146.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks.0.csn0gen/FF0
    -------------------------------------------------  ---------------------------
    Total                                      9.450ns (1.915ns logic, 7.535ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_49 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.1.da0/FF0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.350ns (Levels of Logic = 9)
  Clock Path Skew:      -0.123ns (1.617 - 1.740)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_49 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.1.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y182.XQ     Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_49
    SLICE_X14Y182.F4     net (fanout=1)        0.923   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(0)
    SLICE_X14Y182.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/istate_o_0(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_49_RNI7IH2
    SLICE_X14Y183.G2     net (fanout=2)        0.696   ddrsp0.ddrc0/ddr32.ddrc/command_1_sqmuxa_9_2
    SLICE_X14Y183.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO_0
    SLICE_X14Y183.F3     net (fanout=1)        0.213   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO_0/O
    SLICE_X14Y183.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_0(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO
    SLICE_X15Y182.G3     net (fanout=1)        0.226   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0_RNO/O
    SLICE_X15Y182.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_1(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0
    SLICE_X15Y182.F3     net (fanout=1)        0.222   ddrsp0.ddrc0/ddr32.ddrc/v.cfg.command_cnst_ss0/O
    SLICE_X15Y182.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_o_1(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1_1[1]
    SLICE_X10Y181.G4     net (fanout=1)        0.535   ddrsp0.ddrc0/ddr32.ddrc/N_2049
    SLICE_X10Y181.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.cfg.command_1[1]
    SLICE_X10Y181.F3     net (fanout=18)       0.234   ddrsp0.ddrc0/ddr32.ddrc/command(1)
    SLICE_X10Y181.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdcsn_o(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.un16_startsd_25
    SLICE_X6Y180.F3      net (fanout=8)        0.657   ddrsp0.ddrc0/ddr32.ddrc/N_691
    SLICE_X6Y180.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/sdstate_ret_72
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstatec_5_0_RNI4NH3
    SLICE_X22Y134.F1     net (fanout=15)       2.292   ddrsp0.ddrc0/ddr32.ddrc/N_1069
    SLICE_X22Y134.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(1)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.ba_RNIQ7V6[1]
    OLOGIC_X1Y135.D1     net (fanout=2)        0.612   ddrsp0.ddrc0/N_2087_i
    OLOGIC_X1Y135.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.1.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      9.350ns (2.740ns logic, 6.610ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.cfg.bsize[0] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks.0.csn0gen/FF1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.450ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (1.732 - 1.755)
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.bsize[0] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks.0.csn0gen/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y164.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/bsize(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.bsize[0]
    SLICE_X11Y84.F2      net (fanout=8)        3.847   ddrsp0.ddrc0/ddr32.ddrc/bsize(0)
    SLICE_X11Y84.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.rams_1_1_0[1]/O
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.rams_1_1_0[1]
    SLICE_X6Y93.G1       net (fanout=1)        1.050   ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.rams_1_1_0[1]/O
    SLICE_X6Y93.XMUX     Tif5x                 0.560   ddrsp0.ddrc0/ddr32.ddrc/rams_1(1)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.rams_1_6_0_am[1]
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.rams_1_6_0[1]
    SLICE_X1Y146.G1      net (fanout=2)        2.174   ddrsp0.ddrc0/ddr32.ddrc/rams_1(1)
    SLICE_X1Y146.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/sdcsn(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/un1_v.sdstate_0_sqmuxa_4_RNIN0SL
    OLOGIC_X0Y146.D2     net (fanout=2)        0.464   ddrsp0.ddrc0/N_2085_i
    OLOGIC_X0Y146.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks.0.csn0gen/FF1
    -------------------------------------------------  ---------------------------
    Total                                      9.450ns (1.915ns logic, 7.535ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_69 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen/FF1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.470ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clkml rising at 7.500ns
  Destination Clock:    clkml rising at 17.500ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_69 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y186.YQ     Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/sdstate_o(7)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_69
    SLICE_X18Y174.G3     net (fanout=1)        0.857   ddrsp0.ddrc0/ddr32.ddrc/sdstate_o(7)
    SLICE_X18Y174.Y      Tilo                  0.195   l3.cpu.0.u0/p0/iu0/comb.alu_select.icc_12_u[1]/O
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.sdstate_1_iv_0[9]
    SLICE_X11Y184.F2     net (fanout=1)        1.365   ddrsp0.ddrc0/ddr32.ddrc/sdstate_1_iv_0(9)
    SLICE_X11Y184.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/sdstate_1_iv_2(9)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.sdstate_1_iv_2[9]
    SLICE_X11Y183.F2     net (fanout=2)        0.512   ddrsp0.ddrc0/ddr32.ddrc/sdstate_1_iv_2(9)
    SLICE_X11Y183.X      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/startsdold_o_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.sdstate_1_iv[9]
    SLICE_X7Y175.G2      net (fanout=18)       1.801   ddrsp0.ddrc0/ddr32.ddrc/N_988
    SLICE_X7Y175.Y       Tilo                  0.194   l3.cpu.0.u0/p0/iu0/pc_0(22)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.casn_1_sqmuxa_3
    SLICE_X7Y175.F4      net (fanout=1)        0.159   ddrsp0.ddrc0/ddr32.ddrc/v.casn_1_sqmuxa_3/O
    SLICE_X7Y175.X       Tilo                  0.194   l3.cpu.0.u0/p0/iu0/pc_0(22)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.casn_1_0_iv_0_RNO_0
    SLICE_X7Y171.F1      net (fanout=1)        0.743   ddrsp0.ddrc0/ddr32.ddrc/N_2117
    SLICE_X7Y171.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/casn_1_0_iv_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.casn_1_0_iv_0
    SLICE_X1Y156.G1      net (fanout=1)        1.013   ddrsp0.ddrc0/ddr32.ddrc/casn_1_0_iv_0
    SLICE_X1Y156.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/casn
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.casn_1_0_iv_0_RNII74J
    OLOGIC_X0Y144.D2     net (fanout=2)        0.674   ddrsp0.ddrc0/N_2035_i
    OLOGIC_X0Y144.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen/FF1
    -------------------------------------------------  ---------------------------
    Total                                      9.470ns (2.346ns logic, 7.124ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_270ro" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/DCM_ADV/CLK270
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/DCM_ADV/CLK270
  Location pin: DCM_ADV_X0Y2.CLK270
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_270ro
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/write_buff2/xc2v.x0/a0.x0/rfd_rfd_0_0/CLKA
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/write_buff2/xc2v.x0/a0.x0/rfd_rfd_0_0/CLKA
  Location pin: RAMB16_X0Y17.CLKA
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0/CLKB
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1/CLKB
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1/CLKB
  Location pin: RAMB16_X0Y16.CLKB
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/write_buff1/xc2v.x0/a0.x0/rfd_rfd_0_0/CLKA
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/write_buff1/xc2v.x0/a0.x0/rfd_rfd_0_0/CLKA
  Location pin: RAMB16_X0Y19.CLKA
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/trfc_1_o(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.trfc_ret_1[2]/CK
  Location pin: SLICE_X6Y188.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/bsize(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.bsize[0]/CK
  Location pin: SLICE_X5Y164.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/sdwen/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.sdwen/CK
  Location pin: SLICE_X0Y174.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/command_o(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.sref_tmpcom_ret[0]/CK
  Location pin: SLICE_X11Y186.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/command_o(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.sref_tmpcom_ret[1]/CK
  Location pin: SLICE_X14Y186.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/command_o(2)/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.sref_tmpcom_ret[2]/CK
  Location pin: SLICE_X14Y187.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/sdstate_ret_75/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_75/CK
  Location pin: SLICE_X7Y181.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/sdstate_o_1(28)/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.waddr_ret_1/CK
  Location pin: SLICE_X8Y179.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/sdstate_o(21)/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.waddr_ret_10/CK
  Location pin: SLICE_X17Y176.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/waddr_2_o(4)/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.waddr_ret_15[1]/CK
  Location pin: SLICE_X15Y178.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/waddr_2_o(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.waddr_ret_15[4]/CK
  Location pin: SLICE_X7Y165.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/dqm_ret_30/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.dqm_ret_30/CK
  Location pin: SLICE_X7Y178.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/dqm_ret_30/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.dqm_ret_10/CK
  Location pin: SLICE_X7Y178.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/sdstate_i_reto(20)/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_ret_47/CK
  Location pin: SLICE_X8Y182.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/sdstate_o_4(15)/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.waddr_ret_8/CK
  Location pin: SLICE_X8Y180.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/address(10)/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.address[10]/CK
  Location pin: SLICE_X1Y184.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/ba(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.ba[1]/CK
  Location pin: SLICE_X22Y134.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/sdstate(7)/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.sdstate[7]/CK
  Location pin: SLICE_X14Y173.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/refon_o/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.cfg.command_ret_58/CK
  Location pin: SLICE_X18Y183.CLK
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr32.ddrc/sdstate(17)/CLK
  Logical resource: ddrsp0.ddrc0/ddr32.ddrc/r.sdstate[17]/CK
  Location pin: SLICE_X13Y181.CLK
  Clock network: clkml
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0ro" derived from  NET 
"clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  
HIGH 5 nS  

 198 paths analyzed, 67 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------
Slack:                  4.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen.3.da0/FF0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.540ns (Levels of Logic = 0)
  Clock Path Skew:      -0.045ns (5.070 - 5.115)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen.3.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y162.YQ      Tcko                  0.307   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg
    OLOGIC_X0Y143.D1     net (fanout=4)        1.606   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn
    OLOGIC_X0Y143.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen.3.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.540ns (0.934ns logic, 1.606ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  4.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen.0.da0/FF0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.288ns (Levels of Logic = 0)
  Clock Path Skew:      -0.045ns (5.070 - 5.115)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen.0.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y162.YQ      Tcko                  0.307   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg
    OLOGIC_X0Y142.D1     net (fanout=4)        1.354   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn
    OLOGIC_X0Y142.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen.0.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (0.934ns logic, 1.354ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  5.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen.2.da0/FF0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      2.126ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (5.090 - 5.115)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen.2.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y162.YQ      Tcko                  0.307   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg
    OLOGIC_X0Y174.D1     net (fanout=4)        1.192   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn
    OLOGIC_X0Y174.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen.2.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      2.126ns (0.934ns logic, 1.192ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  5.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen.1.da0/FF0 (FF)
  Requirement:          7.500ns
  Data Path Delay:      1.863ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (5.090 - 5.115)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen.1.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y162.YQ      Tcko                  0.307   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dsqreg
    OLOGIC_X0Y175.D1     net (fanout=4)        0.929   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn
    OLOGIC_X0Y175.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen.1.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (0.934ns logic, 0.929ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  5.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[0] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.052ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (1.577 - 1.599)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[0] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.XQ      Tcko                  0.360   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[0]
    SLICE_X18Y49.F1      net (fanout=1)        0.574   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt
    SLICE_X18Y49.COUT    Topcyf                0.576   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_i
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_0
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_1
    SLICE_X18Y50.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_1/O
    SLICE_X18Y50.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_3
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_3/O
    SLICE_X18Y51.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_5
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_5/O
    SLICE_X18Y52.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_7
    SLICE_X18Y53.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_7/O
    SLICE_X18Y53.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_8
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_9
    SLICE_X18Y54.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_9/O
    SLICE_X18Y54.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_10
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_11
    SLICE_X18Y55.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_11/O
    SLICE_X18Y55.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_12
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_13
    SLICE_X18Y56.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_13/O
    SLICE_X18Y56.YMUX    Tciny                 0.513   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_14
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_s_15
    SLICE_X10Y73.BY      net (fanout=1)        1.215   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_s_15
    SLICE_X10Y73.CLK     Tdick                 0.280   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (2.263ns logic, 1.789ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack:                  5.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[3] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.940ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (1.577 - 1.603)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[3] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.YQ      Tcko                  0.360   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[3]
    SLICE_X18Y50.G1      net (fanout=1)        0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(3)
    SLICE_X18Y50.COUT    Topcyg                0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt_RNIOJM[3]
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_3
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_3/O
    SLICE_X18Y51.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_5
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_5/O
    SLICE_X18Y52.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_7
    SLICE_X18Y53.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_7/O
    SLICE_X18Y53.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_8
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_9
    SLICE_X18Y54.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_9/O
    SLICE_X18Y54.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_10
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_11
    SLICE_X18Y55.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_11/O
    SLICE_X18Y55.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_12
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_13
    SLICE_X18Y56.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_13/O
    SLICE_X18Y56.YMUX    Tciny                 0.513   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_14
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_s_15
    SLICE_X10Y73.BY      net (fanout=1)        1.215   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_s_15
    SLICE_X10Y73.CLK     Tdick                 0.280   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    -------------------------------------------------  ---------------------------
    Total                                      3.940ns (2.159ns logic, 1.781ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack:                  6.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[4] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.814ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (1.577 - 1.603)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[4] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.XQ      Tcko                  0.360   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[4]
    SLICE_X18Y51.F2      net (fanout=1)        0.514   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(4)
    SLICE_X18Y51.COUT    Topcyf                0.576   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt_RNIPNM[4]
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_5
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_5/O
    SLICE_X18Y52.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_7
    SLICE_X18Y53.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_7/O
    SLICE_X18Y53.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_8
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_9
    SLICE_X18Y54.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_9/O
    SLICE_X18Y54.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_10
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_11
    SLICE_X18Y55.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_11/O
    SLICE_X18Y55.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_12
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_13
    SLICE_X18Y56.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_13/O
    SLICE_X18Y56.YMUX    Tciny                 0.513   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_14
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_s_15
    SLICE_X10Y73.BY      net (fanout=1)        1.215   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_s_15
    SLICE_X10Y73.CLK     Tdick                 0.280   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    -------------------------------------------------  ---------------------------
    Total                                      3.814ns (2.085ns logic, 1.729ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack:                  6.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[1] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.811ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (1.577 - 1.599)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[1] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y49.YQ      Tcko                  0.360   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[1]
    SLICE_X18Y49.G4      net (fanout=1)        0.348   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(1)
    SLICE_X18Y49.COUT    Topcyg                0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt_RNIMBM[1]
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_1
    SLICE_X18Y50.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_1/O
    SLICE_X18Y50.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_3
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_3/O
    SLICE_X18Y51.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_5
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_5/O
    SLICE_X18Y52.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_7
    SLICE_X18Y53.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_7/O
    SLICE_X18Y53.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_8
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_9
    SLICE_X18Y54.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_9/O
    SLICE_X18Y54.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_10
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_11
    SLICE_X18Y55.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_11/O
    SLICE_X18Y55.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_12
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_13
    SLICE_X18Y56.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_13/O
    SLICE_X18Y56.YMUX    Tciny                 0.513   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_14
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_s_15
    SLICE_X10Y73.BY      net (fanout=1)        1.215   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_s_15
    SLICE_X10Y73.CLK     Tdick                 0.280   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (2.248ns logic, 1.563ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack:                  6.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[7] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.762ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (1.577 - 1.606)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[7] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y52.YQ      Tcko                  0.360   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[7]
    SLICE_X18Y52.G1      net (fanout=1)        0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(7)
    SLICE_X18Y52.COUT    Topcyg                0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt_RNIS3N[7]
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_7
    SLICE_X18Y53.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_7/O
    SLICE_X18Y53.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_8
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_9
    SLICE_X18Y54.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_9/O
    SLICE_X18Y54.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_10
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_11
    SLICE_X18Y55.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_11/O
    SLICE_X18Y55.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_12
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_13
    SLICE_X18Y56.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_13/O
    SLICE_X18Y56.YMUX    Tciny                 0.513   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_14
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_s_15
    SLICE_X10Y73.BY      net (fanout=1)        1.215   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_s_15
    SLICE_X10Y73.CLK     Tdick                 0.280   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    -------------------------------------------------  ---------------------------
    Total                                      3.762ns (1.981ns logic, 1.781ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  6.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[14] (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.761ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret
    SLICE_X12Y75.G3      net (fanout=2)        0.929   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
    SLICE_X12Y75.Y       Tilo                  0.195   l3.dsugen.dsu0/x0/mask(9)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1_RNIOA31
    SLICE_X18Y56.CE      net (fanout=10)       1.743   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlock_i
    SLICE_X18Y56.CLK     Tceck                 0.554   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[14]
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (1.089ns logic, 2.672ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  6.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[15] (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.761ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret
    SLICE_X12Y75.G3      net (fanout=2)        0.929   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
    SLICE_X12Y75.Y       Tilo                  0.195   l3.dsugen.dsu0/x0/mask(9)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1_RNIOA31
    SLICE_X18Y56.CE      net (fanout=10)       1.743   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlock_i
    SLICE_X18Y56.CLK     Tceck                 0.554   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[15]
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (1.089ns logic, 2.672ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  6.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[2] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.724ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (1.577 - 1.603)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[2] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y50.XQ      Tcko                  0.360   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[2]
    SLICE_X18Y50.F4      net (fanout=1)        0.335   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(2)
    SLICE_X18Y50.COUT    Topcyf                0.576   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt_RNINFM[2]
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_3
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_3/O
    SLICE_X18Y51.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_5
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_5/O
    SLICE_X18Y52.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_7
    SLICE_X18Y53.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_7/O
    SLICE_X18Y53.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_8
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_9
    SLICE_X18Y54.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_9/O
    SLICE_X18Y54.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_10
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_11
    SLICE_X18Y55.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_11/O
    SLICE_X18Y55.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_12
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_13
    SLICE_X18Y56.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_13/O
    SLICE_X18Y56.YMUX    Tciny                 0.513   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_14
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_s_15
    SLICE_X10Y73.BY      net (fanout=1)        1.215   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_s_15
    SLICE_X10Y73.CLK     Tdick                 0.280   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (2.174ns logic, 1.550ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack:                  6.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[5] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.701ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (1.577 - 1.603)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[5] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y51.YQ      Tcko                  0.360   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[5]
    SLICE_X18Y51.G3      net (fanout=1)        0.416   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(5)
    SLICE_X18Y51.COUT    Topcyg                0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt_RNIQRM[5]
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_5
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_5/O
    SLICE_X18Y52.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_7
    SLICE_X18Y53.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_7/O
    SLICE_X18Y53.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_8
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_9
    SLICE_X18Y54.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_9/O
    SLICE_X18Y54.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_10
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_11
    SLICE_X18Y55.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_11/O
    SLICE_X18Y55.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_12
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_13
    SLICE_X18Y56.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_13/O
    SLICE_X18Y56.YMUX    Tciny                 0.513   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_14
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_s_15
    SLICE_X10Y73.BY      net (fanout=1)        1.215   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_s_15
    SLICE_X10Y73.CLK     Tdick                 0.280   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    -------------------------------------------------  ---------------------------
    Total                                      3.701ns (2.070ns logic, 1.631ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack:                  6.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[8] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.636ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (1.577 - 1.606)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[8] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y53.XQ      Tcko                  0.360   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[8]
    SLICE_X18Y53.F2      net (fanout=1)        0.514   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(8)
    SLICE_X18Y53.COUT    Topcyf                0.576   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt_RNIT7N[8]
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_8
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_9
    SLICE_X18Y54.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_9/O
    SLICE_X18Y54.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_10
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_11
    SLICE_X18Y55.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_11/O
    SLICE_X18Y55.COUT    Tbyp                  0.089   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_12
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_13
    SLICE_X18Y56.CIN     net (fanout=1)        0.000   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_13/O
    SLICE_X18Y56.YMUX    Tciny                 0.513   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_cry_14
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_s_15
    SLICE_X10Y73.BY      net (fanout=1)        1.215   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_s_15
    SLICE_X10Y73.CLK     Tdick                 0.280   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (1.907ns logic, 1.729ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  6.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[11] (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret
    SLICE_X12Y75.G3      net (fanout=2)        0.929   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
    SLICE_X12Y75.Y       Tilo                  0.195   l3.dsugen.dsu0/x0/mask(9)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1_RNIOA31
    SLICE_X18Y54.CE      net (fanout=10)       1.581   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlock_i
    SLICE_X18Y54.CLK     Tceck                 0.554   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[11]
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.089ns logic, 2.510ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  6.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[10] (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[10]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret
    SLICE_X12Y75.G3      net (fanout=2)        0.929   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
    SLICE_X12Y75.Y       Tilo                  0.195   l3.dsugen.dsu0/x0/mask(9)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1_RNIOA31
    SLICE_X18Y54.CE      net (fanout=10)       1.581   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlock_i
    SLICE_X18Y54.CLK     Tceck                 0.554   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(10)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[10]
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.089ns logic, 2.510ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  6.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[13] (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret
    SLICE_X12Y75.G3      net (fanout=2)        0.929   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
    SLICE_X12Y75.Y       Tilo                  0.195   l3.dsugen.dsu0/x0/mask(9)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1_RNIOA31
    SLICE_X18Y55.CE      net (fanout=10)       1.581   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlock_i
    SLICE_X18Y55.CLK     Tceck                 0.554   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.089ns logic, 2.510ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  6.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[12] (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret
    SLICE_X12Y75.G3      net (fanout=2)        0.929   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
    SLICE_X12Y75.Y       Tilo                  0.195   l3.dsugen.dsu0/x0/mask(9)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1_RNIOA31
    SLICE_X18Y55.CE      net (fanout=10)       1.581   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlock_i
    SLICE_X18Y55.CLK     Tceck                 0.554   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(12)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[12]
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.089ns logic, 2.510ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  6.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[7] (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[7]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret
    SLICE_X12Y75.G3      net (fanout=2)        0.929   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
    SLICE_X12Y75.Y       Tilo                  0.195   l3.dsugen.dsu0/x0/mask(9)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1_RNIOA31
    SLICE_X18Y52.CE      net (fanout=10)       1.572   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlock_i
    SLICE_X18Y52.CLK     Tceck                 0.554   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[7]
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (1.089ns logic, 2.501ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  6.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[6] (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret
    SLICE_X12Y75.G3      net (fanout=2)        0.929   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
    SLICE_X12Y75.Y       Tilo                  0.195   l3.dsugen.dsu0/x0/mask(9)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1_RNIOA31
    SLICE_X18Y52.CE      net (fanout=10)       1.572   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlock_i
    SLICE_X18Y52.CLK     Tceck                 0.554   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[6]
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (1.089ns logic, 2.501ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  6.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[8] (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret
    SLICE_X12Y75.G3      net (fanout=2)        0.929   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
    SLICE_X12Y75.Y       Tilo                  0.195   l3.dsugen.dsu0/x0/mask(9)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1_RNIOA31
    SLICE_X18Y53.CE      net (fanout=10)       1.572   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlock_i
    SLICE_X18Y53.CLK     Tceck                 0.554   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[8]
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (1.089ns logic, 2.501ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  6.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[9] (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret
    SLICE_X12Y75.G3      net (fanout=2)        0.929   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
    SLICE_X12Y75.Y       Tilo                  0.195   l3.dsugen.dsu0/x0/mask(9)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1_RNIOA31
    SLICE_X18Y53.CE      net (fanout=10)       1.572   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlock_i
    SLICE_X18Y53.CLK     Tceck                 0.554   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(8)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[9]
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (1.089ns logic, 2.501ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  6.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[14] (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y73.YQ      Tcko                  0.360   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    SLICE_X12Y75.G2      net (fanout=2)        0.732   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_o(15)
    SLICE_X12Y75.Y       Tilo                  0.195   l3.dsugen.dsu0/x0/mask(9)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1_RNIOA31
    SLICE_X18Y56.CE      net (fanout=10)       1.743   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlock_i
    SLICE_X18Y56.CLK     Tceck                 0.554   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[14]
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.109ns logic, 2.475ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  6.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[15] (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y73.YQ      Tcko                  0.360   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1
    SLICE_X12Y75.G2      net (fanout=2)        0.732   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_o(15)
    SLICE_X12Y75.Y       Tilo                  0.195   l3.dsugen.dsu0/x0/mask(9)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1_RNIOA31
    SLICE_X18Y56.CE      net (fanout=10)       1.743   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlock_i
    SLICE_X18Y56.CLK     Tceck                 0.554   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(14)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[15]
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.109ns logic, 2.475ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  6.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[1] (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 0.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r rising at 10.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y89.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret
    SLICE_X12Y75.G3      net (fanout=2)        0.929   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)
    SLICE_X12Y75.Y       Tilo                  0.195   l3.dsugen.dsu0/x0/mask(9)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1_RNIOA31
    SLICE_X18Y49.CE      net (fanout=10)       1.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlock_i
    SLICE_X18Y49.CLK     Tceck                 0.554   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[1]
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.089ns logic, 2.490ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0ro" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/DCM_ADV/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll/DCM_ADV/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0ro
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[0]/CK
  Location pin: SLICE_X18Y49.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[1]/CK
  Location pin: SLICE_X18Y49.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(2)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[2]/CK
  Location pin: SLICE_X18Y50.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(2)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[3]/CK
  Location pin: SLICE_X18Y50.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(4)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[4]/CK
  Location pin: SLICE_X18Y51.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(4)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[5]/CK
  Location pin: SLICE_X18Y51.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(6)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[6]/CK
  Location pin: SLICE_X18Y52.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(6)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[7]/CK
  Location pin: SLICE_X18Y52.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(8)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[8]/CK
  Location pin: SLICE_X18Y53.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(8)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[9]/CK
  Location pin: SLICE_X18Y53.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(10)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[10]/CK
  Location pin: SLICE_X18Y54.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(10)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[11]/CK
  Location pin: SLICE_X18Y54.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(12)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[12]/CK
  Location pin: SLICE_X18Y55.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(12)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[13]/CK
  Location pin: SLICE_X18Y55.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(14)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[14]/CK
  Location pin: SLICE_X18Y56.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt(14)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[15]/CK
  Location pin: SLICE_X18Y56.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst(2)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst[2]/CK
  Location pin: SLICE_X27Y91.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt_o(15)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret_1/CK
  Location pin: SLICE_X10Y73.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: lock/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl/CK
  Location pin: SLICE_X15Y108.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/cnt_o(15)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.rcnt.vlock_ret/CK
  Location pin: SLICE_X17Y89.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst_0[0]/CK
  Location pin: SLICE_X23Y141.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst(3)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst[3]/CK
  Location pin: SLICE_X26Y91.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 8.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dll2rst[1]/CK
  Location pin: SLICE_X27Y110.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------
Slack: 9.108ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/un9_cnt/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rdel.cnt[0]/CK
  Location pin: SLICE_X18Y49.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_0r
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "eth1.etxc_pad/xcv2.u0/ol" MAXSKEW = 1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.065ns.
--------------------------------------------------------------------------------
Slack:     0.935ns eth1.etxc_pad/xcv2.u0/ol
Report:    0.065ns skew meets   1.000ns timing constraint by 0.935ns
From                         To                           Delay(ns)  Skew(ns)
C15.I                        BUFGCTRL_X0Y29.I0                0.807  0.065

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "eth1.etxc_pad/xcv2.u0/ol" PERIOD = 40 ns HIGH 14 ns;

 7347 paths analyzed, 597 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.676ns.
--------------------------------------------------------------------------------
Slack:                  28.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.625ns (Levels of Logic = 12)
  Clock Path Skew:      -0.051ns (1.601 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6
    SLICE_X47Y52.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
    SLICE_X47Y52.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8
    SLICE_X47Y53.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
    SLICE_X47Y53.XMUX    Tcinx                 0.438   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_9
    SLICE_X42Y42.F1      net (fanout=4)        1.384   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_9
    SLICE_X42Y42.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(3)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7
    SLICE_X42Y41.G2      net (fanout=1)        0.507   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7/O
    SLICE_X42Y41.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE
    SLICE_X42Y41.F3      net (fanout=1)        0.213   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE/O
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X51Y53.F4      net (fanout=31)       0.183   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X51Y53.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un1_v.data_1_sqmuxa
    OLOGIC_X2Y139.OCE    net (fanout=1)        2.321   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
    OLOGIC_X2Y139.CLK    Tooceck               0.645   etho.tx_en
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    -------------------------------------------------  ---------------------------
    Total                                     11.625ns (3.546ns logic, 8.079ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  28.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.542ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (1.601 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6
    SLICE_X47Y52.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
    SLICE_X47Y52.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8
    SLICE_X47Y53.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
    SLICE_X47Y53.YMUX    Tciny                 0.503   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_9
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
    SLICE_X43Y40.F3      net (fanout=4)        1.602   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
    SLICE_X43Y40.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNICN77
    SLICE_X42Y41.F1      net (fanout=1)        0.550   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_5
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X51Y53.F4      net (fanout=31)       0.183   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X51Y53.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un1_v.data_1_sqmuxa
    OLOGIC_X2Y139.OCE    net (fanout=1)        2.321   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
    OLOGIC_X2Y139.CLK    Tooceck               0.645   etho.tx_en
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    -------------------------------------------------  ---------------------------
    Total                                     11.542ns (3.415ns logic, 8.127ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  28.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.533ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (1.601 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.XMUX    Tbxx                  0.746   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1
    SLICE_X43Y40.G1      net (fanout=3)        1.268   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1
    SLICE_X43Y40.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1_RNIS6Q6
    SLICE_X43Y40.F1      net (fanout=1)        0.648   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_0
    SLICE_X43Y40.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNICN77
    SLICE_X42Y41.F1      net (fanout=1)        0.550   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_5
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X51Y53.F4      net (fanout=31)       0.183   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X51Y53.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un1_v.data_1_sqmuxa
    OLOGIC_X2Y139.OCE    net (fanout=1)        2.321   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
    OLOGIC_X2Y139.CLK    Tooceck               0.645   etho.tx_en
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    -------------------------------------------------  ---------------------------
    Total                                     11.533ns (3.092ns logic, 8.441ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  28.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[15] (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.429ns (Levels of Logic = 11)
  Clock Path Skew:      -0.125ns (1.527 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6
    SLICE_X47Y52.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
    SLICE_X47Y52.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8
    SLICE_X47Y53.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
    SLICE_X47Y53.XMUX    Tcinx                 0.438   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_9
    SLICE_X42Y42.F1      net (fanout=4)        1.384   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_9
    SLICE_X42Y42.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(3)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7
    SLICE_X42Y41.G2      net (fanout=1)        0.507   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7/O
    SLICE_X42Y41.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE
    SLICE_X42Y41.F3      net (fanout=1)        0.213   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE/O
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X49Y105.CE     net (fanout=31)       2.594   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X49Y105.CLK    Tceck                 0.553   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(15)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[15]
    -------------------------------------------------  ---------------------------
    Total                                     11.429ns (3.260ns logic, 8.169ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  28.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.468ns (Levels of Logic = 9)
  Clock Path Skew:      -0.051ns (1.601 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6
    SLICE_X47Y52.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
    SLICE_X47Y52.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8
    SLICE_X47Y53.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
    SLICE_X47Y53.XMUX    Tcinx                 0.438   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_9
    SLICE_X42Y42.F1      net (fanout=4)        1.384   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_9
    SLICE_X42Y42.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(3)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7
    SLICE_X42Y41.G2      net (fanout=1)        0.507   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7/O
    SLICE_X42Y41.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE
    SLICE_X42Y41.F3      net (fanout=1)        0.213   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE/O
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X52Y98.G3      net (fanout=6)        2.402   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X52Y98.Y       Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/pteout_4(9)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en_RNO
    OLOGIC_X2Y139.REV    net (fanout=1)        1.669   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_408_i
    OLOGIC_X2Y139.CLK    Tosrck                1.297   etho.tx_en
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    -------------------------------------------------  ---------------------------
    Total                                     11.468ns (3.615ns logic, 7.853ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  28.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[15] (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.346ns (Levels of Logic = 10)
  Clock Path Skew:      -0.125ns (1.527 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6
    SLICE_X47Y52.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
    SLICE_X47Y52.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8
    SLICE_X47Y53.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
    SLICE_X47Y53.YMUX    Tciny                 0.503   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_9
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
    SLICE_X43Y40.F3      net (fanout=4)        1.602   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
    SLICE_X43Y40.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNICN77
    SLICE_X42Y41.F1      net (fanout=1)        0.550   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_5
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X49Y105.CE     net (fanout=31)       2.594   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X49Y105.CLK    Tceck                 0.553   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(15)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[15]
    -------------------------------------------------  ---------------------------
    Total                                     11.346ns (3.129ns logic, 8.217ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  28.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[15] (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.337ns (Levels of Logic = 7)
  Clock Path Skew:      -0.125ns (1.527 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.XMUX    Tbxx                  0.746   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1
    SLICE_X43Y40.G1      net (fanout=3)        1.268   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1
    SLICE_X43Y40.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1_RNIS6Q6
    SLICE_X43Y40.F1      net (fanout=1)        0.648   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_0
    SLICE_X43Y40.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNICN77
    SLICE_X42Y41.F1      net (fanout=1)        0.550   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_5
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X49Y105.CE     net (fanout=31)       2.594   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X49Y105.CLK    Tceck                 0.553   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(15)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[15]
    -------------------------------------------------  ---------------------------
    Total                                     11.337ns (2.806ns logic, 8.531ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  28.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.385ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (1.601 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6
    SLICE_X47Y52.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
    SLICE_X47Y52.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8
    SLICE_X47Y53.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
    SLICE_X47Y53.YMUX    Tciny                 0.503   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_9
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
    SLICE_X43Y40.F3      net (fanout=4)        1.602   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
    SLICE_X43Y40.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNICN77
    SLICE_X42Y41.F1      net (fanout=1)        0.550   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_5
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X52Y98.G3      net (fanout=6)        2.402   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X52Y98.Y       Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/pteout_4(9)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en_RNO
    OLOGIC_X2Y139.REV    net (fanout=1)        1.669   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_408_i
    OLOGIC_X2Y139.CLK    Tosrck                1.297   etho.tx_en
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    -------------------------------------------------  ---------------------------
    Total                                     11.385ns (3.484ns logic, 7.901ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  28.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.376ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (1.601 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.XMUX    Tbxx                  0.746   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1
    SLICE_X43Y40.G1      net (fanout=3)        1.268   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1
    SLICE_X43Y40.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1_RNIS6Q6
    SLICE_X43Y40.F1      net (fanout=1)        0.648   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_0
    SLICE_X43Y40.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNICN77
    SLICE_X42Y41.F1      net (fanout=1)        0.550   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_5
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X52Y98.G3      net (fanout=6)        2.402   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X52Y98.Y       Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/pteout_4(9)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en_RNO
    OLOGIC_X2Y139.REV    net (fanout=1)        1.669   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_408_i
    OLOGIC_X2Y139.CLK    Tosrck                1.297   etho.tx_en
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    -------------------------------------------------  ---------------------------
    Total                                     11.376ns (3.161ns logic, 8.215ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  28.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.294ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (1.601 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6
    SLICE_X47Y52.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
    SLICE_X47Y52.YMUX    Tciny                 0.503   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8
    SLICE_X42Y42.F3      net (fanout=4)        1.074   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8
    SLICE_X42Y42.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(3)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7
    SLICE_X42Y41.G2      net (fanout=1)        0.507   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7/O
    SLICE_X42Y41.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE
    SLICE_X42Y41.F3      net (fanout=1)        0.213   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE/O
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X51Y53.F4      net (fanout=31)       0.183   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X51Y53.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un1_v.data_1_sqmuxa
    OLOGIC_X2Y139.OCE    net (fanout=1)        2.321   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
    OLOGIC_X2Y139.CLK    Tooceck               0.645   etho.tx_en
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    -------------------------------------------------  ---------------------------
    Total                                     11.294ns (3.525ns logic, 7.769ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  28.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.209ns (Levels of Logic = 9)
  Clock Path Skew:      -0.051ns (1.601 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.YMUX    Tciny                 0.503   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6
    SLICE_X42Y41.G1      net (fanout=3)        1.777   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6
    SLICE_X42Y41.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE
    SLICE_X42Y41.F3      net (fanout=1)        0.213   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE/O
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X51Y53.F4      net (fanout=31)       0.183   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X51Y53.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un1_v.data_1_sqmuxa
    OLOGIC_X2Y139.OCE    net (fanout=1)        2.321   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
    OLOGIC_X2Y139.CLK    Tooceck               0.645   etho.tx_en
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    -------------------------------------------------  ---------------------------
    Total                                     11.209ns (3.244ns logic, 7.965ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  28.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[15] (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.098ns (Levels of Logic = 10)
  Clock Path Skew:      -0.125ns (1.527 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6
    SLICE_X47Y52.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
    SLICE_X47Y52.YMUX    Tciny                 0.503   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8
    SLICE_X42Y42.F3      net (fanout=4)        1.074   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8
    SLICE_X42Y42.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(3)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7
    SLICE_X42Y41.G2      net (fanout=1)        0.507   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7/O
    SLICE_X42Y41.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE
    SLICE_X42Y41.F3      net (fanout=1)        0.213   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE/O
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X49Y105.CE     net (fanout=31)       2.594   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X49Y105.CLK    Tceck                 0.553   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(15)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[15]
    -------------------------------------------------  ---------------------------
    Total                                     11.098ns (3.239ns logic, 7.859ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  28.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.137ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (1.601 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6
    SLICE_X47Y52.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
    SLICE_X47Y52.YMUX    Tciny                 0.503   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8
    SLICE_X42Y42.F3      net (fanout=4)        1.074   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8
    SLICE_X42Y42.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(3)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7
    SLICE_X42Y41.G2      net (fanout=1)        0.507   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7/O
    SLICE_X42Y41.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE
    SLICE_X42Y41.F3      net (fanout=1)        0.213   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE/O
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X52Y98.G3      net (fanout=6)        2.402   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X52Y98.Y       Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/pteout_4(9)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en_RNO
    OLOGIC_X2Y139.REV    net (fanout=1)        1.669   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_408_i
    OLOGIC_X2Y139.CLK    Tosrck                1.297   etho.tx_en
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    -------------------------------------------------  ---------------------------
    Total                                     11.137ns (3.594ns logic, 7.543ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  28.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[28] (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.053ns (Levels of Logic = 11)
  Clock Path Skew:      -0.121ns (1.531 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[28]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6
    SLICE_X47Y52.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
    SLICE_X47Y52.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8
    SLICE_X47Y53.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
    SLICE_X47Y53.XMUX    Tcinx                 0.438   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_9
    SLICE_X42Y42.F1      net (fanout=4)        1.384   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_9
    SLICE_X42Y42.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(3)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7
    SLICE_X42Y41.G2      net (fanout=1)        0.507   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7/O
    SLICE_X42Y41.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE
    SLICE_X42Y41.F3      net (fanout=1)        0.213   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE/O
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X50Y106.CE     net (fanout=31)       2.217   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X50Y106.CLK    Tceck                 0.554   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(28)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[28]
    -------------------------------------------------  ---------------------------
    Total                                     11.053ns (3.261ns logic, 7.792ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  28.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[31] (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.009ns (Levels of Logic = 11)
  Clock Path Skew:      -0.145ns (1.507 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6
    SLICE_X47Y52.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
    SLICE_X47Y52.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8
    SLICE_X47Y53.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
    SLICE_X47Y53.XMUX    Tcinx                 0.438   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_9
    SLICE_X42Y42.F1      net (fanout=4)        1.384   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_9
    SLICE_X42Y42.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(3)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7
    SLICE_X42Y41.G2      net (fanout=1)        0.507   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7/O
    SLICE_X42Y41.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE
    SLICE_X42Y41.F3      net (fanout=1)        0.213   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE/O
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X46Y107.CE     net (fanout=31)       2.173   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X46Y107.CLK    Tceck                 0.554   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(31)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[31]
    -------------------------------------------------  ---------------------------
    Total                                     11.009ns (3.261ns logic, 7.748ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  28.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[15] (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.013ns (Levels of Logic = 8)
  Clock Path Skew:      -0.125ns (1.527 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.YMUX    Tciny                 0.503   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6
    SLICE_X42Y41.G1      net (fanout=3)        1.777   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6
    SLICE_X42Y41.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE
    SLICE_X42Y41.F3      net (fanout=1)        0.213   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE/O
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X49Y105.CE     net (fanout=31)       2.594   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X49Y105.CLK    Tceck                 0.553   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(15)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[15]
    -------------------------------------------------  ---------------------------
    Total                                     11.013ns (2.958ns logic, 8.055ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  28.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.066ns (Levels of Logic = 10)
  Clock Path Skew:      -0.051ns (1.601 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6
    SLICE_X47Y52.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
    SLICE_X47Y52.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8
    SLICE_X47Y53.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
    SLICE_X47Y53.XMUX    Tcinx                 0.438   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_9
    SLICE_X42Y42.F1      net (fanout=4)        1.384   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_9
    SLICE_X42Y42.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(3)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7
    SLICE_X42Y41.G2      net (fanout=1)        0.507   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_8_RNIURA7/O
    SLICE_X42Y41.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE
    SLICE_X42Y41.F3      net (fanout=1)        0.213   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE/O
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y50.F2      net (fanout=6)        1.267   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y50.X       Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0.7.tag0/un1_tag0(68)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un86_tx_done
    SLICE_X51Y53.F2      net (fanout=2)        0.539   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_409
    SLICE_X51Y53.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un1_v.data_1_sqmuxa
    OLOGIC_X2Y139.OCE    net (fanout=1)        2.321   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
    OLOGIC_X2Y139.CLK    Tooceck               0.645   etho.tx_en
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    -------------------------------------------------  ---------------------------
    Total                                     11.066ns (3.157ns logic, 7.909ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  28.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.055ns (Levels of Logic = 11)
  Clock Path Skew:      -0.051ns (1.601 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6
    SLICE_X47Y52.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
    SLICE_X47Y52.XMUX    Tcinx                 0.438   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_7
    SLICE_X42Y40.F3      net (fanout=3)        1.235   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_7
    SLICE_X42Y40.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_7_RNISDL3
    SLICE_X42Y41.G4      net (fanout=1)        0.172   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_7
    SLICE_X42Y41.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE
    SLICE_X42Y41.F3      net (fanout=1)        0.213   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE/O
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X51Y53.F4      net (fanout=31)       0.183   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X51Y53.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un1_v.data_1_sqmuxa
    OLOGIC_X2Y139.OCE    net (fanout=1)        2.321   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
    OLOGIC_X2Y139.CLK    Tooceck               0.645   etho.tx_en
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    -------------------------------------------------  ---------------------------
    Total                                     11.055ns (3.460ns logic, 7.595ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  28.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.052ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (1.601 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.YMUX    Tciny                 0.503   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6
    SLICE_X42Y41.G1      net (fanout=3)        1.777   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6
    SLICE_X42Y41.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE
    SLICE_X42Y41.F3      net (fanout=1)        0.213   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_6_RNIKNLE/O
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X52Y98.G3      net (fanout=6)        2.402   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X52Y98.Y       Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/pteout_4(9)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en_RNO
    OLOGIC_X2Y139.REV    net (fanout=1)        1.669   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_408_i
    OLOGIC_X2Y139.CLK    Tosrck                1.297   etho.tx_en
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    -------------------------------------------------  ---------------------------
    Total                                     11.052ns (3.313ns logic, 7.739ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  28.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[28] (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.970ns (Levels of Logic = 10)
  Clock Path Skew:      -0.121ns (1.531 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[28]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6
    SLICE_X47Y52.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
    SLICE_X47Y52.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8
    SLICE_X47Y53.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
    SLICE_X47Y53.YMUX    Tciny                 0.503   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_9
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
    SLICE_X43Y40.F3      net (fanout=4)        1.602   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
    SLICE_X43Y40.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNICN77
    SLICE_X42Y41.F1      net (fanout=1)        0.550   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_5
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X50Y106.CE     net (fanout=31)       2.217   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X50Y106.CLK    Tceck                 0.554   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(28)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[28]
    -------------------------------------------------  ---------------------------
    Total                                     10.970ns (3.130ns logic, 7.840ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  28.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[28] (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.961ns (Levels of Logic = 7)
  Clock Path Skew:      -0.121ns (1.531 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[28]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.XMUX    Tbxx                  0.746   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1
    SLICE_X43Y40.G1      net (fanout=3)        1.268   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1
    SLICE_X43Y40.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1_RNIS6Q6
    SLICE_X43Y40.F1      net (fanout=1)        0.648   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_0
    SLICE_X43Y40.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNICN77
    SLICE_X42Y41.F1      net (fanout=1)        0.550   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_5
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X50Y106.CE     net (fanout=31)       2.217   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X50Y106.CLK    Tceck                 0.554   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(28)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[28]
    -------------------------------------------------  ---------------------------
    Total                                     10.961ns (2.807ns logic, 8.154ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  28.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[31] (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.926ns (Levels of Logic = 10)
  Clock Path Skew:      -0.145ns (1.507 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6
    SLICE_X47Y52.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
    SLICE_X47Y52.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8
    SLICE_X47Y53.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
    SLICE_X47Y53.YMUX    Tciny                 0.503   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_9
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
    SLICE_X43Y40.F3      net (fanout=4)        1.602   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
    SLICE_X43Y40.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNICN77
    SLICE_X42Y41.F1      net (fanout=1)        0.550   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_5
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X46Y107.CE     net (fanout=31)       2.173   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X46Y107.CLK    Tceck                 0.554   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(31)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[31]
    -------------------------------------------------  ---------------------------
    Total                                     10.926ns (3.130ns logic, 7.796ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  28.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[31] (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.917ns (Levels of Logic = 7)
  Clock Path Skew:      -0.145ns (1.507 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[31]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.XMUX    Tbxx                  0.746   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1
    SLICE_X43Y40.G1      net (fanout=3)        1.268   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1
    SLICE_X43Y40.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1_RNIS6Q6
    SLICE_X43Y40.F1      net (fanout=1)        0.648   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_0
    SLICE_X43Y40.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNICN77
    SLICE_X42Y41.F1      net (fanout=1)        0.550   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_5
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y38.G2      net (fanout=6)        1.021   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y38.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un87_tx_done
    SLICE_X50Y38.F4      net (fanout=3)        0.169   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un87_tx_done
    SLICE_X50Y38.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.main_state_4_sqmuxa_0_o2
    SLICE_X51Y53.G4      net (fanout=3)        0.603   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_3769
    SLICE_X51Y53.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/v.data_1_sqmuxa
    SLICE_X46Y107.CE     net (fanout=31)       2.173   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa
    SLICE_X46Y107.CLK    Tceck                 0.554   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(31)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[31]
    -------------------------------------------------  ---------------------------
    Total                                     10.917ns (2.807ns logic, 8.110ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  28.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.983ns (Levels of Logic = 9)
  Clock Path Skew:      -0.051ns (1.601 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2
    SLICE_X47Y50.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
    SLICE_X47Y50.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_3
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4
    SLICE_X47Y51.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_4/O
    SLICE_X47Y51.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_5
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6
    SLICE_X47Y52.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_6/O
    SLICE_X47Y52.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_7
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8
    SLICE_X47Y53.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_8/O
    SLICE_X47Y53.YMUX    Tciny                 0.503   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_9
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
    SLICE_X43Y40.F3      net (fanout=4)        1.602   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10
    SLICE_X43Y40.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNICN77
    SLICE_X42Y41.F1      net (fanout=1)        0.550   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_5
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y50.F2      net (fanout=6)        1.267   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y50.X       Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0.7.tag0/un1_tag0(68)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un86_tx_done
    SLICE_X51Y53.F2      net (fanout=2)        0.539   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_409
    SLICE_X51Y53.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un1_v.data_1_sqmuxa
    OLOGIC_X2Y139.OCE    net (fanout=1)        2.321   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
    OLOGIC_X2Y139.CLK    Tooceck               0.645   etho.tx_en
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    -------------------------------------------------  ---------------------------
    Total                                     10.983ns (3.026ns logic, 7.957ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  28.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.974ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (1.601 - 1.652)
  Source Clock:         ethi.tx_clk rising at 0.000ns
  Destination Clock:    ethi.tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0] to eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.XQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[0]
    SLICE_X47Y49.BX      net (fanout=4)        1.678   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(0)
    SLICE_X47Y49.XMUX    Tbxx                  0.746   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_cry_2/O
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1
    SLICE_X43Y40.G1      net (fanout=3)        1.268   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1
    SLICE_X43Y40.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_1_RNIS6Q6
    SLICE_X43Y40.F1      net (fanout=1)        0.648   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_0
    SLICE_X43Y40.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/oplen(5)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNICN77
    SLICE_X42Y41.F1      net (fanout=1)        0.550   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done_NE_5
    SLICE_X42Y41.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un35_tx_done_s_10_RNIK5J41
    SLICE_X50Y50.F2      net (fanout=6)        1.267   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un70_tx_done
    SLICE_X50Y50.X       Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0.7.tag0/un1_tag0(68)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/tx.un86_tx_done
    SLICE_X51Y53.F2      net (fanout=2)        0.539   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/N_409
    SLICE_X51Y53.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/un1_v.data_1_sqmuxa
    OLOGIC_X2Y139.OCE    net (fanout=1)        2.321   eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data_1_sqmuxa_1
    OLOGIC_X2Y139.CLK    Tooceck               0.645   etho.tx_en
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    -------------------------------------------------  ---------------------------
    Total                                     10.974ns (2.703ns logic, 8.271ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "eth1.etxc_pad/xcv2.u0/ol" PERIOD = 40 ns HIGH 14 ns;
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/cnt(3)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.cnt[3]/CK
  Location pin: SLICE_X52Y20.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/main_state(5)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state[5]/CK
  Location pin: SLICE_X52Y36.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/crc(20)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc[20]/CK
  Location pin: SLICE_X51Y18.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/crc(21)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc[21]/CK
  Location pin: SLICE_X53Y12.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(1)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[1]/CK
  Location pin: SLICE_X54Y44.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(2)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[2]/CK
  Location pin: SLICE_X51Y48.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(4)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[4]/CK
  Location pin: SLICE_X52Y84.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/data(6)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.data[6]/CK
  Location pin: SLICE_X51Y67.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/transmitting/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.transmitting/CK
  Location pin: SLICE_X48Y56.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/crc(25)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc[25]/CK
  Location pin: SLICE_X50Y13.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/crc(19)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc[19]/CK
  Location pin: SLICE_X48Y9.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(2)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[2]/CK
  Location pin: SLICE_X46Y47.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/byte_count(10)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.byte_count[10]/CK
  Location pin: SLICE_X47Y46.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/main_state(9)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state[9]/CK
  Location pin: SLICE_X50Y30.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/main_state(1)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state[1]/CK
  Location pin: SLICE_X51Y33.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/main_state(8)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state[8]/CK
  Location pin: SLICE_X50Y32.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/random(0)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.random[0]/CK
  Location pin: SLICE_X54Y39.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/status_0(0)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.status[0]/CK
  Location pin: SLICE_X50Y36.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/def_state(4)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.def_state[4]/CK
  Location pin: SLICE_X48Y72.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/crc(11)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc[11]/CK
  Location pin: SLICE_X49Y10.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/crc(22)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc[22]/CK
  Location pin: SLICE_X49Y6.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/crc(18)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.crc[18]/CK
  Location pin: SLICE_X49Y8.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/icnt(0)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.icnt[0]/CK
  Location pin: SLICE_X54Y51.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/main_state(12)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.main_state[12]/CK
  Location pin: SLICE_X52Y31.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------
Slack: 38.726ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 14.000ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/def_state(1)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.def_state[1]/CK
  Location pin: SLICE_X49Y82.CLK
  Clock network: ethi.tx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "eth1.erxc_pad/xcv2.u0/ol" MAXSKEW = 1 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.067ns.
--------------------------------------------------------------------------------
Slack:     0.933ns eth1.erxc_pad/xcv2.u0/ol
Report:    0.067ns skew meets   1.000ns timing constraint by 0.933ns
From                         To                           Delay(ns)  Skew(ns)
B15.I                        BUFGCTRL_X0Y28.I0                0.835  0.067

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "eth1.erxc_pad/xcv2.u0/ol" PERIOD = 8 ns HIGH 50%;

 1923 paths analyzed, 484 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.489ns.
--------------------------------------------------------------------------------
Slack:                  0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[5] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.got4b (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.489ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[5] to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.got4b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y31.YQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(5)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[5]
    SLICE_X49Y187.G4     net (fanout=25)       2.250   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(5)
    SLICE_X49Y187.Y      Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/crc(23)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_RNIDN91[6]
    SLICE_X50Y24.CE      net (fanout=37)       4.218   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_168_i
    SLICE_X50Y24.CLK     Tceck                 0.487   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/got4b
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.got4b
    -------------------------------------------------  ---------------------------
    Total                                      7.489ns (1.021ns logic, 6.468ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack:                  0.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[0] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.279ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (1.605 - 1.629)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2] to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y160.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(2)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2]
    SLICE_X55Y126.F1     net (fanout=11)       1.523   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(2)
    SLICE_X55Y126.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0.4.tag0/un1_tag0(38)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNI9SC1[1]
    SLICE_X54Y126.F2     net (fanout=1)        0.332   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state_0_sqmuxa_9_1_5
    SLICE_X54Y126.X      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_RNIEOI3[0]
    SLICE_X51Y39.G2      net (fanout=3)        2.352   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42_1
    SLICE_X51Y39.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v.byte_count_2_sqmuxa_2_RNI1EM8
    SLICE_X51Y39.F4      net (fanout=2)        0.165   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_421
    SLICE_X51Y39.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_RNILAN8
    SLICE_X54Y43.CE      net (fanout=4)        1.010   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
    SLICE_X54Y43.CLK     Tceck                 0.554   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(0)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.279ns (1.897ns logic, 5.382ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[6] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.got4b (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[6] to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.got4b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y35.YQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/datace_0(8)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[6]
    SLICE_X49Y187.G3     net (fanout=23)       2.058   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/datace_0(8)
    SLICE_X49Y187.Y      Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/crc(23)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_RNIDN91[6]
    SLICE_X50Y24.CE      net (fanout=37)       4.218   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_168_i
    SLICE_X50Y24.CLK     Tceck                 0.487   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/got4b
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.got4b
    -------------------------------------------------  ---------------------------
    Total                                      7.297ns (1.021ns logic, 6.276ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack:                  0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[0] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.271ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (1.605 - 1.625)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y167.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X54Y126.G4     net (fanout=28)       1.687   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
    SLICE_X54Y126.Y      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNIUAR1[0]
    SLICE_X54Y126.F4     net (fanout=1)        0.159   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNIUAR1[0]/O
    SLICE_X54Y126.X      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_RNIEOI3[0]
    SLICE_X51Y39.G2      net (fanout=3)        2.352   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42_1
    SLICE_X51Y39.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v.byte_count_2_sqmuxa_2_RNI1EM8
    SLICE_X51Y39.F4      net (fanout=2)        0.165   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_421
    SLICE_X51Y39.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_RNILAN8
    SLICE_X54Y43.CE      net (fanout=4)        1.010   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
    SLICE_X54Y43.CLK     Tceck                 0.554   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(0)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.271ns (1.898ns logic, 5.373ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[0] (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.253ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (1.605 - 1.629)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3] to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y161.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3]
    SLICE_X55Y126.F2     net (fanout=16)       1.497   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(3)
    SLICE_X55Y126.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0.4.tag0/un1_tag0(38)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNI9SC1[1]
    SLICE_X54Y126.F2     net (fanout=1)        0.332   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state_0_sqmuxa_9_1_5
    SLICE_X54Y126.X      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_RNIEOI3[0]
    SLICE_X51Y39.G2      net (fanout=3)        2.352   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42_1
    SLICE_X51Y39.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v.byte_count_2_sqmuxa_2_RNI1EM8
    SLICE_X51Y39.F4      net (fanout=2)        0.165   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_421
    SLICE_X51Y39.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_RNILAN8
    SLICE_X54Y43.CE      net (fanout=4)        1.010   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
    SLICE_X54Y43.CLK     Tceck                 0.554   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(0)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.253ns (1.897ns logic, 5.356ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  0.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_ret (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.001ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_ret
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y167.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X53Y33.BX      net (fanout=28)       2.061   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
    SLICE_X53Y33.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_1/O
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_0
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_1
    SLICE_X53Y34.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_1/O
    SLICE_X53Y34.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_3/O
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_2
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_3
    SLICE_X53Y35.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_3/O
    SLICE_X53Y35.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_5/O
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_4
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_5
    SLICE_X53Y36.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_5/O
    SLICE_X53Y36.YMUX    Tciny                 0.503   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_7/O
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_6
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_s_7
    SLICE_X53Y6.F2       net (fanout=2)        1.418   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/byte_count_6(7)
    SLICE_X53Y6.X        Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_426
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_1_iv[7]
    SLICE_X50Y15.F1      net (fanout=1)        0.933   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_426
    SLICE_X50Y15.X       Tilo                  0.195   mctrl0.mctrl0/size_o(0)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.rx_state12lto8_2
    SLICE_X51Y14.F3      net (fanout=1)        0.222   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.rx_state12lto8_2/O
    SLICE_X51Y14.CLK     Tfck                  0.235   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state12
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.rx_state12lto9_0
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_ret
    -------------------------------------------------  ---------------------------
    Total                                      7.001ns (2.367ns logic, 4.634ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  1.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[1] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.960ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (1.612 - 1.629)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2] to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y160.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(2)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2]
    SLICE_X55Y126.F1     net (fanout=11)       1.523   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(2)
    SLICE_X55Y126.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0.4.tag0/un1_tag0(38)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNI9SC1[1]
    SLICE_X54Y126.F2     net (fanout=1)        0.332   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state_0_sqmuxa_9_1_5
    SLICE_X54Y126.X      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_RNIEOI3[0]
    SLICE_X51Y39.G2      net (fanout=3)        2.352   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42_1
    SLICE_X51Y39.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v.byte_count_2_sqmuxa_2_RNI1EM8
    SLICE_X51Y39.F4      net (fanout=2)        0.165   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_421
    SLICE_X51Y39.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_RNILAN8
    SLICE_X52Y37.CE      net (fanout=4)        0.691   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
    SLICE_X52Y37.CLK     Tceck                 0.554   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[1]
    -------------------------------------------------  ---------------------------
    Total                                      6.960ns (1.897ns logic, 5.063ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  1.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[1] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.952ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (1.612 - 1.625)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y167.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X54Y126.G4     net (fanout=28)       1.687   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
    SLICE_X54Y126.Y      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNIUAR1[0]
    SLICE_X54Y126.F4     net (fanout=1)        0.159   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNIUAR1[0]/O
    SLICE_X54Y126.X      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_RNIEOI3[0]
    SLICE_X51Y39.G2      net (fanout=3)        2.352   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42_1
    SLICE_X51Y39.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v.byte_count_2_sqmuxa_2_RNI1EM8
    SLICE_X51Y39.F4      net (fanout=2)        0.165   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_421
    SLICE_X51Y39.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_RNILAN8
    SLICE_X52Y37.CE      net (fanout=4)        0.691   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
    SLICE_X52Y37.CLK     Tceck                 0.554   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[1]
    -------------------------------------------------  ---------------------------
    Total                                      6.952ns (1.898ns logic, 5.054ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[1] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.934ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (1.612 - 1.629)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3] to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y161.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3]
    SLICE_X55Y126.F2     net (fanout=16)       1.497   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(3)
    SLICE_X55Y126.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0.4.tag0/un1_tag0(38)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNI9SC1[1]
    SLICE_X54Y126.F2     net (fanout=1)        0.332   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state_0_sqmuxa_9_1_5
    SLICE_X54Y126.X      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_RNIEOI3[0]
    SLICE_X51Y39.G2      net (fanout=3)        2.352   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42_1
    SLICE_X51Y39.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v.byte_count_2_sqmuxa_2_RNI1EM8
    SLICE_X51Y39.F4      net (fanout=2)        0.165   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_421
    SLICE_X51Y39.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_RNILAN8
    SLICE_X52Y37.CE      net (fanout=4)        0.691   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
    SLICE_X52Y37.CLK     Tceck                 0.554   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[1]
    -------------------------------------------------  ---------------------------
    Total                                      6.934ns (1.897ns logic, 5.037ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  1.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[8] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.927ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (1.610 - 1.629)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2] to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y160.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(2)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2]
    SLICE_X55Y126.F1     net (fanout=11)       1.523   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(2)
    SLICE_X55Y126.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0.4.tag0/un1_tag0(38)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNI9SC1[1]
    SLICE_X54Y126.F2     net (fanout=1)        0.332   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state_0_sqmuxa_9_1_5
    SLICE_X54Y126.X      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_RNIEOI3[0]
    SLICE_X51Y39.G2      net (fanout=3)        2.352   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42_1
    SLICE_X51Y39.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v.byte_count_2_sqmuxa_2_RNI1EM8
    SLICE_X51Y39.F4      net (fanout=2)        0.165   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_421
    SLICE_X51Y39.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_RNILAN8
    SLICE_X54Y38.CE      net (fanout=4)        0.658   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
    SLICE_X54Y38.CLK     Tceck                 0.554   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(8)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[8]
    -------------------------------------------------  ---------------------------
    Total                                      6.927ns (1.897ns logic, 5.030ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  1.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[2] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.918ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (1.610 - 1.629)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2] to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y160.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(2)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2]
    SLICE_X55Y126.F1     net (fanout=11)       1.523   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(2)
    SLICE_X55Y126.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0.4.tag0/un1_tag0(38)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNI9SC1[1]
    SLICE_X54Y126.F2     net (fanout=1)        0.332   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state_0_sqmuxa_9_1_5
    SLICE_X54Y126.X      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_RNIEOI3[0]
    SLICE_X51Y39.G2      net (fanout=3)        2.352   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42_1
    SLICE_X51Y39.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v.byte_count_2_sqmuxa_2_RNI1EM8
    SLICE_X51Y39.F4      net (fanout=2)        0.165   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_421
    SLICE_X51Y39.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_RNILAN8
    SLICE_X53Y39.CE      net (fanout=4)        0.650   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
    SLICE_X53Y39.CLK     Tceck                 0.553   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(2)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[2]
    -------------------------------------------------  ---------------------------
    Total                                      6.918ns (1.896ns logic, 5.022ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  1.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[8] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.919ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (1.610 - 1.625)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y167.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X54Y126.G4     net (fanout=28)       1.687   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
    SLICE_X54Y126.Y      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNIUAR1[0]
    SLICE_X54Y126.F4     net (fanout=1)        0.159   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNIUAR1[0]/O
    SLICE_X54Y126.X      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_RNIEOI3[0]
    SLICE_X51Y39.G2      net (fanout=3)        2.352   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42_1
    SLICE_X51Y39.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v.byte_count_2_sqmuxa_2_RNI1EM8
    SLICE_X51Y39.F4      net (fanout=2)        0.165   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_421
    SLICE_X51Y39.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_RNILAN8
    SLICE_X54Y38.CE      net (fanout=4)        0.658   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
    SLICE_X54Y38.CLK     Tceck                 0.554   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(8)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[8]
    -------------------------------------------------  ---------------------------
    Total                                      6.919ns (1.898ns logic, 5.021ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  1.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[2] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.910ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (1.610 - 1.625)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y167.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X54Y126.G4     net (fanout=28)       1.687   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
    SLICE_X54Y126.Y      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNIUAR1[0]
    SLICE_X54Y126.F4     net (fanout=1)        0.159   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNIUAR1[0]/O
    SLICE_X54Y126.X      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_RNIEOI3[0]
    SLICE_X51Y39.G2      net (fanout=3)        2.352   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42_1
    SLICE_X51Y39.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v.byte_count_2_sqmuxa_2_RNI1EM8
    SLICE_X51Y39.F4      net (fanout=2)        0.165   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_421
    SLICE_X51Y39.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_RNILAN8
    SLICE_X53Y39.CE      net (fanout=4)        0.650   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
    SLICE_X53Y39.CLK     Tceck                 0.553   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(2)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[2]
    -------------------------------------------------  ---------------------------
    Total                                      6.910ns (1.897ns logic, 5.013ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  1.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[8] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.901ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (1.610 - 1.629)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3] to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y161.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3]
    SLICE_X55Y126.F2     net (fanout=16)       1.497   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(3)
    SLICE_X55Y126.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0.4.tag0/un1_tag0(38)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNI9SC1[1]
    SLICE_X54Y126.F2     net (fanout=1)        0.332   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state_0_sqmuxa_9_1_5
    SLICE_X54Y126.X      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_RNIEOI3[0]
    SLICE_X51Y39.G2      net (fanout=3)        2.352   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42_1
    SLICE_X51Y39.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v.byte_count_2_sqmuxa_2_RNI1EM8
    SLICE_X51Y39.F4      net (fanout=2)        0.165   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_421
    SLICE_X51Y39.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_RNILAN8
    SLICE_X54Y38.CE      net (fanout=4)        0.658   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
    SLICE_X54Y38.CLK     Tceck                 0.554   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(8)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[8]
    -------------------------------------------------  ---------------------------
    Total                                      6.901ns (1.897ns logic, 5.004ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  1.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[2] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.892ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (1.610 - 1.629)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3] to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y161.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3]
    SLICE_X55Y126.F2     net (fanout=16)       1.497   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(3)
    SLICE_X55Y126.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0.4.tag0/un1_tag0(38)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNI9SC1[1]
    SLICE_X54Y126.F2     net (fanout=1)        0.332   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state_0_sqmuxa_9_1_5
    SLICE_X54Y126.X      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_RNIEOI3[0]
    SLICE_X51Y39.G2      net (fanout=3)        2.352   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42_1
    SLICE_X51Y39.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v.byte_count_2_sqmuxa_2_RNI1EM8
    SLICE_X51Y39.F4      net (fanout=2)        0.165   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_421
    SLICE_X51Y39.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_RNILAN8
    SLICE_X53Y39.CE      net (fanout=4)        0.650   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
    SLICE_X53Y39.CLK     Tceck                 0.553   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(2)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[2]
    -------------------------------------------------  ---------------------------
    Total                                      6.892ns (1.896ns logic, 4.996ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  1.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_ret (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.808ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_ret
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y167.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X53Y33.BX      net (fanout=28)       2.061   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
    SLICE_X53Y33.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_1/O
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_0
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_1
    SLICE_X53Y34.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_1/O
    SLICE_X53Y34.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_3/O
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_2
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_3
    SLICE_X53Y35.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_3/O
    SLICE_X53Y35.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_5/O
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_4
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_5
    SLICE_X53Y36.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_5/O
    SLICE_X53Y36.XMUX    Tcinx                 0.438   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_7/O
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_s_6
    SLICE_X51Y29.G3      net (fanout=2)        0.846   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/byte_count_6(6)
    SLICE_X51Y29.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state12lto8_2_0
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_1_iv[6]
    SLICE_X51Y29.F2      net (fanout=1)        0.597   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_1_iv[6]/O
    SLICE_X51Y29.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state12lto8_2_0
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.rx_state12lto8_2_0
    SLICE_X50Y15.F4      net (fanout=1)        0.586   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state12lto8_2_0
    SLICE_X50Y15.X       Tilo                  0.195   mctrl0.mctrl0/size_o(0)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.rx_state12lto8_2
    SLICE_X51Y14.F3      net (fanout=1)        0.222   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.rx_state12lto8_2/O
    SLICE_X51Y14.CLK     Tfck                  0.235   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state12
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.rx_state12lto9_0
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_ret
    -------------------------------------------------  ---------------------------
    Total                                      6.808ns (2.496ns logic, 4.312ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  1.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.sync_start (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.716ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (1.567 - 1.629)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2] to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.sync_start
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y160.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(2)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2]
    SLICE_X55Y126.F1     net (fanout=11)       1.523   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(2)
    SLICE_X55Y126.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0.4.tag0/un1_tag0(38)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNI9SC1[1]
    SLICE_X54Y126.F2     net (fanout=1)        0.332   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state_0_sqmuxa_9_1_5
    SLICE_X54Y126.X      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_RNIEOI3[0]
    SLICE_X48Y43.G2      net (fanout=3)        2.377   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42_1
    SLICE_X48Y43.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_RNI7U74[8]
    SLICE_X41Y43.CE      net (fanout=1)        0.781   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42
    SLICE_X41Y43.CLK     Tceck                 0.553   eth1.e1/m100.u0/ethc0/start
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.sync_start
    -------------------------------------------------  ---------------------------
    Total                                      6.716ns (1.703ns logic, 5.013ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  1.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.sync_start (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.708ns (Levels of Logic = 3)
  Clock Path Skew:      -0.058ns (1.567 - 1.625)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.sync_start
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y167.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X54Y126.G4     net (fanout=28)       1.687   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
    SLICE_X54Y126.Y      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNIUAR1[0]
    SLICE_X54Y126.F4     net (fanout=1)        0.159   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNIUAR1[0]/O
    SLICE_X54Y126.X      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_RNIEOI3[0]
    SLICE_X48Y43.G2      net (fanout=3)        2.377   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42_1
    SLICE_X48Y43.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_RNI7U74[8]
    SLICE_X41Y43.CE      net (fanout=1)        0.781   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42
    SLICE_X41Y43.CLK     Tceck                 0.553   eth1.e1/m100.u0/ethc0/start
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.sync_start
    -------------------------------------------------  ---------------------------
    Total                                      6.708ns (1.704ns logic, 5.004ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.sync_start (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.690ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (1.567 - 1.629)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3] to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.sync_start
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y161.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(3)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3]
    SLICE_X55Y126.F2     net (fanout=16)       1.497   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(3)
    SLICE_X55Y126.X      Tilo                  0.194   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/tlbcam0.4.tag0/un1_tag0(38)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxdp_RNI9SC1[1]
    SLICE_X54Y126.F2     net (fanout=1)        0.332   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state_0_sqmuxa_9_1_5
    SLICE_X54Y126.X      Tilo                  0.195   eth1.e1/m100.u0/ethc0/mdint_sync(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd_RNIEOI3[0]
    SLICE_X48Y43.G2      net (fanout=3)        2.377   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42_1
    SLICE_X48Y43.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_RNI7U74[8]
    SLICE_X41Y43.CE      net (fanout=1)        0.781   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_42
    SLICE_X41Y43.CLK     Tceck                 0.553   eth1.e1/m100.u0/ethc0/start
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.sync_start
    -------------------------------------------------  ---------------------------
    Total                                      6.690ns (1.703ns logic, 4.987ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  1.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[0] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.668ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (1.605 - 1.625)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y167.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X50Y39.G1      net (fanout=28)       2.734   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
    SLICE_X50Y39.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state_15_1
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_RNI8322[0]
    SLICE_X50Y39.F3      net (fanout=1)        0.213   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_RNI8322[0]/O
    SLICE_X50Y39.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state_15_1
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.done_ack_RNI7QE3[0]
    SLICE_X51Y39.G1      net (fanout=1)        0.648   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state_15_1
    SLICE_X51Y39.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v.byte_count_2_sqmuxa_2_RNI1EM8
    SLICE_X51Y39.F4      net (fanout=2)        0.165   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_421
    SLICE_X51Y39.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_RNILAN8
    SLICE_X54Y43.CE      net (fanout=4)        1.010   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
    SLICE_X54Y43.CLK     Tceck                 0.554   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(0)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[0]
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (1.898ns logic, 4.770ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  1.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[5] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.odd_nibble (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.546ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (1.587 - 1.608)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[5] to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.odd_nibble
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y31.YQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(5)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[5]
    SLICE_X49Y187.G4     net (fanout=25)       2.250   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(5)
    SLICE_X49Y187.Y      Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/crc(23)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_RNIDN91[6]
    SLICE_X52Y119.G3     net (fanout=37)       2.383   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_168_i
    SLICE_X52Y119.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/pteout_2(8)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v.odd_nibble_0_sqmuxa
    SLICE_X53Y128.CE     net (fanout=1)        0.631   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_166
    SLICE_X53Y128.CLK    Tceck                 0.553   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/odd_nibble
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.odd_nibble
    -------------------------------------------------  ---------------------------
    Total                                      6.546ns (1.282ns logic, 5.264ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  1.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_ret (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.527ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_ret
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y167.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X53Y33.BX      net (fanout=28)       2.061   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
    SLICE_X53Y33.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_1/O
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_0
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_1
    SLICE_X53Y34.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_1/O
    SLICE_X53Y34.COUT    Tbyp                  0.086   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_3/O
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_2
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_3
    SLICE_X53Y35.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_3/O
    SLICE_X53Y35.YMUX    Tciny                 0.503   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_5/O
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_4
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_s_5
    SLICE_X50Y28.F1      net (fanout=2)        1.023   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/byte_count_6(5)
    SLICE_X50Y28.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_428
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_1_iv[5]
    SLICE_X51Y29.F4      net (fanout=1)        0.159   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_428
    SLICE_X51Y29.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state12lto8_2_0
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.rx_state12lto8_2_0
    SLICE_X50Y15.F4      net (fanout=1)        0.586   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state12lto8_2_0
    SLICE_X50Y15.X       Tilo                  0.195   mctrl0.mctrl0/size_o(0)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.rx_state12lto8_2
    SLICE_X51Y14.F3      net (fanout=1)        0.222   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.rx_state12lto8_2/O
    SLICE_X51Y14.CLK     Tfck                  0.235   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state12
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.rx_state12lto9_0
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_ret
    -------------------------------------------------  ---------------------------
    Total                                      6.527ns (2.476ns logic, 4.051ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  1.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_ret (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.489ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_ret
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y167.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X53Y33.BX      net (fanout=28)       2.061   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
    SLICE_X53Y33.COUT    Tbxcy                 0.502   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_1/O
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_0
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_1
    SLICE_X53Y34.CIN     net (fanout=1)        0.000   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_1/O
    SLICE_X53Y34.YMUX    Tciny                 0.503   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_3/O
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_cry_2
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_6_s_3
    SLICE_X51Y15.F3      net (fanout=2)        1.081   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/byte_count_6(3)
    SLICE_X51Y15.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_430
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.byte_count_1_iv[3]
    SLICE_X50Y15.G2      net (fanout=1)        0.522   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_430
    SLICE_X50Y15.Y       Tilo                  0.195   mctrl0.mctrl0/size_o(0)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.rx_state12lto3
    SLICE_X50Y15.F3      net (fanout=1)        0.213   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.rx_state12lto3/O
    SLICE_X50Y15.X       Tilo                  0.195   mctrl0.mctrl0/size_o(0)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.rx_state12lto8_2
    SLICE_X51Y14.F3      net (fanout=1)        0.222   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.rx_state12lto8_2/O
    SLICE_X51Y14.CLK     Tfck                  0.235   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state12
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx.v.rx_state12lto9_0
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count_ret
    -------------------------------------------------  ---------------------------
    Total                                      6.489ns (2.390ns logic, 4.099ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  1.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[6] (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.odd_nibble (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.354ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (1.587 - 1.604)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[6] to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.odd_nibble
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y35.YQ      Tcko                  0.340   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/datace_0(8)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[6]
    SLICE_X49Y187.G3     net (fanout=23)       2.058   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/datace_0(8)
    SLICE_X49Y187.Y      Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/crc(23)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_RNIDN91[6]
    SLICE_X52Y119.G3     net (fanout=37)       2.383   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_168_i
    SLICE_X52Y119.Y      Tilo                  0.195   l3.cpu.0.u0/p0/c0mmu/mmugen.m0/tlbsplit0.itlb0/pteout_2(8)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v.odd_nibble_0_sqmuxa
    SLICE_X53Y128.CE     net (fanout=1)        0.631   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_166
    SLICE_X53Y128.CLK    Tceck                 0.553   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/odd_nibble
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.odd_nibble
    -------------------------------------------------  ---------------------------
    Total                                      6.354ns (1.282ns logic, 5.072ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  1.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[1] (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.349ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (1.612 - 1.625)
  Source Clock:         ethi.rx_clk rising at 0.000ns
  Destination Clock:    ethi.rx_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y167.Q1     Tickq                 0.566   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    SLICE_X50Y39.G1      net (fanout=28)       2.734   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
    SLICE_X50Y39.Y       Tilo                  0.195   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state_15_1
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_RNI8322[0]
    SLICE_X50Y39.F3      net (fanout=1)        0.213   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state_RNI8322[0]/O
    SLICE_X50Y39.X       Tilo                  0.195   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state_15_1
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.done_ack_RNI7QE3[0]
    SLICE_X51Y39.G1      net (fanout=1)        0.648   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state_15_1
    SLICE_X51Y39.Y       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/v.byte_count_2_sqmuxa_2_RNI1EM8
    SLICE_X51Y39.F4      net (fanout=2)        0.165   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_421
    SLICE_X51Y39.X       Tilo                  0.194   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_RNILAN8
    SLICE_X52Y37.CE      net (fanout=4)        0.691   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/N_95_i
    SLICE_X52Y37.CLK     Tceck                 0.554   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(1)
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[1]
    -------------------------------------------------  ---------------------------
    Total                                      6.349ns (1.898ns logic, 4.451ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "eth1.erxc_pad/xcv2.u0/ol" PERIOD = 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/data(11)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.data[11]/CK
  Location pin: SLICE_X40Y25.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/data(13)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.data[13]/CK
  Location pin: SLICE_X41Y41.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/data(22)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.data[22]/CK
  Location pin: SLICE_X45Y20.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/data(19)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.data[19]/CK
  Location pin: SLICE_X42Y22.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/byte_count(0)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count[0]/CK
  Location pin: SLICE_X51Y24.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/status(1)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.status[1]/CK
  Location pin: SLICE_X45Y26.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/lentype(0)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.lentype[0]/CK
  Location pin: SLICE_X47Y16.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/byte_count(1)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count[1]/CK
  Location pin: SLICE_X52Y10.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/data(1)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.data[1]/CK
  Location pin: SLICE_X35Y26.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/data(3)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.data[3]/CK
  Location pin: SLICE_X34Y27.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/data(4)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.data[4]/CK
  Location pin: SLICE_X41Y31.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(1)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[1]/CK
  Location pin: SLICE_X52Y37.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(3)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[3]/CK
  Location pin: SLICE_X44Y24.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_state(5)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[5]/CK
  Location pin: SLICE_X43Y31.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/datace_0(8)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rx_state[6]/CK
  Location pin: SLICE_X51Y35.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/byte_count(10)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.byte_count[10]/CK
  Location pin: SLICE_X53Y14.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/crc(11)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc[11]/CK
  Location pin: SLICE_X49Y186.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/crc(12)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc[12]/CK
  Location pin: SLICE_X54Y186.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/crc(21)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc[21]/CK
  Location pin: SLICE_X55Y189.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/crc(13)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc[13]/CK
  Location pin: SLICE_X52Y188.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/crc(30)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc[30]/CK
  Location pin: SLICE_X55Y188.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/crc(31)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc[31]/CK
  Location pin: SLICE_X49Y189.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/crc(25)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc[25]/CK
  Location pin: SLICE_X53Y189.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/crc(26)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc[26]/CK
  Location pin: SLICE_X48Y187.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/crc(28)/CLK
  Logical resource: eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.crc[28]/CK
  Location pin: SLICE_X52Y187.CLK
  Clock network: ethi.rx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSSYSACE = PERIOD TIMEGRP "sysace_clk_in" 29 ns HIGH 50%;

 274 paths analyzed, 93 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.327ns.
--------------------------------------------------------------------------------
Slack:                  23.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.addr[0] (FF)
  Requirement:          29.000ns
  Data Path Delay:      5.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.addr[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y13.F2      net (fanout=9)        0.989   grace.grace0/state(0)
    SLICE_X54Y13.X       Tilo                  0.195   grace.grace0/N_6048
                                                       grace.grace0/combace.v.aceo.addr2_2_0_a3
    OLOGIC_X0Y71.OCE     net (fanout=24)       3.138   grace.grace0/N_6048
    OLOGIC_X0Y71.CLK     Tooceck               0.645   aceo.addr(0)
                                                       grace.grace0/s.aceo.addr[0]
    -------------------------------------------------  ---------------------------
    Total                                      5.327ns (1.200ns logic, 4.127ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  23.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[1] (FF)
  Destination:          grace.grace0/s.aceo.addr[0] (FF)
  Requirement:          29.000ns
  Data Path Delay:      5.196ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[1] to grace.grace0/s.aceo.addr[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y16.XQ      Tcko                  0.360   grace.grace0/state(1)
                                                       grace.grace0/s.state[1]
    SLICE_X54Y13.F1      net (fanout=8)        0.858   grace.grace0/state(1)
    SLICE_X54Y13.X       Tilo                  0.195   grace.grace0/N_6048
                                                       grace.grace0/combace.v.aceo.addr2_2_0_a3
    OLOGIC_X0Y71.OCE     net (fanout=24)       3.138   grace.grace0/N_6048
    OLOGIC_X0Y71.CLK     Tooceck               0.645   aceo.addr(0)
                                                       grace.grace0/s.aceo.addr[0]
    -------------------------------------------------  ---------------------------
    Total                                      5.196ns (1.200ns logic, 3.996ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  24.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep8 (FF)
  Requirement:          29.000ns
  Data Path Delay:      4.174ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen_rep8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y16.G2      net (fanout=9)        0.804   grace.grace0/state(0)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y0.TCE      net (fanout=16)       1.303   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y0.CLK      Totceck               0.645   aceo.do(8)
                                                       grace.grace0/s.aceo.doen_rep8
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (1.395ns logic, 2.779ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  24.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep6 (FF)
  Requirement:          29.000ns
  Data Path Delay:      4.010ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen_rep6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y16.G2      net (fanout=9)        0.804   grace.grace0/state(0)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y2.TCE      net (fanout=16)       1.139   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y2.CLK      Totceck               0.645   aceo.do(6)
                                                       grace.grace0/s.aceo.doen_rep6
    -------------------------------------------------  ---------------------------
    Total                                      4.010ns (1.395ns logic, 2.615ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  25.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep7 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.985ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen_rep7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y16.G2      net (fanout=9)        0.804   grace.grace0/state(0)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y1.TCE      net (fanout=16)       1.114   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y1.CLK      Totceck               0.645   aceo.do(7)
                                                       grace.grace0/s.aceo.doen_rep7
    -------------------------------------------------  ---------------------------
    Total                                      3.985ns (1.395ns logic, 2.590ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  25.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[1] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep8 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.891ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[1] to grace.grace0/s.aceo.doen_rep8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y16.XQ      Tcko                  0.360   grace.grace0/state(1)
                                                       grace.grace0/s.state[1]
    SLICE_X54Y16.G3      net (fanout=8)        0.521   grace.grace0/state(1)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y0.TCE      net (fanout=16)       1.303   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y0.CLK      Totceck               0.645   aceo.do(8)
                                                       grace.grace0/s.aceo.doen_rep8
    -------------------------------------------------  ---------------------------
    Total                                      3.891ns (1.395ns logic, 2.496ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  25.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep13 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.842ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen_rep13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y16.G2      net (fanout=9)        0.804   grace.grace0/state(0)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y27.TCE     net (fanout=16)       0.971   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y27.CLK     Totceck               0.645   aceo.do(13)
                                                       grace.grace0/s.aceo.doen_rep13
    -------------------------------------------------  ---------------------------
    Total                                      3.842ns (1.395ns logic, 2.447ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  25.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.842ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y16.G2      net (fanout=9)        0.804   grace.grace0/state(0)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y25.TCE     net (fanout=16)       0.971   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y25.CLK     Totceck               0.645   aceo.do(15)
                                                       grace.grace0/s.aceo.doen
    -------------------------------------------------  ---------------------------
    Total                                      3.842ns (1.395ns logic, 2.447ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  25.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep5 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.823ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen_rep5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y16.G2      net (fanout=9)        0.804   grace.grace0/state(0)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y3.TCE      net (fanout=16)       0.952   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y3.CLK      Totceck               0.645   aceo.do(5)
                                                       grace.grace0/s.aceo.doen_rep5
    -------------------------------------------------  ---------------------------
    Total                                      3.823ns (1.395ns logic, 2.428ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  25.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep2 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.813ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen_rep2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y16.G2      net (fanout=9)        0.804   grace.grace0/state(0)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y6.TCE      net (fanout=16)       0.942   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y6.CLK      Totceck               0.645   aceo.do(2)
                                                       grace.grace0/s.aceo.doen_rep2
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (1.395ns logic, 2.418ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  25.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep0 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.808ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen_rep0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y16.G2      net (fanout=9)        0.804   grace.grace0/state(0)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y8.TCE      net (fanout=16)       0.937   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y8.CLK      Totceck               0.645   aceo.do(0)
                                                       grace.grace0/s.aceo.doen_rep0
    -------------------------------------------------  ---------------------------
    Total                                      3.808ns (1.395ns logic, 2.413ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  25.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep9 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.806ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen_rep9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y16.G2      net (fanout=9)        0.804   grace.grace0/state(0)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y31.TCE     net (fanout=16)       0.935   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y31.CLK     Totceck               0.645   aceo.do(9)
                                                       grace.grace0/s.aceo.doen_rep9
    -------------------------------------------------  ---------------------------
    Total                                      3.806ns (1.395ns logic, 2.411ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  25.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.sync.acc[1] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep8 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.sync.acc[1] to grace.grace0/s.aceo.doen_rep8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y18.YQ      Tcko                  0.340   grace.grace0/acc(1)
                                                       grace.grace0/s.sync.acc[1]
    SLICE_X54Y16.G4      net (fanout=7)        0.430   grace.grace0/acc(1)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y0.TCE      net (fanout=16)       1.303   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y0.CLK      Totceck               0.645   aceo.do(8)
                                                       grace.grace0/s.aceo.doen_rep8
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (1.375ns logic, 2.405ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  25.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[1] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep6 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.727ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[1] to grace.grace0/s.aceo.doen_rep6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y16.XQ      Tcko                  0.360   grace.grace0/state(1)
                                                       grace.grace0/s.state[1]
    SLICE_X54Y16.G3      net (fanout=8)        0.521   grace.grace0/state(1)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y2.TCE      net (fanout=16)       1.139   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y2.CLK      Totceck               0.645   aceo.do(6)
                                                       grace.grace0/s.aceo.doen_rep6
    -------------------------------------------------  ---------------------------
    Total                                      3.727ns (1.395ns logic, 2.332ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  25.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[1] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep7 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.702ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[1] to grace.grace0/s.aceo.doen_rep7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y16.XQ      Tcko                  0.360   grace.grace0/state(1)
                                                       grace.grace0/s.state[1]
    SLICE_X54Y16.G3      net (fanout=8)        0.521   grace.grace0/state(1)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y1.TCE      net (fanout=16)       1.114   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y1.CLK      Totceck               0.645   aceo.do(7)
                                                       grace.grace0/s.aceo.doen_rep7
    -------------------------------------------------  ---------------------------
    Total                                      3.702ns (1.395ns logic, 2.307ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  25.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep14 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen_rep14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y16.G2      net (fanout=9)        0.804   grace.grace0/state(0)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y26.TCE     net (fanout=16)       0.788   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y26.CLK     Totceck               0.645   aceo.do(14)
                                                       grace.grace0/s.aceo.doen_rep14
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (1.395ns logic, 2.264ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  25.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep4 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.650ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen_rep4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y16.G2      net (fanout=9)        0.804   grace.grace0/state(0)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y4.TCE      net (fanout=16)       0.779   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y4.CLK      Totceck               0.645   aceo.do(4)
                                                       grace.grace0/s.aceo.doen_rep4
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (1.395ns logic, 2.255ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  25.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep11 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.650ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen_rep11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y16.G2      net (fanout=9)        0.804   grace.grace0/state(0)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y29.TCE     net (fanout=16)       0.779   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y29.CLK     Totceck               0.645   aceo.do(11)
                                                       grace.grace0/s.aceo.doen_rep11
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (1.395ns logic, 2.255ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  25.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep3 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.650ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen_rep3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y16.G2      net (fanout=9)        0.804   grace.grace0/state(0)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y5.TCE      net (fanout=16)       0.779   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y5.CLK      Totceck               0.645   aceo.do(3)
                                                       grace.grace0/s.aceo.doen_rep3
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (1.395ns logic, 2.255ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  25.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep8 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.641ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen_rep8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y17.G3      net (fanout=9)        0.701   grace.grace0/state(0)
    SLICE_X54Y17.Y       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/un1_v.aceo.addr3_0_a3
    SLICE_X54Y17.F3      net (fanout=6)        0.242   grace.grace0/addr3_0_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y0.TCE      net (fanout=16)       1.303   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y0.CLK      Totceck               0.645   aceo.do(8)
                                                       grace.grace0/s.aceo.doen_rep8
    -------------------------------------------------  ---------------------------
    Total                                      3.641ns (1.395ns logic, 2.246ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  25.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep10 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.640ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen_rep10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y16.G2      net (fanout=9)        0.804   grace.grace0/state(0)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y30.TCE     net (fanout=16)       0.769   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y30.CLK     Totceck               0.645   aceo.do(10)
                                                       grace.grace0/s.aceo.doen_rep10
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (1.395ns logic, 2.245ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  25.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep12 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.635ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen_rep12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y16.G2      net (fanout=9)        0.804   grace.grace0/state(0)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y28.TCE     net (fanout=16)       0.764   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y28.CLK     Totceck               0.645   aceo.do(12)
                                                       grace.grace0/s.aceo.doen_rep12
    -------------------------------------------------  ---------------------------
    Total                                      3.635ns (1.395ns logic, 2.240ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  25.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.state[0] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep1 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.628ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.state[0] to grace.grace0/s.aceo.doen_rep1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y18.XQ      Tcko                  0.360   grace.grace0/state(0)
                                                       grace.grace0/s.state[0]
    SLICE_X54Y16.G2      net (fanout=9)        0.804   grace.grace0/state(0)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y7.TCE      net (fanout=16)       0.757   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y7.CLK      Totceck               0.645   aceo.do(1)
                                                       grace.grace0/s.aceo.doen_rep1
    -------------------------------------------------  ---------------------------
    Total                                      3.628ns (1.395ns logic, 2.233ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  25.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.sync.acc[1] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep6 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.sync.acc[1] to grace.grace0/s.aceo.doen_rep6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y18.YQ      Tcko                  0.340   grace.grace0/acc(1)
                                                       grace.grace0/s.sync.acc[1]
    SLICE_X54Y16.G4      net (fanout=7)        0.430   grace.grace0/acc(1)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y2.TCE      net (fanout=16)       1.139   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y2.CLK      Totceck               0.645   aceo.do(6)
                                                       grace.grace0/s.aceo.doen_rep6
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.375ns logic, 2.241ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  25.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grace.grace0/s.sync.acc[1] (FF)
  Destination:          grace.grace0/s.aceo.doen_rep7 (FF)
  Requirement:          29.000ns
  Data Path Delay:      3.591ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkace rising at 0.000ns
  Destination Clock:    clkace rising at 29.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: grace.grace0/s.sync.acc[1] to grace.grace0/s.aceo.doen_rep7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y18.YQ      Tcko                  0.340   grace.grace0/acc(1)
                                                       grace.grace0/s.sync.acc[1]
    SLICE_X54Y16.G4      net (fanout=7)        0.430   grace.grace0/acc(1)
    SLICE_X54Y16.Y       Tilo                  0.195   grace.grace0/state(1)
                                                       grace.grace0/un1_v.rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.F4      net (fanout=1)        0.672   grace.grace0/rdata_1_sqmuxa_i_a3
    SLICE_X54Y17.X       Tilo                  0.195   grace.grace0/rstn_i_en(1)
                                                       grace.grace0/s.aceo.doen_rep1_en
    OLOGIC_X2Y1.TCE      net (fanout=16)       1.114   grace.grace0/rstn_i_en(1)
    OLOGIC_X2Y1.CLK      Totceck               0.645   aceo.do(7)
                                                       grace.grace0/s.aceo.doen_rep7
    -------------------------------------------------  ---------------------------
    Total                                      3.591ns (1.375ns logic, 2.216ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TSSYSACE = PERIOD TIMEGRP "sysace_clk_in" 29 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 29.000ns
  Low pulse: 14.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: grace.grace0/state(0)/CLK
  Logical resource: grace.grace0/s.state[0]/CK
  Location pin: SLICE_X52Y18.CLK
  Clock network: clkace
--------------------------------------------------------------------------------
Slack: 27.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 29.000ns
  Low pulse: 14.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: grace.grace0/acc(1)/CLK
  Logical resource: grace.grace0/s.sync.acc[1]/CK
  Location pin: SLICE_X55Y18.CLK
  Clock network: clkace
--------------------------------------------------------------------------------
Slack: 27.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 29.000ns
  Low pulse: 14.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: grace.grace0/acc(0)/CLK
  Logical resource: grace.grace0/s.sync.acc[0]/CK
  Location pin: SLICE_X45Y29.CLK
  Clock network: clkace
--------------------------------------------------------------------------------
Slack: 27.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 29.000ns
  Low pulse: 14.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: grace.grace0/rstn(0)/CLK
  Logical resource: grace.grace0/s.sync.rstn[0]/CK
  Location pin: SLICE_X48Y26.CLK
  Clock network: clkace
--------------------------------------------------------------------------------
Slack: 27.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 29.000ns
  Low pulse: 14.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: grace.grace0/accdone/CLK
  Logical resource: grace.grace0/s.accdone/CK
  Location pin: SLICE_X49Y21.CLK
  Clock network: clkace
--------------------------------------------------------------------------------
Slack: 27.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 29.000ns
  Low pulse: 14.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: grace.grace0/rstn(1)/CLK
  Logical resource: grace.grace0/s.sync.rstn[1]/CK
  Location pin: SLICE_X52Y21.CLK
  Clock network: clkace
--------------------------------------------------------------------------------
Slack: 27.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 29.000ns
  Low pulse: 14.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: grace.grace0/state(1)/CLK
  Logical resource: grace.grace0/s.state[1]/CK
  Location pin: SLICE_X54Y16.CLK
  Clock network: clkace
--------------------------------------------------------------------------------
Slack: 28.108ns (period - (min high pulse limit / (high pulse / period)))
  Period: 29.000ns
  High pulse: 14.500ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: grace.grace0/state(0)/CLK
  Logical resource: grace.grace0/s.state[0]/CK
  Location pin: SLICE_X52Y18.CLK
  Clock network: clkace
--------------------------------------------------------------------------------
Slack: 28.108ns (period - (min high pulse limit / (high pulse / period)))
  Period: 29.000ns
  High pulse: 14.500ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: grace.grace0/acc(1)/CLK
  Logical resource: grace.grace0/s.sync.acc[1]/CK
  Location pin: SLICE_X55Y18.CLK
  Clock network: clkace
--------------------------------------------------------------------------------
Slack: 28.108ns (period - (min high pulse limit / (high pulse / period)))
  Period: 29.000ns
  High pulse: 14.500ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: grace.grace0/acc(0)/CLK
  Logical resource: grace.grace0/s.sync.acc[0]/CK
  Location pin: SLICE_X45Y29.CLK
  Clock network: clkace
--------------------------------------------------------------------------------
Slack: 28.108ns (period - (min high pulse limit / (high pulse / period)))
  Period: 29.000ns
  High pulse: 14.500ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: grace.grace0/rstn(0)/CLK
  Logical resource: grace.grace0/s.sync.rstn[0]/CK
  Location pin: SLICE_X48Y26.CLK
  Clock network: clkace
--------------------------------------------------------------------------------
Slack: 28.108ns (period - (min high pulse limit / (high pulse / period)))
  Period: 29.000ns
  High pulse: 14.500ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: grace.grace0/accdone/CLK
  Logical resource: grace.grace0/s.accdone/CK
  Location pin: SLICE_X49Y21.CLK
  Clock network: clkace
--------------------------------------------------------------------------------
Slack: 28.108ns (period - (min high pulse limit / (high pulse / period)))
  Period: 29.000ns
  High pulse: 14.500ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: grace.grace0/rstn(1)/CLK
  Logical resource: grace.grace0/s.sync.rstn[1]/CK
  Location pin: SLICE_X52Y21.CLK
  Clock network: clkace
--------------------------------------------------------------------------------
Slack: 28.108ns (period - (min high pulse limit / (high pulse / period)))
  Period: 29.000ns
  High pulse: 14.500ns
  High pulse limit: 0.446ns (Tch)
  Physical resource: grace.grace0/state(1)/CLK
  Logical resource: grace.grace0/s.state[1]/CK
  Location pin: SLICE_X54Y16.CLK
  Clock network: clkace
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSTXOUT = MAXDELAY FROM TIMEGRP "TXCLK_GRP" TO TIMEGRP 
"PADS" 10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.157ns.
--------------------------------------------------------------------------------
Slack:                  5.843ns (requirement - data path)
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_oreg[3] (FF)
  Destination:          phy_tx_data(3) (PAD)
  Requirement:          10.000ns
  Data Path Delay:      4.157ns (Levels of Logic = 1)
  Source Clock:         ethi.tx_clk rising at 0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_oreg[3] to phy_tx_data(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y132.OQ     Tockq                 0.584   eth1.e1.m100.u0.ethc0.tx_rmii0.tx0.r.txd_oreg(3)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_oreg[3]
    G1.O                 net (fanout=1)        0.002   eth1.e1.m100.u0.ethc0.tx_rmii0.tx0.r.txd_oreg(3)
    G1.PAD               Tioop                 3.571   phy_tx_data(3)
                                                       eth1.etxd_pad/v.3.x0/xcv.x0/ttl0.slow0.op
                                                       phy_tx_data(3)
    -------------------------------------------------  ---------------------------
    Total                                      4.157ns (4.155ns logic, 0.002ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  5.846ns (requirement - data path)
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_oreg[0] (FF)
  Destination:          phy_tx_data(0) (PAD)
  Requirement:          10.000ns
  Data Path Delay:      4.154ns (Levels of Logic = 1)
  Source Clock:         ethi.tx_clk rising at 0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_oreg[0] to phy_tx_data(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y128.OQ     Tockq                 0.584   eth1.e1.m100.u0.ethc0.tx_rmii0.tx0.r.txd_oreg(0)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_oreg[0]
    H1.O                 net (fanout=1)        0.002   eth1.e1.m100.u0.ethc0.tx_rmii0.tx0.r.txd_oreg(0)
    H1.PAD               Tioop                 3.568   phy_tx_data(0)
                                                       eth1.etxd_pad/v.0.x0/xcv.x0/ttl0.slow0.op
                                                       phy_tx_data(0)
    -------------------------------------------------  ---------------------------
    Total                                      4.154ns (4.152ns logic, 0.002ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  5.848ns (requirement - data path)
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Destination:          phy_tx_en (PAD)
  Requirement:          10.000ns
  Data Path Delay:      4.152ns (Levels of Logic = 1)
  Source Clock:         ethi.tx_clk rising at 0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en to phy_tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y139.OQ     Tockq                 0.584   etho.tx_en
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.tx_en
    F4.O                 net (fanout=1)        0.002   etho.tx_en
    F4.PAD               Tioop                 3.566   phy_tx_en
                                                       eth1.etxen_pad/xcv.x0/ttl0.slow0.op
                                                       phy_tx_en
    -------------------------------------------------  ---------------------------
    Total                                      4.152ns (4.150ns logic, 0.002ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  5.850ns (requirement - data path)
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_oreg[1] (FF)
  Destination:          phy_tx_data(1) (PAD)
  Requirement:          10.000ns
  Data Path Delay:      4.150ns (Levels of Logic = 1)
  Source Clock:         ethi.tx_clk rising at 0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_oreg[1] to phy_tx_data(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y129.OQ     Tockq                 0.584   eth1.e1.m100.u0.ethc0.tx_rmii0.tx0.r.txd_oreg(1)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_oreg[1]
    H2.O                 net (fanout=1)        0.002   eth1.e1.m100.u0.ethc0.tx_rmii0.tx0.r.txd_oreg(1)
    H2.PAD               Tioop                 3.564   phy_tx_data(1)
                                                       eth1.etxd_pad/v.1.x0/xcv.x0/ttl0.slow0.op
                                                       phy_tx_data(1)
    -------------------------------------------------  ---------------------------
    Total                                      4.150ns (4.148ns logic, 0.002ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  5.851ns (requirement - data path)
  Source:               eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_oreg[2] (FF)
  Destination:          phy_tx_data(2) (PAD)
  Requirement:          10.000ns
  Data Path Delay:      4.149ns (Levels of Logic = 1)
  Source Clock:         ethi.tx_clk rising at 0.000ns

  Maximum Data Path: eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_oreg[2] to phy_tx_data(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y130.OQ     Tockq                 0.584   eth1.e1.m100.u0.ethc0.tx_rmii0.tx0.r.txd_oreg(2)
                                                       eth1.e1/m100.u0/ethc0/tx_rmii0.tx0/r.txd_oreg[2]
    H3.O                 net (fanout=1)        0.002   eth1.e1.m100.u0.ethc0.tx_rmii0.tx0.r.txd_oreg(2)
    H3.PAD               Tioop                 3.563   phy_tx_data(2)
                                                       eth1.etxd_pad/v.2.x0/xcv.x0/ttl0.slow0.op
                                                       phy_tx_data(2)
    -------------------------------------------------  ---------------------------
    Total                                      4.149ns (4.147ns logic, 0.002ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_clkml_path" TIG;

 978 paths analyzed, 416 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  9.321ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.cfg.renable_ret (FF)
  Data Path Delay:      8.418ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite to ddrsp0.ddrc0/ddr32.ddrc/r.cfg.renable_ret
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y58.YQ      Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/hwrite
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite
    SLICE_X21Y181.G4     net (fanout=11)       3.003   ddrsp0.ddrc0/ddr32.ddrc/hwrite
    SLICE_X21Y181.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/writecfg_1_o_3
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_RNI4I42[7]
    SLICE_X15Y180.G2     net (fanout=5)        0.793   ddrsp0.ddrc0/ddr32.ddrc/hwrite_m
    SLICE_X15Y180.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/refon_ret
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.trcd_0_sqmuxa_0
    SLICE_X14Y185.G3     net (fanout=22)       1.109   ddrsp0.ddrc0/ddr32.ddrc/N_750
    SLICE_X14Y185.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/command_o_7(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.istate_4_sqmuxa_RNI5MM3
    SLICE_X15Y167.CE     net (fanout=11)       2.017   ddrsp0.ddrc0/ddr32.ddrc/refon_1_sqmuxa_i
    SLICE_X15Y167.CLK    Tceck                 0.553   ddrsp0.ddrc0/ddr32.ddrc/wdata_o(48)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.renable_ret
    -------------------------------------------------  ---------------------------
    Total                                      8.418ns (1.496ns logic, 6.922ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  9.315ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_rep1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_9 (FF)
  Data Path Delay:      8.271ns (Levels of Logic = 1)
  Clock Path Skew:      -0.141ns (2.524 - 2.665)
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: rst0/rstoutl_rep1 to ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y169.YQ     Tcko                  0.360   rstn_rep1
                                                       rst0/rstoutl_rep1
    SLICE_X6Y158.G4      net (fanout=622)      2.648   rstn_rep1
    SLICE_X6Y158.Y       Tilo                  0.195   ddrsp0.ddrc0/data(43)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_rst_gen_RNISLK6_0[2]
    SLICE_X34Y187.SR     net (fanout=104)      3.911   ddrsp0.ddrc0/ddr32.ddrc/N_942_i
    SLICE_X34Y187.CLK    Tsrck                 1.157   ddrsp0.ddrc0/ddr32.ddrc/istate_o_1(4)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_9
    -------------------------------------------------  ---------------------------
    Total                                      8.271ns (1.712ns logic, 6.559ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  9.240ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hio (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.cfg.renable_ret (FF)
  Data Path Delay:      8.337ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hio to ddrsp0.ddrc0/ddr32.ddrc/r.cfg.renable_ret
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y61.XQ      Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/hio
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hio
    SLICE_X15Y180.G3     net (fanout=11)       3.909   ddrsp0.ddrc0/ddr32.ddrc/hio
    SLICE_X15Y180.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/refon_ret
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.trcd_0_sqmuxa_0
    SLICE_X14Y185.G3     net (fanout=22)       1.109   ddrsp0.ddrc0/ddr32.ddrc/N_750
    SLICE_X14Y185.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/command_o_7(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.istate_4_sqmuxa_RNI5MM3
    SLICE_X15Y167.CE     net (fanout=11)       2.017   ddrsp0.ddrc0/ddr32.ddrc/refon_1_sqmuxa_i
    SLICE_X15Y167.CLK    Tceck                 0.553   ddrsp0.ddrc0/ddr32.ddrc/wdata_o(48)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.renable_ret
    -------------------------------------------------  ---------------------------
    Total                                      8.337ns (1.302ns logic, 7.035ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  9.130ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[19] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.8.da0/FF1 (FF)
  Data Path Delay:      8.227ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[19] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.8.da0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y66.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/haddr(17)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[19]
    SLICE_X5Y107.G3      net (fanout=4)        3.158   ddrsp0.ddrc0/ddr32.ddrc/haddr(19)
    SLICE_X5Y107.XMUX    Tif5x                 0.574   ddrsp0.ddrc0/ddr32.ddrc/N_1708
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_3_am[10]
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_3[10]
    SLICE_X1Y184.G4      net (fanout=1)        2.461   ddrsp0.ddrc0/ddr32.ddrc/N_1708
    SLICE_X1Y184.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/address(10)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7[10]
    SLICE_X1Y184.F3      net (fanout=1)        0.222   ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7[10]/O
    SLICE_X1Y184.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/address(10)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_RNINH75[10]
    OLOGIC_X0Y185.D2     net (fanout=2)        0.457   ddrsp0.ddrc0/N_2065_i
    OLOGIC_X0Y185.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(8)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.8.da0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      8.227ns (1.929ns logic, 6.298ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Delay:                  9.087ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[19] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.8.da0/FF0 (FF)
  Data Path Delay:      8.184ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[19] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.8.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y66.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/haddr(17)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[19]
    SLICE_X5Y107.G3      net (fanout=4)        3.158   ddrsp0.ddrc0/ddr32.ddrc/haddr(19)
    SLICE_X5Y107.XMUX    Tif5x                 0.574   ddrsp0.ddrc0/ddr32.ddrc/N_1708
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_3_am[10]
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_3[10]
    SLICE_X1Y184.G4      net (fanout=1)        2.461   ddrsp0.ddrc0/ddr32.ddrc/N_1708
    SLICE_X1Y184.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/address(10)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7[10]
    SLICE_X1Y184.F3      net (fanout=1)        0.222   ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7[10]/O
    SLICE_X1Y184.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/address(10)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_RNINH75[10]
    OLOGIC_X0Y185.D1     net (fanout=2)        0.414   ddrsp0.ddrc0/N_2065_i
    OLOGIC_X0Y185.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(8)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.8.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      8.184ns (1.929ns logic, 6.255ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Delay:                  9.014ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.cfg.renable_ret_2 (FF)
  Data Path Delay:      8.111ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite to ddrsp0.ddrc0/ddr32.ddrc/r.cfg.renable_ret_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y58.YQ      Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/hwrite
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite
    SLICE_X21Y181.G4     net (fanout=11)       3.003   ddrsp0.ddrc0/ddr32.ddrc/hwrite
    SLICE_X21Y181.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/writecfg_1_o_3
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_RNI4I42[7]
    SLICE_X15Y180.G2     net (fanout=5)        0.793   ddrsp0.ddrc0/ddr32.ddrc/hwrite_m
    SLICE_X15Y180.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/refon_ret
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.trcd_0_sqmuxa_0
    SLICE_X14Y185.G3     net (fanout=22)       1.109   ddrsp0.ddrc0/ddr32.ddrc/N_750
    SLICE_X14Y185.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/command_o_7(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.istate_4_sqmuxa_RNI5MM3
    SLICE_X21Y165.CE     net (fanout=11)       1.710   ddrsp0.ddrc0/ddr32.ddrc/refon_1_sqmuxa_i
    SLICE_X21Y165.CLK    Tceck                 0.553   ddrsp0.ddrc0/ddr32.ddrc/hio_o_5
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.renable_ret_2
    -------------------------------------------------  ---------------------------
    Total                                      8.111ns (1.496ns logic, 6.615ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  8.992ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.cfg.refresh[5] (FF)
  Data Path Delay:      8.089ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite to ddrsp0.ddrc0/ddr32.ddrc/r.cfg.refresh[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y58.YQ      Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/hwrite
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite
    SLICE_X21Y181.G4     net (fanout=11)       3.003   ddrsp0.ddrc0/ddr32.ddrc/hwrite
    SLICE_X21Y181.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/writecfg_1_o_3
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_RNI4I42[7]
    SLICE_X15Y180.G2     net (fanout=5)        0.793   ddrsp0.ddrc0/ddr32.ddrc/hwrite_m
    SLICE_X15Y180.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/refon_ret
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.trcd_0_sqmuxa_0
    SLICE_X11Y157.CE     net (fanout=22)       2.992   ddrsp0.ddrc0/ddr32.ddrc/N_750
    SLICE_X11Y157.CLK    Tceck                 0.553   ddrsp0.ddrc0/ddr32.ddrc/refresh(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.refresh[5]
    -------------------------------------------------  ---------------------------
    Total                                      8.089ns (1.301ns logic, 6.788ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay:                  8.992ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.cfg.refresh[0] (FF)
  Data Path Delay:      8.089ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite to ddrsp0.ddrc0/ddr32.ddrc/r.cfg.refresh[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y58.YQ      Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/hwrite
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite
    SLICE_X21Y181.G4     net (fanout=11)       3.003   ddrsp0.ddrc0/ddr32.ddrc/hwrite
    SLICE_X21Y181.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/writecfg_1_o_3
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_RNI4I42[7]
    SLICE_X15Y180.G2     net (fanout=5)        0.793   ddrsp0.ddrc0/ddr32.ddrc/hwrite_m
    SLICE_X15Y180.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/refon_ret
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.trcd_0_sqmuxa_0
    SLICE_X11Y157.CE     net (fanout=22)       2.992   ddrsp0.ddrc0/ddr32.ddrc/N_750
    SLICE_X11Y157.CLK    Tceck                 0.553   ddrsp0.ddrc0/ddr32.ddrc/refresh(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.refresh[0]
    -------------------------------------------------  ---------------------------
    Total                                      8.089ns (1.301ns logic, 6.788ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay:                  8.933ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hio (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.cfg.renable_ret_2 (FF)
  Data Path Delay:      8.030ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hio to ddrsp0.ddrc0/ddr32.ddrc/r.cfg.renable_ret_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y61.XQ      Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/hio
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hio
    SLICE_X15Y180.G3     net (fanout=11)       3.909   ddrsp0.ddrc0/ddr32.ddrc/hio
    SLICE_X15Y180.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/refon_ret
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.trcd_0_sqmuxa_0
    SLICE_X14Y185.G3     net (fanout=22)       1.109   ddrsp0.ddrc0/ddr32.ddrc/N_750
    SLICE_X14Y185.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/command_o_7(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.istate_4_sqmuxa_RNI5MM3
    SLICE_X21Y165.CE     net (fanout=11)       1.710   ddrsp0.ddrc0/ddr32.ddrc/refon_1_sqmuxa_i
    SLICE_X21Y165.CLK    Tceck                 0.553   ddrsp0.ddrc0/ddr32.ddrc/hio_o_5
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.renable_ret_2
    -------------------------------------------------  ---------------------------
    Total                                      8.030ns (1.302ns logic, 6.728ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay:                  8.915ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_9 (FF)
  Data Path Delay:      7.955ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (2.524 - 2.581)
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite to ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y58.YQ      Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/hwrite
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite
    SLICE_X21Y181.G4     net (fanout=11)       3.003   ddrsp0.ddrc0/ddr32.ddrc/hwrite
    SLICE_X21Y181.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/writecfg_1_o_3
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_RNI4I42[7]
    SLICE_X15Y180.G2     net (fanout=5)        0.793   ddrsp0.ddrc0/ddr32.ddrc/hwrite_m
    SLICE_X15Y180.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/refon_ret
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.trcd_0_sqmuxa_0
    SLICE_X16Y184.F2     net (fanout=22)       0.948   ddrsp0.ddrc0/ddr32.ddrc/N_750
    SLICE_X16Y184.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/dllrst_1_sqmuxa_2_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.dllrst_1_sqmuxa_2_0_RNIVHN3
    SLICE_X34Y187.CE     net (fanout=10)       1.714   ddrsp0.ddrc0/ddr32.ddrc/dllrst_1_sqmuxa_2_i
    SLICE_X34Y187.CLK    Tceck                 0.554   ddrsp0.ddrc0/ddr32.ddrc/istate_o_1(4)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_9
    -------------------------------------------------  ---------------------------
    Total                                      7.955ns (1.497ns logic, 6.458ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay:                  8.911ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hio (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.cfg.refresh[5] (FF)
  Data Path Delay:      8.008ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hio to ddrsp0.ddrc0/ddr32.ddrc/r.cfg.refresh[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y61.XQ      Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/hio
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hio
    SLICE_X15Y180.G3     net (fanout=11)       3.909   ddrsp0.ddrc0/ddr32.ddrc/hio
    SLICE_X15Y180.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/refon_ret
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.trcd_0_sqmuxa_0
    SLICE_X11Y157.CE     net (fanout=22)       2.992   ddrsp0.ddrc0/ddr32.ddrc/N_750
    SLICE_X11Y157.CLK    Tceck                 0.553   ddrsp0.ddrc0/ddr32.ddrc/refresh(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.refresh[5]
    -------------------------------------------------  ---------------------------
    Total                                      8.008ns (1.107ns logic, 6.901ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  8.911ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hio (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.cfg.refresh[0] (FF)
  Data Path Delay:      8.008ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hio to ddrsp0.ddrc0/ddr32.ddrc/r.cfg.refresh[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y61.XQ      Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/hio
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hio
    SLICE_X15Y180.G3     net (fanout=11)       3.909   ddrsp0.ddrc0/ddr32.ddrc/hio
    SLICE_X15Y180.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/refon_ret
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.trcd_0_sqmuxa_0
    SLICE_X11Y157.CE     net (fanout=22)       2.992   ddrsp0.ddrc0/ddr32.ddrc/N_750
    SLICE_X11Y157.CLK    Tceck                 0.553   ddrsp0.ddrc0/ddr32.ddrc/refresh(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.refresh[0]
    -------------------------------------------------  ---------------------------
    Total                                      8.008ns (1.107ns logic, 6.901ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  8.862ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[25] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.11.da0/FF0 (FF)
  Data Path Delay:      7.959ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[25] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.11.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y85.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/haddr(25)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[25]
    SLICE_X14Y107.F2     net (fanout=5)        2.715   ddrsp0.ddrc0/ddr32.ddrc/haddr(25)
    SLICE_X14Y107.XMUX   Tif5x                 0.555   dbgi_0.ddata(30)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_3_bm[13]
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_3[13]
    SLICE_X3Y179.G1      net (fanout=1)        2.872   ddrsp0.ddrc0/ddr32.ddrc/N_1711
    SLICE_X3Y179.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen(1)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_3_RNI1ET5[13]
    OLOGIC_X0Y180.D1     net (fanout=2)        0.656   ddrsp0.ddrc0/address(13)
    OLOGIC_X0Y180.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(11)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.11.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      7.959ns (1.716ns logic, 6.243ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  8.862ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[25] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.11.da0/FF1 (FF)
  Data Path Delay:      7.959ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[25] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.11.da0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y85.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/haddr(25)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[25]
    SLICE_X14Y107.F2     net (fanout=5)        2.715   ddrsp0.ddrc0/ddr32.ddrc/haddr(25)
    SLICE_X14Y107.XMUX   Tif5x                 0.555   dbgi_0.ddata(30)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_3_bm[13]
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_3[13]
    SLICE_X3Y179.G1      net (fanout=1)        2.872   ddrsp0.ddrc0/ddr32.ddrc/N_1711
    SLICE_X3Y179.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen(1)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_3_RNI1ET5[13]
    OLOGIC_X0Y180.D2     net (fanout=2)        0.656   ddrsp0.ddrc0/address(13)
    OLOGIC_X0Y180.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(11)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.11.da0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      7.959ns (1.716ns logic, 6.243ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  8.856ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[19] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.5.da0/FF1 (FF)
  Data Path Delay:      7.953ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[19] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.5.da0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y66.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/haddr(17)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[19]
    SLICE_X12Y153.F3     net (fanout=4)        3.338   ddrsp0.ddrc0/ddr32.ddrc/haddr(19)
    SLICE_X12Y153.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/N_1689
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_2[7]
    SLICE_X3Y187.G4      net (fanout=1)        1.543   ddrsp0.ddrc0/ddr32.ddrc/N_1689
    SLICE_X3Y187.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/address(7)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_bm[7]
    SLICE_X3Y187.F1      net (fanout=1)        0.777   ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_bm[7]/O
    SLICE_X3Y187.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/address(7)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_1_0_f0[7]
    OLOGIC_X0Y187.D2     net (fanout=2)        0.745   ddrsp0.ddrc0/address(7)
    OLOGIC_X0Y187.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.5.da0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      7.953ns (1.550ns logic, 6.403ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Delay:                  8.841ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_rep1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_13[2] (FF)
  Data Path Delay:      7.784ns (Levels of Logic = 1)
  Clock Path Skew:      -0.154ns (2.511 - 2.665)
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: rst0/rstoutl_rep1 to ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_13[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y169.YQ     Tcko                  0.360   rstn_rep1
                                                       rst0/rstoutl_rep1
    SLICE_X6Y158.G4      net (fanout=622)      2.648   rstn_rep1
    SLICE_X6Y158.Y       Tilo                  0.195   ddrsp0.ddrc0/data(43)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_rst_gen_RNISLK6_0[2]
    SLICE_X35Y176.SR     net (fanout=104)      3.544   ddrsp0.ddrc0/ddr32.ddrc/N_942_i
    SLICE_X35Y176.CLK    Tsrck                 1.037   ddrsp0.ddrc0/ddr32.ddrc/command_o_9(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_13[2]
    -------------------------------------------------  ---------------------------
    Total                                      7.784ns (1.592ns logic, 6.192ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay:                  8.831ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hio (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_9 (FF)
  Data Path Delay:      7.874ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (2.524 - 2.578)
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hio to ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y61.XQ      Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/hio
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hio
    SLICE_X15Y180.G3     net (fanout=11)       3.909   ddrsp0.ddrc0/ddr32.ddrc/hio
    SLICE_X15Y180.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/refon_ret
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.trcd_0_sqmuxa_0
    SLICE_X16Y184.F2     net (fanout=22)       0.948   ddrsp0.ddrc0/ddr32.ddrc/N_750
    SLICE_X16Y184.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/dllrst_1_sqmuxa_2_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.dllrst_1_sqmuxa_2_0_RNIVHN3
    SLICE_X34Y187.CE     net (fanout=10)       1.714   ddrsp0.ddrc0/ddr32.ddrc/dllrst_1_sqmuxa_2_i
    SLICE_X34Y187.CLK    Tceck                 0.554   ddrsp0.ddrc0/ddr32.ddrc/istate_o_1(4)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_9
    -------------------------------------------------  ---------------------------
    Total                                      7.874ns (1.303ns logic, 6.571ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay:                  8.828ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_rep1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_13[0] (FF)
  Data Path Delay:      7.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.148ns (2.517 - 2.665)
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: rst0/rstoutl_rep1 to ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_13[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y169.YQ     Tcko                  0.360   rstn_rep1
                                                       rst0/rstoutl_rep1
    SLICE_X6Y158.G4      net (fanout=622)      2.648   rstn_rep1
    SLICE_X6Y158.Y       Tilo                  0.195   ddrsp0.ddrc0/data(43)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_rst_gen_RNISLK6_0[2]
    SLICE_X35Y181.SR     net (fanout=104)      3.537   ddrsp0.ddrc0/ddr32.ddrc/N_942_i
    SLICE_X35Y181.CLK    Tsrck                 1.037   ddrsp0.ddrc0/ddr32.ddrc/command_o_9(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_13[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.777ns (1.592ns logic, 6.185ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay:                  8.828ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_rep1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_13[1] (FF)
  Data Path Delay:      7.777ns (Levels of Logic = 1)
  Clock Path Skew:      -0.148ns (2.517 - 2.665)
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: rst0/rstoutl_rep1 to ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_13[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y169.YQ     Tcko                  0.360   rstn_rep1
                                                       rst0/rstoutl_rep1
    SLICE_X6Y158.G4      net (fanout=622)      2.648   rstn_rep1
    SLICE_X6Y158.Y       Tilo                  0.195   ddrsp0.ddrc0/data(43)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_rst_gen_RNISLK6_0[2]
    SLICE_X35Y181.SR     net (fanout=104)      3.537   ddrsp0.ddrc0/ddr32.ddrc/N_942_i
    SLICE_X35Y181.CLK    Tsrck                 1.037   ddrsp0.ddrc0/ddr32.ddrc/command_o_9(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_13[1]
    -------------------------------------------------  ---------------------------
    Total                                      7.777ns (1.592ns logic, 6.185ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay:                  8.818ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[22] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1 (FF)
  Data Path Delay:      7.915ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[22] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y84.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/haddr(22)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[22]
    SLICE_X13Y92.G2      net (fanout=6)        2.215   ddrsp0.ddrc0/ddr32.ddrc/haddr(22)
    SLICE_X13Y92.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/N_1617
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_4_0[0]
    SLICE_X13Y92.F2      net (fanout=1)        0.505   ddrsp0.ddrc0/ddr32.ddrc/v.ba_4_0[0]/O
    SLICE_X13Y92.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/N_1617
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_6_0[0]
    SLICE_X18Y149.G3     net (fanout=1)        2.366   ddrsp0.ddrc0/ddr32.ddrc/N_1617
    SLICE_X18Y149.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0[0]
    SLICE_X18Y149.F3     net (fanout=1)        0.213   ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0[0]/O
    SLICE_X18Y149.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0_RNIH49A[0]
    OLOGIC_X1Y136.D2     net (fanout=2)        0.871   ddrsp0.ddrc0/N_2088_i
    OLOGIC_X1Y136.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      7.915ns (1.745ns logic, 6.170ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay:                  8.815ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[22] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0 (FF)
  Data Path Delay:      7.912ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[22] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y84.YQ      Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/haddr(22)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[22]
    SLICE_X13Y92.G2      net (fanout=6)        2.215   ddrsp0.ddrc0/ddr32.ddrc/haddr(22)
    SLICE_X13Y92.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/N_1617
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_4_0[0]
    SLICE_X13Y92.F2      net (fanout=1)        0.505   ddrsp0.ddrc0/ddr32.ddrc/v.ba_4_0[0]/O
    SLICE_X13Y92.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/N_1617
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_6_0[0]
    SLICE_X18Y149.G3     net (fanout=1)        2.366   ddrsp0.ddrc0/ddr32.ddrc/N_1617
    SLICE_X18Y149.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0[0]
    SLICE_X18Y149.F3     net (fanout=1)        0.213   ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0[0]/O
    SLICE_X18Y149.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/ba(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.ba_7_0_RNIH49A[0]
    OLOGIC_X1Y136.D1     net (fanout=2)        0.868   ddrsp0.ddrc0/N_2088_i
    OLOGIC_X1Y136.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_bar(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bagen.0.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      7.912ns (1.745ns logic, 6.167ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay:                  8.774ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.cfg.trfc[0] (FF)
  Data Path Delay:      7.871ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite to ddrsp0.ddrc0/ddr32.ddrc/r.cfg.trfc[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y58.YQ      Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/hwrite
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite
    SLICE_X21Y181.G4     net (fanout=11)       3.003   ddrsp0.ddrc0/ddr32.ddrc/hwrite
    SLICE_X21Y181.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/writecfg_1_o_3
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_RNI4I42[7]
    SLICE_X15Y180.G2     net (fanout=5)        0.793   ddrsp0.ddrc0/ddr32.ddrc/hwrite_m
    SLICE_X15Y180.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/refon_ret
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.trcd_0_sqmuxa_0
    SLICE_X7Y157.CE      net (fanout=22)       2.774   ddrsp0.ddrc0/ddr32.ddrc/N_750
    SLICE_X7Y157.CLK     Tceck                 0.553   ddrsp0.ddrc0/ddr32.ddrc/trfc(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.trfc[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.871ns (1.301ns logic, 6.570ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay:                  8.764ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[16] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.2.da0/FF0 (FF)
  Data Path Delay:      7.861ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[16] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.2.da0/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.YQ      Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/haddr(16)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[16]
    SLICE_X12Y91.F1      net (fanout=3)        2.677   ddrsp0.ddrc0/ddr32.ddrc/haddr(16)
    SLICE_X12Y91.XMUX    Tif5x                 0.555   l3.dsugen.dsu0/x0/addr_o_0(12)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_3_bm[4]
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_3[4]
    SLICE_X5Y166.G3      net (fanout=1)        2.575   ddrsp0.ddrc0/ddr32.ddrc/N_1702
    SLICE_X5Y166.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/address(4)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_3_RNI13A5[4]
    OLOGIC_X0Y178.D1     net (fanout=2)        0.873   ddrsp0.ddrc0/address(4)
    OLOGIC_X0Y178.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.2.da0/FF0
    -------------------------------------------------  ---------------------------
    Total                                      7.861ns (1.736ns logic, 6.125ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay:                  8.764ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[16] (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.2.da0/FF1 (FF)
  Data Path Delay:      7.861ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[16] to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.2.da0/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y65.YQ      Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/haddr(16)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.haddr[16]
    SLICE_X12Y91.F1      net (fanout=3)        2.677   ddrsp0.ddrc0/ddr32.ddrc/haddr(16)
    SLICE_X12Y91.XMUX    Tif5x                 0.555   l3.dsugen.dsu0/x0/addr_o_0(12)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_3_bm[4]
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_3[4]
    SLICE_X5Y166.G3      net (fanout=1)        2.575   ddrsp0.ddrc0/ddr32.ddrc/N_1702
    SLICE_X5Y166.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/address(4)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.address_7_3_RNI13A5[4]
    OLOGIC_X0Y178.D2     net (fanout=2)        0.873   ddrsp0.ddrc0/address(4)
    OLOGIC_X0Y178.CLK    Todck                 0.627   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen.2.da0/FF1
    -------------------------------------------------  ---------------------------
    Total                                      7.861ns (1.736ns logic, 6.125ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay:                  8.744ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_13[1] (FF)
  Data Path Delay:      7.777ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (2.517 - 2.581)
  Source Clock:         clkm rising at 76.923ns
  Destination Clock:    clkml rising at 77.500ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite to ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_13[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y58.YQ      Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/hwrite
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.acc.hwrite
    SLICE_X21Y181.G4     net (fanout=11)       3.003   ddrsp0.ddrc0/ddr32.ddrc/hwrite
    SLICE_X21Y181.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/writecfg_1_o_3
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.sdstate_RNI4I42[7]
    SLICE_X15Y180.G2     net (fanout=5)        0.793   ddrsp0.ddrc0/ddr32.ddrc/hwrite_m
    SLICE_X15Y180.Y      Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/refon_ret
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.trcd_0_sqmuxa_0
    SLICE_X16Y184.F2     net (fanout=22)       0.948   ddrsp0.ddrc0/ddr32.ddrc/N_750
    SLICE_X16Y184.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/dllrst_1_sqmuxa_2_i
                                                       ddrsp0.ddrc0/ddr32.ddrc/v.cfg.dllrst_1_sqmuxa_2_0_RNIVHN3
    SLICE_X35Y181.CE     net (fanout=10)       1.537   ddrsp0.ddrc0/ddr32.ddrc/dllrst_1_sqmuxa_2_i
    SLICE_X35Y181.CLK    Tceck                 0.553   ddrsp0.ddrc0/ddr32.ddrc/command_o_9(0)
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.cfg.dllrst_ret_13[1]
    -------------------------------------------------  ---------------------------
    Total                                      7.777ns (1.496ns logic, 6.281ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkml_clkm_path" TIG;

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.646ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.startsdold_ret_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/ra.ready_ret_2 (FF)
  Data Path Delay:      4.646ns (Levels of Logic = 1)
  Clock Path Skew:      -0.097ns (2.609 - 2.706)
  Source Clock:         clkml rising at 107.500ns
  Destination Clock:    clkm rising at 107.692ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.startsdold_ret_2 to ddrsp0.ddrc0/ddr32.ddrc/ra.ready_ret_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y179.YQ     Tcko                  0.340   ddrsp0.ddrc0/ddr32.ddrc/sdstate_43_reto
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.startsdold_ret_2
    SLICE_X12Y177.G2     net (fanout=1)        0.822   ddrsp0.ddrc0/ddr32.ddrc/sdstate_43_reto
    SLICE_X12Y177.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/startsdold_reto
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.startsdolde
    SLICE_X26Y89.BY      net (fanout=4)        3.009   ddrsp0.ddrc0/ddr32.ddrc/startsdold
    SLICE_X26Y89.CLK     Tdick                 0.280   ddrsp0.ddrc0/ddr32.ddrc/startsdold_o_2
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.ready_ret_2
    -------------------------------------------------  ---------------------------
    Total                                      4.646ns (0.815ns logic, 3.831ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay:                  5.625ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.startsdold_ret (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/ra.ready_ret_2 (FF)
  Data Path Delay:      4.637ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (2.609 - 2.694)
  Source Clock:         clkml rising at 107.500ns
  Destination Clock:    clkm rising at 107.692ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.startsdold_ret to ddrsp0.ddrc0/ddr32.ddrc/ra.ready_ret_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y160.YQ     Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/startsd_reto
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.startsdold_ret
    SLICE_X12Y177.G4     net (fanout=1)        0.793   ddrsp0.ddrc0/ddr32.ddrc/startsd_reto
    SLICE_X12Y177.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/startsdold_reto
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.startsdolde
    SLICE_X26Y89.BY      net (fanout=4)        3.009   ddrsp0.ddrc0/ddr32.ddrc/startsdold
    SLICE_X26Y89.CLK     Tdick                 0.280   ddrsp0.ddrc0/ddr32.ddrc/startsdold_o_2
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.ready_ret_2
    -------------------------------------------------  ---------------------------
    Total                                      4.637ns (0.835ns logic, 3.802ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay:                  5.391ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr32.ddrc/r.startsdold_ret_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/ra.ready_ret_2 (FF)
  Data Path Delay:      4.421ns (Levels of Logic = 1)
  Clock Path Skew:      -0.067ns (2.609 - 2.676)
  Source Clock:         clkml rising at 107.500ns
  Destination Clock:    clkm rising at 107.692ns
  Clock Uncertainty:    0.903ns

  Clock Uncertainty:          0.903ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.070ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr32.ddrc/r.startsdold_ret_1 to ddrsp0.ddrc0/ddr32.ddrc/ra.ready_ret_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y177.YQ     Tcko                  0.360   ddrsp0.ddrc0/ddr32.ddrc/startsdold_reto
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.startsdold_ret_1
    SLICE_X12Y177.G1     net (fanout=1)        0.577   ddrsp0.ddrc0/ddr32.ddrc/startsdold_reto
    SLICE_X12Y177.Y      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/startsdold_reto
                                                       ddrsp0.ddrc0/ddr32.ddrc/r.startsdolde
    SLICE_X26Y89.BY      net (fanout=4)        3.009   ddrsp0.ddrc0/ddr32.ddrc/startsdold
    SLICE_X26Y89.CLK     Tdick                 0.280   ddrsp0.ddrc0/ddr32.ddrc/startsdold_o_2
                                                       ddrsp0.ddrc0/ddr32.ddrc/ra.ready_ret_2
    -------------------------------------------------  ---------------------------
    Total                                      4.421ns (0.835ns logic, 3.586ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_egtx_clk_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_egtx_clk_clkm_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rclk270b_clkml_rise = MAXDELAY FROM TIMEGRP 
"rclk270b_rise" TO TIMEGRP         "clkml_rise" 3.7 ns;

 64 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.499ns.
--------------------------------------------------------------------------------
Slack:                  0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.17.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      3.011ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.17.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y166.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(17)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.17.qi/FF1
    SLICE_X5Y161.G1      net (fanout=1)        1.059   ddrsp0.ddrc0/data(17)
    SLICE_X5Y161.Y       Tilo                  0.194   ddrsp0.ddrc0/data(53)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[17]
    RAMB16_X0Y18.DIB17   net (fanout=1)        0.967   ddrsp0.ddrc0/ddr32.ddrc/rwdata(17)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (0.985ns logic, 2.026ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.20.dinq1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.991ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.20.dinq1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y170.YQ      Tcko                  0.307   ddrsp0.ddrc0/data(52)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.20.dinq1
    SLICE_X10Y179.F4     net (fanout=1)        0.744   ddrsp0.ddrc0/data(52)
    SLICE_X10Y179.X      Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/command_o_10(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[52]
    RAMB16_X0Y16.DIB20   net (fanout=1)        1.515   ddrsp0.ddrc0/ddr32.ddrc/rwdata(52)
    RAMB16_X0Y16.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (0.732ns logic, 2.259ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.19.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.944ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.19.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y172.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(19)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.19.qi/FF1
    SLICE_X5Y159.G4      net (fanout=1)        0.937   ddrsp0.ddrc0/data(19)
    SLICE_X5Y159.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/rwdata(16)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[19]
    RAMB16_X0Y18.DIB19   net (fanout=1)        1.022   ddrsp0.ddrc0/ddr32.ddrc/rwdata(19)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.944ns (0.985ns logic, 1.959ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.2.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.930ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.2.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y129.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.2.qi/FF1
    SLICE_X5Y130.F3      net (fanout=1)        0.886   ddrsp0.ddrc0/data(2)
    SLICE_X5Y130.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/rwdata(2)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[2]
    RAMB16_X0Y18.DIB2    net (fanout=1)        1.059   ddrsp0.ddrc0/ddr32.ddrc/rwdata(2)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (0.985ns logic, 1.945ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.0.dinq1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.927ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.0.dinq1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y149.YQ      Tcko                  0.307   ddrsp0.ddrc0/data(32)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.0.dinq1
    SLICE_X7Y156.G1      net (fanout=1)        0.935   ddrsp0.ddrc0/data(32)
    SLICE_X7Y156.Y       Tilo                  0.194   ddrsp0.ddrc0/bdrive
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[32]
    RAMB16_X0Y16.DIB0    net (fanout=1)        1.261   ddrsp0.ddrc0/ddr32.ddrc/rwdata(32)
    RAMB16_X0Y16.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.927ns (0.731ns logic, 2.196ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.23.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.23.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y173.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(23)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.23.qi/FF1
    SLICE_X5Y165.G4      net (fanout=1)        0.857   ddrsp0.ddrc0/data(23)
    SLICE_X5Y165.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/N_2297
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[23]
    RAMB16_X0Y18.DIB23   net (fanout=1)        1.055   ddrsp0.ddrc0/ddr32.ddrc/rwdata(23)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.897ns (0.985ns logic, 1.912ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  0.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.12.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.810ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.12.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y167.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(12)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.12.qi/FF1
    SLICE_X9Y158.G2      net (fanout=1)        1.073   ddrsp0.ddrc0/data(12)
    SLICE_X9Y158.Y       Tilo                  0.194   ddrsp0.ddrc0/data(49)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[12]
    RAMB16_X0Y18.DIB12   net (fanout=1)        0.752   ddrsp0.ddrc0/ddr32.ddrc/rwdata(12)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (0.985ns logic, 1.825ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack:                  0.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.30.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.790ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.30.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y133.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(30)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.30.qi/FF1
    SLICE_X2Y135.F3      net (fanout=1)        0.695   ddrsp0.ddrc0/data(30)
    SLICE_X2Y135.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/rwdata(30)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[30]
    RAMB16_X0Y18.DIB30   net (fanout=1)        1.109   ddrsp0.ddrc0/ddr32.ddrc/rwdata(30)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (0.986ns logic, 1.804ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.16.dinq1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.782ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.16.dinq1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y167.YQ      Tcko                  0.286   ddrsp0.ddrc0/data(48)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.16.dinq1
    SLICE_X9Y147.G4      net (fanout=1)        0.981   ddrsp0.ddrc0/data(48)
    SLICE_X9Y147.Y       Tilo                  0.194   l3.cpu.0.u0/p0/iu0/op1_0(3)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[48]
    RAMB16_X0Y16.DIB16   net (fanout=1)        1.091   ddrsp0.ddrc0/ddr32.ddrc/rwdata(48)
    RAMB16_X0Y16.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.782ns (0.710ns logic, 2.072ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.15.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.15.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y170.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.15.qi/FF1
    SLICE_X7Y167.G4      net (fanout=1)        0.830   ddrsp0.ddrc0/data(15)
    SLICE_X7Y167.Y       Tilo                  0.194   ddrsp0.ddrc0/data(48)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[15]
    RAMB16_X0Y18.DIB15   net (fanout=1)        0.948   ddrsp0.ddrc0/ddr32.ddrc/rwdata(15)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (0.985ns logic, 1.778ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  0.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.20.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.751ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.20.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y169.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(20)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.20.qi/FF1
    SLICE_X0Y163.F3      net (fanout=1)        0.694   ddrsp0.ddrc0/data(20)
    SLICE_X0Y163.X       Tilo                  0.195   ddrsp0.ddrc0/data(44)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[20]
    RAMB16_X0Y18.DIB20   net (fanout=1)        1.071   ddrsp0.ddrc0/ddr32.ddrc/rwdata(20)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (0.986ns logic, 1.765ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.15.dinq1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.746ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.15.dinq1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y163.YQ      Tcko                  0.307   ddrsp0.ddrc0/data(47)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.15.dinq1
    SLICE_X6Y163.G4      net (fanout=1)        0.741   ddrsp0.ddrc0/data(47)
    SLICE_X6Y163.Y       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/refresh_0(9)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[47]
    RAMB16_X0Y16.DIB15   net (fanout=1)        1.273   ddrsp0.ddrc0/ddr32.ddrc/rwdata(47)
    RAMB16_X0Y16.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (0.732ns logic, 2.014ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.29.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.731ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.29.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y128.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(29)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.29.qi/FF1
    SLICE_X3Y136.G3      net (fanout=1)        0.914   ddrsp0.ddrc0/data(29)
    SLICE_X3Y136.Y       Tilo                  0.194   ddrsp0.ddrc0/data(60)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[29]
    RAMB16_X0Y18.DIB29   net (fanout=1)        0.832   ddrsp0.ddrc0/ddr32.ddrc/rwdata(29)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (0.985ns logic, 1.746ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  0.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.11.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.11.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y160.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(11)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.11.qi/FF1
    SLICE_X7Y154.F1      net (fanout=1)        1.202   ddrsp0.ddrc0/data(11)
    SLICE_X7Y154.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/rwdata(11)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[11]
    RAMB16_X0Y18.DIB11   net (fanout=1)        0.539   ddrsp0.ddrc0/ddr32.ddrc/rwdata(11)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.726ns (0.985ns logic, 1.741ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.16.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.701ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.16.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y171.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(16)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.16.qi/FF1
    SLICE_X5Y159.F4      net (fanout=1)        0.934   ddrsp0.ddrc0/data(16)
    SLICE_X5Y159.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/rwdata(16)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[16]
    RAMB16_X0Y18.DIB16   net (fanout=1)        0.782   ddrsp0.ddrc0/ddr32.ddrc/rwdata(16)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.701ns (0.985ns logic, 1.716ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  0.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.27.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.697ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.27.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y130.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(27)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.27.qi/FF1
    SLICE_X3Y136.F3      net (fanout=1)        0.883   ddrsp0.ddrc0/data(27)
    SLICE_X3Y136.X       Tilo                  0.194   ddrsp0.ddrc0/data(60)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[27]
    RAMB16_X0Y18.DIB27   net (fanout=1)        0.829   ddrsp0.ddrc0/ddr32.ddrc/rwdata(27)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.985ns logic, 1.712ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.31.dinq1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.31.dinq1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y162.YQ     Tcko                  0.307   ddrsp0.ddrc0/data(63)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.31.dinq1
    SLICE_X7Y161.F4      net (fanout=1)        0.795   ddrsp0.ddrc0/data(63)
    SLICE_X7Y161.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/waddr_2_o(5)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[63]
    RAMB16_X0Y16.DIB31   net (fanout=1)        1.168   ddrsp0.ddrc0/ddr32.ddrc/rwdata(63)
    RAMB16_X0Y16.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.694ns (0.731ns logic, 1.963ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.21.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.685ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.21.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y165.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(21)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.21.qi/FF1
    SLICE_X6Y158.F3      net (fanout=1)        0.939   ddrsp0.ddrc0/data(21)
    SLICE_X6Y158.X       Tilo                  0.195   ddrsp0.ddrc0/data(43)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[21]
    RAMB16_X0Y18.DIB21   net (fanout=1)        0.760   ddrsp0.ddrc0/ddr32.ddrc/rwdata(21)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.685ns (0.986ns logic, 1.699ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.13.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.665ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.13.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y162.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(13)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.13.qi/FF1
    SLICE_X6Y152.F4      net (fanout=1)        1.063   ddrsp0.ddrc0/data(13)
    SLICE_X6Y152.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/rwdata(13)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[13]
    RAMB16_X0Y18.DIB13   net (fanout=1)        0.616   ddrsp0.ddrc0/ddr32.ddrc/rwdata(13)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (0.986ns logic, 1.679ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.12.dinq1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.12.dinq1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y163.XQ      Tcko                  0.307   ddrsp0.ddrc0/data(44)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.12.dinq1
    SLICE_X3Y140.G4      net (fanout=1)        1.202   ddrsp0.ddrc0/data(44)
    SLICE_X3Y140.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/rwdata(35)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[44]
    RAMB16_X0Y16.DIB12   net (fanout=1)        0.730   ddrsp0.ddrc0/ddr32.ddrc/rwdata(44)
    RAMB16_X0Y16.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.663ns (0.731ns logic, 1.932ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  0.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.1.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.1.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y157.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.1.qi/FF1
    SLICE_X0Y150.F1      net (fanout=1)        0.868   ddrsp0.ddrc0/data(1)
    SLICE_X0Y150.X       Tilo                  0.195   ddrsp0.ddrc0/ddr32.ddrc/rwdata(1)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[1]
    RAMB16_X0Y18.DIB1    net (fanout=1)        0.784   ddrsp0.ddrc0/ddr32.ddrc/rwdata(1)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.638ns (0.986ns logic, 1.652ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  0.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.28.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.28.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y131.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(28)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.28.qi/FF1
    SLICE_X1Y138.G4      net (fanout=1)        0.789   ddrsp0.ddrc0/data(28)
    SLICE_X1Y138.Y       Tilo                  0.194   ddrsp0.ddrc0/data(38)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[28]
    RAMB16_X0Y18.DIB28   net (fanout=1)        0.858   ddrsp0.ddrc0/ddr32.ddrc/rwdata(28)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.632ns (0.985ns logic, 1.647ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  0.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.21.dinq1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.21.dinq1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y161.YQ      Tcko                  0.286   ddrsp0.ddrc0/data(53)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.21.dinq1
    SLICE_X5Y150.G1      net (fanout=1)        0.940   ddrsp0.ddrc0/data(53)
    SLICE_X5Y150.Y       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/rwdata(31)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[53]
    RAMB16_X0Y16.DIB21   net (fanout=1)        0.968   ddrsp0.ddrc0/ddr32.ddrc/rwdata(53)
    RAMB16_X0Y16.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_1
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (0.710ns logic, 1.908ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.18.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.18.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y158.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(18)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.18.qi/FF1
    SLICE_X7Y148.F4      net (fanout=1)        1.072   ddrsp0.ddrc0/data(18)
    SLICE_X7Y148.X       Tilo                  0.194   ddrsp0.ddrc0/ddr32.ddrc/rwdata(18)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[18]
    RAMB16_X0Y18.DIB18   net (fanout=1)        0.548   ddrsp0.ddrc0/ddr32.ddrc/rwdata(18)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (0.985ns logic, 1.620ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  0.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.14.qi/FF1 (FF)
  Destination:          ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0 (RAM)
  Requirement:          3.700ns
  Data Path Delay:      2.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.488ns

  Clock Uncertainty:          0.488ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.240ns
    Phase Error (PE):           0.367ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.14.qi/FF1 to ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y161.Q2     Tickq                 0.561   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(14)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.14.qi/FF1
    SLICE_X3Y151.G2      net (fanout=1)        1.040   ddrsp0.ddrc0/data(14)
    SLICE_X3Y151.Y       Tilo                  0.194   l3.cpu.0.u0/p0/iu0/addr_1_iv_0(19)
                                                       ddrsp0.ddrc0/ddr32.ddrc/ddr_ctrl.v.hrdata_1[14]
    RAMB16_X0Y18.DIB14   net (fanout=1)        0.553   ddrsp0.ddrc0/ddr32.ddrc/rwdata(14)
    RAMB16_X0Y18.CLKB    Trdck_DIB             0.230   ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
                                                       ddrsp0.ddrc0/ddr32.ddrc/read_buff/xc2v.x0/a0.x0/rfd_rfd_0_0
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (0.985ns logic, 1.593ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr_clk_fb = PERIOD TIMEGRP "ddr_clk_fb" 8 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_clk_fb = PERIOD TIMEGRP "ddr_clk_fb" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/DCM_ADV/CLKIN
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclkfbl
--------------------------------------------------------------------------------
Slack: 1.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/DCM_ADV/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/DCM_ADV/CLK0
  Location pin: DCM_ADV_X0Y7.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk0
--------------------------------------------------------------------------------
Slack: 1.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/DCM_ADV/CLK90
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/DCM_ADV/CLK90
  Location pin: DCM_ADV_X0Y7.CLK90
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90
--------------------------------------------------------------------------------
Slack: 2.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.667ns (Tpllpw_CLKIN_100_150)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/DCM_ADV/CLKIN
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclkfbl
--------------------------------------------------------------------------------
Slack: 2.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.667ns (Tpllpw_CLKIN_100_150)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/DCM_ADV/CLKIN
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclkfbl
--------------------------------------------------------------------------------
Slack: 23.251ns (max period limit - period)
  Period: 8.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/DCM_ADV/CLKIN
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclkfbl
--------------------------------------------------------------------------------
Slack: 23.251ns (max period limit - period)
  Period: 8.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/DCM_ADV/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/DCM_ADV/CLK0
  Location pin: DCM_ADV_X0Y7.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk0
--------------------------------------------------------------------------------
Slack: 23.251ns (max period limit - period)
  Period: 8.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/DCM_ADV/CLK90
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/nops.read_dll/DCM_ADV/CLK90
  Location pin: DCM_ADV_X0Y7.CLK90
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddrsp0_ddrc0_ddr_phy0_ddr_phy0_xc4v_ddr_phy0_rclk90 = 
PERIOD TIMEGRP         "ddrsp0_ddrc0_ddr_phy0_ddr_phy0_xc4v_ddr_phy0_rclk90" 
TS_ddr_clk_fb         PHASE 2 ns HIGH 50%;

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.710ns.
--------------------------------------------------------------------------------
Slack:                  1.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.31.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.31.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.249ns (Levels of Logic = 0)
  Clock Path Skew:      -0.046ns (1.650 - 1.696)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.31.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.31.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y140.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(31)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.31.qi/FF0
    SLICE_X12Y162.BY     net (fanout=1)        1.354   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(31)
    SLICE_X12Y162.CLK    Tdick                 0.329   ddrsp0.ddrc0/data(63)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.31.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.249ns (0.895ns logic, 1.354ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  1.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.17.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.17.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.052ns (Levels of Logic = 0)
  Clock Path Skew:      -0.076ns (1.640 - 1.716)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.17.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.17.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y166.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(17)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.17.qi/FF0
    SLICE_X9Y158.BY      net (fanout=1)        1.144   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(17)
    SLICE_X9Y158.CLK     Tdick                 0.342   ddrsp0.ddrc0/data(49)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.17.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (0.908ns logic, 1.144ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack:                  1.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.24.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.24.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.046ns (Levels of Logic = 0)
  Clock Path Skew:      -0.047ns (0.778 - 0.825)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.24.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.24.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y156.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(24)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.24.qi/FF0
    SLICE_X2Y142.BY      net (fanout=1)        1.151   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(24)
    SLICE_X2Y142.CLK     Tdick                 0.329   ddrsp0.ddrc0/data(42)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.24.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.046ns (0.895ns logic, 1.151ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  1.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.1.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.1.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.024ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.790 - 0.825)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.1.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.1.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y157.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.1.qi/FF0
    SLICE_X2Y134.BY      net (fanout=1)        1.129   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(1)
    SLICE_X2Y134.CLK     Tdick                 0.329   ddrsp0.ddrc0/data(50)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.1.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.024ns (0.895ns logic, 1.129ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack:                  1.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.23.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.23.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.006ns (Levels of Logic = 0)
  Clock Path Skew:      -0.040ns (1.667 - 1.707)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.23.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.23.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y173.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(23)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.23.qi/FF0
    SLICE_X5Y155.BY      net (fanout=1)        1.098   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(23)
    SLICE_X5Y155.CLK     Tdick                 0.342   ddrsp0.ddrc0/data(55)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.23.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.006ns (0.908ns logic, 1.098ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack:                  1.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.19.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.19.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.997ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (1.679 - 1.707)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.19.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.19.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y172.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(19)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.19.qi/FF0
    SLICE_X2Y159.BY      net (fanout=1)        1.102   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(19)
    SLICE_X2Y159.CLK     Tdick                 0.329   ddrsp0.ddrc0/data(51)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.19.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.997ns (0.895ns logic, 1.102ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  1.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.27.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.27.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 0)
  Clock Path Skew:      -0.053ns (0.773 - 0.826)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.27.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.27.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y130.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(27)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.27.qi/FF0
    SLICE_X5Y141.BY      net (fanout=1)        0.984   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(27)
    SLICE_X5Y141.CLK     Tdick                 0.342   ddrsp0.ddrc0/data(59)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.27.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (0.908ns logic, 0.984ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack:                  2.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.20.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.20.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.858ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.746 - 0.807)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.20.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.20.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y169.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(20)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.20.qi/FF0
    SLICE_X8Y170.BY      net (fanout=1)        0.963   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(20)
    SLICE_X8Y170.CLK     Tdick                 0.329   ddrsp0.ddrc0/data(52)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.20.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.858ns (0.895ns logic, 0.963ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack:                  2.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.18.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.18.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.808ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (0.790 - 0.827)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.18.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.18.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y158.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(18)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.18.qi/FF0
    SLICE_X2Y134.BX      net (fanout=1)        0.914   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(18)
    SLICE_X2Y134.CLK     Tdick                 0.328   ddrsp0.ddrc0/data(50)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.18.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.808ns (0.894ns logic, 0.914ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  2.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.14.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.14.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.782ns (Levels of Logic = 0)
  Clock Path Skew:      -0.055ns (1.666 - 1.721)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.14.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.14.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y161.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(14)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.14.qi/FF0
    SLICE_X7Y155.BY      net (fanout=1)        0.874   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(14)
    SLICE_X7Y155.CLK     Tdick                 0.342   ddrsp0.ddrc0/data(46)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.14.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.908ns logic, 0.874ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack:                  2.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.29.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.29.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.775ns (Levels of Logic = 0)
  Clock Path Skew:      -0.045ns (0.782 - 0.827)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.29.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.29.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y128.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(29)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.29.qi/FF0
    SLICE_X7Y133.BY      net (fanout=1)        0.867   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(29)
    SLICE_X7Y133.CLK     Tdick                 0.342   ddrsp0.ddrc0/data(61)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.29.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.908ns logic, 0.867ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  2.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.13.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.13.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.756ns (Levels of Logic = 0)
  Clock Path Skew:      -0.051ns (1.669 - 1.720)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.13.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.13.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y162.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(13)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.13.qi/FF0
    SLICE_X6Y158.BY      net (fanout=1)        0.861   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(13)
    SLICE_X6Y158.CLK     Tdick                 0.329   ddrsp0.ddrc0/data(43)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.13.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.756ns (0.895ns logic, 0.861ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack:                  2.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.16.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.16.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.770ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.768 - 0.804)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.16.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.16.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y171.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(16)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.16.qi/FF0
    SLICE_X7Y167.BY      net (fanout=1)        0.862   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(16)
    SLICE_X7Y167.CLK     Tdick                 0.342   ddrsp0.ddrc0/data(48)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.16.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (0.908ns logic, 0.862ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack:                  2.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.30.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.30.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.756ns (Levels of Logic = 0)
  Clock Path Skew:      -0.045ns (0.779 - 0.824)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.30.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.30.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y133.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(30)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.30.qi/FF0
    SLICE_X0Y146.BY      net (fanout=1)        0.861   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(30)
    SLICE_X0Y146.CLK     Tdick                 0.329   ddrsp0.ddrc0/data(62)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.30.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.756ns (0.895ns logic, 0.861ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack:                  2.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.22.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.22.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.744ns (Levels of Logic = 0)
  Clock Path Skew:      -0.040ns (0.779 - 0.819)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.22.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.22.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y151.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(22)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.22.qi/FF0
    SLICE_X4Y151.BY      net (fanout=1)        0.849   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(22)
    SLICE_X4Y151.CLK     Tdick                 0.329   ddrsp0.ddrc0/data(54)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.22.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.744ns (0.895ns logic, 0.849ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack:                  2.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.25.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.25.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.740ns (Levels of Logic = 0)
  Clock Path Skew:      -0.041ns (0.782 - 0.823)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.25.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.25.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y155.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(25)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.25.qi/FF0
    SLICE_X1Y149.BY      net (fanout=1)        0.832   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(25)
    SLICE_X1Y149.CLK     Tdick                 0.342   ddrsp0.ddrc0/data(57)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.25.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.740ns (0.908ns logic, 0.832ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack:                  2.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.10.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.10.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.723ns (Levels of Logic = 0)
  Clock Path Skew:      -0.041ns (0.778 - 0.819)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.10.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.10.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y150.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(10)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.10.qi/FF0
    SLICE_X2Y142.BX      net (fanout=1)        0.829   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(10)
    SLICE_X2Y142.CLK     Tdick                 0.328   ddrsp0.ddrc0/data(42)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.10.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.723ns (0.894ns logic, 0.829ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack:                  2.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.11.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.11.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.710ns (Levels of Logic = 0)
  Clock Path Skew:      -0.052ns (1.669 - 1.721)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.11.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.11.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y160.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(11)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.11.qi/FF0
    SLICE_X6Y158.BX      net (fanout=1)        0.816   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(11)
    SLICE_X6Y158.CLK     Tdick                 0.328   ddrsp0.ddrc0/data(43)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.11.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.710ns (0.894ns logic, 0.816ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack:                  2.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.21.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.21.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.714ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.776 - 0.812)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.21.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.21.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y165.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(21)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.21.qi/FF0
    SLICE_X5Y161.BY      net (fanout=1)        0.806   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(21)
    SLICE_X5Y161.CLK     Tdick                 0.342   ddrsp0.ddrc0/data(53)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.21.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.714ns (0.908ns logic, 0.806ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------
Slack:                  2.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.15.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.15.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.779 - 0.804)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.15.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.15.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y170.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(15)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.15.qi/FF0
    SLICE_X2Y163.BY      net (fanout=1)        0.826   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(15)
    SLICE_X2Y163.CLK     Tdick                 0.329   ddrsp0.ddrc0/data(47)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.15.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (0.895ns logic, 0.826ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack:                  2.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.28.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.28.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.704ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (0.788 - 0.826)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.28.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.28.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y131.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(28)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.28.qi/FF0
    SLICE_X3Y136.BX      net (fanout=1)        0.807   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(28)
    SLICE_X3Y136.CLK     Tdick                 0.331   ddrsp0.ddrc0/data(60)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.28.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.704ns (0.897ns logic, 0.807ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack:                  2.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.12.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.12.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.685ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.782 - 0.810)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.12.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.12.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y167.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(12)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.12.qi/FF0
    SLICE_X0Y163.BX      net (fanout=1)        0.791   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(12)
    SLICE_X0Y163.CLK     Tdick                 0.328   ddrsp0.ddrc0/data(44)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.12.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.685ns (0.894ns logic, 0.791ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack:                  2.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.0.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.0.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.653ns (Levels of Logic = 0)
  Clock Path Skew:      -0.041ns (0.775 - 0.816)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.0.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.0.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y149.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.0.qi/FF0
    SLICE_X6Y149.BY      net (fanout=1)        0.758   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(0)
    SLICE_X6Y149.CLK     Tdick                 0.329   ddrsp0.ddrc0/data(32)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.0.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.653ns (0.895ns logic, 0.758ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  2.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.4.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.4.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.653ns (Levels of Logic = 0)
  Clock Path Skew:      -0.041ns (0.775 - 0.816)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.4.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.4.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y139.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.4.qi/FF0
    SLICE_X6Y138.BY      net (fanout=1)        0.758   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(4)
    SLICE_X6Y138.CLK     Tdick                 0.329   ddrsp0.ddrc0/data(36)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.4.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.653ns (0.895ns logic, 0.758ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  2.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.26.qi/FF0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.26.dinq1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.519ns (Levels of Logic = 0)
  Clock Path Skew:      -0.043ns (0.781 - 0.824)
  Source Clock:         ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b rising at 2.000ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b falling at 6.000ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.26.qi/FF0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.26.dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y132.Q1     Tickq                 0.566   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(26)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.26.qi/FF0
    SLICE_X4Y135.BY      net (fanout=1)        0.624   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(26)
    SLICE_X4Y135.CLK     Tdick                 0.329   ddrsp0.ddrc0/data(58)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.26.dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.519ns (0.895ns logic, 0.624ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddrsp0_ddrc0_ddr_phy0_ddr_phy0_xc4v_ddr_phy0_rclk90 = PERIOD TIMEGRP
        "ddrsp0_ddrc0_ddr_phy0_ddr_phy0_xc4v_ddr_phy0_rclk90" TS_ddr_clk_fb
        PHASE 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(62)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.30.dinq1/CK
  Location pin: SLICE_X0Y146.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(44)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.12.dinq1/CK
  Location pin: SLICE_X0Y163.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(44)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.9.dinq1/CK
  Location pin: SLICE_X0Y163.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(38)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.6.dinq1/CK
  Location pin: SLICE_X1Y138.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(38)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.7.dinq1/CK
  Location pin: SLICE_X1Y138.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(35)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.3.dinq1/CK
  Location pin: SLICE_X1Y140.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(57)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.25.dinq1/CK
  Location pin: SLICE_X1Y149.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(34)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.2.dinq1/CK
  Location pin: SLICE_X2Y129.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(50)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.18.dinq1/CK
  Location pin: SLICE_X2Y134.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(50)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.1.dinq1/CK
  Location pin: SLICE_X2Y134.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(42)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.10.dinq1/CK
  Location pin: SLICE_X2Y142.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(42)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.24.dinq1/CK
  Location pin: SLICE_X2Y142.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(40)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.8.dinq1/CK
  Location pin: SLICE_X2Y152.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(51)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.19.dinq1/CK
  Location pin: SLICE_X2Y159.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(47)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.15.dinq1/CK
  Location pin: SLICE_X2Y163.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(60)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.28.dinq1/CK
  Location pin: SLICE_X3Y136.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(60)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.5.dinq1/CK
  Location pin: SLICE_X3Y136.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(58)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.26.dinq1/CK
  Location pin: SLICE_X4Y135.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(54)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.22.dinq1/CK
  Location pin: SLICE_X4Y151.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(59)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.27.dinq1/CK
  Location pin: SLICE_X5Y141.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(55)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.23.dinq1/CK
  Location pin: SLICE_X5Y155.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(53)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.21.dinq1/CK
  Location pin: SLICE_X5Y161.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(36)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.4.dinq1/CK
  Location pin: SLICE_X6Y138.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(32)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.0.dinq1/CK
  Location pin: SLICE_X6Y149.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------
Slack: 6.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: ddrsp0.ddrc0/data(43)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen.11.dinq1/CK
  Location pin: SLICE_X6Y158.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/rclk90b
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 2.8 ns BEFORE COMP "phy_rx_clk";

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.565ns.
--------------------------------------------------------------------------------
Slack:                  0.235ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               phy_rx_data(1) (PAD)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[1] (FF)
  Destination Clock:    ethi.rx_clk rising at 0.000ns
  Requirement:          2.800ns
  Data Path Delay:      7.007ns (Levels of Logic = 2)
  Clock Path Delay:     4.442ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: phy_rx_data(1) to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E1.I                 Tiopi                 0.967   phy_rx_data(1)
                                                       phy_rx_data(1)
                                                       eth1.erxd_pad/v.1.x0/xcv.x0/ttl0.ip
    ILOGIC_X2Y141.D      net (fanout=1)        0.063   ethi.rxd(1)
    ILOGIC_X2Y141.CLK    Tidockd               5.977   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(1)
                                                       eth1.erxd_pad/v.1.x0/xcv.x0/ttl0.ip_ML_IDELAY
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[1]
    -------------------------------------------------  ---------------------------
    Total                                      7.007ns (6.944ns logic, 0.063ns route)
                                                       (99.1% logic, 0.9% route)

  Minimum Clock Path: phy_rx_clk to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.793   phy_rx_clk
                                                       phy_rx_clk
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y28.I0    net (fanout=1)        0.768   eth1.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y28.O     Tbgcko_O              0.828   eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
    ILOGIC_X2Y141.CLK    net (fanout=134)      2.053   ethi.rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.442ns (1.621ns logic, 2.821ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  0.239ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               phy_rx_data(0) (PAD)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[0] (FF)
  Destination Clock:    ethi.rx_clk rising at 0.000ns
  Requirement:          2.800ns
  Data Path Delay:      7.003ns (Levels of Logic = 2)
  Clock Path Delay:     4.442ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: phy_rx_data(0) to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F1.I                 Tiopi                 0.963   phy_rx_data(0)
                                                       phy_rx_data(0)
                                                       eth1.erxd_pad/v.0.x0/xcv.x0/ttl0.ip
    ILOGIC_X2Y140.D      net (fanout=1)        0.063   ethi.rxd(0)
    ILOGIC_X2Y140.CLK    Tidockd               5.977   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(0)
                                                       eth1.erxd_pad/v.0.x0/xcv.x0/ttl0.ip_ML_IDELAY
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.003ns (6.940ns logic, 0.063ns route)
                                                       (99.1% logic, 0.9% route)

  Minimum Clock Path: phy_rx_clk to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.793   phy_rx_clk
                                                       phy_rx_clk
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y28.I0    net (fanout=1)        0.768   eth1.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y28.O     Tbgcko_O              0.828   eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
    ILOGIC_X2Y140.CLK    net (fanout=134)      2.053   ethi.rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.442ns (1.621ns logic, 2.821ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  0.242ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               phy_rx_er (PAD)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.er (FF)
  Destination Clock:    ethi.rx_clk rising at 0.000ns
  Requirement:          2.800ns
  Data Path Delay:      7.026ns (Levels of Logic = 2)
  Clock Path Delay:     4.468ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: phy_rx_er to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 0.986   phy_rx_er
                                                       phy_rx_er
                                                       eth1.erxer_pad/xcv.x0/ttl0.ip
    ILOGIC_X2Y166.D      net (fanout=1)        0.063   ethi.rx_er
    ILOGIC_X2Y166.CLK    Tidockd               5.977   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/er
                                                       eth1.erxer_pad/xcv.x0/ttl0.ip_ML_IDELAY
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.er
    -------------------------------------------------  ---------------------------
    Total                                      7.026ns (6.963ns logic, 0.063ns route)
                                                       (99.1% logic, 0.9% route)

  Minimum Clock Path: phy_rx_clk to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.793   phy_rx_clk
                                                       phy_rx_clk
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y28.I0    net (fanout=1)        0.768   eth1.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y28.O     Tbgcko_O              0.828   eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
    ILOGIC_X2Y166.CLK    net (fanout=134)      2.079   ethi.rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.468ns (1.621ns logic, 2.847ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  0.253ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               phy_dv (PAD)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination Clock:    ethi.rx_clk rising at 0.000ns
  Requirement:          2.800ns
  Data Path Delay:      7.015ns (Levels of Logic = 2)
  Clock Path Delay:     4.468ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: phy_dv to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A9.I                 Tiopi                 0.975   phy_dv
                                                       phy_dv
                                                       eth1.erxdv_pad/xcv.x0/ttl0.ip
    ILOGIC_X2Y167.D      net (fanout=1)        0.063   ethi.rx_dv
    ILOGIC_X2Y167.CLK    Tidockd               5.977   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/en
                                                       eth1.erxdv_pad/xcv.x0/ttl0.ip_ML_IDELAY
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    -------------------------------------------------  ---------------------------
    Total                                      7.015ns (6.952ns logic, 0.063ns route)
                                                       (99.1% logic, 0.9% route)

  Minimum Clock Path: phy_rx_clk to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.793   phy_rx_clk
                                                       phy_rx_clk
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y28.I0    net (fanout=1)        0.768   eth1.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y28.O     Tbgcko_O              0.828   eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
    ILOGIC_X2Y167.CLK    net (fanout=134)      2.079   ethi.rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.468ns (1.621ns logic, 2.847ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  0.279ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               phy_rx_data(3) (PAD)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3] (FF)
  Destination Clock:    ethi.rx_clk rising at 0.000ns
  Requirement:          2.800ns
  Data Path Delay:      6.993ns (Levels of Logic = 2)
  Clock Path Delay:     4.472ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: phy_rx_data(3) to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C4.I                 Tiopi                 0.953   phy_rx_data(3)
                                                       phy_rx_data(3)
                                                       eth1.erxd_pad/v.3.x0/xcv.x0/ttl0.ip
    ILOGIC_X2Y161.D      net (fanout=1)        0.063   ethi.rxd(3)
    ILOGIC_X2Y161.CLK    Tidockd               5.977   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(3)
                                                       eth1.erxd_pad/v.3.x0/xcv.x0/ttl0.ip_ML_IDELAY
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3]
    -------------------------------------------------  ---------------------------
    Total                                      6.993ns (6.930ns logic, 0.063ns route)
                                                       (99.1% logic, 0.9% route)

  Minimum Clock Path: phy_rx_clk to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.793   phy_rx_clk
                                                       phy_rx_clk
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y28.I0    net (fanout=1)        0.768   eth1.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y28.O     Tbgcko_O              0.828   eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
    ILOGIC_X2Y161.CLK    net (fanout=134)      2.083   ethi.rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.472ns (1.621ns logic, 2.851ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  0.291ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               phy_rx_data(2) (PAD)
  Destination:          eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2] (FF)
  Destination Clock:    ethi.rx_clk rising at 0.000ns
  Requirement:          2.800ns
  Data Path Delay:      6.981ns (Levels of Logic = 2)
  Clock Path Delay:     4.472ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: phy_rx_data(2) to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D4.I                 Tiopi                 0.941   phy_rx_data(2)
                                                       phy_rx_data(2)
                                                       eth1.erxd_pad/v.2.x0/xcv.x0/ttl0.ip
    ILOGIC_X2Y160.D      net (fanout=1)        0.063   ethi.rxd(2)
    ILOGIC_X2Y160.CLK    Tidockd               5.977   eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/rxd(2)
                                                       eth1.erxd_pad/v.2.x0/xcv.x0/ttl0.ip_ML_IDELAY
                                                       eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2]
    -------------------------------------------------  ---------------------------
    Total                                      6.981ns (6.918ns logic, 0.063ns route)
                                                       (99.1% logic, 0.9% route)

  Minimum Clock Path: phy_rx_clk to eth1.e1/m100.u0/ethc0/rx_rmii0.rx0/r.rxd[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 0.793   phy_rx_clk
                                                       phy_rx_clk
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.ip
    BUFGCTRL_X0Y28.I0    net (fanout=1)        0.768   eth1.erxc_pad/xcv2.u0/ol
    BUFGCTRL_X0Y28.O     Tbgcko_O              0.828   eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
                                                       eth1.erxc_pad/xcv2.u0/g2.ttl0.bf
    ILOGIC_X2Y160.CLK    net (fanout=134)      2.083   ethi.rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.472ns (1.621ns logic, 2.851ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_pad/xcv2.u0/ol
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_pad/xcv2.u0/ol             |     10.000ns|      5.334ns|      9.970ns|            0|            0|            3|     27282114|
| clkgen0/xc2v.v/clk0B          |     15.385ns|     15.339ns|          N/A|            0|            0|     27172930|            0|
| ddrsp0.ddrc0/ddr_phy0/ddr_phy0|     10.000ns|      9.702ns|          N/A|            0|            0|       108986|            0|
| /xc4v.ddr_phy0/clk_270ro      |             |             |             |             |             |             |             |
| ddrsp0.ddrc0/ddr_phy0/ddr_phy0|     10.000ns|      6.666ns|          N/A|            0|            0|          198|            0|
| /xc4v.ddr_phy0/clk_0ro        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ddr_clk_fb
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ddr_clk_fb                  |      8.000ns|      6.666ns|      4.710ns|            0|            0|            0|           32|
| TS_ddrsp0_ddrc0_ddr_phy0_ddr_p|      8.000ns|      4.710ns|          N/A|            0|            0|           32|            0|
| hy0_xc4v_ddr_phy0_rclk90      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock phy_rx_clk
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
phy_dv        |    2.547(R)|    0.436(R)|ethi.rx_clk       |   0.000|
phy_rx_data(0)|    2.561(R)|    0.414(R)|ethi.rx_clk       |   0.000|
phy_rx_data(1)|    2.565(R)|    0.410(R)|ethi.rx_clk       |   0.000|
phy_rx_data(2)|    2.509(R)|    0.470(R)|ethi.rx_clk       |   0.000|
phy_rx_data(3)|    2.521(R)|    0.459(R)|ethi.rx_clk       |   0.000|
phy_rx_er     |    2.558(R)|    0.427(R)|ethi.rx_clk       |   0.000|
--------------+------------+------------+------------------+--------+

Clock phy_tx_clk to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
phy_tx_data(0)|    9.393(R)|ethi.tx_clk       |   0.000|
phy_tx_data(1)|    9.389(R)|ethi.tx_clk       |   0.000|
phy_tx_data(2)|    9.387(R)|ethi.tx_clk       |   0.000|
phy_tx_data(3)|    9.393(R)|ethi.tx_clk       |   0.000|
phy_tx_en     |    9.381(R)|ethi.tx_clk       |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock ddr_clk_fb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr_clk_fb     |         |         |    2.355|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock phy_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
phy_rx_clk     |    7.489|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock phy_tx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
phy_tx_clk     |   11.676|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr_clk_fb     |         |    3.499|         |         |
sys_clk        |   15.339|    2.785|    1.725|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysace_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysace_clk_in  |    5.327|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 27292749 paths, 2 nets, and 71265 connections

Design statistics:
   Minimum period:  15.339ns{1}   (Maximum frequency:  65.193MHz)
   Maximum path delay from/to any node:   4.157ns
   Maximum net skew:   0.067ns
   Minimum input required time before clock:   2.565ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun  7 01:29:45 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 628 MB



