// Seed: 494929842
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input wire id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    input supply1 id_7
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1
    , id_6,
    input  wire  id_2,
    output logic id_3,
    input  tri1  id_4
    , id_7
);
  parameter id_8 = ~1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_1,
      id_0,
      id_4,
      id_1,
      id_2
  );
  id_9 :
  assert property (@(negedge id_2 * -1) id_7)
  else id_3 <= id_9;
endmodule
