
# IEEE 754 32-bit Floating Point Adder â€“ FSM-Based Design

This project implements a 32-bit IEEE 754-compliant Floating Point Adder using Verilog. The design is fully FSM-driven and handles all edge cases, including normalization, rounding, overflow, underflow, zero, infinity, and NaN.

## ğŸ”§ Project Structure

```
.
â”œâ”€â”€ rtl/        # RTL source code for Floating Point Adder
â”œâ”€â”€ tb/         # Testbenches with extensive coverage
â”œâ”€â”€ sim/        # Simulation outputs and waveform dumps
â”œâ”€â”€ lint/       # Linting reports (SpyGlass / Verilator)
â”œâ”€â”€ synth/      # Synthesis reports and netlist
â””â”€â”€ README.md   # Project documentation
```

## ğŸ“‚ RTL Design

- **File**: `rtl/floating_point_adder.v`
- **Description**:
  - Adds two 32-bit IEEE 754 floating-point numbers.
  - FSM-based design with states:
    - `STATE_IDLE`
    - `STATE_UNPACK_INPUTS`
    - `STATE_CHECK_EXCEPTIONS`
    - `STATE_EXCEPTION_DONE`
    - `STATE_ADD_OR_SUB`
    - `STATE_HANDLE_CARRY`
    - `STATE_NORMALIZE_SHIFT`
    - `STATE_NORMALIZE_MANT`
    - `STATE_PACK_OUTPUT`
  - Handles:
    - Different sign operands (subtraction)
    - Same sign operands (addition)
    - Normalization and exponent adjustment
    - Special values: NaN, Inf, Zero
    - Overflow and underflow detection

## ğŸ§ª Testbench

- **Directory**: `tb/`
- **Features**:
  - Tests for all input combinations:
    - Positive and negative operands
    - Operand A or B = 0
    - Both operands = 0
    - Infinity and NaN combinations
    - Overflow and underflow corner cases
- **Tool**: QuestaSim

## ğŸ“Š Linting

- **Tool**: Synopsys VC SpyGlass
- **Directory**: `lint/`
- **Checks**:
  - FSM completeness
  - Implicit state transitions
  - Synthesis-safe RTL practices

## ğŸ—ï¸ Synthesis

- **Tool**: Synopsys Design Compiler
- **Directory**: `synth/`
- **Output**:
  - `floating_point_adder_netlist.v`
  - `schematic.png`
- **Target Library**: `lsi_10k.db` or any standard 65nm library

## ğŸ“ How to Simulate

1. Go to `tb/` directory.
2. Use `Makefile` with simulator (QuestaSim):
   ```bash
   make all
   ```
3. View output waveforms or logs in the `sim/` folder.

## âœ… Deliverables Summary

| Deliverable                        | Status      |
|------------------------------------|-------------|
| RTL Floating Point Adder           | âœ… Complete |
| Testbench with Corner Cases        | âœ… Covered  |
| Linting (No Major Warnings)        | âœ… Passed   |
| Synthesis (Gate-level Netlist)     | âœ… Done     |

## ğŸ–¼ï¸ Screenshots

![Adder Simulation](sim/simulation.png)

![Post-Synthesis Schematic](synth/schematic.png)

## ğŸ‘¤ Author

- **Name**: Hithaishi S R  
- **Profile**: [LinkedIn](https://www.linkedin.com/in/hithaishisr)

## ğŸ“œ License

This project is open for educational and non-commercial use. Use it to learn, build, or expand your digital design skills!
