void F_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nstruct V_4 * V_5 ;\r\nstruct V_6 * V_7 = V_8 ;\r\nstruct V_9 T_1 * V_10 ;\r\nstruct V_11 * V_11 = V_8 -> V_12 . V_11 ;\r\nlong V_13 = 0 ;\r\nF_2 () ;\r\nif ( ! V_11 || ! V_11 -> V_14 ) {\r\nF_3 ( L_1 ) ;\r\nF_4 ( V_15 ) ;\r\n}\r\nF_5 ( V_2 -> V_16 . V_17 , V_18 , V_19 | V_11 -> V_20 ) ;\r\nV_10 = V_11 -> V_14 ;\r\nif ( ! F_6 ( V_21 , V_10 , V_11 -> V_22 . V_23 ?\r\nsizeof( struct V_9 ) :\r\nsizeof( struct V_24 ) ) ) {\r\nF_3 ( L_2 ) ;\r\nF_4 ( V_15 ) ;\r\n}\r\nF_7 {\r\nF_8 ( V_2 -> V_16 . V_25 , & V_10 -> V_2 . V_26 ) ;\r\nF_8 ( V_2 -> V_16 . V_27 , & V_10 -> V_2 . V_28 ) ;\r\nF_8 ( V_2 -> V_16 . V_29 , & V_10 -> V_2 . V_30 ) ;\r\nF_8 ( V_2 -> V_16 . V_31 , & V_10 -> V_2 . V_32 ) ;\r\nF_8 ( V_2 -> V_16 . V_33 , & V_10 -> V_2 . V_34 ) ;\r\nF_8 ( V_2 -> V_16 . V_35 , & V_10 -> V_2 . V_36 ) ;\r\nF_8 ( V_2 -> V_16 . V_37 , & V_10 -> V_2 . V_38 ) ;\r\nF_8 ( V_2 -> V_16 . V_39 , & V_10 -> V_2 . V_40 ) ;\r\nF_8 ( V_2 -> V_16 . V_41 , & V_10 -> V_2 . V_41 ) ;\r\nF_8 ( V_2 -> V_16 . V_17 , & V_10 -> V_2 . V_42 ) ;\r\nF_8 ( V_2 -> V_16 . V_43 , & V_10 -> V_2 . V_44 ) ;\r\nF_8 ( V_2 -> V_16 . V_45 , & V_10 -> V_2 . V_45 ) ;\r\nF_8 ( V_2 -> V_46 , & V_10 -> V_2 . V_46 ) ;\r\nF_8 ( V_2 -> V_47 , & V_10 -> V_2 . V_47 ) ;\r\nF_8 ( V_2 -> V_48 , & V_10 -> V_2 . V_48 ) ;\r\nF_8 ( V_2 -> V_49 , & V_10 -> V_2 . V_49 ) ;\r\nF_8 ( V_11 -> V_50 , & V_10 -> V_50 ) ;\r\n} F_9 ( V_13 ) ;\r\nif ( V_13 ) {\r\nF_3 ( L_2 ) ;\r\nF_4 ( V_15 ) ;\r\n}\r\nV_5 = & F_10 ( V_51 , F_11 () ) ;\r\nV_7 -> V_12 . V_52 = V_11 -> V_53 ;\r\nV_7 -> V_12 . V_54 = V_55 ;\r\nF_12 ( V_5 , & V_7 -> V_12 ) ;\r\nV_11 -> V_53 = 0 ;\r\nF_13 () ;\r\nmemcpy ( & V_2 -> V_16 , & V_11 -> V_56 , sizeof( struct V_57 ) ) ;\r\nF_14 ( V_11 -> V_56 . V_49 ) ;\r\nV_2 -> V_16 . V_37 = V_3 ;\r\n}\r\nstatic void F_15 ( struct V_58 * V_59 )\r\n{\r\nT_2 * V_60 ;\r\nT_3 * V_61 ;\r\nT_4 * V_62 ;\r\nT_5 * V_63 ;\r\nT_6 * V_64 ;\r\nint V_65 ;\r\nF_16 ( & V_59 -> V_66 ) ;\r\nV_60 = F_17 ( V_59 , 0xA0000 ) ;\r\nif ( F_18 ( V_60 ) )\r\ngoto V_67;\r\nV_61 = F_19 ( V_60 , 0xA0000 ) ;\r\nif ( F_20 ( V_61 ) )\r\ngoto V_67;\r\nV_62 = F_21 ( V_61 , 0xA0000 ) ;\r\nif ( F_22 ( * V_62 ) ) {\r\nstruct V_68 * V_69 = F_23 ( V_59 , 0xA0000 ) ;\r\nF_24 ( V_69 , V_62 , 0xA0000 ) ;\r\n}\r\nif ( F_25 ( V_62 ) )\r\ngoto V_67;\r\nV_63 = F_26 ( V_59 , V_62 , 0xA0000 , & V_64 ) ;\r\nfor ( V_65 = 0 ; V_65 < 32 ; V_65 ++ ) {\r\nif ( F_27 ( * V_63 ) )\r\nF_28 ( V_63 , F_29 ( * V_63 ) ) ;\r\nV_63 ++ ;\r\n}\r\nF_30 ( V_63 , V_64 ) ;\r\nV_67:\r\nF_31 ( & V_59 -> V_66 ) ;\r\nF_32 () ;\r\n}\r\nstatic long F_33 ( struct V_9 T_1 * V_14 , bool V_70 )\r\n{\r\nstruct V_4 * V_5 ;\r\nstruct V_6 * V_7 = V_8 ;\r\nstruct V_11 * V_11 = V_7 -> V_12 . V_11 ;\r\nstruct V_1 V_71 ;\r\nstruct V_57 * V_2 = F_34 () ;\r\nunsigned long V_13 = 0 ;\r\nV_13 = F_35 ( 0 ) ;\r\nif ( V_13 ) {\r\nF_36 ( L_3 ,\r\nV_8 -> V_72 , F_37 ( V_8 ) ,\r\nF_38 ( & V_73 , F_39 () ) ) ;\r\nreturn - V_74 ;\r\n}\r\nif ( ! V_11 ) {\r\nif ( ! ( V_11 = F_40 ( sizeof( * V_11 ) , V_75 ) ) )\r\nreturn - V_76 ;\r\nV_7 -> V_12 . V_11 = V_11 ;\r\n}\r\nif ( V_11 -> V_53 )\r\nreturn - V_74 ;\r\nif ( ! F_6 ( V_77 , V_14 , V_70 ?\r\nsizeof( struct V_24 ) :\r\nsizeof( struct V_9 ) ) )\r\nreturn - V_78 ;\r\nmemset ( & V_71 , 0 , sizeof( V_71 ) ) ;\r\nF_41 {\r\nunsigned short V_79 ;\r\nF_42 ( V_71 . V_16 . V_25 , & V_14 -> V_2 . V_26 ) ;\r\nF_42 ( V_71 . V_16 . V_27 , & V_14 -> V_2 . V_28 ) ;\r\nF_42 ( V_71 . V_16 . V_29 , & V_14 -> V_2 . V_30 ) ;\r\nF_42 ( V_71 . V_16 . V_31 , & V_14 -> V_2 . V_32 ) ;\r\nF_42 ( V_71 . V_16 . V_33 , & V_14 -> V_2 . V_34 ) ;\r\nF_42 ( V_71 . V_16 . V_35 , & V_14 -> V_2 . V_36 ) ;\r\nF_42 ( V_71 . V_16 . V_37 , & V_14 -> V_2 . V_38 ) ;\r\nF_42 ( V_71 . V_16 . V_39 , & V_14 -> V_2 . V_40 ) ;\r\nF_42 ( V_79 , & V_14 -> V_2 . V_41 ) ;\r\nV_71 . V_16 . V_41 = V_79 ;\r\nF_42 ( V_71 . V_16 . V_17 , & V_14 -> V_2 . V_42 ) ;\r\nF_42 ( V_71 . V_16 . V_43 , & V_14 -> V_2 . V_44 ) ;\r\nF_42 ( V_79 , & V_14 -> V_2 . V_45 ) ;\r\nV_71 . V_16 . V_45 = V_79 ;\r\nF_42 ( V_71 . V_46 , & V_14 -> V_2 . V_46 ) ;\r\nF_42 ( V_71 . V_47 , & V_14 -> V_2 . V_47 ) ;\r\nF_42 ( V_71 . V_48 , & V_14 -> V_2 . V_48 ) ;\r\nF_42 ( V_71 . V_49 , & V_14 -> V_2 . V_49 ) ;\r\nF_42 ( V_11 -> V_17 , & V_14 -> V_17 ) ;\r\nF_42 ( V_11 -> V_50 , & V_14 -> V_50 ) ;\r\nF_42 ( V_11 -> V_80 , & V_14 -> V_80 ) ;\r\n} F_43 ( V_13 ) ;\r\nif ( V_13 )\r\nreturn V_13 ;\r\nif ( F_44 ( & V_11 -> V_81 ,\r\n& V_14 -> V_81 ,\r\nsizeof( struct V_82 ) ) )\r\nreturn - V_78 ;\r\nif ( F_44 ( & V_11 -> V_83 ,\r\n& V_14 -> V_83 ,\r\nsizeof( struct V_82 ) ) )\r\nreturn - V_78 ;\r\nif ( V_70 ) {\r\nif ( F_44 ( & V_11 -> V_22 , & V_14 -> V_22 ,\r\nsizeof( struct V_84 ) ) )\r\nreturn - V_78 ;\r\nV_11 -> V_22 . V_23 = 1 ;\r\n} else\r\nmemset ( & V_11 -> V_22 , 0 ,\r\nsizeof( struct V_84 ) ) ;\r\nmemcpy ( & V_11 -> V_56 , V_2 , sizeof( struct V_57 ) ) ;\r\nV_11 -> V_14 = V_14 ;\r\nV_18 = V_71 . V_16 . V_17 ;\r\nV_71 . V_16 . V_17 &= V_85 ;\r\nV_71 . V_16 . V_17 |= V_2 -> V_17 & ~ V_85 ;\r\nV_71 . V_16 . V_17 |= V_86 ;\r\nV_71 . V_16 . V_87 = V_2 -> V_87 ;\r\nswitch ( V_11 -> V_80 ) {\r\ncase V_88 :\r\nV_11 -> V_20 = 0 ;\r\nbreak;\r\ncase V_89 :\r\nV_11 -> V_20 = V_90 | V_91 ;\r\nbreak;\r\ncase V_92 :\r\nV_11 -> V_20 = V_93 | V_90 | V_91 ;\r\nbreak;\r\ndefault:\r\nV_11 -> V_20 = V_94 | V_93 | V_90 | V_91 ;\r\nbreak;\r\n}\r\nV_11 -> V_53 = V_7 -> V_12 . V_52 ;\r\nF_45 ( V_11 -> V_56 . V_49 ) ;\r\nV_5 = & F_10 ( V_51 , F_11 () ) ;\r\nV_7 -> V_12 . V_52 += 16 ;\r\nif ( F_46 ( V_95 ) )\r\nV_7 -> V_12 . V_54 = 0 ;\r\nF_12 ( V_5 , & V_7 -> V_12 ) ;\r\nF_13 () ;\r\nif ( V_11 -> V_17 & V_96 )\r\nF_15 ( V_7 -> V_59 ) ;\r\nmemcpy ( (struct V_1 * ) V_2 , & V_71 , sizeof( V_71 ) ) ;\r\nF_47 () ;\r\nreturn V_2 -> V_37 ;\r\n}\r\nstatic inline void F_48 ( struct V_1 * V_2 )\r\n{\r\nV_18 |= V_19 ;\r\n}\r\nstatic inline void F_49 ( struct V_1 * V_2 )\r\n{\r\nV_18 &= ~ V_19 ;\r\n}\r\nstatic inline void F_50 ( struct V_1 * V_2 )\r\n{\r\nV_2 -> V_16 . V_17 &= ~ V_97 ;\r\n}\r\nstatic inline void F_51 ( struct V_1 * V_2 )\r\n{\r\nV_2 -> V_16 . V_17 &= ~ V_93 ;\r\n}\r\nstatic inline void F_52 ( unsigned long V_17 , struct V_1 * V_2 )\r\n{\r\nF_5 ( V_18 , V_17 , V_8 -> V_12 . V_11 -> V_20 ) ;\r\nF_5 ( V_2 -> V_16 . V_17 , V_17 , V_85 ) ;\r\nif ( V_17 & V_98 )\r\nF_48 ( V_2 ) ;\r\nelse\r\nF_49 ( V_2 ) ;\r\n}\r\nstatic inline void F_53 ( unsigned short V_17 , struct V_1 * V_2 )\r\n{\r\nF_5 ( V_99 , V_17 , V_8 -> V_12 . V_11 -> V_20 ) ;\r\nF_5 ( V_2 -> V_16 . V_17 , V_17 , V_85 ) ;\r\nif ( V_17 & V_98 )\r\nF_48 ( V_2 ) ;\r\nelse\r\nF_49 ( V_2 ) ;\r\n}\r\nstatic inline unsigned long F_54 ( struct V_1 * V_2 )\r\n{\r\nunsigned long V_17 = V_2 -> V_16 . V_17 & V_100 ;\r\nif ( V_18 & V_19 )\r\nV_17 |= V_98 ;\r\nV_17 |= V_91 ;\r\nreturn V_17 | ( V_18 & V_8 -> V_12 . V_11 -> V_20 ) ;\r\n}\r\nstatic inline int F_55 ( int V_101 , struct V_82 * V_102 )\r\n{\r\n__asm__ __volatile__("btl %2,%1\n\tsbbl %0,%0"\r\n:"=r" (nr)\r\n:"m" (*bitmap), "r" (nr));\r\nreturn V_101 ;\r\n}\r\nstatic void F_56 ( struct V_1 * V_2 , int V_65 ,\r\nunsigned char T_1 * V_103 , unsigned short V_43 )\r\n{\r\nunsigned long T_1 * V_104 ;\r\nunsigned long V_105 ;\r\nstruct V_11 * V_11 = V_8 -> V_12 . V_11 ;\r\nif ( V_2 -> V_16 . V_41 == V_106 )\r\ngoto V_107;\r\nif ( F_55 ( V_65 , & V_11 -> V_81 ) )\r\ngoto V_107;\r\nif ( V_65 == 0x21 && F_55 ( F_57 ( V_2 ) , & V_11 -> V_83 ) )\r\ngoto V_107;\r\nV_104 = ( unsigned long T_1 * ) ( V_65 << 2 ) ;\r\nif ( F_58 ( V_105 , V_104 ) )\r\ngoto V_107;\r\nif ( ( V_105 >> 16 ) == V_106 )\r\ngoto V_107;\r\nF_59 ( V_103 , V_43 , F_54 ( V_2 ) , V_107 ) ;\r\nF_59 ( V_103 , V_43 , V_2 -> V_16 . V_41 , V_107 ) ;\r\nF_59 ( V_103 , V_43 , F_60 ( V_2 ) , V_107 ) ;\r\nV_2 -> V_16 . V_41 = V_105 >> 16 ;\r\nF_61 ( V_2 ) -= 6 ;\r\nF_60 ( V_2 ) = V_105 & 0xffff ;\r\nF_50 ( V_2 ) ;\r\nF_49 ( V_2 ) ;\r\nF_51 ( V_2 ) ;\r\nreturn;\r\nV_107:\r\nF_1 ( V_2 , V_108 + ( V_65 << 8 ) ) ;\r\n}\r\nint F_62 ( struct V_1 * V_2 , long V_109 , int V_110 )\r\n{\r\nstruct V_11 * V_11 = V_8 -> V_12 . V_11 ;\r\nif ( V_11 -> V_22 . V_23 ) {\r\nif ( ( V_110 == 3 ) || ( V_110 == 1 ) ) {\r\nF_1 ( V_2 , V_111 + ( V_110 << 8 ) ) ;\r\nreturn 0 ;\r\n}\r\nF_56 ( V_2 , V_110 , ( unsigned char T_1 * ) ( V_2 -> V_16 . V_45 << 4 ) , F_61 ( V_2 ) ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_110 != 1 )\r\nreturn 1 ;\r\nV_8 -> V_12 . V_112 = V_110 ;\r\nV_8 -> V_12 . V_109 = V_109 ;\r\nF_63 ( V_113 , V_8 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_64 ( struct V_1 * V_2 , long V_109 )\r\n{\r\nunsigned char V_114 ;\r\nunsigned char T_1 * V_115 ;\r\nunsigned char T_1 * V_103 ;\r\nunsigned short V_39 , V_43 , V_116 ;\r\nint V_117 , V_118 ;\r\nstruct V_84 * V_119 = & V_8 -> V_12 . V_11 -> V_22 ;\r\n#define F_65 \\r\nif (vmpi->vm86dbg_active && vmpi->vm86dbg_TFpendig) \\r\nnewflags |= X86_EFLAGS_TF\r\nV_116 = * ( unsigned short * ) & V_2 -> V_16 . V_17 ;\r\nV_115 = ( unsigned char T_1 * ) ( V_2 -> V_16 . V_41 << 4 ) ;\r\nV_103 = ( unsigned char T_1 * ) ( V_2 -> V_16 . V_45 << 4 ) ;\r\nV_43 = F_61 ( V_2 ) ;\r\nV_39 = F_60 ( V_2 ) ;\r\nV_117 = 0 ;\r\nV_118 = 0 ;\r\ndo {\r\nswitch ( V_114 = F_66 ( V_115 , V_39 , V_120 ) ) {\r\ncase 0x66 : V_117 = 1 ; break;\r\ncase 0x67 : break;\r\ncase 0x2e : break;\r\ncase 0x3e : break;\r\ncase 0x26 : break;\r\ncase 0x36 : break;\r\ncase 0x65 : break;\r\ncase 0x64 : break;\r\ncase 0xf2 : break;\r\ncase 0xf3 : break;\r\ndefault: V_118 = 1 ;\r\n}\r\n} while ( ! V_118 );\r\nswitch ( V_114 ) {\r\ncase 0x9c :\r\nif ( V_117 ) {\r\nF_67 ( V_103 , V_43 , F_54 ( V_2 ) , V_120 ) ;\r\nF_61 ( V_2 ) -= 4 ;\r\n} else {\r\nF_59 ( V_103 , V_43 , F_54 ( V_2 ) , V_120 ) ;\r\nF_61 ( V_2 ) -= 2 ;\r\n}\r\nF_60 ( V_2 ) = V_39 ;\r\ngoto V_121;\r\ncase 0x9d :\r\n{\r\nunsigned long V_122 ;\r\nif ( V_117 ) {\r\nV_122 = F_68 ( V_103 , V_43 , V_120 ) ;\r\nF_61 ( V_2 ) += 4 ;\r\n} else {\r\nV_122 = F_69 ( V_103 , V_43 , V_120 ) ;\r\nF_61 ( V_2 ) += 2 ;\r\n}\r\nF_60 ( V_2 ) = V_39 ;\r\nF_65 ;\r\nif ( V_117 )\r\nF_52 ( V_122 , V_2 ) ;\r\nelse\r\nF_53 ( V_122 , V_2 ) ;\r\ngoto V_123;\r\n}\r\ncase 0xcd : {\r\nint V_124 = F_66 ( V_115 , V_39 , V_120 ) ;\r\nF_60 ( V_2 ) = V_39 ;\r\nif ( V_119 -> V_125 ) {\r\nif ( ( 1 << ( V_124 & 7 ) ) & V_119 -> V_126 [ V_124 >> 3 ] ) {\r\nF_1 ( V_2 , V_108 + ( V_124 << 8 ) ) ;\r\nreturn;\r\n}\r\n}\r\nF_56 ( V_2 , V_124 , V_103 , V_43 ) ;\r\nreturn;\r\n}\r\ncase 0xcf :\r\n{\r\nunsigned long V_127 ;\r\nunsigned long V_128 ;\r\nunsigned long V_122 ;\r\nif ( V_117 ) {\r\nV_127 = F_68 ( V_103 , V_43 , V_120 ) ;\r\nV_128 = F_68 ( V_103 , V_43 , V_120 ) ;\r\nV_122 = F_68 ( V_103 , V_43 , V_120 ) ;\r\nF_61 ( V_2 ) += 12 ;\r\n} else {\r\nV_127 = F_69 ( V_103 , V_43 , V_120 ) ;\r\nV_128 = F_69 ( V_103 , V_43 , V_120 ) ;\r\nV_122 = F_69 ( V_103 , V_43 , V_120 ) ;\r\nF_61 ( V_2 ) += 6 ;\r\n}\r\nF_60 ( V_2 ) = V_127 ;\r\nV_2 -> V_16 . V_41 = V_128 ;\r\nF_65 ;\r\nif ( V_117 ) {\r\nF_52 ( V_122 , V_2 ) ;\r\n} else {\r\nF_53 ( V_122 , V_2 ) ;\r\n}\r\ngoto V_123;\r\n}\r\ncase 0xfa :\r\nF_60 ( V_2 ) = V_39 ;\r\nF_49 ( V_2 ) ;\r\ngoto V_121;\r\ncase 0xfb :\r\nF_60 ( V_2 ) = V_39 ;\r\nF_48 ( V_2 ) ;\r\ngoto V_123;\r\ndefault:\r\nF_1 ( V_2 , V_129 ) ;\r\n}\r\nreturn;\r\nV_123:\r\nif ( V_18 & V_130 ) {\r\nF_1 ( V_2 , V_131 ) ;\r\nreturn;\r\n}\r\nV_121:\r\nif ( V_119 -> V_132 && ( V_18 & ( V_98 | V_19 ) ) ) {\r\nF_1 ( V_2 , V_133 ) ;\r\nreturn;\r\n}\r\nif ( V_116 & V_97 )\r\nF_62 ( V_2 , 0 , V_134 ) ;\r\nreturn;\r\nV_120:\r\nF_1 ( V_2 , V_129 ) ;\r\n}\r\nstatic T_7 F_70 ( int V_124 , void * V_135 )\r\n{\r\nint V_136 ;\r\nunsigned long V_17 ;\r\nF_71 ( & V_137 , V_17 ) ;\r\nV_136 = 1 << V_124 ;\r\nif ( ( V_138 & V_136 ) || ! V_139 [ V_124 ] . V_7 )\r\ngoto V_67;\r\nV_138 |= V_136 ;\r\nif ( V_139 [ V_124 ] . V_140 )\r\nF_72 ( V_139 [ V_124 ] . V_140 , V_139 [ V_124 ] . V_7 , 1 ) ;\r\nF_73 ( V_124 ) ;\r\nF_74 ( & V_137 , V_17 ) ;\r\nreturn V_141 ;\r\nV_67:\r\nF_74 ( & V_137 , V_17 ) ;\r\nreturn V_142 ;\r\n}\r\nstatic inline void F_75 ( int V_143 )\r\n{\r\nunsigned long V_17 ;\r\nF_76 ( V_143 , NULL ) ;\r\nV_139 [ V_143 ] . V_7 = NULL ;\r\nF_71 ( & V_137 , V_17 ) ;\r\nV_138 &= ~ ( 1 << V_143 ) ;\r\nF_74 ( & V_137 , V_17 ) ;\r\n}\r\nvoid F_77 ( struct V_6 * V_144 )\r\n{\r\nint V_65 ;\r\nfor ( V_65 = V_145 ; V_65 <= V_146 ; V_65 ++ )\r\nif ( V_139 [ V_65 ] . V_7 == V_144 )\r\nF_75 ( V_65 ) ;\r\n}\r\nstatic inline int F_78 ( int V_143 )\r\n{\r\nint V_147 ;\r\nunsigned long V_17 ;\r\nint V_148 = 0 ;\r\nif ( F_79 ( V_143 ) ) return 0 ;\r\nif ( V_139 [ V_143 ] . V_7 != V_8 ) return 0 ;\r\nF_71 ( & V_137 , V_17 ) ;\r\nV_147 = V_138 & ( 1 << V_143 ) ;\r\nV_138 &= ~ V_147 ;\r\nif ( V_147 ) {\r\nF_80 ( V_143 ) ;\r\nV_148 = 1 ;\r\n}\r\nF_74 ( & V_137 , V_17 ) ;\r\nreturn V_148 ;\r\n}\r\nstatic int F_81 ( int V_149 , int V_143 )\r\n{\r\nint V_148 ;\r\nswitch ( V_149 ) {\r\ncase V_150 : {\r\nreturn F_78 ( V_143 ) ;\r\n}\r\ncase V_151 : {\r\nreturn V_138 ;\r\n}\r\ncase V_152 : {\r\nint V_140 = V_143 >> 8 ;\r\nint V_153 = V_143 & 255 ;\r\nif ( ! F_82 ( V_154 ) ) return - V_74 ;\r\nif ( ! ( ( 1 << V_140 ) & V_155 ) ) return - V_74 ;\r\nif ( F_79 ( V_153 ) ) return - V_74 ;\r\nif ( V_139 [ V_153 ] . V_7 ) return - V_74 ;\r\nV_148 = F_83 ( V_153 , & F_70 , 0 , V_156 , NULL ) ;\r\nif ( V_148 ) return V_148 ;\r\nV_139 [ V_153 ] . V_140 = V_140 ;\r\nV_139 [ V_153 ] . V_7 = V_8 ;\r\nreturn V_153 ;\r\n}\r\ncase V_157 : {\r\nif ( F_79 ( V_143 ) ) return - V_74 ;\r\nif ( ! V_139 [ V_143 ] . V_7 ) return 0 ;\r\nif ( V_139 [ V_143 ] . V_7 != V_8 ) return - V_74 ;\r\nF_75 ( V_143 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nreturn - V_158 ;\r\n}
