Warning: Design 'edge_detection_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : edge_detection_top
Version: K-2015.06-SP5-6
Date   : Tue Dec  1 18:05:46 2020
****************************************

Library(s) Used:

    sclib_tsmc180_ss (File: /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.db)

Number of ports:                          443
Number of nets:                          1545
Number of cells:                         1107
Number of combinational cells:            972
Number of sequential cells:               126
Number of macros/black boxes:               0
Number of buf/inv:                        124
Number of references:                       6

Combinational area:              13956.939217
Buf/Inv area:                     1025.628822
Noncombinational area:            6335.817581
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 20292.756798
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)
1
