
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDL"
"Report-Msgid-Bugs-To:"
"POT-Creation-Date:2023-12-01 11:48+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language:zh_CN"
"Language-Team:zh_CN <LL@li.org>"
"Plural-Forms:nplurals=1; plural=0;"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=utf-8"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:5
msgid "VHDL equivalences"
msgstr "VHDL 等效项"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:8
msgid "Entity and architecture"
msgstr "实体和架构"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:10
msgid ""
"In SpinalHDL, a VHDL entity and architecture are both defined inside a "
"``Component``."
msgstr "在 SpinalHDL 中，VHDL 实体和体系结构都在“组件”内定义。"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:12
msgid ""
"Here is an example of a component which has 3 inputs (``a``, ``b``, ``c``) "
"and an output (``result``). This component also has an ``offset`` "
"construction parameter (like a VHDL generic)."
msgstr ""
"这是一个具有 3 "
"个输入（``a``、``b``、``c``）和一个输出（``result``）的组件示例。该组件还有一个“offset”构造参数（类似于 VHDL "
"通用）。"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:24
msgid "Then to instantiate that component, you don't need to bind it:"
msgstr "然后要实例化该组件，您不需要绑定它："
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:43
msgid "Data types"
msgstr "数据类型"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:45
msgid "SpinalHDL data types are similar to the VHDL ones:"
msgstr "SpinalHDL 数据类型与 VHDL 数据类型类似："
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:50 people/vhdl_perspective.rst:68
msgid "VHDL"
msgstr "超高清描述语言"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:51 people/vhdl_perspective.rst:69
msgid "SpinalHDL"
msgstr "脊髓HDL"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:52
msgid "std_logic"
msgstr "标准逻辑"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:53
msgid "Bool"
msgstr "布尔"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:54
msgid "std_logic_vector"
msgstr "标准逻辑向量"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:55
msgid "Bits"
msgstr "位"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:56
msgid "unsigned"
msgstr "未签名"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:57
msgid "UInt"
msgstr "单位"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:58
msgid "signed"
msgstr "签"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:59
msgid "SInt"
msgstr "斯内特"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:62
msgid ""
"In VHDL, to define an 8 bit ``unsigned`` you have to give the range of bits "
"``unsigned(7 downto 0)``,"
msgstr "在 VHDL 中，要定义 8 位“无符号”，您必须给出位范围“无符号（7 到 0）”，"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:63
msgid ""
"whereas in SpinalHDL you simply supply the number of bits ``UInt(8 bits)``."
msgstr "而在 SpinalHDL 中，您只需提供位数“UInt(8 位)”。"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:70
msgid "records"
msgstr "记录"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:71
msgid "Bundle"
msgstr "捆"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:72
msgid "array"
msgstr "大批"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:73
msgid "Vec"
msgstr "向量"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:74
msgid "enum"
msgstr "枚举"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:75
msgid "SpinalEnum"
msgstr "脊柱枚举"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:77
msgid ""
"Here is an example of the SpinalHDL ``Bundle`` definition. ``channelWidth`` "
"is a construction parameter, like VHDL generics, but for data structures:"
msgstr ""
"这是 SpinalHDL ``Bundle`` 定义的示例。 “channelWidth” 是一个构造参数，类似于 VHDL 泛型，但对于数据结构："
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:85
msgid ""
"Then for example, to instantiate a ``Bundle``, you need to write ``val "
"myColor = RGB(channelWidth=8)``."
msgstr "例如，要实例化一个“Bundle”，您需要编写“val myColor = RGB(channelWidth=8)”。"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:88
msgid "Signal"
msgstr "信号"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:90
msgid "Here is an example about signal instantiations:"
msgstr "这是一个关于信号实例化的示例："
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:107
msgid "Assignments"
msgstr "作业"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:109
msgid ""
"In SpinalHDL, the ``:=`` assignment operator is equivalent to the VHDL "
"signal assignment (``<=``):"
msgstr "在 SpinalHDL 中，``:=`` 赋值运算符相当于 VHDL 信号赋值 (``<=``)："
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:116
msgid ""
"Conditional assignments are done like in VHDL by using ``if``/``case`` "
"statements:"
msgstr "条件赋值就像在 VHDL 中一样，通过使用 ``if``/``case`` 语句来完成："
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:141
msgid "Literals"
msgstr "文字"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:143
msgid "Literals are a little bit different than in VHDL:"
msgstr "文字与 VHDL 中的文字略有不同："
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:163
msgid "Registers"
msgstr "寄存器"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:165
msgid ""
"In SpinalHDL, registers are explicitly specified while in VHDL registers are"
" inferred. Here is an example of SpinalHDL registers:"
msgstr "在 SpinalHDL 中，寄存器是显式指定的，而在 VHDL 中寄存器是推断的。以下是 SpinalHDL 寄存器的示例："
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:175
msgid "Process blocks"
msgstr "流程块"
#: ../../source/SpinalHDL/Getting Started/Help VHDL for
#: people/vhdl_perspective.rst:177
msgid ""
"Process blocks are a simulation feature that is unnecessary to design RTL. "
"It's why SpinalHDL doesn't contain any feature analogous to process blocks, "
"and you can assign what you want, where you want."
msgstr ""
"处理块是一种仿真功能，对于设计 RTL 来说是不必要的。这就是为什么 SpinalHDL "
"不包含任何类似于过程块的功能，并且您可以在您想要的位置分配您想要的内容。"
