{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683618209775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683618209775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 15:43:29 2023 " "Processing started: Tue May 09 15:43:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683618209775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683618209775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sdram_Control -c Sdram_Control " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sdram_Control -c Sdram_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683618209775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1683618210021 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seven_segment_LED.v(22) " "Verilog HDL information at seven_segment_LED.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "../sim/seven_segment_LED.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1683618210053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control_1/sim/seven_segment_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/sim/seven_segment_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_LED " "Found entity 1: seven_segment_LED" {  } { { "../sim/seven_segment_LED.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control_1/src/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/src/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "../src/sdram_init.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_init.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control_1/src/sdram_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/src/sdram_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_top " "Found entity 1: sdram_control_top" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210059 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_control.v(98) " "Verilog HDL warning at sdram_control.v(98): extended using \"x\" or \"z\"" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1683618210061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AUTO_REF auto_ref Sdram_Params.h(35) " "Verilog HDL Declaration information at Sdram_Params.h(35): object \"AUTO_REF\" differs only in case from object \"auto_ref\" in the same scope" {  } { { "../src/Sdram_Params.h" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/Sdram_Params.h" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1683618210062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control_1/src/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/src/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control_1/sim/sdram_init_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/sim/sdram_init_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init_tb " "Found entity 1: sdram_init_tb" {  } { { "../sim/sdram_init_tb.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/sdram_init_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control_1/sim/sdram_control_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/sim/sdram_control_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_top_tb " "Found entity 1: sdram_control_top_tb" {  } { { "../sim/sdram_control_top_tb.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/sdram_control_top_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control_1/sim/sdram_control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/sim/sdram_control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_tb " "Found entity 1: sdram_control_tb" {  } { { "../sim/sdram_control_tb.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/sdram_control_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210068 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(982) " "Verilog HDL warning at sdr.v(982): extended using \"x\" or \"z\"" {  } { { "../sim/sdr.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/sdr.v" 982 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1683618210071 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(985) " "Verilog HDL warning at sdr.v(985): extended using \"x\" or \"z\"" {  } { { "../sim/sdr.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/sdr.v" 985 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1683618210071 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdr.v(198) " "Verilog HDL information at sdr.v(198): always construct contains both blocking and non-blocking assignments" {  } { { "../sim/sdr.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/sdr.v" 198 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1683618210072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control_1/sim/sdr.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/sim/sdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr " "Found entity 1: sdr" {  } { { "../sim/sdr.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/sdr.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control_1/core/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/core/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "../core/fifo_wr.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/core/fifo_wr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control_1/core/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/core/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "../core/fifo_rd.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/core/fifo_rd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/licheng/sdram/class32_sdram_control_1/src/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/src/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM " "Found entity 1: SDRAM" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210084 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_Key_1 SDRAM.v(103) " "Verilog HDL Implicit Net warning at SDRAM.v(103): created implicit net for \"clk_Key_1\"" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618210084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRAM " "Elaborating entity \"SDRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1683618210292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control_top sdram_control_top:sdram_control_top " "Elaborating entity \"sdram_control_top\" for hierarchy \"sdram_control_top:sdram_control_top\"" {  } { { "../src/SDRAM.v" "sdram_control_top" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210307 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr_sdram_addr sdram_control_top.v(91) " "Verilog HDL warning at sdram_control_top.v(91): object wr_sdram_addr used but never assigned" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 91 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1683618210308 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rd_sdram_addr sdram_control_top.v(92) " "Verilog HDL warning at sdram_control_top.v(92): object rd_sdram_addr used but never assigned" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 92 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1683618210308 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_caddr sdram_control_top.v(217) " "Verilog HDL Always Construct warning at sdram_control_top.v(217): inferring latch(es) for variable \"sd_caddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 217 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683618210310 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_raddr sdram_control_top.v(230) " "Verilog HDL Always Construct warning at sdram_control_top.v(230): inferring latch(es) for variable \"sd_raddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683618210310 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sd_baddr sdram_control_top.v(243) " "Verilog HDL Always Construct warning at sdram_control_top.v(243): inferring latch(es) for variable \"sd_baddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683618210310 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wr_sdram_addr 0 sdram_control_top.v(91) " "Net \"wr_sdram_addr\" at sdram_control_top.v(91) has no driver or initial value, using a default initial value '0'" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1683618210311 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rd_sdram_addr 0 sdram_control_top.v(92) " "Net \"rd_sdram_addr\" at sdram_control_top.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1683618210311 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[0\] sdram_control_top.v(245) " "Inferred latch for \"sd_baddr\[0\]\" at sdram_control_top.v(245)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210311 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_baddr\[1\] sdram_control_top.v(245) " "Inferred latch for \"sd_baddr\[1\]\" at sdram_control_top.v(245)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210311 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[0\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[0\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210311 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[1\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[1\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210311 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[2\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[2\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210312 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[3\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[3\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210312 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[4\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[4\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210312 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[5\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[5\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210312 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[6\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[6\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210312 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[7\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[7\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210312 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[8\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[8\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210312 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[9\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[9\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210312 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[10\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[10\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210312 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[11\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[11\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210312 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_raddr\[12\] sdram_control_top.v(232) " "Inferred latch for \"sd_raddr\[12\]\" at sdram_control_top.v(232)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 232 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210312 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[0\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[0\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210312 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[1\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[1\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210312 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[2\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[2\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210313 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[3\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[3\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210313 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[4\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[4\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210313 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[5\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[5\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210313 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[6\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[6\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210313 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[7\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[7\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210313 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[8\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[8\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210313 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[9\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[9\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210313 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[10\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[10\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210313 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[11\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[11\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210313 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sd_caddr\[12\] sdram_control_top.v(219) " "Inferred latch for \"sd_caddr\[12\]\" at sdram_control_top.v(219)" {  } { { "../src/sdram_control_top.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210313 "|SDRAM|sdram_control_top:sdram_control_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_control_top:sdram_control_top\|sdram_control:sdram_control " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_control_top:sdram_control_top\|sdram_control:sdram_control\"" {  } { { "../src/sdram_control_top.v" "sdram_control" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210322 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(533) " "Verilog HDL Case Statement information at sdram_control.v(533): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control.v" 533 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1683618210327 "|SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(565) " "Verilog HDL Case Statement information at sdram_control.v(565): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control.v" 565 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1683618210328 "|SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_control.v(599) " "Verilog HDL Case Statement information at sdram_control.v(599): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control.v" 599 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1683618210328 "|SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_break_ref sdram_control.v(525) " "Inferred latch for \"rd_break_ref\" at sdram_control.v(525)" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control.v" 525 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210331 "|SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_break_ref sdram_control.v(521) " "Inferred latch for \"wr_break_ref\" at sdram_control.v(521)" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control.v" 521 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210331 "|SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_rd sdram_control.v(517) " "Inferred latch for \"ref_break_rd\" at sdram_control.v(517)" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control.v" 517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210331 "|SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ref_break_wr sdram_control.v(513) " "Inferred latch for \"ref_break_wr\" at sdram_control.v(513)" {  } { { "../src/sdram_control.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control.v" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683618210331 "|SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_control_top:sdram_control_top\|sdram_control:sdram_control\|sdram_init:sdram_init " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_control_top:sdram_control_top\|sdram_control:sdram_control\|sdram_init:sdram_init\"" {  } { { "../src/sdram_control.v" "sdram_init" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_wr sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo " "Elaborating entity \"fifo_wr\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\"" {  } { { "../src/sdram_control_top.v" "sd_wr_fifo" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "../core/fifo_wr.v" "dcfifo_component" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/core/fifo_wr.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\"" {  } { { "../core/fifo_wr.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/core/fifo_wr.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618210421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210422 ""}  } { { "../core/fifo_wr.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/core/fifo_wr.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683618210422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0or1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0or1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0or1 " "Found entity 1: dcfifo_0or1" {  } { { "db/dcfifo_0or1.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dcfifo_0or1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0or1 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated " "Elaborating entity \"dcfifo_0or1\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_g9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_g9b " "Found entity 1: a_gray2bin_g9b" {  } { { "db/a_gray2bin_g9b.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/a_gray2bin_g9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_g9b sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_g9b\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0or1.tdf" "rdptr_g_gray2bin" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dcfifo_0or1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/a_graycounter_fu6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_0or1.tdf" "rdptr_g1p" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dcfifo_0or1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/a_graycounter_bcc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_0or1.tdf" "wrptr_g1p" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dcfifo_0or1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3j71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3j71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3j71 " "Found entity 1: altsyncram_3j71" {  } { { "db/altsyncram_3j71.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/altsyncram_3j71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3j71 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|altsyncram_3j71:fifo_ram " "Elaborating entity \"altsyncram_3j71\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|altsyncram_3j71:fifo_ram\"" {  } { { "db/dcfifo_0or1.tdf" "fifo_ram" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dcfifo_0or1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_0or1.tdf" "rdaclr" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dcfifo_0or1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_0or1.tdf" "rs_brp" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dcfifo_0or1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/alt_synch_pipe_nc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\"" {  } { { "db/dcfifo_0or1.tdf" "rs_dgwp" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dcfifo_0or1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_jd9:dffpipe12 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_jd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe12" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/alt_synch_pipe_nc8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_oc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_oc8 " "Found entity 1: alt_synch_pipe_oc8" {  } { { "db/alt_synch_pipe_oc8.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/alt_synch_pipe_oc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_oc8 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_oc8\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\"" {  } { { "db/dcfifo_0or1.tdf" "ws_dgrp" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dcfifo_0or1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\|dffpipe_kd9:dffpipe15 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\|dffpipe_kd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_oc8.tdf" "dffpipe15" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/alt_synch_pipe_oc8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cmpr_1v5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_wr:sd_wr_fifo\|dcfifo:dcfifo_component\|dcfifo_0or1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_0or1.tdf" "rdempty_eq_comp" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dcfifo_0or1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rd sdram_control_top:sdram_control_top\|fifo_rd:sd_rd_fifo " "Elaborating entity \"fifo_rd\" for hierarchy \"sdram_control_top:sdram_control_top\|fifo_rd:sd_rd_fifo\"" {  } { { "../src/sdram_control_top.v" "sd_rd_fifo" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../src/SDRAM.v" "pll_inst" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:pll_inst\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:pll_inst\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/pll.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/pll/pll_0002.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/pll/pll_0002.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 6 " "Parameter \"number_of_clocks\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.0 MHz " "Parameter \"output_clock_frequency0\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.0 MHz " "Parameter \"output_clock_frequency1\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 5000 ps " "Parameter \"phase_shift1\" = \"5000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.0 MHz " "Parameter \"output_clock_frequency2\" = \"25.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 25.0 MHz " "Parameter \"output_clock_frequency3\" = \"25.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 400.0 MHz " "Parameter \"output_clock_frequency4\" = \"400.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 5.0 MHz " "Parameter \"output_clock_frequency5\" = \"5.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210837 ""}  } { { "pll/pll_0002.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/pll/pll_0002.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683618210837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"rom:rom_inst\"" {  } { { "../src/SDRAM.v" "rom_inst" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618210866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sim/test.mif " "Parameter \"init_file\" = \"../sim/test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210867 ""}  } { { "rom.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683618210867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_etf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_etf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_etf1 " "Found entity 1: altsyncram_etf1" {  } { { "db/altsyncram_etf1.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/altsyncram_etf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_etf1 rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_etf1:auto_generated " "Elaborating entity \"altsyncram_etf1\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_etf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618210967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618210967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_etf1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_etf1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_etf1.tdf" "rden_decode" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/altsyncram_etf1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618210968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/mux_tfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618211012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618211012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_etf1:auto_generated\|mux_tfb:mux2 " "Elaborating entity \"mux_tfb\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_etf1:auto_generated\|mux_tfb:mux2\"" {  } { { "db/altsyncram_etf1.tdf" "mux2" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/altsyncram_etf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618211014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_inst_0 " "Elaborating entity \"counter\" for hierarchy \"counter:counter_inst_0\"" {  } { { "../src/SDRAM.v" "counter_inst_0" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618211024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:counter_inst_0\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:counter_inst_0\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "LPM_COUNTER_component" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/counter.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618211040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:counter_inst_0\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:counter_inst_0\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/counter.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618211041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:counter_inst_0\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:counter_inst_0\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618211041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618211041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618211041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618211041 ""}  } { { "counter.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/counter.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683618211041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8mi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8mi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8mi " "Found entity 1: cntr_8mi" {  } { { "db/cntr_8mi.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cntr_8mi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618211086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618211086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8mi counter:counter_inst_0\|lpm_counter:LPM_COUNTER_component\|cntr_8mi:auto_generated " "Elaborating entity \"cntr_8mi\" for hierarchy \"counter:counter_inst_0\|lpm_counter:LPM_COUNTER_component\|cntr_8mi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618211087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_LED seven_segment_LED:seven_segment_LED_inst " "Elaborating entity \"seven_segment_LED\" for hierarchy \"seven_segment_LED:seven_segment_LED_inst\"" {  } { { "../src/SDRAM.v" "seven_segment_LED_inst" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618211105 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Wr_data\[15\] " "Net \"Wr_data\[15\]\" is missing source, defaulting to GND" {  } { { "../src/SDRAM.v" "Wr_data\[15\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1683618211190 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Wr_data\[14\] " "Net \"Wr_data\[14\]\" is missing source, defaulting to GND" {  } { { "../src/SDRAM.v" "Wr_data\[14\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1683618211190 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Wr_data\[13\] " "Net \"Wr_data\[13\]\" is missing source, defaulting to GND" {  } { { "../src/SDRAM.v" "Wr_data\[13\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1683618211190 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Wr_data\[12\] " "Net \"Wr_data\[12\]\" is missing source, defaulting to GND" {  } { { "../src/SDRAM.v" "Wr_data\[12\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1683618211190 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Wr_data\[11\] " "Net \"Wr_data\[11\]\" is missing source, defaulting to GND" {  } { { "../src/SDRAM.v" "Wr_data\[11\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1683618211190 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Wr_data\[10\] " "Net \"Wr_data\[10\]\" is missing source, defaulting to GND" {  } { { "../src/SDRAM.v" "Wr_data\[10\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1683618211190 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Wr_data\[9\] " "Net \"Wr_data\[9\]\" is missing source, defaulting to GND" {  } { { "../src/SDRAM.v" "Wr_data\[9\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1683618211190 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Wr_data\[8\] " "Net \"Wr_data\[8\]\" is missing source, defaulting to GND" {  } { { "../src/SDRAM.v" "Wr_data\[8\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1683618211190 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1683618211190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u784.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u784.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u784 " "Found entity 1: altsyncram_u784" {  } { { "db/altsyncram_u784.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/altsyncram_u784.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618212057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618212057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618212159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618212159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618212220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618212220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89i " "Found entity 1: cntr_89i" {  } { { "db/cntr_89i.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cntr_89i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618212299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618212299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618212346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618212346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cntr_82j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618212415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618212415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cntr_29i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618212492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618212492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618212539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618212539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618212608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618212608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618212655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618212655 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618212740 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "f:/altera/13.0/quartus/libraries/megafunctions/altera_pll.v" 683 -1 0 } } { "pll/pll_0002.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/pll/pll_0002.v" 100 0 0 } } { "pll.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/pll.v" 30 0 0 } } { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618213109 "|SDRAM|pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[2].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\] " "Synthesized away node \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]\"" {  } { { "altera_pll.v" "" { Text "f:/altera/13.0/quartus/libraries/megafunctions/altera_pll.v" 683 -1 0 } } { "pll/pll_0002.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/pll/pll_0002.v" 100 0 0 } } { "pll.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/pll.v" 30 0 0 } } { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618213109 "|SDRAM|pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|general[3].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1683618213109 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1683618213109 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:seven_segment_LED_inst\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:seven_segment_LED_inst\|Mod5\"" {  } { { "../sim/seven_segment_LED.v" "Mod5" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618214227 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:seven_segment_LED_inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:seven_segment_LED_inst\|Div4\"" {  } { { "../sim/seven_segment_LED.v" "Div4" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618214227 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:seven_segment_LED_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:seven_segment_LED_inst\|Mod4\"" {  } { { "../sim/seven_segment_LED.v" "Mod4" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618214227 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:seven_segment_LED_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:seven_segment_LED_inst\|Div3\"" {  } { { "../sim/seven_segment_LED.v" "Div3" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618214227 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:seven_segment_LED_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:seven_segment_LED_inst\|Mod3\"" {  } { { "../sim/seven_segment_LED.v" "Mod3" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618214227 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:seven_segment_LED_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:seven_segment_LED_inst\|Div2\"" {  } { { "../sim/seven_segment_LED.v" "Div2" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618214227 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:seven_segment_LED_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:seven_segment_LED_inst\|Mod2\"" {  } { { "../sim/seven_segment_LED.v" "Mod2" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618214227 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:seven_segment_LED_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:seven_segment_LED_inst\|Div1\"" {  } { { "../sim/seven_segment_LED.v" "Div1" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618214227 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:seven_segment_LED_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:seven_segment_LED_inst\|Mod1\"" {  } { { "../sim/seven_segment_LED.v" "Mod1" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618214227 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1683618214227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Mod5\"" {  } { { "../sim/seven_segment_LED.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618214252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Mod5 " "Instantiated megafunction \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214253 ""}  } { { "../sim/seven_segment_LED.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683618214253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3m " "Found entity 1: lpm_divide_i3m" {  } { { "db/lpm_divide_i3m.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/lpm_divide_i3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618214296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618214296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618214306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618214306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/alt_u_div_gve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618214324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618214324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div4\"" {  } { { "../sim/seven_segment_LED.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618214335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div4 " "Instantiated megafunction \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214335 ""}  } { { "../sim/seven_segment_LED.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683618214335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbm " "Found entity 1: lpm_divide_fbm" {  } { { "db/lpm_divide_fbm.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/lpm_divide_fbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618214378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618214378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Mod4\"" {  } { { "../sim/seven_segment_LED.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618214389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Mod4 " "Instantiated megafunction \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214389 ""}  } { { "../sim/seven_segment_LED.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683618214389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div3\"" {  } { { "../sim/seven_segment_LED.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618214400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div3 " "Instantiated megafunction \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214400 ""}  } { { "../sim/seven_segment_LED.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683618214400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618214443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618214443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618214452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618214452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618214472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618214472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div2\"" {  } { { "../sim/seven_segment_LED.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618214492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div2 " "Instantiated megafunction \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214492 ""}  } { { "../sim/seven_segment_LED.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683618214492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_scm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_scm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_scm " "Found entity 1: lpm_divide_scm" {  } { { "db/lpm_divide_scm.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/lpm_divide_scm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618214536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618214536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618214545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618214545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/alt_u_div_a2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618214568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618214568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div1\"" {  } { { "../sim/seven_segment_LED.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618214589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div1 " "Instantiated megafunction \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683618214589 ""}  } { { "../sim/seven_segment_LED.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683618214589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618214632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618214632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618214642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618214642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/alt_u_div_i2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683618214667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683618214667 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1683618215202 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[0\] GND " "Pin \"Sa\[0\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|Sa[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[1\] GND " "Pin \"Sa\[1\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|Sa[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[2\] GND " "Pin \"Sa\[2\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|Sa[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[3\] GND " "Pin \"Sa\[3\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|Sa[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[6\] GND " "Pin \"Sa\[6\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|Sa[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[7\] GND " "Pin \"Sa\[7\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|Sa[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[8\] GND " "Pin \"Sa\[8\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|Sa[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[9\] GND " "Pin \"Sa\[9\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|Sa[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[11\] GND " "Pin \"Sa\[11\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|Sa[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sa\[12\] GND " "Pin \"Sa\[12\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|Sa[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ba\[0\] GND " "Pin \"Ba\[0\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|Ba[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ba\[1\] GND " "Pin \"Ba\[1\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|Ba[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs_n GND " "Pin \"Cs_n\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|Cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dqm\[0\] GND " "Pin \"Dqm\[0\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|Dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Dqm\[1\] GND " "Pin \"Dqm\[1\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|Dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[35\] GND " "Pin \"segs\[35\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|segs[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[36\] GND " "Pin \"segs\[36\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|segs[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[37\] GND " "Pin \"segs\[37\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|segs[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[38\] GND " "Pin \"segs\[38\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|segs[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[39\] GND " "Pin \"segs\[39\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|segs[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[40\] GND " "Pin \"segs\[40\]\" is stuck at GND" {  } { { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618215899 "|SDRAM|segs[40]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1683618215899 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216139 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1683618216465 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Rd_data\[0\] " "Logic cell \"Rd_data\[0\]\"" {  } { { "../src/SDRAM.v" "Rd_data\[0\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "Rd_data\[10\] " "Logic cell \"Rd_data\[10\]\"" {  } { { "../src/SDRAM.v" "Rd_data\[10\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "Rd_data\[11\] " "Logic cell \"Rd_data\[11\]\"" {  } { { "../src/SDRAM.v" "Rd_data\[11\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "Rd_data\[12\] " "Logic cell \"Rd_data\[12\]\"" {  } { { "../src/SDRAM.v" "Rd_data\[12\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "Rd_data\[13\] " "Logic cell \"Rd_data\[13\]\"" {  } { { "../src/SDRAM.v" "Rd_data\[13\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "Rd_data\[14\] " "Logic cell \"Rd_data\[14\]\"" {  } { { "../src/SDRAM.v" "Rd_data\[14\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "Rd_data\[15\] " "Logic cell \"Rd_data\[15\]\"" {  } { { "../src/SDRAM.v" "Rd_data\[15\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "Rd_data\[1\] " "Logic cell \"Rd_data\[1\]\"" {  } { { "../src/SDRAM.v" "Rd_data\[1\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "Rd_data\[2\] " "Logic cell \"Rd_data\[2\]\"" {  } { { "../src/SDRAM.v" "Rd_data\[2\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "Rd_data\[3\] " "Logic cell \"Rd_data\[3\]\"" {  } { { "../src/SDRAM.v" "Rd_data\[3\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "Rd_data\[4\] " "Logic cell \"Rd_data\[4\]\"" {  } { { "../src/SDRAM.v" "Rd_data\[4\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "Rd_data\[5\] " "Logic cell \"Rd_data\[5\]\"" {  } { { "../src/SDRAM.v" "Rd_data\[5\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "Rd_data\[6\] " "Logic cell \"Rd_data\[6\]\"" {  } { { "../src/SDRAM.v" "Rd_data\[6\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "Rd_data\[7\] " "Logic cell \"Rd_data\[7\]\"" {  } { { "../src/SDRAM.v" "Rd_data\[7\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "Rd_data\[8\] " "Logic cell \"Rd_data\[8\]\"" {  } { { "../src/SDRAM.v" "Rd_data\[8\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "Rd_data\[9\] " "Logic cell \"Rd_data\[9\]\"" {  } { { "../src/SDRAM.v" "Rd_data\[9\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[0\] " "Logic cell \"address\[0\]\"" {  } { { "../src/SDRAM.v" "address\[0\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[10\] " "Logic cell \"address\[10\]\"" {  } { { "../src/SDRAM.v" "address\[10\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[11\] " "Logic cell \"address\[11\]\"" {  } { { "../src/SDRAM.v" "address\[11\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[12\] " "Logic cell \"address\[12\]\"" {  } { { "../src/SDRAM.v" "address\[12\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[13\] " "Logic cell \"address\[13\]\"" {  } { { "../src/SDRAM.v" "address\[13\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[14\] " "Logic cell \"address\[14\]\"" {  } { { "../src/SDRAM.v" "address\[14\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[15\] " "Logic cell \"address\[15\]\"" {  } { { "../src/SDRAM.v" "address\[15\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[1\] " "Logic cell \"address\[1\]\"" {  } { { "../src/SDRAM.v" "address\[1\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[2\] " "Logic cell \"address\[2\]\"" {  } { { "../src/SDRAM.v" "address\[2\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[3\] " "Logic cell \"address\[3\]\"" {  } { { "../src/SDRAM.v" "address\[3\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[4\] " "Logic cell \"address\[4\]\"" {  } { { "../src/SDRAM.v" "address\[4\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[5\] " "Logic cell \"address\[5\]\"" {  } { { "../src/SDRAM.v" "address\[5\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[6\] " "Logic cell \"address\[6\]\"" {  } { { "../src/SDRAM.v" "address\[6\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[7\] " "Logic cell \"address\[7\]\"" {  } { { "../src/SDRAM.v" "address\[7\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[8\] " "Logic cell \"address\[8\]\"" {  } { { "../src/SDRAM.v" "address\[8\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[9\] " "Logic cell \"address\[9\]\"" {  } { { "../src/SDRAM.v" "address\[9\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[4\] " "Logic cell \"rx_flag_count\[4\]\"" {  } { { "../src/SDRAM.v" "rx_flag_count\[4\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[0\] " "Logic cell \"rx_flag_count\[0\]\"" {  } { { "../src/SDRAM.v" "rx_flag_count\[0\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[1\] " "Logic cell \"rx_flag_count\[1\]\"" {  } { { "../src/SDRAM.v" "rx_flag_count\[1\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[3\] " "Logic cell \"rx_flag_count\[3\]\"" {  } { { "../src/SDRAM.v" "rx_flag_count\[3\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[2\] " "Logic cell \"rx_flag_count\[2\]\"" {  } { { "../src/SDRAM.v" "rx_flag_count\[2\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[10\] " "Logic cell \"rx_flag_count\[10\]\"" {  } { { "../src/SDRAM.v" "rx_flag_count\[10\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[11\] " "Logic cell \"rx_flag_count\[11\]\"" {  } { { "../src/SDRAM.v" "rx_flag_count\[11\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[12\] " "Logic cell \"rx_flag_count\[12\]\"" {  } { { "../src/SDRAM.v" "rx_flag_count\[12\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[13\] " "Logic cell \"rx_flag_count\[13\]\"" {  } { { "../src/SDRAM.v" "rx_flag_count\[13\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[15\] " "Logic cell \"rx_flag_count\[15\]\"" {  } { { "../src/SDRAM.v" "rx_flag_count\[15\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[14\] " "Logic cell \"rx_flag_count\[14\]\"" {  } { { "../src/SDRAM.v" "rx_flag_count\[14\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[5\] " "Logic cell \"rx_flag_count\[5\]\"" {  } { { "../src/SDRAM.v" "rx_flag_count\[5\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[6\] " "Logic cell \"rx_flag_count\[6\]\"" {  } { { "../src/SDRAM.v" "rx_flag_count\[6\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[7\] " "Logic cell \"rx_flag_count\[7\]\"" {  } { { "../src/SDRAM.v" "rx_flag_count\[7\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[9\] " "Logic cell \"rx_flag_count\[9\]\"" {  } { { "../src/SDRAM.v" "rx_flag_count\[9\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[8\] " "Logic cell \"rx_flag_count\[8\]\"" {  } { { "../src/SDRAM.v" "rx_flag_count\[8\]" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216475 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1683618216475 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683618216562 "|SDRAM|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1683618216562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618216649 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/output_files/Sdram_Control.map.smsg " "Generated suppressed messages file E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/output_files/Sdram_Control.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1683618216908 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 167 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 167 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1683618217435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 4 0 0 " "Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1683618217518 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683618217518 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3952 " "Implemented 3952 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1683618217873 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1683618217873 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1683618217873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3679 " "Implemented 3679 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1683618217873 ""} { "Info" "ICUT_CUT_TM_RAMS" "179 " "Implemented 179 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1683618217873 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1683618217873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1683618217873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683618217914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 15:43:37 2023 " "Processing ended: Tue May 09 15:43:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683618217914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683618217914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683618217914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683618217914 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683618218840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683618218840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 15:43:38 2023 " "Processing started: Tue May 09 15:43:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683618218840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683618218840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sdram_Control -c Sdram_Control " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Sdram_Control -c Sdram_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683618218841 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1683618218885 ""}
{ "Info" "0" "" "Project  = Sdram_Control" {  } {  } 0 0 "Project  = Sdram_Control" 0 0 "Fitter" 0 0 1683618218886 ""}
{ "Info" "0" "" "Revision = Sdram_Control" {  } {  } 0 0 "Revision = Sdram_Control" 0 0 "Fitter" 0 0 1683618218886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1683618219000 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Sdram_Control 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Sdram_Control\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683618219041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683618219066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683618219066 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1683618219166 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683618219250 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683618219594 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1683618219691 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 85 " "No exact pin location assignment(s) for 1 pins of 85 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_400M " "Pin clk_400M not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk_400M } } } { "f:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_400M" } } } } { "../src/SDRAM.v" "" { Text "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v" 25 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_400M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683618219921 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1683618219921 ""}
{ "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_LOC_WARNING" "auto-promoted clock driver clk_Key_2~inputCLKENA0 " "REFCLK input I/O of auto-promoted clock driver clk_Key_2~inputCLKENA0 is not placed onto a dedicated REFCLK input pin" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk_Key_2 PIN_W9 " "Refclk input I/O pad clk_Key_2 is placed onto PIN_W9" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1683618223735 ""}  } {  } 0 179010 "REFCLK input I/O of %1!s! is not placed onto a dedicated REFCLK input pin" 0 0 "Fitter" 0 -1 1683618223735 ""}
{ "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_LOC_WARNING" "auto-promoted clock driver sys_rst_n~inputCLKENA0 " "REFCLK input I/O of auto-promoted clock driver sys_rst_n~inputCLKENA0 is not placed onto a dedicated REFCLK input pin" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad sys_rst_n PIN_P22 " "Refclk input I/O pad sys_rst_n is placed onto PIN_P22" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1683618223735 ""}  } {  } 0 179010 "REFCLK input I/O of %1!s! is not placed onto a dedicated REFCLK input pin" 0 0 "Fitter" 0 -1 1683618223735 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1683618223739 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "8 s (8 global) " "Automatically promoted 8 clocks (8 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 282 global CLKCTRL_G4 " "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 282 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683618224523 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sdram_clk~buf0CLKENA0 83 global CLKCTRL_G6 " "sdram_clk~buf0CLKENA0 with 83 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683618224523 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_400M~buf0CLKENA0 903 global CLKCTRL_G7 " "clk_400M~buf0CLKENA0 with 903 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683618224523 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[5\]~CLKENA0 37 global CLKCTRL_G5 " "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[5\]~CLKENA0 with 37 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683618224523 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 655 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 655 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683618224523 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 480 global CLKCTRL_G3 " "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 with 480 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683618224523 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_Key_2~inputCLKENA0 57 global CLKCTRL_G1 " "clk_Key_2~inputCLKENA0 with 57 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683618224523 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_rst_n~inputCLKENA0 162 global CLKCTRL_G11 " "sys_rst_n~inputCLKENA0 with 162 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683618224523 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683618224523 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL pll:pll_inst\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1683618224524 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1683618224524 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683618224680 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1683618227833 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0or1 " "Entity dcfifo_0or1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683618227837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683618227837 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1683618227837 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683618227837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683618227837 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683618227837 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1683618227837 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1683618227837 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sdram_Control.sdc " "Synopsys Design Constraints File file not found: 'Sdram_Control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683618227859 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_clk " "Node: input_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683618227866 "|SDRAM|input_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_Key_2 " "Node: clk_Key_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683618227866 "|SDRAM|clk_Key_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Wr_clk " "Node: Wr_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683618227866 "|SDRAM|Wr_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683618227880 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683618227880 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618227886 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618227886 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618227886 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618227886 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618227886 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618227886 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618227886 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618227886 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1683618227886 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1683618227887 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1683618227887 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1683618227887 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1683618227887 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1683618227887 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683618227958 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683618227964 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683618227973 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683618227979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683618227979 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683618227984 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683618228134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1683618228140 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683618228140 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683618228373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683618232065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683618232978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683618232992 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683618235579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683618235579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683618237596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1683618242445 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683618242445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683618244938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1683618244946 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683618244946 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.61 " "Total time spent on timing analysis during the Fitter is 1.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1683618248156 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683618248239 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CEBA4F23C7 " "Timing characteristics of device 5CEBA4F23C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1683618248239 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683618250066 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683618250133 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CEBA4F23C7 " "Timing characteristics of device 5CEBA4F23C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1683618250133 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683618251920 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683618259702 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/output_files/Sdram_Control.fit.smsg " "Generated suppressed messages file E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/output_files/Sdram_Control.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683618260455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6166 " "Peak virtual memory: 6166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683618261733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 15:44:21 2023 " "Processing ended: Tue May 09 15:44:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683618261733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683618261733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683618261733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683618261733 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683618262788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683618262788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 15:44:22 2023 " "Processing started: Tue May 09 15:44:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683618262788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683618262788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Sdram_Control -c Sdram_Control " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Sdram_Control -c Sdram_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683618262788 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683618267763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683618268727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 15:44:28 2023 " "Processing ended: Tue May 09 15:44:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683618268727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683618268727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683618268727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683618268727 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683618269329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683618269646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683618269647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 15:44:29 2023 " "Processing started: Tue May 09 15:44:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683618269647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683618269647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Sdram_Control -c Sdram_Control " "Command: quartus_sta Sdram_Control -c Sdram_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683618269647 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1683618269695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1683618270435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1683618270462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1683618270462 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1683618271494 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0or1 " "Entity dcfifo_0or1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271609 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271609 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1683618271609 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271609 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271609 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271609 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1683618271609 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1683618271609 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sdram_Control.sdc " "Synopsys Design Constraints File file not found: 'Sdram_Control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1683618271640 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_clk " "Node: input_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683618271647 "|SDRAM|input_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Wr_clk " "Node: Wr_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683618271647 "|SDRAM|Wr_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_Key_2 " "Node: clk_Key_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683618271647 "|SDRAM|clk_Key_2"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1683618271658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271659 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271669 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271669 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271669 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271669 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271669 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271669 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271669 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271669 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271669 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1683618271671 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1683618271687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.102 " "Worst-case setup slack is 10.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.102         0.000 altera_reserved_tck  " "   10.102         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618271715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.304 " "Worst-case hold slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304         0.000 altera_reserved_tck  " "    0.304         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618271721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.717 " "Worst-case recovery slack is 14.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.717         0.000 altera_reserved_tck  " "   14.717         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618271726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.694 " "Worst-case removal slack is 0.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694         0.000 altera_reserved_tck  " "    0.694         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618271730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.445 " "Worst-case minimum pulse width slack is 15.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.445         0.000 altera_reserved_tck  " "   15.445         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618271735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618271735 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1683618271866 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1683618271909 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CEBA4F23C7 " "Timing characteristics of device 5CEBA4F23C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1683618271909 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1683618276414 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_clk " "Node: input_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683618276667 "|SDRAM|input_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Wr_clk " "Node: Wr_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683618276667 "|SDRAM|Wr_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_Key_2 " "Node: clk_Key_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683618276667 "|SDRAM|clk_Key_2"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276670 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276680 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276680 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276680 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276680 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276680 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276680 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276680 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276680 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.352 " "Worst-case setup slack is 10.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.352         0.000 altera_reserved_tck  " "   10.352         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618276700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.276 " "Worst-case hold slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276         0.000 altera_reserved_tck  " "    0.276         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618276704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.845 " "Worst-case recovery slack is 14.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.845         0.000 altera_reserved_tck  " "   14.845         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618276709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.647 " "Worst-case removal slack is 0.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647         0.000 altera_reserved_tck  " "    0.647         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618276714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.456 " "Worst-case minimum pulse width slack is 15.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.456         0.000 altera_reserved_tck  " "   15.456         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618276718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618276718 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1683618276748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1683618276882 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CEBA4F23C7 " "Timing characteristics of device 5CEBA4F23C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1683618276883 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1683618279333 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_clk " "Node: input_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683618279562 "|SDRAM|input_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Wr_clk " "Node: Wr_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683618279562 "|SDRAM|Wr_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_Key_2 " "Node: clk_Key_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683618279562 "|SDRAM|clk_Key_2"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279565 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279576 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279576 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279576 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279576 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279576 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279576 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279576 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279576 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.349 " "Worst-case setup slack is 13.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.349         0.000 altera_reserved_tck  " "   13.349         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618279583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160         0.000 altera_reserved_tck  " "    0.160         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618279589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.063 " "Worst-case recovery slack is 16.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.063         0.000 altera_reserved_tck  " "   16.063         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618279595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.340 " "Worst-case removal slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340         0.000 altera_reserved_tck  " "    0.340         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618279600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.285 " "Worst-case minimum pulse width slack is 15.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.285         0.000 altera_reserved_tck  " "   15.285         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618279605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618279605 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1683618279636 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "input_clk " "Node: input_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683618280315 "|SDRAM|input_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Wr_clk " "Node: Wr_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683618280315 "|SDRAM|Wr_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_Key_2 " "Node: clk_Key_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683618280315 "|SDRAM|clk_Key_2"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280318 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280328 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280328 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280328 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280328 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280328 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280328 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280328 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280328 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.767 " "Worst-case setup slack is 13.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.767         0.000 altera_reserved_tck  " "   13.767         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618280335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147         0.000 altera_reserved_tck  " "    0.147         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618280341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.202 " "Worst-case recovery slack is 16.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.202         0.000 altera_reserved_tck  " "   16.202         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618280346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.305 " "Worst-case removal slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305         0.000 altera_reserved_tck  " "    0.305         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618280352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.262 " "Worst-case minimum pulse width slack is 15.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.262         0.000 altera_reserved_tck  " "   15.262         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683618280357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683618280357 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1683618282012 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1683618282012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5258 " "Peak virtual memory: 5258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683618282155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 15:44:42 2023 " "Processing ended: Tue May 09 15:44:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683618282155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683618282155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683618282155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683618282155 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683618283192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683618283192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 15:44:43 2023 " "Processing started: Tue May 09 15:44:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683618283192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683618283192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Sdram_Control -c Sdram_Control " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Sdram_Control -c Sdram_Control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683618283192 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1683618284083 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sdram_Control.vo E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/simulation/modelsim/ simulation " "Generated file Sdram_Control.vo in folder \"E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1683618285007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683618285175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 15:44:45 2023 " "Processing ended: Tue May 09 15:44:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683618285175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683618285175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683618285175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683618285175 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 121 s " "Quartus II Full Compilation was successful. 0 errors, 121 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683618285778 ""}
