# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-308.4.1.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
make
# make: *** No targets specified and no makefile found.  Stop.
cd vhdlsim
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_not_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU_HW.vhd ./CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling entity bpu
# -- Compiling architecture structural_nottaken of bpu
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# -- Loading entity bpu
# -- Compiling entity pc_acc
# -- Compiling architecture structural of pc_acc
# -- Loading entity reg_generic_enabled
# -- Compiling entity fetch_stage
# -- Compiling architecture structural of fetch_stage
# -- Loading entity pc_acc
# -- Loading package opcodes
# -- Compiling entity tb_fetch_stage
# -- Compiling architecture tb of tb_fetch_stage
# -- Loading entity fetch_stage
# -- Compiling entity tb_pc_acc
# -- Compiling architecture tb of tb_pc_acc
# -- Compiling entity dlx_cu
# -- Compiling architecture cu_hw of dlx_cu
# -- Compiling entity cu_testhw
# -- Compiling architecture testhw of cu_testhw
# -- Loading entity dlx_cu
# -- Compiling entity dlx_datapath
# -- Compiling architecture dlx_simple of dlx_datapath
# -- Loading entity register_file
# -- Loading entity imm_extender
# -- Compiling entity dlx
# -- Compiling architecture structural of dlx
# -- Loading entity dlx_datapath
# -- Compiling entity tb_dlx
# -- Compiling architecture test of tb_dlx
# -- Loading entity dlx
# ../assembler.bin/dlxasm.pl -o software/test.bin -list software/test.list software/test.asm
# make: ../assembler.bin/dlxasm.pl: Command not found
# make: *** [sim] Error 127
help work
# No help for work available.
work
# invalid command name "work"
