;redcode
;assert 1
	SPL 0, <402
	CMP -295, <-127
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -1, <-21
	SUB #77, @200
	SPL @300, 97
	SUB #77, @200
	SUB #77, @200
	JMZ <120, #103
	MOV -1, <-20
	SUB @0, @2
	SUB 49, 92
	SUB 12, @10
	SUB #18, @14
	SUB @0, @2
	SUB 12, @10
	SPL -7, @-20
	ADD 200, 2
	MOV -1, <-20
	SUB 12, @10
	SPL 12, <10
	SUB #239, @80
	ADD -130, 209
	ADD 210, 60
	ADD -210, 60
	MOV -1, <-21
	JMP @12, #200
	SUB #77, @200
	JMZ @73, #290
	JMZ @73, #290
	ADD 30, 9
	ADD 30, 9
	JMZ 12, #10
	SPL 0, #2
	SLT -0, 972
	DJN -1, @-20
	SUB #12, @6
	JMZ @12, #6
	JMZ @12, #6
	SPL 0, <402
	ADD 30, 9
	ADD -210, 60
	ADD 210, 30
	SUB @121, 103
	DJN -1, @-440
	JMN -431, 900
	ADD 3, 20
	DJN -1, @-20
	MOV -1, <-20
