/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire [5:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_5z & celloutsig_1_1z);
  assign celloutsig_0_6z = ~(celloutsig_0_4z[0] & in_data[92]);
  assign celloutsig_0_7z = !(celloutsig_0_4z[5] ? _01_ : _00_);
  assign celloutsig_1_4z = !(celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_3z);
  assign celloutsig_0_22z = ~(celloutsig_0_5z | celloutsig_0_4z[8]);
  assign celloutsig_1_0z = in_data[154] | ~(in_data[164]);
  assign celloutsig_1_5z = celloutsig_1_1z ^ in_data[132];
  reg [4:0] _10_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _10_ <= 5'h00;
    else _10_ <= celloutsig_1_6z[4:0];
  assign out_data[132:128] = _10_;
  reg [4:0] _11_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 5'h00;
    else _11_ <= { in_data[88:86], celloutsig_0_1z, celloutsig_0_1z };
  assign { _02_[4:3], _00_, _02_[1], _01_ } = _11_;
  assign celloutsig_1_19z = { celloutsig_1_2z[11:7], celloutsig_1_0z, celloutsig_1_5z } / { 1'h1, celloutsig_1_10z[6:1] };
  assign celloutsig_1_6z = { celloutsig_1_2z[19:12], celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, celloutsig_1_2z[17:10], celloutsig_1_5z };
  assign celloutsig_1_1z = in_data[128:118] === in_data[184:174];
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z } >= { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_10z = celloutsig_1_4z ? in_data[151:144] : { celloutsig_1_6z[5:0], celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_14z = - celloutsig_0_4z[4:0];
  assign celloutsig_0_8z = { celloutsig_0_0z[5:4], celloutsig_0_0z, celloutsig_0_7z } !== { celloutsig_0_4z[8:1], celloutsig_0_2z };
  assign celloutsig_0_0z = ~ in_data[72:67];
  assign celloutsig_0_2z = & { celloutsig_0_1z, in_data[67:59] };
  assign celloutsig_0_5z = | { in_data[70:60], celloutsig_0_4z, _02_[4:3], _00_, _02_[1], _01_, _02_[4:3], _00_, _02_[1], _01_ };
  assign celloutsig_0_20z = | { celloutsig_0_0z[3], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_3z = | in_data[118:115];
  assign celloutsig_0_1z = ^ in_data[44:37];
  assign celloutsig_0_26z = ^ { in_data[30:20], celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_27z = ^ { celloutsig_0_0z[3:1], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_20z };
  assign celloutsig_0_4z = { celloutsig_0_0z[4:3], celloutsig_0_1z, celloutsig_0_0z } ~^ { in_data[89:84], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign { celloutsig_1_2z[0], celloutsig_1_2z[2], celloutsig_1_2z[20:3] } = ~ { celloutsig_1_1z, celloutsig_1_0z, in_data[176:159] };
  assign { _02_[2], _02_[0] } = { _00_, _01_ };
  assign celloutsig_1_2z[1] = celloutsig_1_2z[2];
  assign { out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
