/*
 * Copyright (C) 2022 Xilinx, Inc.
 * Copyright (C) 2023 – 2024 Advanced Micro Devices, Inc.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#pragma once

#include "dwconv_base.hpp"

namespace vart {
namespace cpu {

template <typename DType, typename WType>
class TDWConv : public DWConvBase<DType, WType> {
public:
  TDWConv(const xir::Subgraph* subg, const xir::Op* op,
      IMapTBs_t inputs, CPUTBPtr_t output);
  virtual ~TDWConv() = default;

  virtual void run() override;

  virtual void check_param() override;

protected:
  using DWConvBase<DType, WType>::raw_fmap_i_;
  using DWConvBase<DType, WType>::fmap_i_;
  using DWConvBase<DType, WType>::raw_fmap_w_;
  using DWConvBase<DType, WType>::fmap_w_;
  using DWConvBase<DType, WType>::pad_;
  using DWConvBase<DType, WType>::kernel_;
  using DWConvBase<DType, WType>::stride_;
  using DWConvBase<DType, WType>::dilation_;
};

} // namespace cpu
} // namespace vart

