
750RTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010ff4  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000a6c8  08011298  08011298  00021298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b960  0801b960  0004f000  2**0
                  CONTENTS
  4 .ARM          00000008  0801b960  0801b960  0002b960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b968  0801b968  0004f000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b968  0801b968  0002b968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801b96c  0801b96c  0002b96c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000554  24000000  0801b970  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ed8c  24000560  0801bec4  00030560  2**5
                  ALLOC
 10 ._user_heap_stack 00000604  2400f2ec  0801bec4  0003f2ec  2**0
                  ALLOC
 11 .dtcm         0000f000  20000000  20000000  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  0004f000  2**0
                  CONTENTS, READONLY
 13 .debug_info   0005102e  00000000  00000000  0004f02e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00008832  00000000  00000000  000a005c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    00027931  00000000  00000000  000a888e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001a90  00000000  00000000  000d01c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000044a0  00000000  00000000  000d1c50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003fb2d  00000000  00000000  000d60f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003a74f  00000000  00000000  00115c1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001832e7  00000000  00000000  0015036c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      000000c1  00000000  00000000  002d3653  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000070b4  00000000  00000000  002d3714  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000560 	.word	0x24000560
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801127c 	.word	0x0801127c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000564 	.word	0x24000564
 80002dc:	0801127c 	.word	0x0801127c

080002e0 <arm_bitreversal_32>:
 80002e0:	1c4b      	adds	r3, r1, #1
 80002e2:	2b01      	cmp	r3, #1
 80002e4:	bf98      	it	ls
 80002e6:	4770      	bxls	lr
 80002e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80002ec:	1c91      	adds	r1, r2, #2
 80002ee:	089b      	lsrs	r3, r3, #2

080002f0 <arm_bitreversal_32_0>:
 80002f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80002f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80002f8:	880a      	ldrh	r2, [r1, #0]
 80002fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80002fe:	4480      	add	r8, r0
 8000300:	4481      	add	r9, r0
 8000302:	4402      	add	r2, r0
 8000304:	4484      	add	ip, r0
 8000306:	f8d9 7000 	ldr.w	r7, [r9]
 800030a:	f8d8 6000 	ldr.w	r6, [r8]
 800030e:	6815      	ldr	r5, [r2, #0]
 8000310:	f8dc 4000 	ldr.w	r4, [ip]
 8000314:	f8c9 6000 	str.w	r6, [r9]
 8000318:	f8c8 7000 	str.w	r7, [r8]
 800031c:	f8cc 5000 	str.w	r5, [ip]
 8000320:	6014      	str	r4, [r2, #0]
 8000322:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000326:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800032a:	6855      	ldr	r5, [r2, #4]
 800032c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000330:	f8c9 6004 	str.w	r6, [r9, #4]
 8000334:	f8c8 7004 	str.w	r7, [r8, #4]
 8000338:	f8cc 5004 	str.w	r5, [ip, #4]
 800033c:	6054      	str	r4, [r2, #4]
 800033e:	3108      	adds	r1, #8
 8000340:	3b01      	subs	r3, #1
 8000342:	d1d5      	bne.n	80002f0 <arm_bitreversal_32_0>
 8000344:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000348:	4770      	bx	lr

0800034a <arm_bitreversal_16>:
 800034a:	1c4b      	adds	r3, r1, #1
 800034c:	2b01      	cmp	r3, #1
 800034e:	bf98      	it	ls
 8000350:	4770      	bxls	lr
 8000352:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000356:	1c91      	adds	r1, r2, #2
 8000358:	089b      	lsrs	r3, r3, #2

0800035a <arm_bitreversal_16_0>:
 800035a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800035e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000362:	880a      	ldrh	r2, [r1, #0]
 8000364:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000368:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800036c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000370:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000374:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000378:	f8d9 7000 	ldr.w	r7, [r9]
 800037c:	f8d8 6000 	ldr.w	r6, [r8]
 8000380:	6815      	ldr	r5, [r2, #0]
 8000382:	f8dc 4000 	ldr.w	r4, [ip]
 8000386:	f8c9 6000 	str.w	r6, [r9]
 800038a:	f8c8 7000 	str.w	r7, [r8]
 800038e:	f8cc 5000 	str.w	r5, [ip]
 8000392:	6014      	str	r4, [r2, #0]
 8000394:	3108      	adds	r1, #8
 8000396:	3b01      	subs	r3, #1
 8000398:	d1df      	bne.n	800035a <arm_bitreversal_16_0>
 800039a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800039e:	4770      	bx	lr

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <memchr>:
 80003b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80003b4:	2a10      	cmp	r2, #16
 80003b6:	db2b      	blt.n	8000410 <memchr+0x60>
 80003b8:	f010 0f07 	tst.w	r0, #7
 80003bc:	d008      	beq.n	80003d0 <memchr+0x20>
 80003be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003c2:	3a01      	subs	r2, #1
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d02d      	beq.n	8000424 <memchr+0x74>
 80003c8:	f010 0f07 	tst.w	r0, #7
 80003cc:	b342      	cbz	r2, 8000420 <memchr+0x70>
 80003ce:	d1f6      	bne.n	80003be <memchr+0xe>
 80003d0:	b4f0      	push	{r4, r5, r6, r7}
 80003d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80003d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80003da:	f022 0407 	bic.w	r4, r2, #7
 80003de:	f07f 0700 	mvns.w	r7, #0
 80003e2:	2300      	movs	r3, #0
 80003e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80003e8:	3c08      	subs	r4, #8
 80003ea:	ea85 0501 	eor.w	r5, r5, r1
 80003ee:	ea86 0601 	eor.w	r6, r6, r1
 80003f2:	fa85 f547 	uadd8	r5, r5, r7
 80003f6:	faa3 f587 	sel	r5, r3, r7
 80003fa:	fa86 f647 	uadd8	r6, r6, r7
 80003fe:	faa5 f687 	sel	r6, r5, r7
 8000402:	b98e      	cbnz	r6, 8000428 <memchr+0x78>
 8000404:	d1ee      	bne.n	80003e4 <memchr+0x34>
 8000406:	bcf0      	pop	{r4, r5, r6, r7}
 8000408:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800040c:	f002 0207 	and.w	r2, r2, #7
 8000410:	b132      	cbz	r2, 8000420 <memchr+0x70>
 8000412:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000416:	3a01      	subs	r2, #1
 8000418:	ea83 0301 	eor.w	r3, r3, r1
 800041c:	b113      	cbz	r3, 8000424 <memchr+0x74>
 800041e:	d1f8      	bne.n	8000412 <memchr+0x62>
 8000420:	2000      	movs	r0, #0
 8000422:	4770      	bx	lr
 8000424:	3801      	subs	r0, #1
 8000426:	4770      	bx	lr
 8000428:	2d00      	cmp	r5, #0
 800042a:	bf06      	itte	eq
 800042c:	4635      	moveq	r5, r6
 800042e:	3803      	subeq	r0, #3
 8000430:	3807      	subne	r0, #7
 8000432:	f015 0f01 	tst.w	r5, #1
 8000436:	d107      	bne.n	8000448 <memchr+0x98>
 8000438:	3001      	adds	r0, #1
 800043a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800043e:	bf02      	ittt	eq
 8000440:	3001      	addeq	r0, #1
 8000442:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000446:	3001      	addeq	r0, #1
 8000448:	bcf0      	pop	{r4, r5, r6, r7}
 800044a:	3801      	subs	r0, #1
 800044c:	4770      	bx	lr
 800044e:	bf00      	nop

08000450 <__aeabi_uldivmod>:
 8000450:	b953      	cbnz	r3, 8000468 <__aeabi_uldivmod+0x18>
 8000452:	b94a      	cbnz	r2, 8000468 <__aeabi_uldivmod+0x18>
 8000454:	2900      	cmp	r1, #0
 8000456:	bf08      	it	eq
 8000458:	2800      	cmpeq	r0, #0
 800045a:	bf1c      	itt	ne
 800045c:	f04f 31ff 	movne.w	r1, #4294967295
 8000460:	f04f 30ff 	movne.w	r0, #4294967295
 8000464:	f000 b96e 	b.w	8000744 <__aeabi_idiv0>
 8000468:	f1ad 0c08 	sub.w	ip, sp, #8
 800046c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000470:	f000 f806 	bl	8000480 <__udivmoddi4>
 8000474:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000478:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800047c:	b004      	add	sp, #16
 800047e:	4770      	bx	lr

08000480 <__udivmoddi4>:
 8000480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000484:	9d08      	ldr	r5, [sp, #32]
 8000486:	4604      	mov	r4, r0
 8000488:	468c      	mov	ip, r1
 800048a:	2b00      	cmp	r3, #0
 800048c:	f040 8083 	bne.w	8000596 <__udivmoddi4+0x116>
 8000490:	428a      	cmp	r2, r1
 8000492:	4617      	mov	r7, r2
 8000494:	d947      	bls.n	8000526 <__udivmoddi4+0xa6>
 8000496:	fab2 f282 	clz	r2, r2
 800049a:	b142      	cbz	r2, 80004ae <__udivmoddi4+0x2e>
 800049c:	f1c2 0020 	rsb	r0, r2, #32
 80004a0:	fa24 f000 	lsr.w	r0, r4, r0
 80004a4:	4091      	lsls	r1, r2
 80004a6:	4097      	lsls	r7, r2
 80004a8:	ea40 0c01 	orr.w	ip, r0, r1
 80004ac:	4094      	lsls	r4, r2
 80004ae:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80004b2:	0c23      	lsrs	r3, r4, #16
 80004b4:	fbbc f6f8 	udiv	r6, ip, r8
 80004b8:	fa1f fe87 	uxth.w	lr, r7
 80004bc:	fb08 c116 	mls	r1, r8, r6, ip
 80004c0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004c4:	fb06 f10e 	mul.w	r1, r6, lr
 80004c8:	4299      	cmp	r1, r3
 80004ca:	d909      	bls.n	80004e0 <__udivmoddi4+0x60>
 80004cc:	18fb      	adds	r3, r7, r3
 80004ce:	f106 30ff 	add.w	r0, r6, #4294967295
 80004d2:	f080 8119 	bcs.w	8000708 <__udivmoddi4+0x288>
 80004d6:	4299      	cmp	r1, r3
 80004d8:	f240 8116 	bls.w	8000708 <__udivmoddi4+0x288>
 80004dc:	3e02      	subs	r6, #2
 80004de:	443b      	add	r3, r7
 80004e0:	1a5b      	subs	r3, r3, r1
 80004e2:	b2a4      	uxth	r4, r4
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3310 	mls	r3, r8, r0, r3
 80004ec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004f0:	fb00 fe0e 	mul.w	lr, r0, lr
 80004f4:	45a6      	cmp	lr, r4
 80004f6:	d909      	bls.n	800050c <__udivmoddi4+0x8c>
 80004f8:	193c      	adds	r4, r7, r4
 80004fa:	f100 33ff 	add.w	r3, r0, #4294967295
 80004fe:	f080 8105 	bcs.w	800070c <__udivmoddi4+0x28c>
 8000502:	45a6      	cmp	lr, r4
 8000504:	f240 8102 	bls.w	800070c <__udivmoddi4+0x28c>
 8000508:	3802      	subs	r0, #2
 800050a:	443c      	add	r4, r7
 800050c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000510:	eba4 040e 	sub.w	r4, r4, lr
 8000514:	2600      	movs	r6, #0
 8000516:	b11d      	cbz	r5, 8000520 <__udivmoddi4+0xa0>
 8000518:	40d4      	lsrs	r4, r2
 800051a:	2300      	movs	r3, #0
 800051c:	e9c5 4300 	strd	r4, r3, [r5]
 8000520:	4631      	mov	r1, r6
 8000522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000526:	b902      	cbnz	r2, 800052a <__udivmoddi4+0xaa>
 8000528:	deff      	udf	#255	; 0xff
 800052a:	fab2 f282 	clz	r2, r2
 800052e:	2a00      	cmp	r2, #0
 8000530:	d150      	bne.n	80005d4 <__udivmoddi4+0x154>
 8000532:	1bcb      	subs	r3, r1, r7
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	fa1f f887 	uxth.w	r8, r7
 800053c:	2601      	movs	r6, #1
 800053e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000542:	0c21      	lsrs	r1, r4, #16
 8000544:	fb0e 331c 	mls	r3, lr, ip, r3
 8000548:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054c:	fb08 f30c 	mul.w	r3, r8, ip
 8000550:	428b      	cmp	r3, r1
 8000552:	d907      	bls.n	8000564 <__udivmoddi4+0xe4>
 8000554:	1879      	adds	r1, r7, r1
 8000556:	f10c 30ff 	add.w	r0, ip, #4294967295
 800055a:	d202      	bcs.n	8000562 <__udivmoddi4+0xe2>
 800055c:	428b      	cmp	r3, r1
 800055e:	f200 80e9 	bhi.w	8000734 <__udivmoddi4+0x2b4>
 8000562:	4684      	mov	ip, r0
 8000564:	1ac9      	subs	r1, r1, r3
 8000566:	b2a3      	uxth	r3, r4
 8000568:	fbb1 f0fe 	udiv	r0, r1, lr
 800056c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000570:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000574:	fb08 f800 	mul.w	r8, r8, r0
 8000578:	45a0      	cmp	r8, r4
 800057a:	d907      	bls.n	800058c <__udivmoddi4+0x10c>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000582:	d202      	bcs.n	800058a <__udivmoddi4+0x10a>
 8000584:	45a0      	cmp	r8, r4
 8000586:	f200 80d9 	bhi.w	800073c <__udivmoddi4+0x2bc>
 800058a:	4618      	mov	r0, r3
 800058c:	eba4 0408 	sub.w	r4, r4, r8
 8000590:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000594:	e7bf      	b.n	8000516 <__udivmoddi4+0x96>
 8000596:	428b      	cmp	r3, r1
 8000598:	d909      	bls.n	80005ae <__udivmoddi4+0x12e>
 800059a:	2d00      	cmp	r5, #0
 800059c:	f000 80b1 	beq.w	8000702 <__udivmoddi4+0x282>
 80005a0:	2600      	movs	r6, #0
 80005a2:	e9c5 0100 	strd	r0, r1, [r5]
 80005a6:	4630      	mov	r0, r6
 80005a8:	4631      	mov	r1, r6
 80005aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ae:	fab3 f683 	clz	r6, r3
 80005b2:	2e00      	cmp	r6, #0
 80005b4:	d14a      	bne.n	800064c <__udivmoddi4+0x1cc>
 80005b6:	428b      	cmp	r3, r1
 80005b8:	d302      	bcc.n	80005c0 <__udivmoddi4+0x140>
 80005ba:	4282      	cmp	r2, r0
 80005bc:	f200 80b8 	bhi.w	8000730 <__udivmoddi4+0x2b0>
 80005c0:	1a84      	subs	r4, r0, r2
 80005c2:	eb61 0103 	sbc.w	r1, r1, r3
 80005c6:	2001      	movs	r0, #1
 80005c8:	468c      	mov	ip, r1
 80005ca:	2d00      	cmp	r5, #0
 80005cc:	d0a8      	beq.n	8000520 <__udivmoddi4+0xa0>
 80005ce:	e9c5 4c00 	strd	r4, ip, [r5]
 80005d2:	e7a5      	b.n	8000520 <__udivmoddi4+0xa0>
 80005d4:	f1c2 0320 	rsb	r3, r2, #32
 80005d8:	fa20 f603 	lsr.w	r6, r0, r3
 80005dc:	4097      	lsls	r7, r2
 80005de:	fa01 f002 	lsl.w	r0, r1, r2
 80005e2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005e6:	40d9      	lsrs	r1, r3
 80005e8:	4330      	orrs	r0, r6
 80005ea:	0c03      	lsrs	r3, r0, #16
 80005ec:	fbb1 f6fe 	udiv	r6, r1, lr
 80005f0:	fa1f f887 	uxth.w	r8, r7
 80005f4:	fb0e 1116 	mls	r1, lr, r6, r1
 80005f8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005fc:	fb06 f108 	mul.w	r1, r6, r8
 8000600:	4299      	cmp	r1, r3
 8000602:	fa04 f402 	lsl.w	r4, r4, r2
 8000606:	d909      	bls.n	800061c <__udivmoddi4+0x19c>
 8000608:	18fb      	adds	r3, r7, r3
 800060a:	f106 3cff 	add.w	ip, r6, #4294967295
 800060e:	f080 808d 	bcs.w	800072c <__udivmoddi4+0x2ac>
 8000612:	4299      	cmp	r1, r3
 8000614:	f240 808a 	bls.w	800072c <__udivmoddi4+0x2ac>
 8000618:	3e02      	subs	r6, #2
 800061a:	443b      	add	r3, r7
 800061c:	1a5b      	subs	r3, r3, r1
 800061e:	b281      	uxth	r1, r0
 8000620:	fbb3 f0fe 	udiv	r0, r3, lr
 8000624:	fb0e 3310 	mls	r3, lr, r0, r3
 8000628:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800062c:	fb00 f308 	mul.w	r3, r0, r8
 8000630:	428b      	cmp	r3, r1
 8000632:	d907      	bls.n	8000644 <__udivmoddi4+0x1c4>
 8000634:	1879      	adds	r1, r7, r1
 8000636:	f100 3cff 	add.w	ip, r0, #4294967295
 800063a:	d273      	bcs.n	8000724 <__udivmoddi4+0x2a4>
 800063c:	428b      	cmp	r3, r1
 800063e:	d971      	bls.n	8000724 <__udivmoddi4+0x2a4>
 8000640:	3802      	subs	r0, #2
 8000642:	4439      	add	r1, r7
 8000644:	1acb      	subs	r3, r1, r3
 8000646:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800064a:	e778      	b.n	800053e <__udivmoddi4+0xbe>
 800064c:	f1c6 0c20 	rsb	ip, r6, #32
 8000650:	fa03 f406 	lsl.w	r4, r3, r6
 8000654:	fa22 f30c 	lsr.w	r3, r2, ip
 8000658:	431c      	orrs	r4, r3
 800065a:	fa20 f70c 	lsr.w	r7, r0, ip
 800065e:	fa01 f306 	lsl.w	r3, r1, r6
 8000662:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000666:	fa21 f10c 	lsr.w	r1, r1, ip
 800066a:	431f      	orrs	r7, r3
 800066c:	0c3b      	lsrs	r3, r7, #16
 800066e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000672:	fa1f f884 	uxth.w	r8, r4
 8000676:	fb0e 1119 	mls	r1, lr, r9, r1
 800067a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800067e:	fb09 fa08 	mul.w	sl, r9, r8
 8000682:	458a      	cmp	sl, r1
 8000684:	fa02 f206 	lsl.w	r2, r2, r6
 8000688:	fa00 f306 	lsl.w	r3, r0, r6
 800068c:	d908      	bls.n	80006a0 <__udivmoddi4+0x220>
 800068e:	1861      	adds	r1, r4, r1
 8000690:	f109 30ff 	add.w	r0, r9, #4294967295
 8000694:	d248      	bcs.n	8000728 <__udivmoddi4+0x2a8>
 8000696:	458a      	cmp	sl, r1
 8000698:	d946      	bls.n	8000728 <__udivmoddi4+0x2a8>
 800069a:	f1a9 0902 	sub.w	r9, r9, #2
 800069e:	4421      	add	r1, r4
 80006a0:	eba1 010a 	sub.w	r1, r1, sl
 80006a4:	b2bf      	uxth	r7, r7
 80006a6:	fbb1 f0fe 	udiv	r0, r1, lr
 80006aa:	fb0e 1110 	mls	r1, lr, r0, r1
 80006ae:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80006b2:	fb00 f808 	mul.w	r8, r0, r8
 80006b6:	45b8      	cmp	r8, r7
 80006b8:	d907      	bls.n	80006ca <__udivmoddi4+0x24a>
 80006ba:	19e7      	adds	r7, r4, r7
 80006bc:	f100 31ff 	add.w	r1, r0, #4294967295
 80006c0:	d22e      	bcs.n	8000720 <__udivmoddi4+0x2a0>
 80006c2:	45b8      	cmp	r8, r7
 80006c4:	d92c      	bls.n	8000720 <__udivmoddi4+0x2a0>
 80006c6:	3802      	subs	r0, #2
 80006c8:	4427      	add	r7, r4
 80006ca:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80006ce:	eba7 0708 	sub.w	r7, r7, r8
 80006d2:	fba0 8902 	umull	r8, r9, r0, r2
 80006d6:	454f      	cmp	r7, r9
 80006d8:	46c6      	mov	lr, r8
 80006da:	4649      	mov	r1, r9
 80006dc:	d31a      	bcc.n	8000714 <__udivmoddi4+0x294>
 80006de:	d017      	beq.n	8000710 <__udivmoddi4+0x290>
 80006e0:	b15d      	cbz	r5, 80006fa <__udivmoddi4+0x27a>
 80006e2:	ebb3 020e 	subs.w	r2, r3, lr
 80006e6:	eb67 0701 	sbc.w	r7, r7, r1
 80006ea:	fa07 fc0c 	lsl.w	ip, r7, ip
 80006ee:	40f2      	lsrs	r2, r6
 80006f0:	ea4c 0202 	orr.w	r2, ip, r2
 80006f4:	40f7      	lsrs	r7, r6
 80006f6:	e9c5 2700 	strd	r2, r7, [r5]
 80006fa:	2600      	movs	r6, #0
 80006fc:	4631      	mov	r1, r6
 80006fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000702:	462e      	mov	r6, r5
 8000704:	4628      	mov	r0, r5
 8000706:	e70b      	b.n	8000520 <__udivmoddi4+0xa0>
 8000708:	4606      	mov	r6, r0
 800070a:	e6e9      	b.n	80004e0 <__udivmoddi4+0x60>
 800070c:	4618      	mov	r0, r3
 800070e:	e6fd      	b.n	800050c <__udivmoddi4+0x8c>
 8000710:	4543      	cmp	r3, r8
 8000712:	d2e5      	bcs.n	80006e0 <__udivmoddi4+0x260>
 8000714:	ebb8 0e02 	subs.w	lr, r8, r2
 8000718:	eb69 0104 	sbc.w	r1, r9, r4
 800071c:	3801      	subs	r0, #1
 800071e:	e7df      	b.n	80006e0 <__udivmoddi4+0x260>
 8000720:	4608      	mov	r0, r1
 8000722:	e7d2      	b.n	80006ca <__udivmoddi4+0x24a>
 8000724:	4660      	mov	r0, ip
 8000726:	e78d      	b.n	8000644 <__udivmoddi4+0x1c4>
 8000728:	4681      	mov	r9, r0
 800072a:	e7b9      	b.n	80006a0 <__udivmoddi4+0x220>
 800072c:	4666      	mov	r6, ip
 800072e:	e775      	b.n	800061c <__udivmoddi4+0x19c>
 8000730:	4630      	mov	r0, r6
 8000732:	e74a      	b.n	80005ca <__udivmoddi4+0x14a>
 8000734:	f1ac 0c02 	sub.w	ip, ip, #2
 8000738:	4439      	add	r1, r7
 800073a:	e713      	b.n	8000564 <__udivmoddi4+0xe4>
 800073c:	3802      	subs	r0, #2
 800073e:	443c      	add	r4, r7
 8000740:	e724      	b.n	800058c <__udivmoddi4+0x10c>
 8000742:	bf00      	nop

08000744 <__aeabi_idiv0>:
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop

08000748 <Load_Presets>:
// Load from the Presets table
void Load_Presets(void)
{
	int k;

	for(k=0; k<MAXPRESETS; k++)
 8000748:	4b0f      	ldr	r3, [pc, #60]	; (8000788 <Load_Presets+0x40>)
{
 800074a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800074e:	4c0f      	ldr	r4, [pc, #60]	; (800078c <Load_Presets+0x44>)
 8000750:	f503 78a8 	add.w	r8, r3, #336	; 0x150
 8000754:	4f0e      	ldr	r7, [pc, #56]	; (8000790 <Load_Presets+0x48>)
 8000756:	4e0f      	ldr	r6, [pc, #60]	; (8000794 <Load_Presets+0x4c>)
 8000758:	4d0f      	ldr	r5, [pc, #60]	; (8000798 <Load_Presets+0x50>)
	{
		strcpy(psets[k].name, pNames[k]);
 800075a:	4621      	mov	r1, r4
 800075c:	4618      	mov	r0, r3
 800075e:	f00d fa99 	bl	800dc94 <strcpy>
		psets[k].freq = pFreqs[k];
		psets[k].mode = pModes[k];
 8000762:	f816 1f01 	ldrb.w	r1, [r6, #1]!
		strcpy(psets[k].name, pNames[k]);
 8000766:	4603      	mov	r3, r0
		psets[k].bw   = pBws[k];
 8000768:	f815 2f01 	ldrb.w	r2, [r5, #1]!
		psets[k].freq = pFreqs[k];
 800076c:	f857 0b04 	ldr.w	r0, [r7], #4
 8000770:	3410      	adds	r4, #16
		psets[k].mode = pModes[k];
 8000772:	7519      	strb	r1, [r3, #20]
 8000774:	3318      	adds	r3, #24
		psets[k].freq = pFreqs[k];
 8000776:	f843 0c08 	str.w	r0, [r3, #-8]
		psets[k].bw   = pBws[k];
 800077a:	f803 2c03 	strb.w	r2, [r3, #-3]
	for(k=0; k<MAXPRESETS; k++)
 800077e:	4543      	cmp	r3, r8
 8000780:	d1eb      	bne.n	800075a <Load_Presets+0x12>
	}
}
 8000782:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000786:	bf00      	nop
 8000788:	24008b04 	.word	0x24008b04
 800078c:	24000000 	.word	0x24000000
 8000790:	080172a8 	.word	0x080172a8
 8000794:	080172df 	.word	0x080172df
 8000798:	08017297 	.word	0x08017297

0800079c <SetBW>:
// Load the FFT mask according to the mode and the bandwidth chosen,
// and change the color of the buttons to indicate the active bandwidth
void SetBW(/*WM_HWIN ptr,*/ Bwidth newbw)
{
	CurrentBW = newbw;
	switch(CurrentMode)
 800079c:	4b22      	ldr	r3, [pc, #136]	; (8000828 <SetBW+0x8c>)
	CurrentBW = newbw;
 800079e:	4a23      	ldr	r2, [pc, #140]	; (800082c <SetBW+0x90>)
{
 80007a0:	b470      	push	{r4, r5, r6}
 80007a2:	781b      	ldrb	r3, [r3, #0]
	CurrentBW = newbw;
 80007a4:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 80007a6:	2b03      	cmp	r3, #3
 80007a8:	d83c      	bhi.n	8000824 <SetBW+0x88>
 80007aa:	e8df f003 	tbb	[pc, r3]
 80007ae:	1c0f      	.short	0x1c0f
 80007b0:	022f      	.short	0x022f

		break;

	case CW  :

		bw[CW] = newbw;
 80007b2:	491f      	ldr	r1, [pc, #124]	; (8000830 <SetBW+0x94>)
		CWindex = (newbw == Narrow) ? 0 : 1;
		CWindex = 0; // TODO toglimi
 80007b4:	2500      	movs	r5, #0
 80007b6:	4c1f      	ldr	r4, [pc, #124]	; (8000834 <SetBW+0x98>)
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80007b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[CW] = newbw;
 80007bc:	70c8      	strb	r0, [r1, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80007be:	4a1e      	ldr	r2, [pc, #120]	; (8000838 <SetBW+0x9c>)
		CWindex = 0; // TODO toglimi
 80007c0:	8025      	strh	r5, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80007c2:	491e      	ldr	r1, [pc, #120]	; (800083c <SetBW+0xa0>)
 80007c4:	481e      	ldr	r0, [pc, #120]	; (8000840 <SetBW+0xa4>)
		break;

	default :
		break;
	}
}	
 80007c6:	bc70      	pop	{r4, r5, r6}
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 80007c8:	f001 b8aa 	b.w	8001920 <SDR_2R_toC_f32>
		bw[AM] = newbw;
 80007cc:	4918      	ldr	r1, [pc, #96]	; (8000830 <SetBW+0x94>)
		AMindex = 0; // TODO toglimi
 80007ce:	2500      	movs	r5, #0
 80007d0:	4c1c      	ldr	r4, [pc, #112]	; (8000844 <SetBW+0xa8>)
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80007d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[AM] = newbw;
 80007d6:	7008      	strb	r0, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80007d8:	4a17      	ldr	r2, [pc, #92]	; (8000838 <SetBW+0x9c>)
		AMindex = 0; // TODO toglimi
 80007da:	8025      	strh	r5, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80007dc:	491a      	ldr	r1, [pc, #104]	; (8000848 <SetBW+0xac>)
 80007de:	481b      	ldr	r0, [pc, #108]	; (800084c <SetBW+0xb0>)
}	
 80007e0:	bc70      	pop	{r4, r5, r6}
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80007e2:	f001 b89d 	b.w	8001920 <SDR_2R_toC_f32>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 80007e6:	1e06      	subs	r6, r0, #0
		bw[LSB] = newbw;
 80007e8:	4a11      	ldr	r2, [pc, #68]	; (8000830 <SetBW+0x94>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 80007ea:	4916      	ldr	r1, [pc, #88]	; (8000844 <SetBW+0xa8>)
		LSBindex = 0; // TODO toglimi
 80007ec:	f04f 0500 	mov.w	r5, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 80007f0:	bf18      	it	ne
 80007f2:	2601      	movne	r6, #1
		LSBindex = 0; // TODO toglimi
 80007f4:	4c16      	ldr	r4, [pc, #88]	; (8000850 <SetBW+0xb4>)
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[LSBindex],
 80007f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[LSB] = newbw;
 80007fa:	7050      	strb	r0, [r2, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 80007fc:	800e      	strh	r6, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 80007fe:	4a0e      	ldr	r2, [pc, #56]	; (8000838 <SetBW+0x9c>)
		USBindex = 0; // TODO toglimi
 8000800:	8025      	strh	r5, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000802:	4914      	ldr	r1, [pc, #80]	; (8000854 <SetBW+0xb8>)
 8000804:	4814      	ldr	r0, [pc, #80]	; (8000858 <SetBW+0xbc>)
}	
 8000806:	bc70      	pop	{r4, r5, r6}
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000808:	f001 b88a 	b.w	8001920 <SDR_2R_toC_f32>
		bw[USB] = newbw;
 800080c:	4a08      	ldr	r2, [pc, #32]	; (8000830 <SetBW+0x94>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 800080e:	1e06      	subs	r6, r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000810:	490c      	ldr	r1, [pc, #48]	; (8000844 <SetBW+0xa8>)
		USBindex = 0; // TODO toglimi
 8000812:	f04f 0500 	mov.w	r5, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000816:	bf18      	it	ne
 8000818:	2601      	movne	r6, #1
		USBindex = 0; // TODO toglimi
 800081a:	4c10      	ldr	r4, [pc, #64]	; (800085c <SetBW+0xc0>)
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 800081c:	f44f 6380 	mov.w	r3, #1024	; 0x400
		bw[USB] = newbw;
 8000820:	7090      	strb	r0, [r2, #2]
 8000822:	e7eb      	b.n	80007fc <SetBW+0x60>
}	
 8000824:	bc70      	pop	{r4, r5, r6}
 8000826:	4770      	bx	lr
 8000828:	2400c5fc 	.word	0x2400c5fc
 800082c:	24000cb0 	.word	0x24000cb0
 8000830:	240090b8 	.word	0x240090b8
 8000834:	240090b4 	.word	0x240090b4
 8000838:	20004000 	.word	0x20004000
 800083c:	08013298 	.word	0x08013298
 8000840:	08014298 	.word	0x08014298
 8000844:	2400da02 	.word	0x2400da02
 8000848:	08011298 	.word	0x08011298
 800084c:	08012298 	.word	0x08012298
 8000850:	2400da00 	.word	0x2400da00
 8000854:	08015298 	.word	0x08015298
 8000858:	08016298 	.word	0x08016298
 800085c:	24008278 	.word	0x24008278

08000860 <SetAGC>:
// Change the AGC constants according to the mode and the AGC chosen,
// and change the color of the buttons to indicate the active AGC speed
void SetAGC(/*WM_HWIN ptr,*/ Agctype newAGC)
{
	CurrentAGC =newAGC;
	switch(CurrentMode)
 8000860:	4b23      	ldr	r3, [pc, #140]	; (80008f0 <SetAGC+0x90>)
	CurrentAGC =newAGC;
 8000862:	4a24      	ldr	r2, [pc, #144]	; (80008f4 <SetAGC+0x94>)
{
 8000864:	b430      	push	{r4, r5}
 8000866:	781b      	ldrb	r3, [r3, #0]
	CurrentAGC =newAGC;
 8000868:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 800086a:	2b03      	cmp	r3, #3
 800086c:	d810      	bhi.n	8000890 <SetAGC+0x30>
 800086e:	e8df f003 	tbb	[pc, r3]
 8000872:	2011      	.short	0x2011
 8000874:	022f      	.short	0x022f
	case USB :      agc[USB] = newAGC;
	Decay[USB]  = AGC_decay[newAGC];
	Hcount[USB] = Hangcount[newAGC]; break;

	case CW :       agc[CW] = newAGC;
	Decay[CW]   = AGC_decay[newAGC];
 8000876:	4b20      	ldr	r3, [pc, #128]	; (80008f8 <SetAGC+0x98>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000878:	4a20      	ldr	r2, [pc, #128]	; (80008fc <SetAGC+0x9c>)
	Decay[CW]   = AGC_decay[newAGC];
 800087a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800087e:	4c20      	ldr	r4, [pc, #128]	; (8000900 <SetAGC+0xa0>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000880:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[CW]   = AGC_decay[newAGC];
 8000884:	681d      	ldr	r5, [r3, #0]
	Hcount[CW]  = Hangcount[newAGC]; break;
 8000886:	4a1f      	ldr	r2, [pc, #124]	; (8000904 <SetAGC+0xa4>)
	case CW :       agc[CW] = newAGC;
 8000888:	4b1f      	ldr	r3, [pc, #124]	; (8000908 <SetAGC+0xa8>)
	Decay[CW]   = AGC_decay[newAGC];
 800088a:	60e5      	str	r5, [r4, #12]
	Hcount[CW]  = Hangcount[newAGC]; break;
 800088c:	80d1      	strh	r1, [r2, #6]
	case CW :       agc[CW] = newAGC;
 800088e:	70d8      	strb	r0, [r3, #3]
	}
	//  ChangeColor(ptr, hFAST, (newAGC == Fast) ? GUI_RED   : GUI_BLACK);
	//  ChangeColor(ptr, hSLOW, (newAGC == Slow) ? GUI_RED   : GUI_BLACK);
}	
 8000890:	bc30      	pop	{r4, r5}
 8000892:	4770      	bx	lr
	Decay[AM]   = AGC_decay[newAGC];
 8000894:	4b18      	ldr	r3, [pc, #96]	; (80008f8 <SetAGC+0x98>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8000896:	4a19      	ldr	r2, [pc, #100]	; (80008fc <SetAGC+0x9c>)
	Decay[AM]   = AGC_decay[newAGC];
 8000898:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800089c:	4c18      	ldr	r4, [pc, #96]	; (8000900 <SetAGC+0xa0>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 800089e:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 80008a2:	681d      	ldr	r5, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 80008a4:	4a17      	ldr	r2, [pc, #92]	; (8000904 <SetAGC+0xa4>)
	case AM :       agc[AM] = newAGC;
 80008a6:	4b18      	ldr	r3, [pc, #96]	; (8000908 <SetAGC+0xa8>)
	Decay[AM]   = AGC_decay[newAGC];
 80008a8:	6025      	str	r5, [r4, #0]
	case AM :       agc[AM] = newAGC;
 80008aa:	7018      	strb	r0, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 80008ac:	8011      	strh	r1, [r2, #0]
}	
 80008ae:	bc30      	pop	{r4, r5}
 80008b0:	4770      	bx	lr
	Decay[LSB]  = AGC_decay[newAGC];
 80008b2:	4b11      	ldr	r3, [pc, #68]	; (80008f8 <SetAGC+0x98>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 80008b4:	4a11      	ldr	r2, [pc, #68]	; (80008fc <SetAGC+0x9c>)
	Decay[LSB]  = AGC_decay[newAGC];
 80008b6:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80008ba:	4c11      	ldr	r4, [pc, #68]	; (8000900 <SetAGC+0xa0>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 80008bc:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 80008c0:	681d      	ldr	r5, [r3, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 80008c2:	4a10      	ldr	r2, [pc, #64]	; (8000904 <SetAGC+0xa4>)
	case LSB :      agc[LSB] = newAGC;
 80008c4:	4b10      	ldr	r3, [pc, #64]	; (8000908 <SetAGC+0xa8>)
	Decay[LSB]  = AGC_decay[newAGC];
 80008c6:	6065      	str	r5, [r4, #4]
	case LSB :      agc[LSB] = newAGC;
 80008c8:	7058      	strb	r0, [r3, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 80008ca:	8051      	strh	r1, [r2, #2]
}	
 80008cc:	bc30      	pop	{r4, r5}
 80008ce:	4770      	bx	lr
	Decay[USB]  = AGC_decay[newAGC];
 80008d0:	4b09      	ldr	r3, [pc, #36]	; (80008f8 <SetAGC+0x98>)
	Hcount[USB] = Hangcount[newAGC]; break;
 80008d2:	4a0a      	ldr	r2, [pc, #40]	; (80008fc <SetAGC+0x9c>)
	Decay[USB]  = AGC_decay[newAGC];
 80008d4:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80008d8:	4c09      	ldr	r4, [pc, #36]	; (8000900 <SetAGC+0xa0>)
	Hcount[USB] = Hangcount[newAGC]; break;
 80008da:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 80008de:	681d      	ldr	r5, [r3, #0]
	Hcount[USB] = Hangcount[newAGC]; break;
 80008e0:	4a08      	ldr	r2, [pc, #32]	; (8000904 <SetAGC+0xa4>)
	case USB :      agc[USB] = newAGC;
 80008e2:	4b09      	ldr	r3, [pc, #36]	; (8000908 <SetAGC+0xa8>)
	Decay[USB]  = AGC_decay[newAGC];
 80008e4:	60a5      	str	r5, [r4, #8]
	case USB :      agc[USB] = newAGC;
 80008e6:	7098      	strb	r0, [r3, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 80008e8:	8091      	strh	r1, [r2, #4]
}	
 80008ea:	bc30      	pop	{r4, r5}
 80008ec:	4770      	bx	lr
 80008ee:	bf00      	nop
 80008f0:	2400c5fc 	.word	0x2400c5fc
 80008f4:	240008a0 	.word	0x240008a0
 80008f8:	2400c5ec 	.word	0x2400c5ec
 80008fc:	2400a0c4 	.word	0x2400a0c4
 8000900:	24002cbc 	.word	0x24002cbc
 8000904:	2400826c 	.word	0x2400826c
 8000908:	24007a2c 	.word	0x24007a2c

0800090c <Tune_Preset>:
{
 800090c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	LOfreq = psets[Idx].freq;
 8000910:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8000914:	4e48      	ldr	r6, [pc, #288]	; (8000a38 <Tune_Preset+0x12c>)
 8000916:	4a49      	ldr	r2, [pc, #292]	; (8000a3c <Tune_Preset+0x130>)
{
 8000918:	4604      	mov	r4, r0
	LOfreq = psets[Idx].freq;
 800091a:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
// Set the new demodulation mode chosen by the user, and change the color
// of the buttons to indicate the active mode

void SetMode(/*WM_HWIN ptr,*/ Mode newmode)
{
	CurrentMode = newmode;
 800091e:	4f48      	ldr	r7, [pc, #288]	; (8000a40 <Tune_Preset+0x134>)
	LOfreq = psets[Idx].freq;
 8000920:	0045      	lsls	r5, r0, #1
 8000922:	6919      	ldr	r1, [r3, #16]
	SetMode( psets[Idx].mode);
 8000924:	7d1b      	ldrb	r3, [r3, #20]
	LOfreq = psets[Idx].freq;
 8000926:	6011      	str	r1, [r2, #0]
	CurrentMode = newmode;
 8000928:	703b      	strb	r3, [r7, #0]

	switch(CurrentMode)
 800092a:	2b03      	cmp	r3, #3
 800092c:	d87d      	bhi.n	8000a2a <Tune_Preset+0x11e>
 800092e:	e8df f003 	tbb	[pc, r3]
 8000932:	6458      	.short	0x6458
 8000934:	0270      	.short	0x0270
		//     ChangeColor(ptr, hUSB, GUI_RED);
		//     ChangeColor(ptr, hCW,  GUI_BLACK);
		break;

	case CW  :
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000936:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8000a7c <Tune_Preset+0x170>
 800093a:	f898 0003 	ldrb.w	r0, [r8, #3]
 800093e:	f7ff ff2d 	bl	800079c <SetBW>
 8000942:	4b40      	ldr	r3, [pc, #256]	; (8000a44 <Tune_Preset+0x138>)
 8000944:	78d8      	ldrb	r0, [r3, #3]
 8000946:	f7ff ff8b 	bl	8000860 <SetAGC>
		//     ChangeColor(ptr, hAM,  GUI_BLACK);
		//     ChangeColor(ptr, hLSB, GUI_BLACK);
		//     ChangeColor(ptr, hUSB, GUI_BLACK);
		//     ChangeColor(ptr, hCW,  GUI_RED);
		break;
 800094a:	783b      	ldrb	r3, [r7, #0]
	SetBW( psets[Idx].bw);
 800094c:	4425      	add	r5, r4
	CurrentBW = newbw;
 800094e:	493e      	ldr	r1, [pc, #248]	; (8000a48 <Tune_Preset+0x13c>)
	SetBW( psets[Idx].bw);
 8000950:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
 8000954:	7d6a      	ldrb	r2, [r5, #21]
	CurrentBW = newbw;
 8000956:	700a      	strb	r2, [r1, #0]
	switch(CurrentMode)
 8000958:	2b03      	cmp	r3, #3
 800095a:	d80f      	bhi.n	800097c <Tune_Preset+0x70>
 800095c:	e8df f003 	tbb	[pc, r3]
 8000960:	0217372a 	.word	0x0217372a
		CWindex = 0; // TODO toglimi
 8000964:	4839      	ldr	r0, [pc, #228]	; (8000a4c <Tune_Preset+0x140>)
 8000966:	2500      	movs	r5, #0
		bw[CW] = newbw;
 8000968:	f888 2003 	strb.w	r2, [r8, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 800096c:	f44f 6380 	mov.w	r3, #1024	; 0x400
		CWindex = 0; // TODO toglimi
 8000970:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000972:	4a37      	ldr	r2, [pc, #220]	; (8000a50 <Tune_Preset+0x144>)
 8000974:	4937      	ldr	r1, [pc, #220]	; (8000a54 <Tune_Preset+0x148>)
 8000976:	4838      	ldr	r0, [pc, #224]	; (8000a58 <Tune_Preset+0x14c>)
 8000978:	f000 ffd2 	bl	8001920 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 800097c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8000980:	4836      	ldr	r0, [pc, #216]	; (8000a5c <Tune_Preset+0x150>)
 8000982:	eb06 01c4 	add.w	r1, r6, r4, lsl #3
}
 8000986:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	strcpy(msg, psets[Idx].name);
 800098a:	f00d b983 	b.w	800dc94 <strcpy>
		USBindex = (newbw == Narrow) ? 0 : 1;
 800098e:	1e17      	subs	r7, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000990:	4933      	ldr	r1, [pc, #204]	; (8000a60 <Tune_Preset+0x154>)
		USBindex = 0; // TODO toglimi
 8000992:	4834      	ldr	r0, [pc, #208]	; (8000a64 <Tune_Preset+0x158>)
 8000994:	f04f 0500 	mov.w	r5, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000998:	bf18      	it	ne
 800099a:	2701      	movne	r7, #1
		bw[USB] = newbw;
 800099c:	f888 2002 	strb.w	r2, [r8, #2]
		AMindex = (newbw == Narrow) ? 0 : 1;
 80009a0:	800f      	strh	r7, [r1, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 80009a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
		USBindex = 0; // TODO toglimi
 80009a6:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 80009a8:	4a29      	ldr	r2, [pc, #164]	; (8000a50 <Tune_Preset+0x144>)
 80009aa:	492f      	ldr	r1, [pc, #188]	; (8000a68 <Tune_Preset+0x15c>)
 80009ac:	482f      	ldr	r0, [pc, #188]	; (8000a6c <Tune_Preset+0x160>)
 80009ae:	f000 ffb7 	bl	8001920 <SDR_2R_toC_f32>
		break;
 80009b2:	e7e3      	b.n	800097c <Tune_Preset+0x70>
		AMindex = 0; // TODO toglimi
 80009b4:	482a      	ldr	r0, [pc, #168]	; (8000a60 <Tune_Preset+0x154>)
 80009b6:	2500      	movs	r5, #0
		bw[AM] = newbw;
 80009b8:	f888 2000 	strb.w	r2, [r8]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80009bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
		AMindex = 0; // TODO toglimi
 80009c0:	8005      	strh	r5, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 80009c2:	4a23      	ldr	r2, [pc, #140]	; (8000a50 <Tune_Preset+0x144>)
 80009c4:	492a      	ldr	r1, [pc, #168]	; (8000a70 <Tune_Preset+0x164>)
 80009c6:	482b      	ldr	r0, [pc, #172]	; (8000a74 <Tune_Preset+0x168>)
 80009c8:	f000 ffaa 	bl	8001920 <SDR_2R_toC_f32>
		break;
 80009cc:	e7d6      	b.n	800097c <Tune_Preset+0x70>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 80009ce:	1e17      	subs	r7, r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 80009d0:	4923      	ldr	r1, [pc, #140]	; (8000a60 <Tune_Preset+0x154>)
		LSBindex = 0; // TODO toglimi
 80009d2:	4829      	ldr	r0, [pc, #164]	; (8000a78 <Tune_Preset+0x16c>)
 80009d4:	f04f 0500 	mov.w	r5, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 80009d8:	bf18      	it	ne
 80009da:	2701      	movne	r7, #1
		bw[LSB] = newbw;
 80009dc:	f888 2001 	strb.w	r2, [r8, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 80009e0:	e7de      	b.n	80009a0 <Tune_Preset+0x94>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 80009e2:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8000a7c <Tune_Preset+0x170>
 80009e6:	f898 0000 	ldrb.w	r0, [r8]
 80009ea:	f7ff fed7 	bl	800079c <SetBW>
 80009ee:	4b15      	ldr	r3, [pc, #84]	; (8000a44 <Tune_Preset+0x138>)
 80009f0:	7818      	ldrb	r0, [r3, #0]
 80009f2:	f7ff ff35 	bl	8000860 <SetAGC>
		break;
 80009f6:	783b      	ldrb	r3, [r7, #0]

	default :
		break;
	}
}	
 80009f8:	e7a8      	b.n	800094c <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 80009fa:	f8df 8080 	ldr.w	r8, [pc, #128]	; 8000a7c <Tune_Preset+0x170>
 80009fe:	f898 0001 	ldrb.w	r0, [r8, #1]
 8000a02:	f7ff fecb 	bl	800079c <SetBW>
 8000a06:	4b0f      	ldr	r3, [pc, #60]	; (8000a44 <Tune_Preset+0x138>)
 8000a08:	7858      	ldrb	r0, [r3, #1]
 8000a0a:	f7ff ff29 	bl	8000860 <SetAGC>
		break;
 8000a0e:	783b      	ldrb	r3, [r7, #0]
 8000a10:	e79c      	b.n	800094c <Tune_Preset+0x40>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000a12:	f8df 8068 	ldr.w	r8, [pc, #104]	; 8000a7c <Tune_Preset+0x170>
 8000a16:	f898 0002 	ldrb.w	r0, [r8, #2]
 8000a1a:	f7ff febf 	bl	800079c <SetBW>
 8000a1e:	4b09      	ldr	r3, [pc, #36]	; (8000a44 <Tune_Preset+0x138>)
 8000a20:	7898      	ldrb	r0, [r3, #2]
 8000a22:	f7ff ff1d 	bl	8000860 <SetAGC>
		break;
 8000a26:	783b      	ldrb	r3, [r7, #0]
 8000a28:	e790      	b.n	800094c <Tune_Preset+0x40>
	SetBW( psets[Idx].bw);
 8000a2a:	2318      	movs	r3, #24
	CurrentBW = newbw;
 8000a2c:	4a06      	ldr	r2, [pc, #24]	; (8000a48 <Tune_Preset+0x13c>)
	SetBW( psets[Idx].bw);
 8000a2e:	fb03 6300 	mla	r3, r3, r0, r6
	CurrentBW = newbw;
 8000a32:	7d5b      	ldrb	r3, [r3, #21]
 8000a34:	7013      	strb	r3, [r2, #0]
	switch(CurrentMode)
 8000a36:	e7a1      	b.n	800097c <Tune_Preset+0x70>
 8000a38:	24008b04 	.word	0x24008b04
 8000a3c:	2400a0c8 	.word	0x2400a0c8
 8000a40:	2400c5fc 	.word	0x2400c5fc
 8000a44:	24007a2c 	.word	0x24007a2c
 8000a48:	24000cb0 	.word	0x24000cb0
 8000a4c:	240090b4 	.word	0x240090b4
 8000a50:	20004000 	.word	0x20004000
 8000a54:	08013298 	.word	0x08013298
 8000a58:	08014298 	.word	0x08014298
 8000a5c:	24004684 	.word	0x24004684
 8000a60:	2400da02 	.word	0x2400da02
 8000a64:	24008278 	.word	0x24008278
 8000a68:	08015298 	.word	0x08015298
 8000a6c:	08016298 	.word	0x08016298
 8000a70:	08011298 	.word	0x08011298
 8000a74:	08012298 	.word	0x08012298
 8000a78:	2400da00 	.word	0x2400da00
 8000a7c:	240090b8 	.word	0x240090b8

08000a80 <SetMode>:
{
 8000a80:	b508      	push	{r3, lr}
	CurrentMode = newmode;
 8000a82:	4b18      	ldr	r3, [pc, #96]	; (8000ae4 <SetMode+0x64>)
 8000a84:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 8000a86:	2803      	cmp	r0, #3
 8000a88:	d82b      	bhi.n	8000ae2 <SetMode+0x62>
 8000a8a:	e8df f000 	tbb	[pc, r0]
 8000a8e:	160c      	.short	0x160c
 8000a90:	0220      	.short	0x0220
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000a92:	4b15      	ldr	r3, [pc, #84]	; (8000ae8 <SetMode+0x68>)
 8000a94:	78d8      	ldrb	r0, [r3, #3]
 8000a96:	f7ff fe81 	bl	800079c <SetBW>
 8000a9a:	4b14      	ldr	r3, [pc, #80]	; (8000aec <SetMode+0x6c>)
 8000a9c:	78d8      	ldrb	r0, [r3, #3]
}	
 8000a9e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000aa2:	f7ff bedd 	b.w	8000860 <SetAGC>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000aa6:	4b10      	ldr	r3, [pc, #64]	; (8000ae8 <SetMode+0x68>)
 8000aa8:	7818      	ldrb	r0, [r3, #0]
 8000aaa:	f7ff fe77 	bl	800079c <SetBW>
 8000aae:	4b0f      	ldr	r3, [pc, #60]	; (8000aec <SetMode+0x6c>)
 8000ab0:	7818      	ldrb	r0, [r3, #0]
}	
 8000ab2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000ab6:	f7ff bed3 	b.w	8000860 <SetAGC>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000aba:	4b0b      	ldr	r3, [pc, #44]	; (8000ae8 <SetMode+0x68>)
 8000abc:	7858      	ldrb	r0, [r3, #1]
 8000abe:	f7ff fe6d 	bl	800079c <SetBW>
 8000ac2:	4b0a      	ldr	r3, [pc, #40]	; (8000aec <SetMode+0x6c>)
 8000ac4:	7858      	ldrb	r0, [r3, #1]
}	
 8000ac6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000aca:	f7ff bec9 	b.w	8000860 <SetAGC>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000ace:	4b06      	ldr	r3, [pc, #24]	; (8000ae8 <SetMode+0x68>)
 8000ad0:	7898      	ldrb	r0, [r3, #2]
 8000ad2:	f7ff fe63 	bl	800079c <SetBW>
 8000ad6:	4b05      	ldr	r3, [pc, #20]	; (8000aec <SetMode+0x6c>)
 8000ad8:	7898      	ldrb	r0, [r3, #2]
}	
 8000ada:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000ade:	f7ff bebf 	b.w	8000860 <SetAGC>
}	
 8000ae2:	bd08      	pop	{r3, pc}
 8000ae4:	2400c5fc 	.word	0x2400c5fc
 8000ae8:	240090b8 	.word	0x240090b8
 8000aec:	24007a2c 	.word	0x24007a2c

08000af0 <SetFstep>:

//-----------------------------------------------------------------------------
// Set the frequency step according to the radio button pressed by the user
void SetFstep(int idx)
{
	if (idx == 9)
 8000af0:	2809      	cmp	r0, #9
{
 8000af2:	b508      	push	{r3, lr}
	if (idx == 9)
 8000af4:	d012      	beq.n	8000b1c <SetFstep+0x2c>
		Fstep = 9000;  // MW Channel for Europe
	else
	    Fstep = pow(10, 5 - idx);
 8000af6:	f1c0 0005 	rsb	r0, r0, #5
 8000afa:	ee06 0a90 	vmov	s13, r0
 8000afe:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8000b28 <SetFstep+0x38>
 8000b02:	eeb8 0be6 	vcvt.f64.s32	d0, s13
 8000b06:	ee20 0b07 	vmul.f64	d0, d0, d7
 8000b0a:	f00f fa61 	bl	800ffd0 <exp>
 8000b0e:	4a08      	ldr	r2, [pc, #32]	; (8000b30 <SetFstep+0x40>)
 8000b10:	eefc 7bc0 	vcvt.u32.f64	s15, d0
 8000b14:	ee17 3a90 	vmov	r3, s15
 8000b18:	6013      	str	r3, [r2, #0]
}	
 8000b1a:	bd08      	pop	{r3, pc}
		Fstep = 9000;  // MW Channel for Europe
 8000b1c:	f242 3328 	movw	r3, #9000	; 0x2328
 8000b20:	4a03      	ldr	r2, [pc, #12]	; (8000b30 <SetFstep+0x40>)
 8000b22:	6013      	str	r3, [r2, #0]
}	
 8000b24:	bd08      	pop	{r3, pc}
 8000b26:	bf00      	nop
 8000b28:	bbb55516 	.word	0xbbb55516
 8000b2c:	40026bb1 	.word	0x40026bb1
 8000b30:	2400c5f4 	.word	0x2400c5f4

08000b34 <FplusClicked>:
//-----------------------------------------------------------------------------
// Increase the frequency by the value of the current step
void FplusClicked()
{	
 8000b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	LOfreq += Fstep;
 8000b36:	4b49      	ldr	r3, [pc, #292]	; (8000c5c <FplusClicked+0x128>)
 8000b38:	4a49      	ldr	r2, [pc, #292]	; (8000c60 <FplusClicked+0x12c>)
 8000b3a:	edd3 7a00 	vldr	s15, [r3]
	LOfreq  = min(LOfreq, 50000000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000b3e:	4e49      	ldr	r6, [pc, #292]	; (8000c64 <FplusClicked+0x130>)
	LOfreq += Fstep;
 8000b40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b44:	ed92 7a00 	vldr	s14, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000b48:	7833      	ldrb	r3, [r6, #0]
	psets[0].bw = bw[CurrentMode];
 8000b4a:	4d47      	ldr	r5, [pc, #284]	; (8000c68 <FplusClicked+0x134>)
	LOfreq += Fstep;
 8000b4c:	ee77 7a87 	vadd.f32	s15, s15, s14
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000b50:	4c46      	ldr	r4, [pc, #280]	; (8000c6c <FplusClicked+0x138>)
	LOfreq  = min(LOfreq, 50000000.f);
 8000b52:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8000c70 <FplusClicked+0x13c>
	psets[0].bw = bw[CurrentMode];
 8000b56:	5ce9      	ldrb	r1, [r5, r3]
	LOfreq  = min(LOfreq, 50000000.f);
 8000b58:	fec7 7ac7 	vminnm.f32	s15, s15, s14
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000b5c:	7523      	strb	r3, [r4, #20]
	LOfreq  = min(LOfreq, 50000000.f);
 8000b5e:	edc2 7a00 	vstr	s15, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000b62:	edc4 7a04 	vstr	s15, [r4, #16]
	psets[0].bw = bw[CurrentMode];
 8000b66:	7561      	strb	r1, [r4, #21]
	switch(CurrentMode)
 8000b68:	2b03      	cmp	r3, #3
 8000b6a:	d874      	bhi.n	8000c56 <FplusClicked+0x122>
 8000b6c:	e8df f003 	tbb	[pc, r3]
 8000b70:	02695f55 	.word	0x02695f55
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000b74:	78e8      	ldrb	r0, [r5, #3]
 8000b76:	f7ff fe11 	bl	800079c <SetBW>
 8000b7a:	4b3e      	ldr	r3, [pc, #248]	; (8000c74 <FplusClicked+0x140>)
 8000b7c:	78d8      	ldrb	r0, [r3, #3]
 8000b7e:	f7ff fe6f 	bl	8000860 <SetAGC>
		break;
 8000b82:	7d61      	ldrb	r1, [r4, #21]
 8000b84:	7833      	ldrb	r3, [r6, #0]
	CurrentBW = newbw;
 8000b86:	4a3c      	ldr	r2, [pc, #240]	; (8000c78 <FplusClicked+0x144>)
 8000b88:	7011      	strb	r1, [r2, #0]
	switch(CurrentMode)
 8000b8a:	2b03      	cmp	r3, #3
 8000b8c:	d80e      	bhi.n	8000bac <FplusClicked+0x78>
 8000b8e:	e8df f003 	tbb	[pc, r3]
 8000b92:	3b2a      	.short	0x3b2a
 8000b94:	0213      	.short	0x0213
		CWindex = 0; // TODO toglimi
 8000b96:	4c39      	ldr	r4, [pc, #228]	; (8000c7c <FplusClicked+0x148>)
 8000b98:	2600      	movs	r6, #0
		bw[CW] = newbw;
 8000b9a:	70e9      	strb	r1, [r5, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000b9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ba0:	4a37      	ldr	r2, [pc, #220]	; (8000c80 <FplusClicked+0x14c>)
 8000ba2:	4938      	ldr	r1, [pc, #224]	; (8000c84 <FplusClicked+0x150>)
 8000ba4:	4838      	ldr	r0, [pc, #224]	; (8000c88 <FplusClicked+0x154>)
		CWindex = 0; // TODO toglimi
 8000ba6:	8026      	strh	r6, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000ba8:	f000 feba 	bl	8001920 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000bac:	492f      	ldr	r1, [pc, #188]	; (8000c6c <FplusClicked+0x138>)
 8000bae:	4837      	ldr	r0, [pc, #220]	; (8000c8c <FplusClicked+0x158>)
	SetFOut((uint32_t)(LOfreq + 10698000.0));
	LOfreq = 10698000.0;
#endif

	Tune_Preset(0);  // preset 0 means "User tuning"
}	
 8000bb0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	strcpy(msg, psets[Idx].name);
 8000bb4:	f00d b86e 	b.w	800dc94 <strcpy>
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000bb8:	1e0f      	subs	r7, r1, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000bba:	4835      	ldr	r0, [pc, #212]	; (8000c90 <FplusClicked+0x15c>)
		USBindex = 0; // TODO toglimi
 8000bbc:	4c35      	ldr	r4, [pc, #212]	; (8000c94 <FplusClicked+0x160>)
 8000bbe:	f04f 0600 	mov.w	r6, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000bc2:	bf18      	it	ne
 8000bc4:	2701      	movne	r7, #1
		bw[USB] = newbw;
 8000bc6:	70a9      	strb	r1, [r5, #2]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000bc8:	8007      	strh	r7, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000bca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bce:	4932      	ldr	r1, [pc, #200]	; (8000c98 <FplusClicked+0x164>)
 8000bd0:	4832      	ldr	r0, [pc, #200]	; (8000c9c <FplusClicked+0x168>)
		USBindex = 0; // TODO toglimi
 8000bd2:	8026      	strh	r6, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000bd4:	4a2a      	ldr	r2, [pc, #168]	; (8000c80 <FplusClicked+0x14c>)
 8000bd6:	f000 fea3 	bl	8001920 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000bda:	4924      	ldr	r1, [pc, #144]	; (8000c6c <FplusClicked+0x138>)
 8000bdc:	482b      	ldr	r0, [pc, #172]	; (8000c8c <FplusClicked+0x158>)
}	
 8000bde:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	strcpy(msg, psets[Idx].name);
 8000be2:	f00d b857 	b.w	800dc94 <strcpy>
		AMindex = 0; // TODO toglimi
 8000be6:	4c2a      	ldr	r4, [pc, #168]	; (8000c90 <FplusClicked+0x15c>)
 8000be8:	2600      	movs	r6, #0
		bw[AM] = newbw;
 8000bea:	7029      	strb	r1, [r5, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000bec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bf0:	492b      	ldr	r1, [pc, #172]	; (8000ca0 <FplusClicked+0x16c>)
 8000bf2:	482c      	ldr	r0, [pc, #176]	; (8000ca4 <FplusClicked+0x170>)
		AMindex = 0; // TODO toglimi
 8000bf4:	8026      	strh	r6, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000bf6:	4a22      	ldr	r2, [pc, #136]	; (8000c80 <FplusClicked+0x14c>)
 8000bf8:	f000 fe92 	bl	8001920 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000bfc:	491b      	ldr	r1, [pc, #108]	; (8000c6c <FplusClicked+0x138>)
 8000bfe:	4823      	ldr	r0, [pc, #140]	; (8000c8c <FplusClicked+0x158>)
}	
 8000c00:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	strcpy(msg, psets[Idx].name);
 8000c04:	f00d b846 	b.w	800dc94 <strcpy>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000c08:	1e0f      	subs	r7, r1, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000c0a:	4821      	ldr	r0, [pc, #132]	; (8000c90 <FplusClicked+0x15c>)
		LSBindex = 0; // TODO toglimi
 8000c0c:	4c26      	ldr	r4, [pc, #152]	; (8000ca8 <FplusClicked+0x174>)
 8000c0e:	f04f 0600 	mov.w	r6, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000c12:	bf18      	it	ne
 8000c14:	2701      	movne	r7, #1
		bw[LSB] = newbw;
 8000c16:	7069      	strb	r1, [r5, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000c18:	e7d6      	b.n	8000bc8 <FplusClicked+0x94>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000c1a:	7828      	ldrb	r0, [r5, #0]
 8000c1c:	f7ff fdbe 	bl	800079c <SetBW>
 8000c20:	4b14      	ldr	r3, [pc, #80]	; (8000c74 <FplusClicked+0x140>)
 8000c22:	7818      	ldrb	r0, [r3, #0]
 8000c24:	f7ff fe1c 	bl	8000860 <SetAGC>
		break;
 8000c28:	7d61      	ldrb	r1, [r4, #21]
 8000c2a:	7833      	ldrb	r3, [r6, #0]
}	
 8000c2c:	e7ab      	b.n	8000b86 <FplusClicked+0x52>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000c2e:	7868      	ldrb	r0, [r5, #1]
 8000c30:	f7ff fdb4 	bl	800079c <SetBW>
 8000c34:	4b0f      	ldr	r3, [pc, #60]	; (8000c74 <FplusClicked+0x140>)
 8000c36:	7858      	ldrb	r0, [r3, #1]
 8000c38:	f7ff fe12 	bl	8000860 <SetAGC>
		break;
 8000c3c:	7d61      	ldrb	r1, [r4, #21]
 8000c3e:	7833      	ldrb	r3, [r6, #0]
 8000c40:	e7a1      	b.n	8000b86 <FplusClicked+0x52>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000c42:	78a8      	ldrb	r0, [r5, #2]
 8000c44:	f7ff fdaa 	bl	800079c <SetBW>
 8000c48:	4b0a      	ldr	r3, [pc, #40]	; (8000c74 <FplusClicked+0x140>)
 8000c4a:	7898      	ldrb	r0, [r3, #2]
 8000c4c:	f7ff fe08 	bl	8000860 <SetAGC>
		break;
 8000c50:	7d61      	ldrb	r1, [r4, #21]
 8000c52:	7833      	ldrb	r3, [r6, #0]
 8000c54:	e797      	b.n	8000b86 <FplusClicked+0x52>
	CurrentBW = newbw;
 8000c56:	4b08      	ldr	r3, [pc, #32]	; (8000c78 <FplusClicked+0x144>)
 8000c58:	7019      	strb	r1, [r3, #0]
	switch(CurrentMode)
 8000c5a:	e7a7      	b.n	8000bac <FplusClicked+0x78>
 8000c5c:	2400c5f4 	.word	0x2400c5f4
 8000c60:	2400a0c8 	.word	0x2400a0c8
 8000c64:	2400c5fc 	.word	0x2400c5fc
 8000c68:	240090b8 	.word	0x240090b8
 8000c6c:	24008b04 	.word	0x24008b04
 8000c70:	4c3ebc20 	.word	0x4c3ebc20
 8000c74:	24007a2c 	.word	0x24007a2c
 8000c78:	24000cb0 	.word	0x24000cb0
 8000c7c:	240090b4 	.word	0x240090b4
 8000c80:	20004000 	.word	0x20004000
 8000c84:	08013298 	.word	0x08013298
 8000c88:	08014298 	.word	0x08014298
 8000c8c:	24004684 	.word	0x24004684
 8000c90:	2400da02 	.word	0x2400da02
 8000c94:	24008278 	.word	0x24008278
 8000c98:	08015298 	.word	0x08015298
 8000c9c:	08016298 	.word	0x08016298
 8000ca0:	08011298 	.word	0x08011298
 8000ca4:	08012298 	.word	0x08012298
 8000ca8:	2400da00 	.word	0x2400da00

08000cac <FminusClicked>:
//-----------------------------------------------------------------------------
// Decrease the frequency by the value of the current step
void FminusClicked()
{	
 8000cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	LOfreq -= Fstep;
 8000cae:	4b49      	ldr	r3, [pc, #292]	; (8000dd4 <FminusClicked+0x128>)
 8000cb0:	4a49      	ldr	r2, [pc, #292]	; (8000dd8 <FminusClicked+0x12c>)
 8000cb2:	ed93 7a00 	vldr	s14, [r3]
	LOfreq  = max(LOfreq, 8000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000cb6:	4e49      	ldr	r6, [pc, #292]	; (8000ddc <FminusClicked+0x130>)
	LOfreq -= Fstep;
 8000cb8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000cbc:	edd2 7a00 	vldr	s15, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000cc0:	7833      	ldrb	r3, [r6, #0]
	psets[0].bw = bw[CurrentMode];
 8000cc2:	4d47      	ldr	r5, [pc, #284]	; (8000de0 <FminusClicked+0x134>)
	LOfreq -= Fstep;
 8000cc4:	ee77 7ac7 	vsub.f32	s15, s15, s14
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000cc8:	4c46      	ldr	r4, [pc, #280]	; (8000de4 <FminusClicked+0x138>)
	LOfreq  = max(LOfreq, 8000.f);
 8000cca:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8000de8 <FminusClicked+0x13c>
	psets[0].bw = bw[CurrentMode];
 8000cce:	5ce9      	ldrb	r1, [r5, r3]
	LOfreq  = max(LOfreq, 8000.f);
 8000cd0:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000cd4:	7523      	strb	r3, [r4, #20]
	LOfreq  = max(LOfreq, 8000.f);
 8000cd6:	edc2 7a00 	vstr	s15, [r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8000cda:	edc4 7a04 	vstr	s15, [r4, #16]
	psets[0].bw = bw[CurrentMode];
 8000cde:	7561      	strb	r1, [r4, #21]
	switch(CurrentMode)
 8000ce0:	2b03      	cmp	r3, #3
 8000ce2:	d874      	bhi.n	8000dce <FminusClicked+0x122>
 8000ce4:	e8df f003 	tbb	[pc, r3]
 8000ce8:	02695f55 	.word	0x02695f55
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8000cec:	78e8      	ldrb	r0, [r5, #3]
 8000cee:	f7ff fd55 	bl	800079c <SetBW>
 8000cf2:	4b3e      	ldr	r3, [pc, #248]	; (8000dec <FminusClicked+0x140>)
 8000cf4:	78d8      	ldrb	r0, [r3, #3]
 8000cf6:	f7ff fdb3 	bl	8000860 <SetAGC>
		break;
 8000cfa:	7d61      	ldrb	r1, [r4, #21]
 8000cfc:	7833      	ldrb	r3, [r6, #0]
	CurrentBW = newbw;
 8000cfe:	4a3c      	ldr	r2, [pc, #240]	; (8000df0 <FminusClicked+0x144>)
 8000d00:	7011      	strb	r1, [r2, #0]
	switch(CurrentMode)
 8000d02:	2b03      	cmp	r3, #3
 8000d04:	d80e      	bhi.n	8000d24 <FminusClicked+0x78>
 8000d06:	e8df f003 	tbb	[pc, r3]
 8000d0a:	3b2a      	.short	0x3b2a
 8000d0c:	0213      	.short	0x0213
		CWindex = 0; // TODO toglimi
 8000d0e:	4c39      	ldr	r4, [pc, #228]	; (8000df4 <FminusClicked+0x148>)
 8000d10:	2600      	movs	r6, #0
		bw[CW] = newbw;
 8000d12:	70e9      	strb	r1, [r5, #3]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000d14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d18:	4a37      	ldr	r2, [pc, #220]	; (8000df8 <FminusClicked+0x14c>)
 8000d1a:	4938      	ldr	r1, [pc, #224]	; (8000dfc <FminusClicked+0x150>)
 8000d1c:	4838      	ldr	r0, [pc, #224]	; (8000e00 <FminusClicked+0x154>)
		CWindex = 0; // TODO toglimi
 8000d1e:	8026      	strh	r6, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskCW_R[CWindex],
 8000d20:	f000 fdfe 	bl	8001920 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000d24:	492f      	ldr	r1, [pc, #188]	; (8000de4 <FminusClicked+0x138>)
 8000d26:	4837      	ldr	r0, [pc, #220]	; (8000e04 <FminusClicked+0x158>)
	LOfreq = 10698000.0;
#endif


	Tune_Preset(0);  // preset 0 means "User tuning"
}
 8000d28:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	strcpy(msg, psets[Idx].name);
 8000d2c:	f00c bfb2 	b.w	800dc94 <strcpy>
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000d30:	1e0f      	subs	r7, r1, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000d32:	4835      	ldr	r0, [pc, #212]	; (8000e08 <FminusClicked+0x15c>)
		USBindex = 0; // TODO toglimi
 8000d34:	4c35      	ldr	r4, [pc, #212]	; (8000e0c <FminusClicked+0x160>)
 8000d36:	f04f 0600 	mov.w	r6, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 8000d3a:	bf18      	it	ne
 8000d3c:	2701      	movne	r7, #1
		bw[USB] = newbw;
 8000d3e:	70a9      	strb	r1, [r5, #2]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000d40:	8007      	strh	r7, [r0, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000d42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d46:	4932      	ldr	r1, [pc, #200]	; (8000e10 <FminusClicked+0x164>)
 8000d48:	4832      	ldr	r0, [pc, #200]	; (8000e14 <FminusClicked+0x168>)
		USBindex = 0; // TODO toglimi
 8000d4a:	8026      	strh	r6, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskSSB_R[USBindex],
 8000d4c:	4a2a      	ldr	r2, [pc, #168]	; (8000df8 <FminusClicked+0x14c>)
 8000d4e:	f000 fde7 	bl	8001920 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000d52:	4924      	ldr	r1, [pc, #144]	; (8000de4 <FminusClicked+0x138>)
 8000d54:	482b      	ldr	r0, [pc, #172]	; (8000e04 <FminusClicked+0x158>)
}
 8000d56:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	strcpy(msg, psets[Idx].name);
 8000d5a:	f00c bf9b 	b.w	800dc94 <strcpy>
		AMindex = 0; // TODO toglimi
 8000d5e:	4c2a      	ldr	r4, [pc, #168]	; (8000e08 <FminusClicked+0x15c>)
 8000d60:	2600      	movs	r6, #0
		bw[AM] = newbw;
 8000d62:	7029      	strb	r1, [r5, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000d64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d68:	492b      	ldr	r1, [pc, #172]	; (8000e18 <FminusClicked+0x16c>)
 8000d6a:	482c      	ldr	r0, [pc, #176]	; (8000e1c <FminusClicked+0x170>)
		AMindex = 0; // TODO toglimi
 8000d6c:	8026      	strh	r6, [r4, #0]
		SDR_2R_toC_f32((float *)FFTmaskAM_R[AMindex],
 8000d6e:	4a22      	ldr	r2, [pc, #136]	; (8000df8 <FminusClicked+0x14c>)
 8000d70:	f000 fdd6 	bl	8001920 <SDR_2R_toC_f32>
	strcpy(msg, psets[Idx].name);
 8000d74:	491b      	ldr	r1, [pc, #108]	; (8000de4 <FminusClicked+0x138>)
 8000d76:	4823      	ldr	r0, [pc, #140]	; (8000e04 <FminusClicked+0x158>)
}
 8000d78:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	strcpy(msg, psets[Idx].name);
 8000d7c:	f00c bf8a 	b.w	800dc94 <strcpy>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000d80:	1e0f      	subs	r7, r1, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000d82:	4821      	ldr	r0, [pc, #132]	; (8000e08 <FminusClicked+0x15c>)
		LSBindex = 0; // TODO toglimi
 8000d84:	4c26      	ldr	r4, [pc, #152]	; (8000e20 <FminusClicked+0x174>)
 8000d86:	f04f 0600 	mov.w	r6, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8000d8a:	bf18      	it	ne
 8000d8c:	2701      	movne	r7, #1
		bw[LSB] = newbw;
 8000d8e:	7069      	strb	r1, [r5, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8000d90:	e7d6      	b.n	8000d40 <FminusClicked+0x94>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8000d92:	7828      	ldrb	r0, [r5, #0]
 8000d94:	f7ff fd02 	bl	800079c <SetBW>
 8000d98:	4b14      	ldr	r3, [pc, #80]	; (8000dec <FminusClicked+0x140>)
 8000d9a:	7818      	ldrb	r0, [r3, #0]
 8000d9c:	f7ff fd60 	bl	8000860 <SetAGC>
		break;
 8000da0:	7d61      	ldrb	r1, [r4, #21]
 8000da2:	7833      	ldrb	r3, [r6, #0]
}	
 8000da4:	e7ab      	b.n	8000cfe <FminusClicked+0x52>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8000da6:	7868      	ldrb	r0, [r5, #1]
 8000da8:	f7ff fcf8 	bl	800079c <SetBW>
 8000dac:	4b0f      	ldr	r3, [pc, #60]	; (8000dec <FminusClicked+0x140>)
 8000dae:	7858      	ldrb	r0, [r3, #1]
 8000db0:	f7ff fd56 	bl	8000860 <SetAGC>
		break;
 8000db4:	7d61      	ldrb	r1, [r4, #21]
 8000db6:	7833      	ldrb	r3, [r6, #0]
 8000db8:	e7a1      	b.n	8000cfe <FminusClicked+0x52>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8000dba:	78a8      	ldrb	r0, [r5, #2]
 8000dbc:	f7ff fcee 	bl	800079c <SetBW>
 8000dc0:	4b0a      	ldr	r3, [pc, #40]	; (8000dec <FminusClicked+0x140>)
 8000dc2:	7898      	ldrb	r0, [r3, #2]
 8000dc4:	f7ff fd4c 	bl	8000860 <SetAGC>
		break;
 8000dc8:	7d61      	ldrb	r1, [r4, #21]
 8000dca:	7833      	ldrb	r3, [r6, #0]
 8000dcc:	e797      	b.n	8000cfe <FminusClicked+0x52>
	CurrentBW = newbw;
 8000dce:	4b08      	ldr	r3, [pc, #32]	; (8000df0 <FminusClicked+0x144>)
 8000dd0:	7019      	strb	r1, [r3, #0]
	switch(CurrentMode)
 8000dd2:	e7a7      	b.n	8000d24 <FminusClicked+0x78>
 8000dd4:	2400c5f4 	.word	0x2400c5f4
 8000dd8:	2400a0c8 	.word	0x2400a0c8
 8000ddc:	2400c5fc 	.word	0x2400c5fc
 8000de0:	240090b8 	.word	0x240090b8
 8000de4:	24008b04 	.word	0x24008b04
 8000de8:	45fa0000 	.word	0x45fa0000
 8000dec:	24007a2c 	.word	0x24007a2c
 8000df0:	24000cb0 	.word	0x24000cb0
 8000df4:	240090b4 	.word	0x240090b4
 8000df8:	20004000 	.word	0x20004000
 8000dfc:	08013298 	.word	0x08013298
 8000e00:	08014298 	.word	0x08014298
 8000e04:	24004684 	.word	0x24004684
 8000e08:	2400da02 	.word	0x2400da02
 8000e0c:	24008278 	.word	0x24008278
 8000e10:	08015298 	.word	0x08015298
 8000e14:	08016298 	.word	0x08016298
 8000e18:	08011298 	.word	0x08011298
 8000e1c:	08012298 	.word	0x08012298
 8000e20:	2400da00 	.word	0x2400da00

08000e24 <LED_switch>:
{	


	//if (++timer_cnt & 1) {LED_On(1); LED_Off(0);}
	//else                 {LED_On(0); LED_Off(1);}	
}
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop

08000e28 <HAL_GPIO_EXTI_Callback>:
// This is the handler of the software interrupt generated by the highest
// priority task that handles the interrupts generated by DMA2 Stream 0,
// when an ADC buffer is filled
//void EXTI1_IRQHandler()
void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 8000e28:	b510      	push	{r4, lr}

	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // set bit 8 of GPIOF high, to be observed with an oscilloscope


	// copy into work buffers the data received by CIC decimator
	SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 8000e2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e2e:	493a      	ldr	r1, [pc, #232]	; (8000f18 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000e30:	483a      	ldr	r0, [pc, #232]	; (8000f1c <HAL_GPIO_EXTI_Callback+0xf4>)
 8000e32:	f000 fe83 	bl	8001b3c <SDR_memcpy_f32>
	SDR_memcpy_f32(Ibase, Ibasedata, BSIZE*4);
 8000e36:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e3a:	4939      	ldr	r1, [pc, #228]	; (8000f20 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000e3c:	4839      	ldr	r0, [pc, #228]	; (8000f24 <HAL_GPIO_EXTI_Callback+0xfc>)
 8000e3e:	f000 fe7d 	bl	8001b3c <SDR_memcpy_f32>




	// inverse sync filtering and decimation by 4
	arm_fir_decimate_f32(&SfirR, Rbase, Rdata, BSIZE*4);
 8000e42:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000e46:	4a38      	ldr	r2, [pc, #224]	; (8000f28 <HAL_GPIO_EXTI_Callback+0x100>)
 8000e48:	4934      	ldr	r1, [pc, #208]	; (8000f1c <HAL_GPIO_EXTI_Callback+0xf4>)
 8000e4a:	4838      	ldr	r0, [pc, #224]	; (8000f2c <HAL_GPIO_EXTI_Callback+0x104>)
 8000e4c:	f00b fd32 	bl	800c8b4 <arm_fir_decimate_f32>
	arm_fir_decimate_f32(&SfirI, Ibase, Idata, BSIZE*4);
 8000e50:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000e54:	4a36      	ldr	r2, [pc, #216]	; (8000f30 <HAL_GPIO_EXTI_Callback+0x108>)
 8000e56:	4933      	ldr	r1, [pc, #204]	; (8000f24 <HAL_GPIO_EXTI_Callback+0xfc>)
 8000e58:	4836      	ldr	r0, [pc, #216]	; (8000f34 <HAL_GPIO_EXTI_Callback+0x10c>)
 8000e5a:	f00b fd2b 	bl	800c8b4 <arm_fir_decimate_f32>

	// filter now with fast convolution
	//---------------------------------
	// shift the FFT buffer to the left
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000e5e:	4936      	ldr	r1, [pc, #216]	; (8000f38 <HAL_GPIO_EXTI_Callback+0x110>)
 8000e60:	f44f 6280 	mov.w	r2, #1024	; 0x400

	// compute the direct FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);

	// if LSB, copy the LSB in the lower half (USB)
	if(CurrentMode == LSB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8000e64:	4c35      	ldr	r4, [pc, #212]	; (8000f3c <HAL_GPIO_EXTI_Callback+0x114>)
	SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 8000e66:	f5a1 5080 	sub.w	r0, r1, #4096	; 0x1000
 8000e6a:	f000 fe67 	bl	8001b3c <SDR_memcpy_f32>
	SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);
 8000e6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e72:	4a31      	ldr	r2, [pc, #196]	; (8000f38 <HAL_GPIO_EXTI_Callback+0x110>)
 8000e74:	492e      	ldr	r1, [pc, #184]	; (8000f30 <HAL_GPIO_EXTI_Callback+0x108>)
 8000e76:	482c      	ldr	r0, [pc, #176]	; (8000f28 <HAL_GPIO_EXTI_Callback+0x100>)
 8000e78:	f000 fd52 	bl	8001920 <SDR_2R_toC_f32>
	SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 8000e7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e80:	492f      	ldr	r1, [pc, #188]	; (8000f40 <HAL_GPIO_EXTI_Callback+0x118>)
 8000e82:	4830      	ldr	r0, [pc, #192]	; (8000f44 <HAL_GPIO_EXTI_Callback+0x11c>)
 8000e84:	f000 fe5a 	bl	8001b3c <SDR_memcpy_f32>
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);
 8000e88:	2301      	movs	r3, #1
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	492d      	ldr	r1, [pc, #180]	; (8000f44 <HAL_GPIO_EXTI_Callback+0x11c>)
 8000e8e:	482e      	ldr	r0, [pc, #184]	; (8000f48 <HAL_GPIO_EXTI_Callback+0x120>)
 8000e90:	f00b fc7a 	bl	800c788 <arm_cfft_f32>
	if(CurrentMode == LSB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8000e94:	7823      	ldrb	r3, [r4, #0]
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d038      	beq.n	8000f0c <HAL_GPIO_EXTI_Callback+0xe4>
	// mult. by the fast convolution mask
	arm_cmplx_mult_cmplx_f32(FFTbuf, FFTmask, FFTbuf2, FFTLEN);
 8000e9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e9e:	4a2b      	ldr	r2, [pc, #172]	; (8000f4c <HAL_GPIO_EXTI_Callback+0x124>)
 8000ea0:	492b      	ldr	r1, [pc, #172]	; (8000f50 <HAL_GPIO_EXTI_Callback+0x128>)
 8000ea2:	4828      	ldr	r0, [pc, #160]	; (8000f44 <HAL_GPIO_EXTI_Callback+0x11c>)
 8000ea4:	f00b fec2 	bl	800cc2c <arm_cmplx_mult_cmplx_f32>

	// compute now the inverse FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf2, INVERSEFFT, NOREVERSE);
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	4928      	ldr	r1, [pc, #160]	; (8000f4c <HAL_GPIO_EXTI_Callback+0x124>)
 8000eac:	461a      	mov	r2, r3
 8000eae:	4826      	ldr	r0, [pc, #152]	; (8000f48 <HAL_GPIO_EXTI_Callback+0x120>)
 8000eb0:	f00b fc6a 	bl	800c788 <arm_cfft_f32>
	// then do the overlap-discard
	SDR_memcpy_f32(tmpSamp, FFTbuf2 + 2*FFTLEN - 2*BSIZE, 2*BSIZE);
 8000eb4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000eb8:	4926      	ldr	r1, [pc, #152]	; (8000f54 <HAL_GPIO_EXTI_Callback+0x12c>)
 8000eba:	4827      	ldr	r0, [pc, #156]	; (8000f58 <HAL_GPIO_EXTI_Callback+0x130>)
 8000ebc:	f000 fe3e 	bl	8001b3c <SDR_memcpy_f32>


	// we have now the bandpass filtered I/Q, demodulate the signal
	switch(CurrentMode)
 8000ec0:	7823      	ldrb	r3, [r4, #0]
 8000ec2:	2b02      	cmp	r3, #2
 8000ec4:	d80d      	bhi.n	8000ee2 <HAL_GPIO_EXTI_Callback+0xba>
 8000ec6:	b9e3      	cbnz	r3, 8000f02 <HAL_GPIO_EXTI_Callback+0xda>
	{	
	case AM :
		SDR_demodAM_AGC(tmpSamp, fAudio);  break;
 8000ec8:	4924      	ldr	r1, [pc, #144]	; (8000f5c <HAL_GPIO_EXTI_Callback+0x134>)
 8000eca:	4823      	ldr	r0, [pc, #140]	; (8000f58 <HAL_GPIO_EXTI_Callback+0x130>)
 8000ecc:	f000 ff8c 	bl	8001de8 <SDR_demodAM_AGC>


	// send the demodulated audio to the DMA buffer just emptied

	//LED_YELLOW_ON;
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 8000ed0:	4b23      	ldr	r3, [pc, #140]	; (8000f60 <HAL_GPIO_EXTI_Callback+0x138>)
 8000ed2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ed6:	4821      	ldr	r0, [pc, #132]	; (8000f5c <HAL_GPIO_EXTI_Callback+0x134>)
 8000ed8:	6819      	ldr	r1, [r3, #0]
	//LED_YELLOW_OFF;


	// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // set bit 8 of GPIOF low, to be observed with an oscilloscope
}
 8000eda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 8000ede:	f000 bdc3 	b.w	8001a68 <SDR_float_to_DAC_audio>
	switch(CurrentMode)
 8000ee2:	2b03      	cmp	r3, #3
 8000ee4:	d1f4      	bne.n	8000ed0 <HAL_GPIO_EXTI_Callback+0xa8>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio);
 8000ee6:	491d      	ldr	r1, [pc, #116]	; (8000f5c <HAL_GPIO_EXTI_Callback+0x134>)
 8000ee8:	481b      	ldr	r0, [pc, #108]	; (8000f58 <HAL_GPIO_EXTI_Callback+0x130>)
 8000eea:	f000 fff9 	bl	8001ee0 <SDR_demodSSB_CW_AGC>
		if(bw[CW] == Narrow)
 8000eee:	4b1d      	ldr	r3, [pc, #116]	; (8000f64 <HAL_GPIO_EXTI_Callback+0x13c>)
 8000ef0:	78db      	ldrb	r3, [r3, #3]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d1ec      	bne.n	8000ed0 <HAL_GPIO_EXTI_Callback+0xa8>
			SDR_CWPeak(fAudio, BSIZE);
 8000ef6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000efa:	4818      	ldr	r0, [pc, #96]	; (8000f5c <HAL_GPIO_EXTI_Callback+0x134>)
 8000efc:	f000 fee4 	bl	8001cc8 <SDR_CWPeak>
 8000f00:	e7e6      	b.n	8000ed0 <HAL_GPIO_EXTI_Callback+0xa8>
		SDR_demodSSB_CW_AGC(tmpSamp, fAudio); break;
 8000f02:	4916      	ldr	r1, [pc, #88]	; (8000f5c <HAL_GPIO_EXTI_Callback+0x134>)
 8000f04:	4814      	ldr	r0, [pc, #80]	; (8000f58 <HAL_GPIO_EXTI_Callback+0x130>)
 8000f06:	f000 ffeb 	bl	8001ee0 <SDR_demodSSB_CW_AGC>
 8000f0a:	e7e1      	b.n	8000ed0 <HAL_GPIO_EXTI_Callback+0xa8>
	if(CurrentMode == LSB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 8000f0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f10:	480c      	ldr	r0, [pc, #48]	; (8000f44 <HAL_GPIO_EXTI_Callback+0x11c>)
 8000f12:	f000 fe2f 	bl	8001b74 <SDR_mirror_LSB>
 8000f16:	e7c0      	b.n	8000e9a <HAL_GPIO_EXTI_Callback+0x72>
 8000f18:	2000d000 	.word	0x2000d000
 8000f1c:	20009000 	.word	0x20009000
 8000f20:	2000b000 	.word	0x2000b000
 8000f24:	20007000 	.word	0x20007000
 8000f28:	20006800 	.word	0x20006800
 8000f2c:	240008a4 	.word	0x240008a4
 8000f30:	20006000 	.word	0x20006000
 8000f34:	24008af8 	.word	0x24008af8
 8000f38:	24001cbc 	.word	0x24001cbc
 8000f3c:	2400c5fc 	.word	0x2400c5fc
 8000f40:	24000cbc 	.word	0x24000cbc
 8000f44:	20002000 	.word	0x20002000
 8000f48:	08017484 	.word	0x08017484
 8000f4c:	20000000 	.word	0x20000000
 8000f50:	20004000 	.word	0x20004000
 8000f54:	20001000 	.word	0x20001000
 8000f58:	24002dd4 	.word	0x24002dd4
 8000f5c:	2400c600 	.word	0x2400c600
 8000f60:	240046b0 	.word	0x240046b0
 8000f64:	240090b8 	.word	0x240090b8

08000f68 <ADC_Stream0_Handler>:

//-----------------------------------------------------------------------------  
// This the handler of the highest priority task interrupts, those generated
// by DMA2 Stream when a new ADC buffer is just filled
void ADC_Stream0_Handler(uint8_t FullConversion)
{
 8000f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
}
#endif


// compute the new NCO buffer, with the CWpitch offset if receiving CW  
if(CurrentMode == CW)
 8000f6c:	4a79      	ldr	r2, [pc, #484]	; (8001154 <ADC_Stream0_Handler+0x1ec>)
	pR = (uint16_t *) &aADCDualConvertedValues[0];
 8000f6e:	4e7a      	ldr	r6, [pc, #488]	; (8001158 <ADC_Stream0_Handler+0x1f0>)
{
 8000f70:	ed2d 8b10 	vpush	{d8-d15}
	pR = (uint16_t *) &aADCDualConvertedValues[0];
 8000f74:	f5a6 6180 	sub.w	r1, r6, #1024	; 0x400
if(CurrentMode == CW)
 8000f78:	7812      	ldrb	r2, [r2, #0]
{
 8000f7a:	b097      	sub	sp, #92	; 0x5c
	pR = (uint16_t *) &aADCDualConvertedValues[0];
 8000f7c:	2800      	cmp	r0, #0
 8000f7e:	bf08      	it	eq
 8000f80:	460e      	moveq	r6, r1
if(CurrentMode == CW)
 8000f82:	2a03      	cmp	r2, #3
 8000f84:	f000 83ff 	beq.w	8001786 <ADC_Stream0_Handler+0x81e>
	SDR_ComputeLO(LOfreq-cwpitch);  // prepare next LO buffer
else
	SDR_ComputeLO(LOfreq);          // prepare next LO buffer
 8000f88:	4b74      	ldr	r3, [pc, #464]	; (800115c <ADC_Stream0_Handler+0x1f4>)
 8000f8a:	ed93 0a00 	vldr	s0, [r3]
 8000f8e:	f000 fc0b 	bl	80017a8 <SDR_ComputeLO>

// compute the smoothed average value of the buffer, to be used as offset
// in the short words to floating point conversion routine  
sum = 0; k = BSIZE;
while(k)
 8000f92:	f206 32fe 	addw	r2, r6, #1022	; 0x3fe
 8000f96:	1eb5      	subs	r5, r6, #2
sum = 0; k = BSIZE;
 8000f98:	ed9f 0a71 	vldr	s0, [pc, #452]	; 8001160 <ADC_Stream0_Handler+0x1f8>
{
	sum += pR[k-1];
 8000f9c:	8811      	ldrh	r1, [r2, #0]
 8000f9e:	3a08      	subs	r2, #8
	sum += pR[k-2];
 8000fa0:	88d3      	ldrh	r3, [r2, #6]
	sum += pR[k-1];
 8000fa2:	b289      	uxth	r1, r1
	sum += pR[k-3];
 8000fa4:	8890      	ldrh	r0, [r2, #4]
	sum += pR[k-2];
 8000fa6:	b29b      	uxth	r3, r3
	sum += pR[k-1];
 8000fa8:	ee07 1a90 	vmov	s15, r1
	sum += pR[k-3];
 8000fac:	b280      	uxth	r0, r0
	sum += pR[k-4];
 8000fae:	8851      	ldrh	r1, [r2, #2]
while(k)
 8000fb0:	4295      	cmp	r5, r2
	sum += pR[k-1];
 8000fb2:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
	sum += pR[k-2];
 8000fb6:	ee07 3a90 	vmov	s15, r3
	sum += pR[k-4];
 8000fba:	b289      	uxth	r1, r1
	sum += pR[k-2];
 8000fbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
	sum += pR[k-3];
 8000fc0:	ee07 0a90 	vmov	s15, r0
	sum += pR[k-4];
 8000fc4:	ee06 1a90 	vmov	s13, r1
	sum += pR[k-3];
 8000fc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	sum += pR[k-4];
 8000fcc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8000fd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fd4:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000fd8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8000fdc:	ee30 0a27 	vadd.f32	s0, s0, s15
while(k)
 8000fe0:	d1dc      	bne.n	8000f9c <ADC_Stream0_Handler+0x34>
	k-=4;
}

TestSampledValue=pR[BSIZE/2];
 8000fe2:	f8b6 3200 	ldrh.w	r3, [r6, #512]	; 0x200

meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio

// downconvert to zero IF, by multiplication by the exp(-jwt) signal
// generated by the NCO, and at the same time convert to floating point  
SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8000fe6:	4630      	mov	r0, r6
meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8000fe8:	eddf 7a5e 	vldr	s15, [pc, #376]	; 8001164 <ADC_Stream0_Handler+0x1fc>
 8000fec:	2400      	movs	r4, #0
TestSampledValue=pR[BSIZE/2];
 8000fee:	b29b      	uxth	r3, r3
meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8000ff0:	4d5d      	ldr	r5, [pc, #372]	; (8001168 <ADC_Stream0_Handler+0x200>)
 8000ff2:	ee20 0a27 	vmul.f32	s0, s0, s15
 8000ff6:	4e5d      	ldr	r6, [pc, #372]	; (800116c <ADC_Stream0_Handler+0x204>)
TestSampledValue=pR[BSIZE/2];
 8000ff8:	ee07 3a90 	vmov	s15, r3
 8000ffc:	4f5c      	ldr	r7, [pc, #368]	; (8001170 <ADC_Stream0_Handler+0x208>)
SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8000ffe:	4a5d      	ldr	r2, [pc, #372]	; (8001174 <ADC_Stream0_Handler+0x20c>)
TestSampledValue=pR[BSIZE/2];
 8001000:	eef8 7a67 	vcvt.f32.u32	s15, s15
SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8001004:	495c      	ldr	r1, [pc, #368]	; (8001178 <ADC_Stream0_Handler+0x210>)
meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 8001006:	ed85 0a00 	vstr	s0, [r5]
 800100a:	8034      	strh	r4, [r6, #0]
TestSampledValue=pR[BSIZE/2];
 800100c:	edc7 7a00 	vstr	s15, [r7]
SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8001010:	f000 fcb8 	bl	8001984 <SDR_downconvert_f32>
// passed to the baseband interrupt routine, where it is additionally filtered with a
// sync-compensating FIR, which also adds further stop band rejection and a decimation by 4
//-------------------------------------------------------------------------

k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
while(k--)
 8001014:	21ff      	movs	r1, #255	; 0xff
 8001016:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 8001200 <ADC_Stream0_Handler+0x298>
 800101a:	f8df e1e8 	ldr.w	lr, [pc, #488]	; 8001204 <ADC_Stream0_Handler+0x29c>
 800101e:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 8001022:	8031      	strh	r1, [r6, #0]
 8001024:	460b      	mov	r3, r1
 8001026:	4955      	ldr	r1, [pc, #340]	; (800117c <ADC_Stream0_Handler+0x214>)
 8001028:	eef1 4a00 	vmov.f32	s9, #16	; 0x40800000  4.0
 800102c:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8001208 <ADC_Stream0_Handler+0x2a0>
 8001030:	edd1 0a00 	vldr	s1, [r1]
 8001034:	4952      	ldr	r1, [pc, #328]	; (8001180 <ADC_Stream0_Handler+0x218>)
 8001036:	ed98 0a00 	vldr	s0, [r8]
 800103a:	ed91 7a00 	vldr	s14, [r1]
 800103e:	4951      	ldr	r1, [pc, #324]	; (8001184 <ADC_Stream0_Handler+0x21c>)
 8001040:	edde 7a00 	vldr	s15, [lr]
 8001044:	edd1 1a00 	vldr	s3, [r1]
 8001048:	494f      	ldr	r1, [pc, #316]	; (8001188 <ADC_Stream0_Handler+0x220>)
 800104a:	ed9c 1a00 	vldr	s2, [ip]
 800104e:	edd1 aa00 	vldr	s21, [r1]
 8001052:	494e      	ldr	r1, [pc, #312]	; (800118c <ADC_Stream0_Handler+0x224>)
 8001054:	484e      	ldr	r0, [pc, #312]	; (8001190 <ADC_Stream0_Handler+0x228>)
 8001056:	ed91 5a00 	vldr	s10, [r1]
 800105a:	494e      	ldr	r1, [pc, #312]	; (8001194 <ADC_Stream0_Handler+0x22c>)
 800105c:	f8df b1ac 	ldr.w	fp, [pc, #428]	; 800120c <ADC_Stream0_Handler+0x2a4>
 8001060:	edd1 9a00 	vldr	s19, [r1]
 8001064:	494c      	ldr	r1, [pc, #304]	; (8001198 <ADC_Stream0_Handler+0x230>)
 8001066:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 8001210 <ADC_Stream0_Handler+0x2a8>
 800106a:	ed91 aa00 	vldr	s20, [r1]
 800106e:	494b      	ldr	r1, [pc, #300]	; (800119c <ADC_Stream0_Handler+0x234>)
 8001070:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 8001214 <ADC_Stream0_Handler+0x2ac>
 8001074:	edd1 5a00 	vldr	s11, [r1]
 8001078:	4949      	ldr	r1, [pc, #292]	; (80011a0 <ADC_Stream0_Handler+0x238>)
 800107a:	4a4a      	ldr	r2, [pc, #296]	; (80011a4 <ADC_Stream0_Handler+0x23c>)
 800107c:	ed91 9a00 	vldr	s18, [r1]
 8001080:	4949      	ldr	r1, [pc, #292]	; (80011a8 <ADC_Stream0_Handler+0x240>)
 8001082:	f502 6400 	add.w	r4, r2, #2048	; 0x800
 8001086:	edd1 da00 	vldr	s27, [r1]
 800108a:	4948      	ldr	r1, [pc, #288]	; (80011ac <ADC_Stream0_Handler+0x244>)
 800108c:	ed91 3a00 	vldr	s6, [r1]
 8001090:	4947      	ldr	r1, [pc, #284]	; (80011b0 <ADC_Stream0_Handler+0x248>)
 8001092:	edd1 ba00 	vldr	s23, [r1]
 8001096:	4947      	ldr	r1, [pc, #284]	; (80011b4 <ADC_Stream0_Handler+0x24c>)
 8001098:	ed91 da00 	vldr	s26, [r1]
 800109c:	4946      	ldr	r1, [pc, #280]	; (80011b8 <ADC_Stream0_Handler+0x250>)
 800109e:	edd1 3a00 	vldr	s7, [r1]
 80010a2:	4946      	ldr	r1, [pc, #280]	; (80011bc <ADC_Stream0_Handler+0x254>)
 80010a4:	ed91 ba00 	vldr	s22, [r1]
 80010a8:	4945      	ldr	r1, [pc, #276]	; (80011c0 <ADC_Stream0_Handler+0x258>)
 80010aa:	edd1 fa00 	vldr	s31, [r1]
 80010ae:	4945      	ldr	r1, [pc, #276]	; (80011c4 <ADC_Stream0_Handler+0x25c>)
 80010b0:	edd1 6a00 	vldr	s13, [r1]
 80010b4:	4944      	ldr	r1, [pc, #272]	; (80011c8 <ADC_Stream0_Handler+0x260>)
 80010b6:	edcd 6a04 	vstr	s13, [sp, #16]
 80010ba:	edd1 ea00 	vldr	s29, [r1]
 80010be:	4943      	ldr	r1, [pc, #268]	; (80011cc <ADC_Stream0_Handler+0x264>)
 80010c0:	ed91 fa00 	vldr	s30, [r1]
 80010c4:	4942      	ldr	r1, [pc, #264]	; (80011d0 <ADC_Stream0_Handler+0x268>)
 80010c6:	edd1 6a00 	vldr	s13, [r1]
 80010ca:	4942      	ldr	r1, [pc, #264]	; (80011d4 <ADC_Stream0_Handler+0x26c>)
 80010cc:	edcd 6a03 	vstr	s13, [sp, #12]
 80010d0:	ed91 ea00 	vldr	s28, [r1]
 80010d4:	4940      	ldr	r1, [pc, #256]	; (80011d8 <ADC_Stream0_Handler+0x270>)
 80010d6:	edd1 6a00 	vldr	s13, [r1]
 80010da:	4940      	ldr	r1, [pc, #256]	; (80011dc <ADC_Stream0_Handler+0x274>)
 80010dc:	edcd 6a02 	vstr	s13, [sp, #8]
 80010e0:	edd1 6a00 	vldr	s13, [r1]
 80010e4:	493e      	ldr	r1, [pc, #248]	; (80011e0 <ADC_Stream0_Handler+0x278>)
 80010e6:	edcd 6a0a 	vstr	s13, [sp, #40]	; 0x28
 80010ea:	edd1 6a00 	vldr	s13, [r1]
 80010ee:	493d      	ldr	r1, [pc, #244]	; (80011e4 <ADC_Stream0_Handler+0x27c>)
 80010f0:	edcd 6a0b 	vstr	s13, [sp, #44]	; 0x2c
 80010f4:	edd1 6a00 	vldr	s13, [r1]
 80010f8:	493b      	ldr	r1, [pc, #236]	; (80011e8 <ADC_Stream0_Handler+0x280>)
 80010fa:	edcd 6a05 	vstr	s13, [sp, #20]
 80010fe:	edd1 6a00 	vldr	s13, [r1]
 8001102:	493a      	ldr	r1, [pc, #232]	; (80011ec <ADC_Stream0_Handler+0x284>)
 8001104:	edcd 6a0c 	vstr	s13, [sp, #48]	; 0x30
 8001108:	edd1 6a00 	vldr	s13, [r1]
 800110c:	4938      	ldr	r1, [pc, #224]	; (80011f0 <ADC_Stream0_Handler+0x288>)
 800110e:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
 8001112:	edd1 6a00 	vldr	s13, [r1]
 8001116:	4937      	ldr	r1, [pc, #220]	; (80011f4 <ADC_Stream0_Handler+0x28c>)
 8001118:	edcd 6a08 	vstr	s13, [sp, #32]
 800111c:	edd0 6a00 	vldr	s13, [r0]
 8001120:	4835      	ldr	r0, [pc, #212]	; (80011f8 <ADC_Stream0_Handler+0x290>)
 8001122:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 8001126:	edd0 6a00 	vldr	s13, [r0]
 800112a:	4834      	ldr	r0, [pc, #208]	; (80011fc <ADC_Stream0_Handler+0x294>)
 800112c:	edcd 6a0f 	vstr	s13, [sp, #60]	; 0x3c
 8001130:	edd0 6a00 	vldr	s13, [r0]
 8001134:	f9ba 0000 	ldrsh.w	r0, [sl]
 8001138:	edcd 6a09 	vstr	s13, [sp, #36]	; 0x24
 800113c:	eddb 6a00 	vldr	s13, [fp]
 8001140:	4605      	mov	r5, r0
 8001142:	4608      	mov	r0, r1
 8001144:	edcd 6a10 	vstr	s13, [sp, #64]	; 0x40
 8001148:	edd9 6a00 	vldr	s13, [r9]
 800114c:	edcd 6a11 	vstr	s13, [sp, #68]	; 0x44
 8001150:	e165      	b.n	800141e <ADC_Stream0_Handler+0x4b6>
 8001152:	bf00      	nop
 8001154:	2400c5fc 	.word	0x2400c5fc
 8001158:	2400d200 	.word	0x2400d200
 800115c:	2400a0c8 	.word	0x2400a0c8
 8001160:	00000000 	.word	0x00000000
 8001164:	3b000000 	.word	0x3b000000
 8001168:	2400c5e0 	.word	0x2400c5e0
 800116c:	24000610 	.word	0x24000610
 8001170:	2400c5f8 	.word	0x2400c5f8
 8001174:	2400827c 	.word	0x2400827c
 8001178:	24007a6c 	.word	0x24007a6c
 800117c:	240005b0 	.word	0x240005b0
 8001180:	240005b4 	.word	0x240005b4
 8001184:	24000580 	.word	0x24000580
 8001188:	240005c8 	.word	0x240005c8
 800118c:	240005cc 	.word	0x240005cc
 8001190:	2400060c 	.word	0x2400060c
 8001194:	2400058c 	.word	0x2400058c
 8001198:	240005c0 	.word	0x240005c0
 800119c:	240005c4 	.word	0x240005c4
 80011a0:	24000588 	.word	0x24000588
 80011a4:	24007a74 	.word	0x24007a74
 80011a8:	240005d8 	.word	0x240005d8
 80011ac:	240005dc 	.word	0x240005dc
 80011b0:	24000594 	.word	0x24000594
 80011b4:	240005d0 	.word	0x240005d0
 80011b8:	240005d4 	.word	0x240005d4
 80011bc:	24000590 	.word	0x24000590
 80011c0:	240005e8 	.word	0x240005e8
 80011c4:	240005ec 	.word	0x240005ec
 80011c8:	2400059c 	.word	0x2400059c
 80011cc:	240005e0 	.word	0x240005e0
 80011d0:	240005e4 	.word	0x240005e4
 80011d4:	24000598 	.word	0x24000598
 80011d8:	240005f8 	.word	0x240005f8
 80011dc:	240005fc 	.word	0x240005fc
 80011e0:	240005a4 	.word	0x240005a4
 80011e4:	240005f0 	.word	0x240005f0
 80011e8:	240005f4 	.word	0x240005f4
 80011ec:	240005a0 	.word	0x240005a0
 80011f0:	24000608 	.word	0x24000608
 80011f4:	24008284 	.word	0x24008284
 80011f8:	240005ac 	.word	0x240005ac
 80011fc:	24000600 	.word	0x24000600
 8001200:	240005b8 	.word	0x240005b8
 8001204:	240005bc 	.word	0x240005bc
 8001208:	24000584 	.word	0x24000584
 800120c:	24000604 	.word	0x24000604
 8001210:	240005a8 	.word	0x240005a8
 8001214:	2400057c 	.word	0x2400057c
	// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
	// produced using 4 input samples, totalling a decimation by 2
	// now compute the couple of elements for the next step

	inER=tmp1R;  inOR=outR;                    inEI=tmp1I;  inOI=outI;
	outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8001218:	eeaa 5a84 	vfma.f32	s10, s21, s8

	inE2Rold = inER;                           inE2Iold = inEI;
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;

	if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 800121c:	0799      	lsls	r1, r3, #30
 800121e:	eeea 5a04 	vfma.f32	s11, s20, s8
	outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8001222:	ee79 9aac 	vadd.f32	s19, s19, s25
 8001226:	ee39 9a0c 	vadd.f32	s18, s18, s24
 800122a:	eea9 5aa4 	vfma.f32	s10, s19, s9
 800122e:	eee9 5a24 	vfma.f32	s11, s18, s9
 8001232:	ee75 2a26 	vadd.f32	s5, s10, s13
 8001236:	ee75 7a86 	vadd.f32	s15, s11, s12
	if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 800123a:	f100 8118 	bmi.w	800146e <ADC_Stream0_Handler+0x506>
	// now we have the input samples decimated by 4, even element in tmp2R, tmp2I,
	// and the odd element in outR, outI
	// now compute the couple of elements for the next step

	inER=tmp2R;  inOR=outR;                    inEI=tmp2I;  inOI=outI;
	outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 800123e:	eead 3a84 	vfma.f32	s6, s27, s8
 8001242:	ed9d 7a01 	vldr	s14, [sp, #4]
 8001246:	eeed 3a04 	vfma.f32	s7, s26, s8
 800124a:	eddd 5a00 	vldr	s11, [sp]
 800124e:	ee7b ba87 	vadd.f32	s23, s23, s14

	inE3Rold  = inER;                          inE3Iold  = inEI;
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;

	if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 8001252:	075f      	lsls	r7, r3, #29
	outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 8001254:	ee3b ba25 	vadd.f32	s22, s22, s11
 8001258:	eeab 3aa4 	vfma.f32	s6, s23, s9
 800125c:	eeeb 3a24 	vfma.f32	s7, s22, s9
 8001260:	ee33 7a22 	vadd.f32	s14, s6, s5
 8001264:	ee33 2aa7 	vadd.f32	s4, s7, s15
	if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 8001268:	f100 8112 	bmi.w	8001490 <ADC_Stream0_Handler+0x528>
	// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
	// produced using 4 input samples, totalling a decimation by 8
	// now compute the couple of elements for the next step

	inER=tmp3R;  inOR=outR;                    inEI=tmp3I;  inOI=outI;
	outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 800126c:	ed9d 9a04 	vldr	s18, [sp, #16]

	inE4Rold = inER;                           inE4Iold = inEI;
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;

	if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 8001270:	0719      	lsls	r1, r3, #28
 8001272:	eddd 9a03 	vldr	s19, [sp, #12]
 8001276:	eeaf 9a84 	vfma.f32	s18, s31, s8
	outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 800127a:	ed9d 5a07 	vldr	s10, [sp, #28]
 800127e:	eeef 9a04 	vfma.f32	s19, s30, s8
 8001282:	eddd 3a06 	vldr	s7, [sp, #24]
 8001286:	ee7e ea85 	vadd.f32	s29, s29, s10
 800128a:	ee3e ea23 	vadd.f32	s28, s28, s7
 800128e:	eeae 9aa4 	vfma.f32	s18, s29, s9
 8001292:	eeee 9a24 	vfma.f32	s19, s28, s9
 8001296:	ee37 9a09 	vadd.f32	s18, s14, s18
 800129a:	ee79 9a82 	vadd.f32	s19, s19, s4
	if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 800129e:	f100 81a1 	bmi.w	80015e4 <ADC_Stream0_Handler+0x67c>
	// now we have the input samples decimated by 8, even element in tmp2R, tmp2I,
	// and the odd element in outR, outI
	// now compute the couple of elements for the next step

	inER=tmp4R;  inOR=outR;                    inEI=tmp4I;  inOI=outI;
	outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 80012a2:	ed9d ba0a 	vldr	s22, [sp, #40]	; 0x28

	inE5Rold  = inER;                          inE5Iold  = inEI;
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;

	if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 80012a6:	f013 0110 	ands.w	r1, r3, #16
 80012aa:	ed9d ea02 	vldr	s28, [sp, #8]
 80012ae:	eddd ba0c 	vldr	s23, [sp, #48]	; 0x30
 80012b2:	eddd ea05 	vldr	s29, [sp, #20]
 80012b6:	eeae ba04 	vfma.f32	s22, s28, s8
	outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 80012ba:	ed9d 3a13 	vldr	s6, [sp, #76]	; 0x4c
 80012be:	ed9d 5a0b 	vldr	s10, [sp, #44]	; 0x2c
 80012c2:	eeee ba84 	vfma.f32	s23, s29, s8
 80012c6:	eddd 3a0d 	vldr	s7, [sp, #52]	; 0x34
 80012ca:	ee33 5a05 	vadd.f32	s10, s6, s10
 80012ce:	ed9d 3a12 	vldr	s6, [sp, #72]	; 0x48
	if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 80012d2:	910b      	str	r1, [sp, #44]	; 0x2c
	outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 80012d4:	ee73 5a23 	vadd.f32	s11, s6, s7
 80012d8:	eea5 ba24 	vfma.f32	s22, s10, s9
 80012dc:	eee5 baa4 	vfma.f32	s23, s11, s9
 80012e0:	ee39 ba0b 	vadd.f32	s22, s18, s22
 80012e4:	ee79 baab 	vadd.f32	s23, s19, s23
	if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 80012e8:	f040 81a5 	bne.w	8001636 <ADC_Stream0_Handler+0x6ce>
	// at this point we have two elem. (tmp3R[even] and outR[odd] and also the I counterparts)
	// produced with 4 of the previous elem, i.e. with 16 input samples, totalling
	// a decimation by 16. Now compute the couple of elements for the next step

	inER=tmp5R;  inOR=outR;                    inEI=tmp5I;  inOI=outI;
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80012ec:	eddd 3a08 	vldr	s7, [sp, #32]
 80012f0:	ed9d 5a0e 	vldr	s10, [sp, #56]	; 0x38
 80012f4:	ed9d 3a09 	vldr	s6, [sp, #36]	; 0x24
 80012f8:	eea3 5a84 	vfma.f32	s10, s7, s8
 80012fc:	eddd 3a10 	vldr	s7, [sp, #64]	; 0x40
 8001300:	ed9d ea11 	vldr	s28, [sp, #68]	; 0x44
 8001304:	eee3 3a04 	vfma.f32	s7, s6, s8
 8001308:	ed9d 3a0f 	vldr	s6, [sp, #60]	; 0x3c
	// we downscale it with a factor of 8388608, i.e. the gain of the CIC, i.e.	R^M = 64^4 = 16777216
	// divided by two, to compensate for the 3 dB loss caused by keeping just half of the band

	// create a block of BSIZE*4 entries, which will be then decimated by 4

	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800130c:	49df      	ldr	r1, [pc, #892]	; (800168c <ADC_Stream0_Handler+0x724>)
 800130e:	eb01 0785 	add.w	r7, r1, r5, lsl #2
 8001312:	00a9      	lsls	r1, r5, #2
 8001314:	3501      	adds	r5, #1
 8001316:	9703      	str	r7, [sp, #12]
 8001318:	eef0 5a63 	vmov.f32	s11, s7
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 800131c:	eddd 3a14 	vldr	s7, [sp, #80]	; 0x50
	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001320:	4fdb      	ldr	r7, [pc, #876]	; (8001690 <ADC_Stream0_Handler+0x728>)
 8001322:	b22d      	sxth	r5, r5
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001324:	ee33 3a83 	vadd.f32	s6, s7, s6
 8001328:	eddd 3a15 	vldr	s7, [sp, #84]	; 0x54
	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800132c:	4439      	add	r1, r7
	//	  Rbasedata[idx] = outR/65536.f;    Ibasedata[idx++] = outI/65536.f; //decimate by 16

	if(idx < BSIZE*4)
 800132e:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001332:	ee73 3a8e 	vadd.f32	s7, s7, s28
	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8001336:	9f03      	ldr	r7, [sp, #12]
 8001338:	eea3 5a24 	vfma.f32	s10, s6, s9
 800133c:	eee3 5aa4 	vfma.f32	s11, s7, s9
 8001340:	eddf 3ad4 	vldr	s7, [pc, #848]	; 8001694 <ADC_Stream0_Handler+0x72c>
	outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8001344:	ee35 5a0b 	vadd.f32	s10, s10, s22
 8001348:	ee75 5aab 	vadd.f32	s11, s11, s23
	Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800134c:	ee25 5a23 	vmul.f32	s10, s10, s7
 8001350:	ee65 5aa3 	vmul.f32	s11, s11, s7
 8001354:	ed87 5a00 	vstr	s10, [r7]
 8001358:	edc1 5a00 	vstr	s11, [r1]
	if(idx < BSIZE*4)
 800135c:	f2c0 81da 	blt.w	8001714 <ADC_Stream0_Handler+0x7ac>

#endif

		// generate now an interrupt to signal the base band processing routine that it has a new buffer

		EXTI->SWIER1 |= GPIO_PIN_14;
 8001360:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
	inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001364:	eddd 3a08 	vldr	s7, [sp, #32]
 8001368:	ed9d 5a09 	vldr	s10, [sp, #36]	; 0x24
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800136c:	eef0 5a4a 	vmov.f32	s11, s20
		EXTI->SWIER1 |= GPIO_PIN_14;
 8001370:	68b9      	ldr	r1, [r7, #8]
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001372:	eeb0 aa46 	vmov.f32	s20, s12
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001376:	ed9d 3a02 	vldr	s6, [sp, #8]
	inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800137a:	edcd 3a0e 	vstr	s7, [sp, #56]	; 0x38
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800137e:	eef0 3a4d 	vmov.f32	s7, s26
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001382:	ed8d fa03 	vstr	s30, [sp, #12]
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001386:	eeb0 da67 	vmov.f32	s26, s15
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800138a:	edcd fa04 	vstr	s31, [sp, #16]
 800138e:	eeb0 fa42 	vmov.f32	s30, s4
 8001392:	eef0 fa47 	vmov.f32	s31, s14
	inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001396:	ed8d 5a10 	vstr	s10, [sp, #64]	; 0x40
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800139a:	ed8d 3a0a 	vstr	s6, [sp, #40]	; 0x28
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800139e:	eeb0 5a6a 	vmov.f32	s10, s21
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80013a2:	eeb0 3a6d 	vmov.f32	s6, s27
		EXTI->SWIER1 |= GPIO_PIN_14;
 80013a6:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80013aa:	eef0 da62 	vmov.f32	s27, s5
	inE6Rold = inER;                           inE6Iold = inEI;
 80013ae:	ed9d 6a14 	vldr	s12, [sp, #80]	; 0x50
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80013b2:	eef0 aa66 	vmov.f32	s21, s13
	inE6Rold = inER;                           inE6Iold = inEI;
 80013b6:	eddd 2a15 	vldr	s5, [sp, #84]	; 0x54
	inE5Rold  = inER;                          inE5Iold  = inEI;
 80013ba:	eddd 6a12 	vldr	s13, [sp, #72]	; 0x48
	idx = 0;
 80013be:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80013c0:	edcd ea0c 	vstr	s29, [sp, #48]	; 0x30
	inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80013c4:	edcd ba09 	vstr	s23, [sp, #36]	; 0x24
 80013c8:	ed8d ba08 	vstr	s22, [sp, #32]
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80013cc:	edcd 9a05 	vstr	s19, [sp, #20]
 80013d0:	ed8d 9a02 	vstr	s18, [sp, #8]
		EXTI->SWIER1 |= GPIO_PIN_14;
 80013d4:	60b9      	str	r1, [r7, #8]
	inE6Rold = inER;                           inE6Iold = inEI;
 80013d6:	edcd 2a11 	vstr	s5, [sp, #68]	; 0x44
 80013da:	ed8d 6a0f 	vstr	s12, [sp, #60]	; 0x3c
	inE5Rold  = inER;                          inE5Iold  = inEI;
 80013de:	edcd 6a0d 	vstr	s13, [sp, #52]	; 0x34
	inE2Rold = inER;                           inE2Iold = inEI;
 80013e2:	eeb0 9a4c 	vmov.f32	s18, s24
	inE5Rold  = inER;                          inE5Iold  = inEI;
 80013e6:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
	inE2Rold = inER;                           inE2Iold = inEI;
 80013ea:	eef0 9a6c 	vmov.f32	s19, s25
	inE4Rold = inER;                           inE4Iold = inEI;
 80013ee:	ed9d ea06 	vldr	s28, [sp, #24]
 80013f2:	eddd ea07 	vldr	s29, [sp, #28]
	inE3Rold  = inER;                          inE3Iold  = inEI;
 80013f6:	ed9d ba00 	vldr	s22, [sp]
 80013fa:	eddd ba01 	vldr	s23, [sp, #4]
	inE5Rold  = inER;                          inE5Iold  = inEI;
 80013fe:	edcd 7a0b 	vstr	s15, [sp, #44]	; 0x2c
while(k--)
 8001402:	3208      	adds	r2, #8
 8001404:	3b01      	subs	r3, #1
 8001406:	eef0 7a40 	vmov.f32	s15, s0
 800140a:	3008      	adds	r0, #8
 800140c:	4294      	cmp	r4, r2
 800140e:	eeb0 7a60 	vmov.f32	s14, s1
 8001412:	b29b      	uxth	r3, r3
 8001414:	d059      	beq.n	80014ca <ADC_Stream0_Handler+0x562>
	inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 8001416:	eef0 0a48 	vmov.f32	s1, s16
 800141a:	eeb0 0a68 	vmov.f32	s0, s17
 800141e:	ed52 8a01 	vldr	s17, [r2, #-4]
 8001422:	eeb0 2a41 	vmov.f32	s4, s2
 8001426:	ed10 8a01 	vldr	s16, [r0, #-4]
 800142a:	eef0 2a61 	vmov.f32	s5, s3
 800142e:	eef0 6a68 	vmov.f32	s13, s17
 8001432:	ed12 1a02 	vldr	s2, [r2, #-8]
 8001436:	eeb0 6a48 	vmov.f32	s12, s16
 800143a:	ed50 1a02 	vldr	s3, [r0, #-8]
	outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 800143e:	ee31 2a02 	vadd.f32	s4, s2, s4
	if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 8001442:	07df      	lsls	r7, r3, #31
 8001444:	eee0 6a04 	vfma.f32	s13, s0, s8
 8001448:	eea0 6a84 	vfma.f32	s12, s1, s8
	outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 800144c:	ee72 2aa1 	vadd.f32	s5, s5, s3
 8001450:	eee2 6a24 	vfma.f32	s13, s4, s9
 8001454:	eea2 6aa4 	vfma.f32	s12, s5, s9
 8001458:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800145c:	ee37 6a06 	vadd.f32	s12, s14, s12
	if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 8001460:	f57f aeda 	bpl.w	8001218 <ADC_Stream0_Handler+0x2b0>
		tmp1R = outR; tmp1I = outI;  // save the even element produced
 8001464:	eeb0 ca46 	vmov.f32	s24, s12
 8001468:	eef0 ca66 	vmov.f32	s25, s13
 800146c:	e7c9      	b.n	8001402 <ADC_Stream0_Handler+0x49a>
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800146e:	eef0 5a4a 	vmov.f32	s11, s20
		tmp2R = outR; tmp2I = outI;  // save the even element produced
 8001472:	edcd 7a00 	vstr	s15, [sp]
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001476:	eeb0 5a6a 	vmov.f32	s10, s21
		tmp2R = outR; tmp2I = outI;  // save the even element produced
 800147a:	edcd 2a01 	vstr	s5, [sp, #4]
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800147e:	eeb0 aa46 	vmov.f32	s20, s12
 8001482:	eef0 aa66 	vmov.f32	s21, s13
	inE2Rold = inER;                           inE2Iold = inEI;
 8001486:	eeb0 9a4c 	vmov.f32	s18, s24
 800148a:	eef0 9a6c 	vmov.f32	s19, s25
 800148e:	e7b8      	b.n	8001402 <ADC_Stream0_Handler+0x49a>
 8001490:	eeb0 ba65 	vmov.f32	s22, s11
	inE3Rold  = inER;                          inE3Iold  = inEI;
 8001494:	eddd ba01 	vldr	s23, [sp, #4]
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001498:	eef0 3a4d 	vmov.f32	s7, s26
		tmp3R = outR; tmp3I = outI;  // save the even element produced
 800149c:	ed8d 2a06 	vstr	s4, [sp, #24]
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80014a0:	eeb0 3a6d 	vmov.f32	s6, s27
		tmp3R = outR; tmp3I = outI;  // save the even element produced
 80014a4:	ed8d 7a07 	vstr	s14, [sp, #28]
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80014a8:	eef0 5a4a 	vmov.f32	s11, s20
 80014ac:	eeb0 5a6a 	vmov.f32	s10, s21
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80014b0:	eeb0 da67 	vmov.f32	s26, s15
 80014b4:	eef0 da62 	vmov.f32	s27, s5
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80014b8:	eeb0 aa46 	vmov.f32	s20, s12
 80014bc:	eef0 aa66 	vmov.f32	s21, s13
	inE2Rold = inER;                           inE2Iold = inEI;
 80014c0:	eeb0 9a4c 	vmov.f32	s18, s24
 80014c4:	eef0 9a6c 	vmov.f32	s19, s25
 80014c8:	e79b      	b.n	8001402 <ADC_Stream0_Handler+0x49a>
 80014ca:	4a73      	ldr	r2, [pc, #460]	; (8001698 <ADC_Stream0_Handler+0x730>)
 80014cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014d0:	eddd 7a04 	vldr	s15, [sp, #16]
 80014d4:	ed82 8a00 	vstr	s16, [r2]
 80014d8:	4a70      	ldr	r2, [pc, #448]	; (800169c <ADC_Stream0_Handler+0x734>)
 80014da:	edc8 8a00 	vstr	s17, [r8]
 80014de:	edc2 0a00 	vstr	s1, [r2]
 80014e2:	4a6f      	ldr	r2, [pc, #444]	; (80016a0 <ADC_Stream0_Handler+0x738>)
 80014e4:	ed8e 0a00 	vstr	s0, [lr]
 80014e8:	edc2 1a00 	vstr	s3, [r2]
 80014ec:	4a6d      	ldr	r2, [pc, #436]	; (80016a4 <ADC_Stream0_Handler+0x73c>)
 80014ee:	ed8c 1a00 	vstr	s2, [ip]
 80014f2:	edc2 aa00 	vstr	s21, [r2]
 80014f6:	4a6c      	ldr	r2, [pc, #432]	; (80016a8 <ADC_Stream0_Handler+0x740>)
 80014f8:	ed82 5a00 	vstr	s10, [r2]
 80014fc:	4a6b      	ldr	r2, [pc, #428]	; (80016ac <ADC_Stream0_Handler+0x744>)
 80014fe:	edc2 9a00 	vstr	s19, [r2]
 8001502:	4a6b      	ldr	r2, [pc, #428]	; (80016b0 <ADC_Stream0_Handler+0x748>)
 8001504:	ed82 aa00 	vstr	s20, [r2]
 8001508:	4a6a      	ldr	r2, [pc, #424]	; (80016b4 <ADC_Stream0_Handler+0x74c>)
 800150a:	edc2 5a00 	vstr	s11, [r2]
 800150e:	4a6a      	ldr	r2, [pc, #424]	; (80016b8 <ADC_Stream0_Handler+0x750>)
 8001510:	ed82 9a00 	vstr	s18, [r2]
 8001514:	4a69      	ldr	r2, [pc, #420]	; (80016bc <ADC_Stream0_Handler+0x754>)
 8001516:	edc2 da00 	vstr	s27, [r2]
 800151a:	4a69      	ldr	r2, [pc, #420]	; (80016c0 <ADC_Stream0_Handler+0x758>)
 800151c:	ed82 3a00 	vstr	s6, [r2]
 8001520:	4a68      	ldr	r2, [pc, #416]	; (80016c4 <ADC_Stream0_Handler+0x75c>)
 8001522:	edc2 ba00 	vstr	s23, [r2]
 8001526:	4a68      	ldr	r2, [pc, #416]	; (80016c8 <ADC_Stream0_Handler+0x760>)
 8001528:	ed82 da00 	vstr	s26, [r2]
 800152c:	4a67      	ldr	r2, [pc, #412]	; (80016cc <ADC_Stream0_Handler+0x764>)
 800152e:	edc2 3a00 	vstr	s7, [r2]
 8001532:	4a67      	ldr	r2, [pc, #412]	; (80016d0 <ADC_Stream0_Handler+0x768>)
 8001534:	ed82 ba00 	vstr	s22, [r2]
 8001538:	4a66      	ldr	r2, [pc, #408]	; (80016d4 <ADC_Stream0_Handler+0x76c>)
 800153a:	edc2 fa00 	vstr	s31, [r2]
 800153e:	4a66      	ldr	r2, [pc, #408]	; (80016d8 <ADC_Stream0_Handler+0x770>)
 8001540:	edc2 7a00 	vstr	s15, [r2]
 8001544:	4a65      	ldr	r2, [pc, #404]	; (80016dc <ADC_Stream0_Handler+0x774>)
 8001546:	eddd 7a03 	vldr	s15, [sp, #12]
 800154a:	edc2 ea00 	vstr	s29, [r2]
 800154e:	4a64      	ldr	r2, [pc, #400]	; (80016e0 <ADC_Stream0_Handler+0x778>)
 8001550:	ed82 fa00 	vstr	s30, [r2]
 8001554:	4a63      	ldr	r2, [pc, #396]	; (80016e4 <ADC_Stream0_Handler+0x77c>)
 8001556:	edc2 7a00 	vstr	s15, [r2]
 800155a:	4a63      	ldr	r2, [pc, #396]	; (80016e8 <ADC_Stream0_Handler+0x780>)
 800155c:	eddd 7a02 	vldr	s15, [sp, #8]
 8001560:	ed82 ea00 	vstr	s28, [r2]
 8001564:	4a61      	ldr	r2, [pc, #388]	; (80016ec <ADC_Stream0_Handler+0x784>)
 8001566:	edc2 7a00 	vstr	s15, [r2]
 800156a:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 800156e:	4a60      	ldr	r2, [pc, #384]	; (80016f0 <ADC_Stream0_Handler+0x788>)
 8001570:	edc2 7a00 	vstr	s15, [r2]
 8001574:	eddd 7a0b 	vldr	s15, [sp, #44]	; 0x2c
 8001578:	4a5e      	ldr	r2, [pc, #376]	; (80016f4 <ADC_Stream0_Handler+0x78c>)
 800157a:	edc2 7a00 	vstr	s15, [r2]
 800157e:	eddd 7a05 	vldr	s15, [sp, #20]
 8001582:	4a5d      	ldr	r2, [pc, #372]	; (80016f8 <ADC_Stream0_Handler+0x790>)
 8001584:	f8aa 5000 	strh.w	r5, [sl]
 8001588:	edc2 7a00 	vstr	s15, [r2]
 800158c:	eddd 7a0c 	vldr	s15, [sp, #48]	; 0x30
 8001590:	4a5a      	ldr	r2, [pc, #360]	; (80016fc <ADC_Stream0_Handler+0x794>)
 8001592:	8033      	strh	r3, [r6, #0]
 8001594:	edc2 7a00 	vstr	s15, [r2]
 8001598:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 800159c:	4a58      	ldr	r2, [pc, #352]	; (8001700 <ADC_Stream0_Handler+0x798>)
 800159e:	edc2 7a00 	vstr	s15, [r2]
 80015a2:	eddd 7a08 	vldr	s15, [sp, #32]
 80015a6:	4a57      	ldr	r2, [pc, #348]	; (8001704 <ADC_Stream0_Handler+0x79c>)
 80015a8:	edc2 7a00 	vstr	s15, [r2]
 80015ac:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 80015b0:	4a55      	ldr	r2, [pc, #340]	; (8001708 <ADC_Stream0_Handler+0x7a0>)
 80015b2:	edc2 7a00 	vstr	s15, [r2]
 80015b6:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 80015ba:	4a54      	ldr	r2, [pc, #336]	; (800170c <ADC_Stream0_Handler+0x7a4>)
 80015bc:	edc2 7a00 	vstr	s15, [r2]
 80015c0:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 80015c4:	4a52      	ldr	r2, [pc, #328]	; (8001710 <ADC_Stream0_Handler+0x7a8>)
 80015c6:	edc2 7a00 	vstr	s15, [r2]
 80015ca:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 80015ce:	edcb 7a00 	vstr	s15, [fp]
 80015d2:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 80015d6:	edc9 7a00 	vstr	s15, [r9]
	}

	// LED_YELLOW_OFF;

}
 80015da:	b017      	add	sp, #92	; 0x5c
 80015dc:	ecbd 8b10 	vpop	{d8-d15}
 80015e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80015e4:	eeb0 ea63 	vmov.f32	s28, s7
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80015e8:	ed8d fa03 	vstr	s30, [sp, #12]
 80015ec:	eef0 ea45 	vmov.f32	s29, s10
 80015f0:	edcd fa04 	vstr	s31, [sp, #16]
 80015f4:	eeb0 ba65 	vmov.f32	s22, s11
		tmp4R = outR; tmp4I = outI;  // save the even element produced
 80015f8:	edcd 9a12 	vstr	s19, [sp, #72]	; 0x48
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80015fc:	eef0 3a4d 	vmov.f32	s7, s26
		tmp4R = outR; tmp4I = outI;  // save the even element produced
 8001600:	ed8d 9a13 	vstr	s18, [sp, #76]	; 0x4c
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001604:	eeb0 3a6d 	vmov.f32	s6, s27
	inE3Rold  = inER;                          inE3Iold  = inEI;
 8001608:	eddd ba01 	vldr	s23, [sp, #4]
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800160c:	eef0 5a4a 	vmov.f32	s11, s20
 8001610:	eeb0 5a6a 	vmov.f32	s10, s21
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001614:	eeb0 fa42 	vmov.f32	s30, s4
 8001618:	eef0 fa47 	vmov.f32	s31, s14
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800161c:	eeb0 da67 	vmov.f32	s26, s15
 8001620:	eef0 da62 	vmov.f32	s27, s5
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001624:	eeb0 aa46 	vmov.f32	s20, s12
 8001628:	eef0 aa66 	vmov.f32	s21, s13
	inE2Rold = inER;                           inE2Iold = inEI;
 800162c:	eeb0 9a4c 	vmov.f32	s18, s24
 8001630:	eef0 9a6c 	vmov.f32	s19, s25
 8001634:	e6e5      	b.n	8001402 <ADC_Stream0_Handler+0x49a>
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001636:	eddd 5a02 	vldr	s11, [sp, #8]
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800163a:	eef0 3a4d 	vmov.f32	s7, s26
 800163e:	eeb0 3a6d 	vmov.f32	s6, s27
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001642:	ed8d fa03 	vstr	s30, [sp, #12]
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001646:	eeb0 5a6a 	vmov.f32	s10, s21
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800164a:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800164e:	edcd fa04 	vstr	s31, [sp, #16]
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001652:	eef0 5a4a 	vmov.f32	s11, s20
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001656:	eeb0 fa42 	vmov.f32	s30, s4
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800165a:	edcd ea0c 	vstr	s29, [sp, #48]	; 0x30
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800165e:	eef0 fa47 	vmov.f32	s31, s14
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001662:	edcd 9a05 	vstr	s19, [sp, #20]
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001666:	eeb0 da67 	vmov.f32	s26, s15
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800166a:	ed8d 9a02 	vstr	s18, [sp, #8]
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800166e:	eef0 da62 	vmov.f32	s27, s5
		tmp5R = outR; tmp5I = outI;  // save the even element produced
 8001672:	edcd ba15 	vstr	s23, [sp, #84]	; 0x54
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001676:	eeb0 aa46 	vmov.f32	s20, s12
		tmp5R = outR; tmp5I = outI;  // save the even element produced
 800167a:	ed8d ba14 	vstr	s22, [sp, #80]	; 0x50
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800167e:	eef0 aa66 	vmov.f32	s21, s13
	inE5Rold  = inER;                          inE5Iold  = inEI;
 8001682:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
 8001686:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
 800168a:	e6aa      	b.n	80013e2 <ADC_Stream0_Handler+0x47a>
 800168c:	2000d000 	.word	0x2000d000
 8001690:	2000b000 	.word	0x2000b000
 8001694:	34000000 	.word	0x34000000
 8001698:	240005b0 	.word	0x240005b0
 800169c:	240005b4 	.word	0x240005b4
 80016a0:	24000580 	.word	0x24000580
 80016a4:	240005c8 	.word	0x240005c8
 80016a8:	240005cc 	.word	0x240005cc
 80016ac:	2400058c 	.word	0x2400058c
 80016b0:	240005c0 	.word	0x240005c0
 80016b4:	240005c4 	.word	0x240005c4
 80016b8:	24000588 	.word	0x24000588
 80016bc:	240005d8 	.word	0x240005d8
 80016c0:	240005dc 	.word	0x240005dc
 80016c4:	24000594 	.word	0x24000594
 80016c8:	240005d0 	.word	0x240005d0
 80016cc:	240005d4 	.word	0x240005d4
 80016d0:	24000590 	.word	0x24000590
 80016d4:	240005e8 	.word	0x240005e8
 80016d8:	240005ec 	.word	0x240005ec
 80016dc:	2400059c 	.word	0x2400059c
 80016e0:	240005e0 	.word	0x240005e0
 80016e4:	240005e4 	.word	0x240005e4
 80016e8:	24000598 	.word	0x24000598
 80016ec:	240005f8 	.word	0x240005f8
 80016f0:	240005fc 	.word	0x240005fc
 80016f4:	240005a4 	.word	0x240005a4
 80016f8:	240005f0 	.word	0x240005f0
 80016fc:	240005f4 	.word	0x240005f4
 8001700:	240005a0 	.word	0x240005a0
 8001704:	24000608 	.word	0x24000608
 8001708:	2400060c 	.word	0x2400060c
 800170c:	240005ac 	.word	0x240005ac
 8001710:	24000600 	.word	0x24000600
	inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001714:	eddd 5a09 	vldr	s11, [sp, #36]	; 0x24
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001718:	eef0 3a4d 	vmov.f32	s7, s26
 800171c:	eeb0 da67 	vmov.f32	s26, s15
	inE6Rold = inER;                           inE6Iold = inEI;
 8001720:	eddd 7a15 	vldr	s15, [sp, #84]	; 0x54
	inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001724:	edcd 5a10 	vstr	s11, [sp, #64]	; 0x40
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001728:	eeb0 3a6d 	vmov.f32	s6, s27
	inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800172c:	eddd 5a08 	vldr	s11, [sp, #32]
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001730:	eeb0 5a6a 	vmov.f32	s10, s21
	inE6Rold = inER;                           inE6Iold = inEI;
 8001734:	edcd 7a11 	vstr	s15, [sp, #68]	; 0x44
	inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8001738:	eef0 da62 	vmov.f32	s27, s5
	inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800173c:	edcd 5a0e 	vstr	s11, [sp, #56]	; 0x38
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001740:	eef0 aa66 	vmov.f32	s21, s13
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001744:	eddd 5a05 	vldr	s11, [sp, #20]
	inE6Rold = inER;                           inE6Iold = inEI;
 8001748:	eddd 7a14 	vldr	s15, [sp, #80]	; 0x50
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800174c:	edcd 5a0c 	vstr	s11, [sp, #48]	; 0x30
 8001750:	eddd 5a02 	vldr	s11, [sp, #8]
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001754:	ed8d fa03 	vstr	s30, [sp, #12]
 8001758:	eeb0 fa42 	vmov.f32	s30, s4
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 800175c:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001760:	eef0 5a4a 	vmov.f32	s11, s20
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8001764:	edcd fa04 	vstr	s31, [sp, #16]
	inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8001768:	eeb0 aa46 	vmov.f32	s20, s12
	inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800176c:	eef0 fa47 	vmov.f32	s31, s14
	inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8001770:	edcd ba09 	vstr	s23, [sp, #36]	; 0x24
 8001774:	ed8d ba08 	vstr	s22, [sp, #32]
	inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8001778:	edcd 9a05 	vstr	s19, [sp, #20]
 800177c:	ed8d 9a02 	vstr	s18, [sp, #8]
	inE6Rold = inER;                           inE6Iold = inEI;
 8001780:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
 8001784:	e77d      	b.n	8001682 <ADC_Stream0_Handler+0x71a>
	SDR_ComputeLO(LOfreq-cwpitch);  // prepare next LO buffer
 8001786:	4a06      	ldr	r2, [pc, #24]	; (80017a0 <ADC_Stream0_Handler+0x838>)
 8001788:	4b06      	ldr	r3, [pc, #24]	; (80017a4 <ADC_Stream0_Handler+0x83c>)
 800178a:	ed92 0a00 	vldr	s0, [r2]
 800178e:	edd3 7a00 	vldr	s15, [r3]
 8001792:	ee30 0a67 	vsub.f32	s0, s0, s15
 8001796:	f000 f807 	bl	80017a8 <SDR_ComputeLO>
 800179a:	f7ff bbfa 	b.w	8000f92 <ADC_Stream0_Handler+0x2a>
 800179e:	bf00      	nop
 80017a0:	2400a0c8 	.word	0x2400a0c8
 80017a4:	2400a0c0 	.word	0x2400a0c0

080017a8 <SDR_ComputeLO>:

#include "Globals.h"

//------------------------------------------------------------------------------
void SDR_ComputeLO(float32_t freq)
{
 80017a8:	b538      	push	{r3, r4, r5, lr}
	uint16_t        k;
	float           *pBufR=LO_R, *pBufI=LO_I;
  static float    costheta, sintheta, oldfreq = 1.e9f, ym1i=1.f, ym1q=0.f, 
	                ypi, ypq, tmpi, gain=1.f;
	
	if (oldfreq != freq)
 80017aa:	4b4f      	ldr	r3, [pc, #316]	; (80018e8 <SDR_ComputeLO+0x140>)
 80017ac:	edd3 7a00 	vldr	s15, [r3]
 80017b0:	eef4 7a40 	vcmp.f32	s15, s0
{
 80017b4:	ed2d 8b04 	vpush	{d8-d9}
	if (oldfreq != freq)
 80017b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017bc:	d171      	bne.n	80018a2 <SDR_ComputeLO+0xfa>
 80017be:	4a4b      	ldr	r2, [pc, #300]	; (80018ec <SDR_ComputeLO+0x144>)
 80017c0:	4b4b      	ldr	r3, [pc, #300]	; (80018f0 <SDR_ComputeLO+0x148>)
 80017c2:	ed92 8a00 	vldr	s16, [r2]
 80017c6:	ed93 6a00 	vldr	s12, [r3]
 80017ca:	4d4a      	ldr	r5, [pc, #296]	; (80018f4 <SDR_ComputeLO+0x14c>)
 80017cc:	4c4a      	ldr	r4, [pc, #296]	; (80018f8 <SDR_ComputeLO+0x150>)
// Coupled Quadrature Oscillator with level stabilization	
	while(k)
	{                    
// loop partially unrolled for performance		

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80017ce:	484b      	ldr	r0, [pc, #300]	; (80018fc <SDR_ComputeLO+0x154>)
 80017d0:	4b4b      	ldr	r3, [pc, #300]	; (8001900 <SDR_ComputeLO+0x158>)
 80017d2:	ed95 5a00 	vldr	s10, [r5]
 80017d6:	edd4 7a00 	vldr	s15, [r4]
 80017da:	f503 6100 	add.w	r1, r3, #2048	; 0x800
 80017de:	edd0 5a00 	vldr	s11, [r0]
 80017e2:	4a48      	ldr	r2, [pc, #288]	; (8001904 <SDR_ComputeLO+0x15c>)
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80017e4:	ee27 7a88 	vmul.f32	s14, s15, s16
 80017e8:	3310      	adds	r3, #16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80017ea:	ee66 7a67 	vnmul.f32	s15, s12, s15
 80017ee:	3210      	adds	r2, #16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80017f0:	eea5 7a06 	vfma.f32	s14, s10, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80017f4:	eee5 7a08 	vfma.f32	s15, s10, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 80017f8:	ee25 7a87 	vmul.f32	s14, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 80017fc:	ee67 6aa5 	vmul.f32	s13, s15, s11
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001800:	ee67 7a08 	vmul.f32	s15, s14, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001804:	ed02 7a08 	vstr	s14, [r2, #-32]	; 0xffffffe0
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001808:	ee26 7a47 	vnmul.f32	s14, s12, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800180c:	ed43 6a08 	vstr	s13, [r3, #-32]	; 0xffffffe0
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001810:	eee6 7a86 	vfma.f32	s15, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001814:	eea6 7a88 	vfma.f32	s14, s13, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001818:	ee65 7aa7 	vmul.f32	s15, s11, s15
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800181c:	ee25 7a87 	vmul.f32	s14, s11, s14
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001820:	ee67 6a88 	vmul.f32	s13, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001824:	ed42 7a07 	vstr	s15, [r2, #-28]	; 0xffffffe4
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001828:	ee66 7a67 	vnmul.f32	s15, s12, s15
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800182c:	ed03 7a07 	vstr	s14, [r3, #-28]	; 0xffffffe4
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001830:	eee7 6a06 	vfma.f32	s13, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001834:	eee7 7a08 	vfma.f32	s15, s14, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001838:	ee25 7aa6 	vmul.f32	s14, s11, s13
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800183c:	ee65 7aa7 	vmul.f32	s15, s11, s15
    ym1i = tmpi;
		
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001840:	ee66 6a47 	vnmul.f32	s13, s12, s14
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001844:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001848:	ee27 7a08 	vmul.f32	s14, s14, s16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 800184c:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001850:	eee7 6a88 	vfma.f32	s13, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001854:	eea7 7a86 	vfma.f32	s14, s15, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001858:	ee25 5aa6 	vmul.f32	s10, s11, s13
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 800185c:	ee65 7a87 	vmul.f32	s15, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8001860:	ed03 5a05 	vstr	s10, [r3, #-20]	; 0xffffffec
	while(k)
 8001864:	428b      	cmp	r3, r1
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8001866:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(k)
 800186a:	d1bb      	bne.n	80017e4 <SDR_ComputeLO+0x3c>
    ym1i = tmpi;

    k--;
	}
// compute the gain to be applied to stabilize the level
  gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 800186c:	ee67 5a07 	vmul.f32	s11, s14, s14
 8001870:	ed9f 6a25 	vldr	s12, [pc, #148]	; 8001908 <SDR_ComputeLO+0x160>
 8001874:	edc4 7a00 	vstr	s15, [r4]
 8001878:	eddf 4a24 	vldr	s9, [pc, #144]	; 800190c <SDR_ComputeLO+0x164>
 800187c:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8001880:	4a23      	ldr	r2, [pc, #140]	; (8001910 <SDR_ComputeLO+0x168>)
 8001882:	4b24      	ldr	r3, [pc, #144]	; (8001914 <SDR_ComputeLO+0x16c>)
 8001884:	ed85 5a00 	vstr	s10, [r5]
 8001888:	edc2 6a00 	vstr	s13, [r2]
 800188c:	ed83 7a00 	vstr	s14, [r3]
 8001890:	ee76 7a65 	vsub.f32	s15, s12, s11
}	
 8001894:	ecbd 8b04 	vpop	{d8-d9}
  gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8001898:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800189c:	edc0 7a00 	vstr	s15, [r0]
}	
 80018a0:	bd38      	pop	{r3, r4, r5, pc}
		costheta =  cos(TWOPI * freq / SamplingRate);
 80018a2:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8001918 <SDR_ComputeLO+0x170>
 80018a6:	4a1d      	ldr	r2, [pc, #116]	; (800191c <SDR_ComputeLO+0x174>)
 80018a8:	ee60 7a27 	vmul.f32	s15, s0, s15
	  oldfreq  =  freq;
 80018ac:	ed83 0a00 	vstr	s0, [r3]
		costheta =  cos(TWOPI * freq / SamplingRate);
 80018b0:	ed92 7a00 	vldr	s14, [r2]
 80018b4:	ee87 9a87 	vdiv.f32	s18, s15, s14
 80018b8:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 80018bc:	eeb0 0b49 	vmov.f64	d0, d9
 80018c0:	f00e fce6 	bl	8010290 <cos>
 80018c4:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
 80018c8:	4b08      	ldr	r3, [pc, #32]	; (80018ec <SDR_ComputeLO+0x144>)
    sintheta = -sin(TWOPI * freq / SamplingRate);
 80018ca:	eeb0 0b49 	vmov.f64	d0, d9
		costheta =  cos(TWOPI * freq / SamplingRate);
 80018ce:	ed83 8a00 	vstr	s16, [r3]
    sintheta = -sin(TWOPI * freq / SamplingRate);
 80018d2:	f00e fd25 	bl	8010320 <sin>
 80018d6:	eeb7 6bc0 	vcvt.f32.f64	s12, d0
 80018da:	4b05      	ldr	r3, [pc, #20]	; (80018f0 <SDR_ComputeLO+0x148>)
 80018dc:	eeb1 6a46 	vneg.f32	s12, s12
 80018e0:	ed83 6a00 	vstr	s12, [r3]
 80018e4:	e771      	b.n	80017ca <SDR_ComputeLO+0x22>
 80018e6:	bf00      	nop
 80018e8:	240000e4 	.word	0x240000e4
 80018ec:	24000614 	.word	0x24000614
 80018f0:	24000624 	.word	0x24000624
 80018f4:	240000f0 	.word	0x240000f0
 80018f8:	2400063c 	.word	0x2400063c
 80018fc:	240000e0 	.word	0x240000e0
 8001900:	24003e14 	.word	0x24003e14
 8001904:	240047c4 	.word	0x240047c4
 8001908:	46000200 	.word	0x46000200
 800190c:	39000000 	.word	0x39000000
 8001910:	24000640 	.word	0x24000640
 8001914:	24000644 	.word	0x24000644
 8001918:	40c90fdb 	.word	0x40c90fdb
 800191c:	240046ac 	.word	0x240046ac

08001920 <SDR_2R_toC_f32>:

// loop Unrolling
  blkCnt = blockSize >> 2u;

// Compute 4 outputs at a time
  while(blkCnt)
 8001920:	089b      	lsrs	r3, r3, #2
 8001922:	d02e      	beq.n	8001982 <SDR_2R_toC_f32+0x62>
 8001924:	3010      	adds	r0, #16
 8001926:	3110      	adds	r1, #16
 8001928:	3220      	adds	r2, #32
{
 800192a:	b410      	push	{r4}
  {
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800192c:	f850 4c10 	ldr.w	r4, [r0, #-16]
  while(blkCnt)
 8001930:	3b01      	subs	r3, #1
 8001932:	f100 0010 	add.w	r0, r0, #16
 8001936:	f101 0110 	add.w	r1, r1, #16
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800193a:	f842 4c20 	str.w	r4, [r2, #-32]
 800193e:	f102 0220 	add.w	r2, r2, #32
 8001942:	f851 4c20 	ldr.w	r4, [r1, #-32]
 8001946:	f842 4c3c 	str.w	r4, [r2, #-60]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800194a:	f850 4c1c 	ldr.w	r4, [r0, #-28]
 800194e:	f842 4c38 	str.w	r4, [r2, #-56]
 8001952:	f851 4c1c 	ldr.w	r4, [r1, #-28]
 8001956:	f842 4c34 	str.w	r4, [r2, #-52]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800195a:	f850 4c18 	ldr.w	r4, [r0, #-24]
 800195e:	f842 4c30 	str.w	r4, [r2, #-48]
 8001962:	f851 4c18 	ldr.w	r4, [r1, #-24]
 8001966:	f842 4c2c 	str.w	r4, [r2, #-44]
    *pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 800196a:	f850 4c14 	ldr.w	r4, [r0, #-20]
 800196e:	f842 4c28 	str.w	r4, [r2, #-40]
 8001972:	f851 4c14 	ldr.w	r4, [r1, #-20]
 8001976:	f842 4c24 	str.w	r4, [r2, #-36]
  while(blkCnt)
 800197a:	d1d7      	bne.n	800192c <SDR_2R_toC_f32+0xc>
    
    blkCnt--;
  }
}
 800197c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	4770      	bx	lr

08001984 <SDR_downconvert_f32>:
//---------------------------------------------------------------------------------------
// Multiply the real signal vector by the complex NCO vector producing the zeroIF
// complex vector, and at the same time convert to floating point also using
// the smoothed average ADC offset computed by the DMA2_Stream0_IRQHandler routine
void SDR_downconvert_f32(uint16_t* signal, float offset, float* zeroIF_R, float* zeroIF_I)
{
 8001984:	4b35      	ldr	r3, [pc, #212]	; (8001a5c <SDR_downconvert_f32+0xd8>)
 8001986:	3008      	adds	r0, #8
 8001988:	3110      	adds	r1, #16
 800198a:	3210      	adds	r2, #16
    tmp2=((*(pt+1)-offset)) / 2048.f;
	tmp1 = tmp2;
	tmp4=((*(pt+3)-offset)) / 2048.f;
	tmp3 = tmp4;
#else
    tmp2=((*(pt+1)-offset)) / 2048.f;
 800198c:	eddf 5a34 	vldr	s11, [pc, #208]	; 8001a60 <SDR_downconvert_f32+0xdc>
{
 8001990:	b430      	push	{r4, r5}
 8001992:	f503 6500 	add.w	r5, r3, #2048	; 0x800
 8001996:	4c33      	ldr	r4, [pc, #204]	; (8001a64 <SDR_downconvert_f32+0xe0>)
    tmp1=((*(pt)  -offset)) / 2048.f;
 8001998:	f830 cc08 	ldrh.w	ip, [r0, #-8]
 800199c:	3310      	adds	r3, #16
	tmp4=((*(pt+3)-offset)) / 2048.f;
	tmp3=((*(pt+2)-offset)) / 2048.f;
#endif


    *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 800199e:	ed13 5a08 	vldr	s10, [r3, #-32]	; 0xffffffe0
 80019a2:	3008      	adds	r0, #8
    tmp1=((*(pt)  -offset)) / 2048.f;
 80019a4:	ee06 ca10 	vmov	s12, ip
    tmp2=((*(pt+1)-offset)) / 2048.f;
 80019a8:	f830 cc0e 	ldrh.w	ip, [r0, #-14]
 80019ac:	3110      	adds	r1, #16
 80019ae:	3410      	adds	r4, #16
    tmp1=((*(pt)  -offset)) / 2048.f;
 80019b0:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
    tmp2=((*(pt+1)-offset)) / 2048.f;
 80019b4:	ee06 ca90 	vmov	s13, ip
	tmp4=((*(pt+3)-offset)) / 2048.f;
 80019b8:	f830 cc0a 	ldrh.w	ip, [r0, #-10]
 80019bc:	3210      	adds	r2, #16
    tmp2=((*(pt+1)-offset)) / 2048.f;
 80019be:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    tmp1=((*(pt)  -offset)) / 2048.f;
 80019c2:	ee36 6a40 	vsub.f32	s12, s12, s0
	tmp4=((*(pt+3)-offset)) / 2048.f;
 80019c6:	ee07 ca90 	vmov	s15, ip
	tmp3=((*(pt+2)-offset)) / 2048.f;
 80019ca:	f830 cc0c 	ldrh.w	ip, [r0, #-12]
    tmp2=((*(pt+1)-offset)) / 2048.f;
 80019ce:	ee76 6ac0 	vsub.f32	s13, s13, s0
    tmp1=((*(pt)  -offset)) / 2048.f;
 80019d2:	ee26 6a25 	vmul.f32	s12, s12, s11
	tmp3=((*(pt+2)-offset)) / 2048.f;
 80019d6:	ee07 ca10 	vmov	s14, ip
	tmp4=((*(pt+3)-offset)) / 2048.f;
 80019da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    tmp2=((*(pt+1)-offset)) / 2048.f;
 80019de:	ee66 6aa5 	vmul.f32	s13, s13, s11
    *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 80019e2:	ee25 5a06 	vmul.f32	s10, s10, s12
	tmp3=((*(pt+2)-offset)) / 2048.f;
 80019e6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	tmp4=((*(pt+3)-offset)) / 2048.f;
 80019ea:	ee77 7ac0 	vsub.f32	s15, s15, s0
    *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 80019ee:	ed01 5a08 	vstr	s10, [r1, #-32]	; 0xffffffe0
 80019f2:	ed14 5a08 	vldr	s10, [r4, #-32]	; 0xffffffe0
	tmp3=((*(pt+2)-offset)) / 2048.f;
 80019f6:	ee37 7a40 	vsub.f32	s14, s14, s0
	tmp4=((*(pt+3)-offset)) / 2048.f;
 80019fa:	ee67 7aa5 	vmul.f32	s15, s15, s11
    *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 80019fe:	ee25 6a06 	vmul.f32	s12, s10, s12
	tmp3=((*(pt+2)-offset)) / 2048.f;
 8001a02:	ee27 7a25 	vmul.f32	s14, s14, s11
    *zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8001a06:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		 *zeroIF_R++ = *LOR++ * tmp2;  *zeroIF_I++ = *LOI++ * tmp2;
 8001a0a:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 8001a0e:	ee26 6a26 	vmul.f32	s12, s12, s13
 8001a12:	ed01 6a07 	vstr	s12, [r1, #-28]	; 0xffffffe4
 8001a16:	ed14 6a07 	vldr	s12, [r4, #-28]	; 0xffffffe4
 8001a1a:	ee66 6a26 	vmul.f32	s13, s12, s13
 8001a1e:	ed42 6a07 	vstr	s13, [r2, #-28]	; 0xffffffe4
		 *zeroIF_R++ = *LOR++ * tmp3;  *zeroIF_I++ = *LOI++ * tmp3;
 8001a22:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 8001a26:	ee66 6a87 	vmul.f32	s13, s13, s14
 8001a2a:	ed41 6a06 	vstr	s13, [r1, #-24]	; 0xffffffe8
 8001a2e:	ed54 6a06 	vldr	s13, [r4, #-24]	; 0xffffffe8
 8001a32:	ee26 7a87 	vmul.f32	s14, s13, s14
 8001a36:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		 *zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8001a3a:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
  while(blkCnt)
 8001a3e:	42ab      	cmp	r3, r5
		 *zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8001a40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a44:	ed01 7a05 	vstr	s14, [r1, #-20]	; 0xffffffec
 8001a48:	ed14 7a05 	vldr	s14, [r4, #-20]	; 0xffffffec
 8001a4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a50:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
  while(blkCnt)
 8001a54:	d1a0      	bne.n	8001998 <SDR_downconvert_f32+0x14>
     pt += 4;
     blkCnt--;
	}	
}
 8001a56:	bc30      	pop	{r4, r5}
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	24003e14 	.word	0x24003e14
 8001a60:	3a000000 	.word	0x3a000000
 8001a64:	240047c4 	.word	0x240047c4

08001a68 <SDR_float_to_DAC_audio>:
//---------------------------------------------------------------------------------------
// Convert back from floating point to short words, applying the volume setting
void SDR_float_to_DAC_audio(float *pSrc, short *pDst, uint16_t blockSize)
{
 8001a68:	b430      	push	{r4, r5}
  short *AudioBuffer;

  AudioBuffer = pDst;

  /* loop Unrolling */
  blkCnt = blockSize >> 2u;   // loop unrolling.  Compute 4 outputs at a time
 8001a6a:	0895      	lsrs	r5, r2, #2
  while(blkCnt--)
 8001a6c:	2d00      	cmp	r5, #0
 8001a6e:	d05b      	beq.n	8001b28 <SDR_float_to_DAC_audio+0xc0>
 8001a70:	1e6c      	subs	r4, r5, #1
  {
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001a72:	4d30      	ldr	r5, [pc, #192]	; (8001b34 <SDR_float_to_DAC_audio+0xcc>)
 8001a74:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001a78:	b2a3      	uxth	r3, r4
 8001a7a:	f100 0420 	add.w	r4, r0, #32
 8001a7e:	edd5 7a00 	vldr	s15, [r5]
 8001a82:	3010      	adds	r0, #16
 8001a84:	eb04 1403 	add.w	r4, r4, r3, lsl #4
 8001a88:	f101 0308 	add.w	r3, r1, #8
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001a8c:	eef0 4a47 	vmov.f32	s9, s14
 8001a90:	ed50 5a03 	vldr	s11, [r0, #-12]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001a94:	ed10 6a02 	vldr	s12, [r0, #-8]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001a98:	eeb0 5a47 	vmov.f32	s10, s14
 8001a9c:	ed50 6a04 	vldr	s13, [r0, #-16]
 8001aa0:	3010      	adds	r0, #16
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001aa2:	eee7 4aa5 	vfma.f32	s9, s15, s11
 8001aa6:	3308      	adds	r3, #8
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001aa8:	eea6 5aa7 	vfma.f32	s10, s13, s15
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001aac:	ed50 6a05 	vldr	s13, [r0, #-20]	; 0xffffffec
  while(blkCnt--)
 8001ab0:	4284      	cmp	r4, r0
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ab2:	eef0 5a64 	vmov.f32	s11, s9
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ab6:	eef0 4a47 	vmov.f32	s9, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001aba:	eebe 5aea 	vcvt.s32.f32	s10, s10, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001abe:	eefe 5aea 	vcvt.s32.f32	s11, s11, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ac2:	eee7 4a86 	vfma.f32	s9, s15, s12
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ac6:	ee15 5a10 	vmov	r5, s10
 8001aca:	f823 5c10 	strh.w	r5, [r3, #-16]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ace:	ee15 5a90 	vmov	r5, s11
 8001ad2:	f823 5c0e 	strh.w	r5, [r3, #-14]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ad6:	eeb0 6a64 	vmov.f32	s12, s9
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ada:	eef0 4a47 	vmov.f32	s9, s14
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ade:	eebe 6aea 	vcvt.s32.f32	s12, s12, #11
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ae2:	eee7 4aa6 	vfma.f32	s9, s15, s13
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001ae6:	ee16 5a10 	vmov	r5, s12
 8001aea:	f823 5c0c 	strh.w	r5, [r3, #-12]
	  *pDst++ = (short)(2048.f + *pSrc++ * 2048.f * volume);
 8001aee:	eef0 6a64 	vmov.f32	s13, s9
 8001af2:	eefe 6aea 	vcvt.s32.f32	s13, s13, #11
 8001af6:	ee16 5a90 	vmov	r5, s13
 8001afa:	f823 5c0a 	strh.w	r5, [r3, #-10]
  while(blkCnt--)
 8001afe:	d1c5      	bne.n	8001a8c <SDR_float_to_DAC_audio+0x24>
	}	

  // SCB_Clean because is from RAM to DMA. Invalidate is for DMA to RAM
#ifdef USE_DCACHE
  SCB_CleanDCache_by_Addr((uint32_t *) AudioBuffer, 4 * blockSize);
 8001b00:	0093      	lsls	r3, r2, #2
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8001b02:	f001 021f 	and.w	r2, r1, #31
 8001b06:	441a      	add	r2, r3
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001b08:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8001b0c:	480a      	ldr	r0, [pc, #40]	; (8001b38 <SDR_float_to_DAC_audio+0xd0>)
 8001b0e:	440a      	add	r2, r1
 8001b10:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001b14:	3120      	adds	r1, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8001b16:	1a53      	subs	r3, r2, r1
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	dcf9      	bgt.n	8001b10 <SDR_float_to_DAC_audio+0xa8>
 8001b1c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001b20:	f3bf 8f6f 	isb	sy
#endif
return;
}	
 8001b24:	bc30      	pop	{r4, r5}
 8001b26:	4770      	bx	lr
    if ( dsize > 0 ) { 
 8001b28:	0093      	lsls	r3, r2, #2
 8001b2a:	2a00      	cmp	r2, #0
 8001b2c:	d1e9      	bne.n	8001b02 <SDR_float_to_DAC_audio+0x9a>
 8001b2e:	bc30      	pop	{r4, r5}
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	24004604 	.word	0x24004604
 8001b38:	e000ed00 	.word	0xe000ed00

08001b3c <SDR_memcpy_f32>:

// loop Unrolling
  blkCnt = blockSize >> 2u;

// Compute 4 outputs at a time.    
  while(blkCnt > 0u)
 8001b3c:	0892      	lsrs	r2, r2, #2
 8001b3e:	d017      	beq.n	8001b70 <SDR_memcpy_f32+0x34>
 8001b40:	3110      	adds	r1, #16
 8001b42:	3010      	adds	r0, #16
  {
    /* Copy and then store the results in the destination buffer */
    in1 = *pSrc++;  *pDst++ = in1;
 8001b44:	f851 3c10 	ldr.w	r3, [r1, #-16]
  while(blkCnt > 0u)
 8001b48:	3a01      	subs	r2, #1
 8001b4a:	f101 0110 	add.w	r1, r1, #16
 8001b4e:	f100 0010 	add.w	r0, r0, #16
    in1 = *pSrc++;  *pDst++ = in1;
 8001b52:	f840 3c20 	str.w	r3, [r0, #-32]
    in2 = *pSrc++;  *pDst++ = in2;
 8001b56:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 8001b5a:	f840 3c1c 	str.w	r3, [r0, #-28]
    in3 = *pSrc++;  *pDst++ = in3;
 8001b5e:	f851 3c18 	ldr.w	r3, [r1, #-24]
 8001b62:	f840 3c18 	str.w	r3, [r0, #-24]
    in4 = *pSrc++;  *pDst++ = in4;
 8001b66:	f851 3c14 	ldr.w	r3, [r1, #-20]
 8001b6a:	f840 3c14 	str.w	r3, [r0, #-20]
  while(blkCnt > 0u)
 8001b6e:	d1e9      	bne.n	8001b44 <SDR_memcpy_f32+0x8>
		
// Decrement the loop counter
    blkCnt--;
  }
}
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop

08001b74 <SDR_mirror_LSB>:
{
  uint32_t blkCnt;            /* loop counter */
  float *pbR, *pbI, *peR, *peI;
	
// loop Unrolling */
  blkCnt = blockSize >> 3u;  // divide by 8, as the mirroring stops at half the buffer...
 8001b74:	08ca      	lsrs	r2, r1, #3
	blkCnt--;                  // minus 1, as the DC term is skipped

  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001b76:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000

//  Compute 4 outputs at a time.    
	while(blkCnt--)
 8001b7a:	2a01      	cmp	r2, #1
  pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8001b7c:	440b      	add	r3, r1
	while(blkCnt--)
 8001b7e:	d037      	beq.n	8001bf0 <SDR_mirror_LSB+0x7c>
 8001b80:	00db      	lsls	r3, r3, #3
 8001b82:	1e91      	subs	r1, r2, #2
{
 8001b84:	b410      	push	{r4}
 8001b86:	f1a3 0220 	sub.w	r2, r3, #32
 8001b8a:	f1a3 041c 	sub.w	r4, r3, #28
 8001b8e:	f100 0328 	add.w	r3, r0, #40	; 0x28
 8001b92:	4402      	add	r2, r0
 8001b94:	4420      	add	r0, r4
	{
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001b96:	6a14      	ldr	r4, [r2, #32]
	while(blkCnt--)
 8001b98:	3901      	subs	r1, #1
 8001b9a:	3a20      	subs	r2, #32
 8001b9c:	3820      	subs	r0, #32
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001b9e:	f843 4c20 	str.w	r4, [r3, #-32]
 8001ba2:	3320      	adds	r3, #32
 8001ba4:	edd0 7a10 	vldr	s15, [r0, #64]	; 0x40
 8001ba8:	eef1 7a67 	vneg.f32	s15, s15
 8001bac:	ed43 7a0f 	vstr	s15, [r3, #-60]	; 0xffffffc4
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001bb0:	6b94      	ldr	r4, [r2, #56]	; 0x38
 8001bb2:	f843 4c38 	str.w	r4, [r3, #-56]
 8001bb6:	edd0 7a0e 	vldr	s15, [r0, #56]	; 0x38
 8001bba:	eef1 7a67 	vneg.f32	s15, s15
 8001bbe:	ed43 7a0d 	vstr	s15, [r3, #-52]	; 0xffffffcc
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001bc2:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8001bc4:	f843 4c30 	str.w	r4, [r3, #-48]
 8001bc8:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 8001bcc:	eef1 7a67 	vneg.f32	s15, s15
 8001bd0:	ed43 7a0b 	vstr	s15, [r3, #-44]	; 0xffffffd4
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001bd4:	6a94      	ldr	r4, [r2, #40]	; 0x28
 8001bd6:	f843 4c28 	str.w	r4, [r3, #-40]
	while(blkCnt--)
 8001bda:	1c4c      	adds	r4, r1, #1
     *pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8001bdc:	edd0 7a0a 	vldr	s15, [r0, #40]	; 0x28
 8001be0:	eef1 7a67 	vneg.f32	s15, s15
 8001be4:	ed43 7a09 	vstr	s15, [r3, #-36]	; 0xffffffdc
	while(blkCnt--)
 8001be8:	d1d5      	bne.n	8001b96 <SDR_mirror_LSB+0x22>
	}
}
 8001bea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop

08001bf4 <SDR_compute_IIR_parms>:
// ------------------------------------------------------
// Compute the parameters for the double IIR filter used for the narrow CW mode
void SDR_compute_IIR_parms(void)
{
 8001bf4:	b508      	push	{r3, lr}

   r = Qfactor;

   a1 = a2 = b0 = 0.f; 
   r2 = r*r;
   wr = 2.f * cwpitch / rate * myPI;
 8001bf6:	4b2b      	ldr	r3, [pc, #172]	; (8001ca4 <SDR_compute_IIR_parms+0xb0>)
 8001bf8:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001ca8 <SDR_compute_IIR_parms+0xb4>
 8001bfc:	edd3 7a00 	vldr	s15, [r3]
	 float rate = SamplingRate/256; //SamplingRate / decimation
 8001c00:	4a2a      	ldr	r2, [pc, #168]	; (8001cac <SDR_compute_IIR_parms+0xb8>)
   wr = 2.f * cwpitch / rate * myPI;
 8001c02:	ee67 7a87 	vmul.f32	s15, s15, s14
   r = Qfactor;
 8001c06:	4b2a      	ldr	r3, [pc, #168]	; (8001cb0 <SDR_compute_IIR_parms+0xbc>)
   wr = 2.f * cwpitch / rate * myPI;
 8001c08:	ed92 7a00 	vldr	s14, [r2]
 8001c0c:	ed9f 0a29 	vldr	s0, [pc, #164]	; 8001cb4 <SDR_compute_IIR_parms+0xc0>
{
 8001c10:	ed2d 8b06 	vpush	{d8-d10}
   wr = 2.f * cwpitch / rate * myPI;
 8001c14:	eec7 8a87 	vdiv.f32	s17, s15, s14
   r = Qfactor;
 8001c18:	edd3 9a00 	vldr	s19, [r3]
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001c1c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
   r2 = r*r;
 8001c20:	ee69 aaa9 	vmul.f32	s21, s19, s19
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001c24:	ee39 aaa9 	vadd.f32	s20, s19, s19
 8001c28:	ee3a 9a88 	vadd.f32	s18, s21, s16
										                         // (see the Proakis & Manolakis book)
   a1 = -2.f * r * cosw0;
   a2 = r2;
// b0 is normalized for gain ~ 2dB on all the band
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001c2c:	ee38 8a69 	vsub.f32	s16, s16, s19
   wr = 2.f * cwpitch / rate * myPI;
 8001c30:	ee68 8a80 	vmul.f32	s17, s17, s0
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001c34:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
 8001c38:	f00e fb2a 	bl	8010290 <cos>
 8001c3c:	ee8a 5a09 	vdiv.f32	s10, s20, s18
   a1 = -2.f * r * cosw0;
 8001c40:	4b1d      	ldr	r3, [pc, #116]	; (8001cb8 <SDR_compute_IIR_parms+0xc4>)
   a2 = r2;
 8001c42:	4a1e      	ldr	r2, [pc, #120]	; (8001cbc <SDR_compute_IIR_parms+0xc8>)
 8001c44:	edc2 aa00 	vstr	s21, [r2]
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001c48:	eeb0 6b40 	vmov.f64	d6, d0
   a1 = -2.f * r * cosw0;
 8001c4c:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001c50:	ee78 8aa8 	vadd.f32	s17, s17, s17
 8001c54:	eeb7 aaca 	vcvt.f64.f32	d10, s20
   a1 = -2.f * r * cosw0;
 8001c58:	ee69 7aa7 	vmul.f32	s15, s19, s15
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001c5c:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
   cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8001c60:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
 8001c64:	ee25 6b06 	vmul.f64	d6, d5, d6
 8001c68:	eeb7 6bc6 	vcvt.f32.f64	s12, d6
   a1 = -2.f * r * cosw0;
 8001c6c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c70:	ed83 6a00 	vstr	s12, [r3]
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001c74:	f00e fb0c 	bl	8010290 <cos>
 8001c78:	eeb7 6ac9 	vcvt.f64.f32	d6, s18
 8001c7c:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001cc0 <SDR_compute_IIR_parms+0xcc>
 8001c80:	4b10      	ldr	r3, [pc, #64]	; (8001cc4 <SDR_compute_IIR_parms+0xd0>)
 8001c82:	ee28 7a07 	vmul.f32	s14, s16, s14
 8001c86:	eeaa 6b40 	vfms.f64	d6, d10, d0
 8001c8a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
}
 8001c8e:	ecbd 8b06 	vpop	{d8-d10}
   b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8001c92:	eeb1 5bc6 	vsqrt.f64	d5, d6
 8001c96:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001c9a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8001c9e:	ed83 7a00 	vstr	s14, [r3]
}
 8001ca2:	bd08      	pop	{r3, pc}
 8001ca4:	2400a0c0 	.word	0x2400a0c0
 8001ca8:	44000000 	.word	0x44000000
 8001cac:	240046ac 	.word	0x240046ac
 8001cb0:	240090b0 	.word	0x240090b0
 8001cb4:	40490fdb 	.word	0x40490fdb
 8001cb8:	24004608 	.word	0x24004608
 8001cbc:	240090ac 	.word	0x240090ac
 8001cc0:	3f99999a 	.word	0x3f99999a
 8001cc4:	2400c5e8 	.word	0x2400c5e8

08001cc8 <SDR_CWPeak>:
// Double IIR resonator with two poles at wr e -wr. Used for the narrow CW mode
void SDR_CWPeak(float *buf, uint32_t blockSize)
{
   static float y1a=0.f, y2a=0.f, y1b=0.f, y2b=0.f;
	 register float x0, y0;
   uint32_t blkCnt = blockSize >> 2u;       /* loop counter */
 8001cc8:	0889      	lsrs	r1, r1, #2
	
// Compute 4 outputs at a time, loop unrolled for performance     
	 while(blkCnt--)
 8001cca:	2900      	cmp	r1, #0
 8001ccc:	d07c      	beq.n	8001dc8 <SDR_CWPeak+0x100>
 8001cce:	1e4b      	subs	r3, r1, #1
 8001cd0:	f8df c110 	ldr.w	ip, [pc, #272]	; 8001de4 <SDR_CWPeak+0x11c>
 8001cd4:	493d      	ldr	r1, [pc, #244]	; (8001dcc <SDR_CWPeak+0x104>)
 8001cd6:	3010      	adds	r0, #16
 8001cd8:	4a3d      	ldr	r2, [pc, #244]	; (8001dd0 <SDR_CWPeak+0x108>)
 8001cda:	eddc 2a00 	vldr	s5, [ip]
 8001cde:	edd1 6a00 	vldr	s13, [r1]
 8001ce2:	ed92 5a00 	vldr	s10, [r2]
{
 8001ce6:	b4f0      	push	{r4, r5, r6, r7}
 8001ce8:	4c3a      	ldr	r4, [pc, #232]	; (8001dd4 <SDR_CWPeak+0x10c>)
 8001cea:	4f3b      	ldr	r7, [pc, #236]	; (8001dd8 <SDR_CWPeak+0x110>)
 8001cec:	edd4 4a00 	vldr	s9, [r4]
 8001cf0:	4e3a      	ldr	r6, [pc, #232]	; (8001ddc <SDR_CWPeak+0x114>)
 8001cf2:	4d3b      	ldr	r5, [pc, #236]	; (8001de0 <SDR_CWPeak+0x118>)
 8001cf4:	eeb1 2a64 	vneg.f32	s4, s9
 8001cf8:	edd7 7a00 	vldr	s15, [r7]
 8001cfc:	edd6 5a00 	vldr	s11, [r6]
 8001d00:	ed95 7a00 	vldr	s14, [r5]
   {  
		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001d04:	ee66 3ae7 	vnmul.f32	s7, s13, s15
 8001d08:	ed50 7a04 	vldr	s15, [r0, #-16]
	   y2a = y1a;
	   y1a = y0;
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001d0c:	ee26 4ac7 	vnmul.f32	s8, s13, s14
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001d10:	ed10 6a03 	vldr	s12, [r0, #-12]
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001d14:	ed10 7a02 	vldr	s14, [r0, #-8]
	 while(blkCnt--)
 8001d18:	3b01      	subs	r3, #1
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001d1a:	eee2 3a22 	vfma.f32	s7, s4, s5
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;

		 x0 = *buf;
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001d1e:	ed10 3a01 	vldr	s6, [r0, #-4]
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001d22:	eea2 4a25 	vfma.f32	s8, s4, s11
	 while(blkCnt--)
 8001d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d2a:	f100 0010 	add.w	r0, r0, #16
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001d2e:	eee7 3a85 	vfma.f32	s7, s15, s10
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001d32:	eea3 4a85 	vfma.f32	s8, s7, s10
	   *buf++ = y0;
 8001d36:	ed00 4a08 	vstr	s8, [r0, #-32]	; 0xffffffe0
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001d3a:	ed92 5a00 	vldr	s10, [r2]
 8001d3e:	edd1 6a00 	vldr	s13, [r1]
 8001d42:	ee25 6a06 	vmul.f32	s12, s10, s12
 8001d46:	edd4 4a00 	vldr	s9, [r4]
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001d4a:	ee65 7a07 	vmul.f32	s15, s10, s14
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001d4e:	ee25 3a03 	vmul.f32	s6, s10, s6
 8001d52:	eeb0 7a46 	vmov.f32	s14, s12
 8001d56:	eee6 7ae3 	vfms.f32	s15, s13, s7
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001d5a:	eeb1 2a64 	vneg.f32	s4, s9
 8001d5e:	eea6 7ae2 	vfms.f32	s14, s13, s5
 8001d62:	eea4 7ae3 	vfms.f32	s14, s9, s7
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001d66:	eef0 3a43 	vmov.f32	s7, s6
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001d6a:	eee4 7ac7 	vfms.f32	s15, s9, s14
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001d6e:	ee25 6a07 	vmul.f32	s12, s10, s14
 8001d72:	eee6 3ac7 	vfms.f32	s7, s13, s14
 8001d76:	eea4 6ac4 	vfms.f32	s12, s9, s8
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001d7a:	ee25 7a27 	vmul.f32	s14, s10, s15
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001d7e:	eee4 3ae7 	vfms.f32	s7, s9, s15
 8001d82:	eea6 7ac4 	vfms.f32	s14, s13, s8
 8001d86:	eeb0 4a46 	vmov.f32	s8, s12
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001d8a:	eea6 6ae5 	vfms.f32	s12, s13, s11
	   *buf++ = y0;
 8001d8e:	ee96 4aa5 	vfnms.f32	s8, s13, s11
	   y2a = y1a;
	   y1a = y0;
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001d92:	ee65 5a23 	vmul.f32	s11, s10, s7
	   y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8001d96:	eef0 2a63 	vmov.f32	s5, s7
 8001d9a:	eee6 5ac6 	vfms.f32	s11, s13, s12
	   *buf++ = y0;
 8001d9e:	ed00 6a07 	vstr	s12, [r0, #-28]	; 0xffffffe4
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001da2:	eea4 7a84 	vfma.f32	s14, s9, s8
	   y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8001da6:	eee4 5ac7 	vfms.f32	s11, s9, s14
	   *buf++ = y0;
 8001daa:	ed00 7a06 	vstr	s14, [r0, #-24]	; 0xffffffe8
	   y2b = y1b;
	   y1b = y0;
	   *buf++ = y0;
 8001dae:	ed40 5a05 	vstr	s11, [r0, #-20]	; 0xffffffec
	 while(blkCnt--)
 8001db2:	d1a7      	bne.n	8001d04 <SDR_CWPeak+0x3c>
 8001db4:	edc7 7a00 	vstr	s15, [r7]
 8001db8:	edc6 5a00 	vstr	s11, [r6]
 8001dbc:	ed85 7a00 	vstr	s14, [r5]
 8001dc0:	edcc 3a00 	vstr	s7, [ip]
   }
}
 8001dc4:	bcf0      	pop	{r4, r5, r6, r7}
 8001dc6:	4770      	bx	lr
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	240090ac 	.word	0x240090ac
 8001dd0:	2400c5e8 	.word	0x2400c5e8
 8001dd4:	24004608 	.word	0x24004608
 8001dd8:	24000634 	.word	0x24000634
 8001ddc:	24000630 	.word	0x24000630
 8001de0:	24000638 	.word	0x24000638
 8001de4:	2400062c 	.word	0x2400062c

08001de8 <SDR_demodAM_AGC>:
// ------------------------------------------------------
// AM demodulation with AGC
void SDR_demodAM_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8001de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	  arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod

	  if(pk < audiotmp)
	  {
			pk = audiotmp;
		  hangcnt = Hcount[AM]; 
 8001dec:	4b32      	ldr	r3, [pc, #200]	; (8001eb8 <SDR_demodAM_AGC+0xd0>)
{
 8001dee:	b082      	sub	sp, #8
 8001df0:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8001ed4 <SDR_demodAM_AGC+0xec>
 8001df4:	f500 5580 	add.w	r5, r0, #4096	; 0x1000
 8001df8:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8001ed8 <SDR_demodAM_AGC+0xf0>
 8001dfc:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 8001edc <SDR_demodAM_AGC+0xf4>
		  hangcnt = Hcount[AM]; 
 8001e00:	881f      	ldrh	r7, [r3, #0]
 8001e02:	ed98 7a00 	vldr	s14, [r8]
 8001e06:	f8dc 3000 	ldr.w	r3, [ip]
 8001e0a:	ed9e 6a00 	vldr	s12, [lr]
 8001e0e:	4c2b      	ldr	r4, [pc, #172]	; (8001ebc <SDR_demodAM_AGC+0xd4>)
 8001e10:	4a2b      	ldr	r2, [pc, #172]	; (8001ec0 <SDR_demodAM_AGC+0xd8>)

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 8001e12:	eddf 4a2c 	vldr	s9, [pc, #176]	; 8001ec4 <SDR_demodAM_AGC+0xdc>
	  }

    audiotmp /= max(pk, AgcThreshold);  
		
	  if(hangcnt == 0)
		  pk  *= Decay[AM];
 8001e16:	4e2c      	ldr	r6, [pc, #176]	; (8001ec8 <SDR_demodAM_AGC+0xe0>)
		
// DC removal filter -----------------------
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001e18:	ed9f 5a2c 	vldr	s10, [pc, #176]	; 8001ecc <SDR_demodAM_AGC+0xe4>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8001e1c:	edd0 7a01 	vldr	s15, [r0, #4]
 8001e20:	3008      	adds	r0, #8
 8001e22:	ed50 6a02 	vldr	s13, [r0, #-8]
 8001e26:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001e2a:	eee6 7aa6 	vfma.f32	s15, s13, s13
 8001e2e:	edcd 7a01 	vstr	s15, [sp, #4]
	  arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod
 8001e32:	eddd 7a01 	vldr	s15, [sp, #4]
    if (in >= 0.0f)
 8001e36:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      *pOut = __builtin_sqrtf(in);
 8001e3e:	bfa8      	it	ge
 8001e40:	eef1 6ae7 	vsqrtge.f32	s13, s15
    audiotmp /= max(pk, AgcThreshold);  
 8001e44:	edd4 7a00 	vldr	s15, [r4]
      *pOut = 0.0f;
 8001e48:	bfb8      	it	lt
 8001e4a:	eef0 6a64 	vmovlt.f32	s13, s9
	  if(pk < audiotmp)
 8001e4e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8001e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e56:	d502      	bpl.n	8001e5e <SDR_demodAM_AGC+0x76>
 8001e58:	eeb0 7a66 	vmov.f32	s14, s13
		  hangcnt = Hcount[AM]; 
 8001e5c:	463b      	mov	r3, r7
    audiotmp /= max(pk, AgcThreshold);  
 8001e5e:	fec7 7a27 	vmaxnm.f32	s15, s14, s15
 8001e62:	eec6 5aa7 	vdiv.f32	s11, s13, s15
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001e66:	eef0 7a65 	vmov.f32	s15, s11
    audiotmp /= max(pk, AgcThreshold);  
 8001e6a:	edc2 5a00 	vstr	s11, [r2]
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001e6e:	eee6 7a05 	vfma.f32	s15, s12, s10
	  if(hangcnt == 0)
 8001e72:	b91b      	cbnz	r3, 8001e7c <SDR_demodAM_AGC+0x94>
		  pk  *= Decay[AM];
 8001e74:	edd6 6a00 	vldr	s13, [r6]
 8001e78:	ee27 7a26 	vmul.f32	s14, s14, s13
	  w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 8001e7c:	edcd 7a00 	vstr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 8001e80:	4285      	cmp	r5, r0
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8001e82:	eddd 7a00 	vldr	s15, [sp]
 8001e86:	ee77 7ac6 	vsub.f32	s15, s15, s12
	  wold = w;
 8001e8a:	ed9d 6a00 	vldr	s12, [sp]
	  fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8001e8e:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 8001e92:	d1c3      	bne.n	8001e1c <SDR_demodAM_AGC+0x34>
// -----------------------------------------
	}
    PeakAudioValue=pk;
 8001e94:	4a0e      	ldr	r2, [pc, #56]	; (8001ed0 <SDR_demodAM_AGC+0xe8>)
	if(hangcnt > 0)  hangcnt--;
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	ed88 7a00 	vstr	s14, [r8]
 8001e9c:	f8cc 3000 	str.w	r3, [ip]
 8001ea0:	ed8e 6a00 	vstr	s12, [lr]
    PeakAudioValue=pk;
 8001ea4:	ed82 7a00 	vstr	s14, [r2]
	if(hangcnt > 0)  hangcnt--;
 8001ea8:	dd02      	ble.n	8001eb0 <SDR_demodAM_AGC+0xc8>
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	f8cc 3000 	str.w	r3, [ip]
}
 8001eb0:	b002      	add	sp, #8
 8001eb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001eb6:	bf00      	nop
 8001eb8:	2400826c 	.word	0x2400826c
 8001ebc:	2400a0bc 	.word	0x2400a0bc
 8001ec0:	24000cb4 	.word	0x24000cb4
 8001ec4:	00000000 	.word	0x00000000
 8001ec8:	24002cbc 	.word	0x24002cbc
 8001ecc:	3f75c28f 	.word	0x3f75c28f
 8001ed0:	24008af4 	.word	0x24008af4
 8001ed4:	240000e8 	.word	0x240000e8
 8001ed8:	24000618 	.word	0x24000618
 8001edc:	24000628 	.word	0x24000628

08001ee0 <SDR_demodSSB_CW_AGC>:
//---------------------------------------------------------------------------
// SSB and CW demodulation with AGC
void SDR_demodSSB_CW_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8001ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
	  arm_sqrt_f32(tmp, &sav);  

	  if(pk < sav)
	  {
			pk = sav;
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8001ee2:	4b4a      	ldr	r3, [pc, #296]	; (800200c <SDR_demodSSB_CW_AGC+0x12c>)
{
 8001ee4:	460a      	mov	r2, r1
      else
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8001ee6:	4c4a      	ldr	r4, [pc, #296]	; (8002010 <SDR_demodSSB_CW_AGC+0x130>)
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8001ee8:	f893 e000 	ldrb.w	lr, [r3]
{
 8001eec:	4603      	mov	r3, r0
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8001eee:	8861      	ldrh	r1, [r4, #2]
 8001ef0:	88a5      	ldrh	r5, [r4, #4]
 8001ef2:	4f48      	ldr	r7, [pc, #288]	; (8002014 <SDR_demodSSB_CW_AGC+0x134>)
 8001ef4:	f1be 0f01 	cmp.w	lr, #1
 8001ef8:	bf08      	it	eq
 8001efa:	460d      	moveq	r5, r1
 8001efc:	4e46      	ldr	r6, [pc, #280]	; (8002018 <SDR_demodSSB_CW_AGC+0x138>)
 8001efe:	f1be 0f03 	cmp.w	lr, #3
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8001f02:	f8b4 c006 	ldrh.w	ip, [r4, #6]
 8001f06:	edd7 7a00 	vldr	s15, [r7]
 8001f0a:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8001f0e:	6831      	ldr	r1, [r6, #0]
 8001f10:	4842      	ldr	r0, [pc, #264]	; (800201c <SDR_demodSSB_CW_AGC+0x13c>)
 8001f12:	d057      	beq.n	8001fc4 <SDR_demodSSB_CW_AGC+0xe4>
 8001f14:	f1be 0f01 	cmp.w	lr, #1
		
	  if(hangcnt == 0)
    {  
      if(CurrentMode == CW) pk  *= Decay[CW];
      else
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8001f18:	f8df c10c 	ldr.w	ip, [pc, #268]	; 8002028 <SDR_demodSSB_CW_AGC+0x148>
 8001f1c:	d02f      	beq.n	8001f7e <SDR_demodSSB_CW_AGC+0x9e>
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8001f1e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001f22:	3308      	adds	r3, #8
 8001f24:	ed13 6a02 	vldr	s12, [r3, #-8]
 8001f28:	ee27 7a07 	vmul.f32	s14, s14, s14
 8001f2c:	eea6 7a06 	vfma.f32	s14, s12, s12
      *pOut = __builtin_sqrtf(in);
 8001f30:	eef1 6ac7 	vsqrt.f32	s13, s14
	  if(pk < sav)
 8001f34:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001f38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f3c:	d502      	bpl.n	8001f44 <SDR_demodSSB_CW_AGC+0x64>
 8001f3e:	eef0 7a66 	vmov.f32	s15, s13
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8001f42:	4629      	mov	r1, r5
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 8001f44:	ed90 7a00 	vldr	s14, [r0]
 8001f48:	fe87 7a87 	vmaxnm.f32	s14, s15, s14
 8001f4c:	eec6 5a07 	vdiv.f32	s11, s12, s14
 8001f50:	ece2 5a01 	vstmia	r2!, {s11}
	  if(hangcnt == 0)
 8001f54:	b919      	cbnz	r1, 8001f5e <SDR_demodSSB_CW_AGC+0x7e>
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8001f56:	ed9c 7a02 	vldr	s14, [ip, #8]
 8001f5a:	ee67 7a87 	vmul.f32	s15, s15, s14
	for(k=j=0; k<BSIZE*2; k+=2)
 8001f5e:	429c      	cmp	r4, r3
 8001f60:	d1dd      	bne.n	8001f1e <SDR_demodSSB_CW_AGC+0x3e>
 8001f62:	4a2f      	ldr	r2, [pc, #188]	; (8002020 <SDR_demodSSB_CW_AGC+0x140>)
    }  
	}
	PeakAudioValue=pk;
	if(hangcnt > 0)  hangcnt--;
 8001f64:	2900      	cmp	r1, #0
	PeakAudioValue=pk;
 8001f66:	4b2f      	ldr	r3, [pc, #188]	; (8002024 <SDR_demodSSB_CW_AGC+0x144>)
 8001f68:	edc7 7a00 	vstr	s15, [r7]
 8001f6c:	6031      	str	r1, [r6, #0]
 8001f6e:	edc2 6a00 	vstr	s13, [r2]
 8001f72:	edc3 7a00 	vstr	s15, [r3]
	if(hangcnt > 0)  hangcnt--;
 8001f76:	dd01      	ble.n	8001f7c <SDR_demodSSB_CW_AGC+0x9c>
 8001f78:	3901      	subs	r1, #1
 8001f7a:	6031      	str	r1, [r6, #0]
}
 8001f7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8001f7e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001f82:	3308      	adds	r3, #8
 8001f84:	ed13 6a02 	vldr	s12, [r3, #-8]
 8001f88:	ee27 7a07 	vmul.f32	s14, s14, s14
 8001f8c:	eea6 7a06 	vfma.f32	s14, s12, s12
 8001f90:	eef1 6ac7 	vsqrt.f32	s13, s14
	  if(pk < sav)
 8001f94:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001f98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f9c:	d502      	bpl.n	8001fa4 <SDR_demodSSB_CW_AGC+0xc4>
 8001f9e:	eef0 7a66 	vmov.f32	s15, s13
        hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8001fa2:	4629      	mov	r1, r5
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 8001fa4:	ed90 7a00 	vldr	s14, [r0]
 8001fa8:	fe87 7a87 	vmaxnm.f32	s14, s15, s14
 8001fac:	eec6 5a07 	vdiv.f32	s11, s12, s14
 8001fb0:	ece2 5a01 	vstmia	r2!, {s11}
	  if(hangcnt == 0)
 8001fb4:	b919      	cbnz	r1, 8001fbe <SDR_demodSSB_CW_AGC+0xde>
		    pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8001fb6:	ed9c 7a01 	vldr	s14, [ip, #4]
 8001fba:	ee67 7a87 	vmul.f32	s15, s15, s14
	for(k=j=0; k<BSIZE*2; k+=2)
 8001fbe:	42a3      	cmp	r3, r4
 8001fc0:	d1dd      	bne.n	8001f7e <SDR_demodSSB_CW_AGC+0x9e>
 8001fc2:	e7ce      	b.n	8001f62 <SDR_demodSSB_CW_AGC+0x82>
      if(CurrentMode == CW) pk  *= Decay[CW];
 8001fc4:	4d18      	ldr	r5, [pc, #96]	; (8002028 <SDR_demodSSB_CW_AGC+0x148>)
	  tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8001fc6:	ed93 7a01 	vldr	s14, [r3, #4]
 8001fca:	3308      	adds	r3, #8
 8001fcc:	ed13 6a02 	vldr	s12, [r3, #-8]
 8001fd0:	ee27 7a07 	vmul.f32	s14, s14, s14
 8001fd4:	eea6 7a06 	vfma.f32	s14, s12, s12
 8001fd8:	eef1 6ac7 	vsqrt.f32	s13, s14
	  if(pk < sav)
 8001fdc:	eef4 7ae6 	vcmpe.f32	s15, s13
 8001fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fe4:	d502      	bpl.n	8001fec <SDR_demodSSB_CW_AGC+0x10c>
 8001fe6:	eef0 7a66 	vmov.f32	s15, s13
      if(CurrentMode == CW) hangcnt = Hcount[CW];
 8001fea:	4661      	mov	r1, ip
    fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);  
 8001fec:	ed90 7a00 	vldr	s14, [r0]
 8001ff0:	fe87 7a87 	vmaxnm.f32	s14, s15, s14
 8001ff4:	eec6 5a07 	vdiv.f32	s11, s12, s14
 8001ff8:	ece2 5a01 	vstmia	r2!, {s11}
	  if(hangcnt == 0)
 8001ffc:	b919      	cbnz	r1, 8002006 <SDR_demodSSB_CW_AGC+0x126>
      if(CurrentMode == CW) pk  *= Decay[CW];
 8001ffe:	ed95 7a03 	vldr	s14, [r5, #12]
 8002002:	ee67 7a87 	vmul.f32	s15, s15, s14
	for(k=j=0; k<BSIZE*2; k+=2)
 8002006:	42a3      	cmp	r3, r4
 8002008:	d1dd      	bne.n	8001fc6 <SDR_demodSSB_CW_AGC+0xe6>
 800200a:	e7aa      	b.n	8001f62 <SDR_demodSSB_CW_AGC+0x82>
 800200c:	2400c5fc 	.word	0x2400c5fc
 8002010:	2400826c 	.word	0x2400826c
 8002014:	240000ec 	.word	0x240000ec
 8002018:	2400061c 	.word	0x2400061c
 800201c:	2400a0bc 	.word	0x2400a0bc
 8002020:	24000620 	.word	0x24000620
 8002024:	24008af4 	.word	0x24008af4
 8002028:	24002cbc 	.word	0x24002cbc

0800202c <HAL_ADC_ConvCpltCallback>:
 * @brief  Conversion complete callback in non blocking mode
 * @param  AdcHandle : ADC handle

 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *AdcHandle)
{
 800202c:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800202e:	4b0b      	ldr	r3, [pc, #44]	; (800205c <HAL_ADC_ConvCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8002030:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002034:	490a      	ldr	r1, [pc, #40]	; (8002060 <HAL_ADC_ConvCpltCallback+0x34>)
 8002036:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 800203a:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800203e:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8002040:	4293      	cmp	r3, r2
 8002042:	d1fa      	bne.n	800203a <HAL_ADC_ConvCpltCallback+0xe>
 8002044:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002048:	f3bf 8f6f 	isb	sy
	/* Invalidate Data Cache to get the updated content of the SRAM on the second half of the ADC converted data buffer: 32 bytes */
#ifdef USE_DCACHE
	SCB_InvalidateDCache_by_Addr((uint32_t *) &aADCDualConvertedValues[BSIZE/2], 4*BSIZE/2);
#endif
	ADC_Stream0_Handler(1);
 800204c:	2001      	movs	r0, #1
 800204e:	f7fe ff8b 	bl	8000f68 <ADC_Stream0_Handler>
	/* Set variable to report DMA transfer status to main program */
	ubADCDualConversionComplete = SET;
 8002052:	4b04      	ldr	r3, [pc, #16]	; (8002064 <HAL_ADC_ConvCpltCallback+0x38>)
 8002054:	2201      	movs	r2, #1
 8002056:	701a      	strb	r2, [r3, #0]
}
 8002058:	bd08      	pop	{r3, pc}
 800205a:	bf00      	nop
 800205c:	2400d200 	.word	0x2400d200
 8002060:	e000ed00 	.word	0xe000ed00
 8002064:	24000669 	.word	0x24000669

08002068 <HAL_ADC_ConvHalfCpltCallback>:
 * @brief  Conversion DMA half-transfer callback in non blocking mode
 * @param  hadc: ADC handle
 * */

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002068:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800206a:	4b0b      	ldr	r3, [pc, #44]	; (8002098 <HAL_ADC_ConvHalfCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 800206c:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002070:	490a      	ldr	r1, [pc, #40]	; (800209c <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8002072:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8002076:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800207a:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 800207c:	4293      	cmp	r3, r2
 800207e:	d1fa      	bne.n	8002076 <HAL_ADC_ConvHalfCpltCallback+0xe>
 8002080:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002084:	f3bf 8f6f 	isb	sy
	/* Invalidate Data Cache to get the updated content of the SRAM on the first half of the ADC converted data buffer: 32 bytes */
#ifdef USE_DCACHE
	SCB_InvalidateDCache_by_Addr((uint32_t *) &aADCDualConvertedValues[0], 4*BSIZE/2);
#endif
	ADC_Stream0_Handler(0);
 8002088:	2000      	movs	r0, #0
 800208a:	f7fe ff6d 	bl	8000f68 <ADC_Stream0_Handler>
	/* Reset variable to report DMA transfer status to main program */
	ubADCDualConversionComplete = RESET;
 800208e:	4b04      	ldr	r3, [pc, #16]	; (80020a0 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8002090:	2200      	movs	r2, #0
 8002092:	701a      	strb	r2, [r3, #0]
}
 8002094:	bd08      	pop	{r3, pc}
 8002096:	bf00      	nop
 8002098:	2400ce00 	.word	0x2400ce00
 800209c:	e000ed00 	.word	0xe000ed00
 80020a0:	24000669 	.word	0x24000669

080020a4 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80020a4:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[BSIZE];
 80020a6:	4b05      	ldr	r3, [pc, #20]	; (80020bc <HAL_DAC_ConvCpltCallbackCh1+0x18>)
	LED_RED_ON;
 80020a8:	2201      	movs	r2, #1
	ValidAudioHalf = &AudioOut[BSIZE];
 80020aa:	4c05      	ldr	r4, [pc, #20]	; (80020c0 <HAL_DAC_ConvCpltCallbackCh1+0x1c>)
	LED_RED_ON;
 80020ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020b0:	4804      	ldr	r0, [pc, #16]	; (80020c4 <HAL_DAC_ConvCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[BSIZE];
 80020b2:	601c      	str	r4, [r3, #0]

	//	 __HAL_RCC_PLL2_DISABLE();
	//	__HAL_RCC_PLL2_CONFIG(4, 240, 16, 2, 2);
	//	 __HAL_RCC_PLL2_ENABLE();

}
 80020b4:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_ON;
 80020b8:	f004 bacc 	b.w	8006654 <HAL_GPIO_WritePin>
 80020bc:	240046b0 	.word	0x240046b0
 80020c0:	240074c0 	.word	0x240074c0
 80020c4:	58020400 	.word	0x58020400

080020c8 <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80020c8:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[0];
 80020ca:	4b05      	ldr	r3, [pc, #20]	; (80020e0 <HAL_DAC_ConvHalfCpltCallbackCh1+0x18>)
	LED_RED_OFF;
 80020cc:	2200      	movs	r2, #0
	ValidAudioHalf = &AudioOut[0];
 80020ce:	4c05      	ldr	r4, [pc, #20]	; (80020e4 <HAL_DAC_ConvHalfCpltCallbackCh1+0x1c>)
	LED_RED_OFF;
 80020d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020d4:	4804      	ldr	r0, [pc, #16]	; (80020e8 <HAL_DAC_ConvHalfCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[0];
 80020d6:	601c      	str	r4, [r3, #0]
	//	 __HAL_RCC_PLL2_DISABLE();
	//	 __HAL_RCC_PLL2_CONFIG(4, 120, 16, 2, 2);
	//	 __HAL_RCC_PLL2_ENABLE();
}
 80020d8:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_OFF;
 80020dc:	f004 baba 	b.w	8006654 <HAL_GPIO_WritePin>
 80020e0:	240046b0 	.word	0x240046b0
 80020e4:	240070c0 	.word	0x240070c0
 80020e8:	58020400 	.word	0x58020400

080020ec <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
	OVFDetected = OVF_TIMEOUT;
	/* Reset register IER */
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80020ec:	4a09      	ldr	r2, [pc, #36]	; (8002114 <HAL_ADC_LevelOutOfWindowCallback+0x28>)
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 80020ee:	4b0a      	ldr	r3, [pc, #40]	; (8002118 <HAL_ADC_LevelOutOfWindowCallback+0x2c>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80020f0:	6811      	ldr	r1, [r2, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 80020f2:	681a      	ldr	r2, [r3, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80020f4:	684b      	ldr	r3, [r1, #4]
	OVFDetected = OVF_TIMEOUT;
 80020f6:	4809      	ldr	r0, [pc, #36]	; (800211c <HAL_ADC_LevelOutOfWindowCallback+0x30>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80020f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
{
 80020fc:	b410      	push	{r4}
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 80020fe:	604b      	str	r3, [r1, #4]
	OVFDetected = OVF_TIMEOUT;
 8002100:	2402      	movs	r4, #2
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8002102:	6853      	ldr	r3, [r2, #4]
	OVFDetected = OVF_TIMEOUT;
 8002104:	8004      	strh	r4, [r0, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8002106:	f023 0380 	bic.w	r3, r3, #128	; 0x80
}
 800210a:	f85d 4b04 	ldr.w	r4, [sp], #4
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 800210e:	6053      	str	r3, [r2, #4]
}
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	240079c8 	.word	0x240079c8
 8002118:	24002d70 	.word	0x24002d70
 800211c:	24000cb8 	.word	0x24000cb8

08002120 <DisplayStatus>:
	static char StringWidth[8];
	static char StringAGC[8];
	static char StringStep[8];


	switch(Fstep)
 8002120:	4b5c      	ldr	r3, [pc, #368]	; (8002294 <DisplayStatus+0x174>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
{
 8002128:	b570      	push	{r4, r5, r6, lr}
 800212a:	b086      	sub	sp, #24
	switch(Fstep)
 800212c:	f000 809b 	beq.w	8002266 <DisplayStatus+0x146>
 8002130:	d81c      	bhi.n	800216c <DisplayStatus+0x4c>
 8002132:	2b0a      	cmp	r3, #10
 8002134:	f000 809e 	beq.w	8002274 <DisplayStatus+0x154>
 8002138:	2b64      	cmp	r3, #100	; 0x64
 800213a:	d10e      	bne.n	800215a <DisplayStatus+0x3a>
	{
	case 1: strcpy(StringStep,"   1"); break;
	case 10: strcpy(StringStep,"  10"); break;
	case 100: strcpy(StringStep," 100"); break;
 800213c:	4a56      	ldr	r2, [pc, #344]	; (8002298 <DisplayStatus+0x178>)
 800213e:	4b57      	ldr	r3, [pc, #348]	; (800229c <DisplayStatus+0x17c>)
 8002140:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002144:	6018      	str	r0, [r3, #0]
 8002146:	7119      	strb	r1, [r3, #4]
	case 9000: strcpy(StringStep,"   9K"); break;
	case 10000: strcpy(StringStep," 10K"); break;
	case 100000: strcpy(StringStep,"100K"); break;
	}

	switch(CurrentMode)
 8002148:	4a55      	ldr	r2, [pc, #340]	; (80022a0 <DisplayStatus+0x180>)
 800214a:	7812      	ldrb	r2, [r2, #0]
 800214c:	2a03      	cmp	r2, #3
 800214e:	f200 809f 	bhi.w	8002290 <DisplayStatus+0x170>
 8002152:	e8df f002 	tbb	[pc, r2]
 8002156:	6765      	.short	0x6765
 8002158:	2780      	.short	0x2780
	switch(Fstep)
 800215a:	2b01      	cmp	r3, #1
 800215c:	d120      	bne.n	80021a0 <DisplayStatus+0x80>
	case 1: strcpy(StringStep,"   1"); break;
 800215e:	4a51      	ldr	r2, [pc, #324]	; (80022a4 <DisplayStatus+0x184>)
 8002160:	4b4e      	ldr	r3, [pc, #312]	; (800229c <DisplayStatus+0x17c>)
 8002162:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002166:	6018      	str	r0, [r3, #0]
 8002168:	7119      	strb	r1, [r3, #4]
 800216a:	e7ed      	b.n	8002148 <DisplayStatus+0x28>
	switch(Fstep)
 800216c:	f242 7210 	movw	r2, #10000	; 0x2710
 8002170:	4293      	cmp	r3, r2
 8002172:	f000 8086 	beq.w	8002282 <DisplayStatus+0x162>
 8002176:	4a4c      	ldr	r2, [pc, #304]	; (80022a8 <DisplayStatus+0x188>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d106      	bne.n	800218a <DisplayStatus+0x6a>
	case 100000: strcpy(StringStep,"100K"); break;
 800217c:	4a4b      	ldr	r2, [pc, #300]	; (80022ac <DisplayStatus+0x18c>)
 800217e:	4b47      	ldr	r3, [pc, #284]	; (800229c <DisplayStatus+0x17c>)
 8002180:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002184:	6018      	str	r0, [r3, #0]
 8002186:	7119      	strb	r1, [r3, #4]
 8002188:	e7de      	b.n	8002148 <DisplayStatus+0x28>
	switch(Fstep)
 800218a:	f242 3228 	movw	r2, #9000	; 0x2328
 800218e:	4293      	cmp	r3, r2
 8002190:	d106      	bne.n	80021a0 <DisplayStatus+0x80>
	case 9000: strcpy(StringStep,"   9K"); break;
 8002192:	4a47      	ldr	r2, [pc, #284]	; (80022b0 <DisplayStatus+0x190>)
 8002194:	4b41      	ldr	r3, [pc, #260]	; (800229c <DisplayStatus+0x17c>)
 8002196:	e892 0003 	ldmia.w	r2, {r0, r1}
 800219a:	6018      	str	r0, [r3, #0]
 800219c:	8099      	strh	r1, [r3, #4]
 800219e:	e7d3      	b.n	8002148 <DisplayStatus+0x28>
 80021a0:	4b3e      	ldr	r3, [pc, #248]	; (800229c <DisplayStatus+0x17c>)
 80021a2:	e7d1      	b.n	8002148 <DisplayStatus+0x28>
	{
	case LSB: strcpy(StringMode,"LSB"); break;
	case USB: strcpy(StringMode,"USB"); break;
	case AM: strcpy(StringMode,"AM"); break;
	case CW: strcpy(StringMode,"CW"); break;
 80021a4:	4a43      	ldr	r2, [pc, #268]	; (80022b4 <DisplayStatus+0x194>)
 80021a6:	6812      	ldr	r2, [r2, #0]
 80021a8:	4d43      	ldr	r5, [pc, #268]	; (80022b8 <DisplayStatus+0x198>)
 80021aa:	0c11      	lsrs	r1, r2, #16
 80021ac:	802a      	strh	r2, [r5, #0]
 80021ae:	70a9      	strb	r1, [r5, #2]
	}
	switch (CurrentAGC)
 80021b0:	4a42      	ldr	r2, [pc, #264]	; (80022bc <DisplayStatus+0x19c>)
 80021b2:	7812      	ldrb	r2, [r2, #0]
 80021b4:	2a00      	cmp	r2, #0
 80021b6:	d03c      	beq.n	8002232 <DisplayStatus+0x112>
 80021b8:	2a01      	cmp	r2, #1
 80021ba:	d150      	bne.n	800225e <DisplayStatus+0x13e>
	{
	case Fast: strcpy(StringAGC,"Fast"); break;
	case Slow: strcpy(StringAGC,"Slow"); break;
 80021bc:	4a40      	ldr	r2, [pc, #256]	; (80022c0 <DisplayStatus+0x1a0>)
 80021be:	4c41      	ldr	r4, [pc, #260]	; (80022c4 <DisplayStatus+0x1a4>)
 80021c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80021c4:	6020      	str	r0, [r4, #0]
 80021c6:	7121      	strb	r1, [r4, #4]
	}
	switch (CurrentBW)
 80021c8:	4a3f      	ldr	r2, [pc, #252]	; (80022c8 <DisplayStatus+0x1a8>)
 80021ca:	7812      	ldrb	r2, [r2, #0]
 80021cc:	2a00      	cmp	r2, #0
 80021ce:	d03a      	beq.n	8002246 <DisplayStatus+0x126>
 80021d0:	2a01      	cmp	r2, #1
 80021d2:	d146      	bne.n	8002262 <DisplayStatus+0x142>
	{
	case Narrow: strcpy(StringWidth,"Narrow"); break;
	case Wide: strcpy(StringWidth,"Wide"); break;
 80021d4:	493d      	ldr	r1, [pc, #244]	; (80022cc <DisplayStatus+0x1ac>)
 80021d6:	4a3e      	ldr	r2, [pc, #248]	; (80022d0 <DisplayStatus+0x1b0>)
 80021d8:	c903      	ldmia	r1, {r0, r1}
 80021da:	6010      	str	r0, [r2, #0]
 80021dc:	7111      	strb	r1, [r2, #4]
	}
	sprintf(UartTXString, "\e[3;1HFreq %.0f Step %s\e[5;1HMode %s BW %s AGG %s Volume %1.1f   \r", LOfreq, StringStep, StringMode, StringWidth, StringAGC, volume);
 80021de:	493d      	ldr	r1, [pc, #244]	; (80022d4 <DisplayStatus+0x1b4>)
 80021e0:	9403      	str	r4, [sp, #12]
 80021e2:	ed91 7a00 	vldr	s14, [r1]
 80021e6:	493c      	ldr	r1, [pc, #240]	; (80022d8 <DisplayStatus+0x1b8>)
 80021e8:	9202      	str	r2, [sp, #8]
 80021ea:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80021ee:	edd1 6a00 	vldr	s13, [r1]
 80021f2:	483a      	ldr	r0, [pc, #232]	; (80022dc <DisplayStatus+0x1bc>)
 80021f4:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80021f8:	4939      	ldr	r1, [pc, #228]	; (80022e0 <DisplayStatus+0x1c0>)
 80021fa:	e9cd 3500 	strd	r3, r5, [sp]
 80021fe:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002202:	ec53 2b16 	vmov	r2, r3, d6
 8002206:	f00b fd25 	bl	800dc54 <siprintf>
#ifdef UART_UI
	//HAL_UART_Transmit(&huart3, (uint8_t *) UartTXString, strlen(UartTXString), 100);
#endif
#ifdef USB_UI
	CDC_Transmit_FS(UartTXString, strlen(UartTXString));
 800220a:	4834      	ldr	r0, [pc, #208]	; (80022dc <DisplayStatus+0x1bc>)
 800220c:	f7fe f8c8 	bl	80003a0 <strlen>
 8002210:	4601      	mov	r1, r0
 8002212:	4832      	ldr	r0, [pc, #200]	; (80022dc <DisplayStatus+0x1bc>)
 8002214:	b289      	uxth	r1, r1
#endif
}
 8002216:	b006      	add	sp, #24
 8002218:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	CDC_Transmit_FS(UartTXString, strlen(UartTXString));
 800221c:	f009 bd1e 	b.w	800bc5c <CDC_Transmit_FS>
	case AM: strcpy(StringMode,"AM"); break;
 8002220:	4a30      	ldr	r2, [pc, #192]	; (80022e4 <DisplayStatus+0x1c4>)
 8002222:	e7c0      	b.n	80021a6 <DisplayStatus+0x86>
	case LSB: strcpy(StringMode,"LSB"); break;
 8002224:	4a30      	ldr	r2, [pc, #192]	; (80022e8 <DisplayStatus+0x1c8>)
 8002226:	4d24      	ldr	r5, [pc, #144]	; (80022b8 <DisplayStatus+0x198>)
 8002228:	602a      	str	r2, [r5, #0]
	switch (CurrentAGC)
 800222a:	4a24      	ldr	r2, [pc, #144]	; (80022bc <DisplayStatus+0x19c>)
 800222c:	7812      	ldrb	r2, [r2, #0]
 800222e:	2a00      	cmp	r2, #0
 8002230:	d1c2      	bne.n	80021b8 <DisplayStatus+0x98>
	case Fast: strcpy(StringAGC,"Fast"); break;
 8002232:	4a2e      	ldr	r2, [pc, #184]	; (80022ec <DisplayStatus+0x1cc>)
 8002234:	4c23      	ldr	r4, [pc, #140]	; (80022c4 <DisplayStatus+0x1a4>)
 8002236:	e892 0003 	ldmia.w	r2, {r0, r1}
	switch (CurrentBW)
 800223a:	4a23      	ldr	r2, [pc, #140]	; (80022c8 <DisplayStatus+0x1a8>)
	case Fast: strcpy(StringAGC,"Fast"); break;
 800223c:	6020      	str	r0, [r4, #0]
	switch (CurrentBW)
 800223e:	7812      	ldrb	r2, [r2, #0]
	case Fast: strcpy(StringAGC,"Fast"); break;
 8002240:	7121      	strb	r1, [r4, #4]
	switch (CurrentBW)
 8002242:	2a00      	cmp	r2, #0
 8002244:	d1c4      	bne.n	80021d0 <DisplayStatus+0xb0>
	case Narrow: strcpy(StringWidth,"Narrow"); break;
 8002246:	492a      	ldr	r1, [pc, #168]	; (80022f0 <DisplayStatus+0x1d0>)
 8002248:	4a21      	ldr	r2, [pc, #132]	; (80022d0 <DisplayStatus+0x1b0>)
 800224a:	c903      	ldmia	r1, {r0, r1}
 800224c:	0c0e      	lsrs	r6, r1, #16
 800224e:	6010      	str	r0, [r2, #0]
 8002250:	8091      	strh	r1, [r2, #4]
 8002252:	7196      	strb	r6, [r2, #6]
 8002254:	e7c3      	b.n	80021de <DisplayStatus+0xbe>
	case USB: strcpy(StringMode,"USB"); break;
 8002256:	4d18      	ldr	r5, [pc, #96]	; (80022b8 <DisplayStatus+0x198>)
 8002258:	4a26      	ldr	r2, [pc, #152]	; (80022f4 <DisplayStatus+0x1d4>)
 800225a:	602a      	str	r2, [r5, #0]
 800225c:	e7a8      	b.n	80021b0 <DisplayStatus+0x90>
 800225e:	4c19      	ldr	r4, [pc, #100]	; (80022c4 <DisplayStatus+0x1a4>)
 8002260:	e7b2      	b.n	80021c8 <DisplayStatus+0xa8>
 8002262:	4a1b      	ldr	r2, [pc, #108]	; (80022d0 <DisplayStatus+0x1b0>)
 8002264:	e7bb      	b.n	80021de <DisplayStatus+0xbe>
	case 1000: strcpy(StringStep,"  1K"); break;
 8002266:	4a24      	ldr	r2, [pc, #144]	; (80022f8 <DisplayStatus+0x1d8>)
 8002268:	4b0c      	ldr	r3, [pc, #48]	; (800229c <DisplayStatus+0x17c>)
 800226a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800226e:	6018      	str	r0, [r3, #0]
 8002270:	7119      	strb	r1, [r3, #4]
 8002272:	e769      	b.n	8002148 <DisplayStatus+0x28>
	case 10: strcpy(StringStep,"  10"); break;
 8002274:	4a21      	ldr	r2, [pc, #132]	; (80022fc <DisplayStatus+0x1dc>)
 8002276:	4b09      	ldr	r3, [pc, #36]	; (800229c <DisplayStatus+0x17c>)
 8002278:	e892 0003 	ldmia.w	r2, {r0, r1}
 800227c:	6018      	str	r0, [r3, #0]
 800227e:	7119      	strb	r1, [r3, #4]
 8002280:	e762      	b.n	8002148 <DisplayStatus+0x28>
	case 10000: strcpy(StringStep," 10K"); break;
 8002282:	4a1f      	ldr	r2, [pc, #124]	; (8002300 <DisplayStatus+0x1e0>)
 8002284:	4b05      	ldr	r3, [pc, #20]	; (800229c <DisplayStatus+0x17c>)
 8002286:	e892 0003 	ldmia.w	r2, {r0, r1}
 800228a:	6018      	str	r0, [r3, #0]
 800228c:	7119      	strb	r1, [r3, #4]
 800228e:	e75b      	b.n	8002148 <DisplayStatus+0x28>
 8002290:	4d09      	ldr	r5, [pc, #36]	; (80022b8 <DisplayStatus+0x198>)
 8002292:	e78d      	b.n	80021b0 <DisplayStatus+0x90>
 8002294:	2400c5f4 	.word	0x2400c5f4
 8002298:	08017300 	.word	0x08017300
 800229c:	24000658 	.word	0x24000658
 80022a0:	2400c5fc 	.word	0x2400c5fc
 80022a4:	080172f0 	.word	0x080172f0
 80022a8:	000186a0 	.word	0x000186a0
 80022ac:	08017320 	.word	0x08017320
 80022b0:	08017310 	.word	0x08017310
 80022b4:	0801732c 	.word	0x0801732c
 80022b8:	24000650 	.word	0x24000650
 80022bc:	240008a0 	.word	0x240008a0
 80022c0:	08017338 	.word	0x08017338
 80022c4:	24000648 	.word	0x24000648
 80022c8:	24000cb0 	.word	0x24000cb0
 80022cc:	08017348 	.word	0x08017348
 80022d0:	24000660 	.word	0x24000660
 80022d4:	24004604 	.word	0x24004604
 80022d8:	2400a0c8 	.word	0x2400a0c8
 80022dc:	240078c4 	.word	0x240078c4
 80022e0:	08017350 	.word	0x08017350
 80022e4:	08017328 	.word	0x08017328
 80022e8:	0042534c 	.word	0x0042534c
 80022ec:	08017330 	.word	0x08017330
 80022f0:	08017340 	.word	0x08017340
 80022f4:	00425355 	.word	0x00425355
 80022f8:	08017308 	.word	0x08017308
 80022fc:	080172f8 	.word	0x080172f8
 8002300:	08017318 	.word	0x08017318
 8002304:	00000000 	.word	0x00000000

08002308 <UserInput>:
	if (USBRXLength)
 8002308:	4ba7      	ldr	r3, [pc, #668]	; (80025a8 <UserInput+0x2a0>)
 800230a:	681a      	ldr	r2, [r3, #0]
{
 800230c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800230e:	b089      	sub	sp, #36	; 0x24
	if (USBRXLength)
 8002310:	2a00      	cmp	r2, #0
 8002312:	f000 80ca 	beq.w	80024aa <UserInput+0x1a2>
		result = HAL_OK;
 8002316:	2200      	movs	r2, #0
 8002318:	f88d 2007 	strb.w	r2, [sp, #7]
		USBRXLength = 0;
 800231c:	601a      	str	r2, [r3, #0]
	if (result == HAL_OK)
 800231e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002322:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002326:	2b00      	cmp	r3, #0
 8002328:	d16b      	bne.n	8002402 <UserInput+0xfa>
		switch (UartRXString[0])
 800232a:	4ba0      	ldr	r3, [pc, #640]	; (80025ac <UserInput+0x2a4>)
		UartRXDataReady = RESET;
 800232c:	49a0      	ldr	r1, [pc, #640]	; (80025b0 <UserInput+0x2a8>)
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	700a      	strb	r2, [r1, #0]
		switch (UartRXString[0])
 8002332:	3b2b      	subs	r3, #43	; 0x2b
 8002334:	2b4c      	cmp	r3, #76	; 0x4c
 8002336:	d862      	bhi.n	80023fe <UserInput+0xf6>
 8002338:	e8df f013 	tbh	[pc, r3, lsl #1]
 800233c:	00610154 	.word	0x00610154
 8002340:	0061004d 	.word	0x0061004d
 8002344:	00610061 	.word	0x00610061
 8002348:	01230126 	.word	0x01230126
 800234c:	011b011f 	.word	0x011b011f
 8002350:	01130117 	.word	0x01130117
 8002354:	010b010f 	.word	0x010b010f
 8002358:	00610107 	.word	0x00610107
 800235c:	00610061 	.word	0x00610061
 8002360:	00610061 	.word	0x00610061
 8002364:	00610061 	.word	0x00610061
 8002368:	00610061 	.word	0x00610061
 800236c:	00610061 	.word	0x00610061
 8002370:	00610061 	.word	0x00610061
 8002374:	00610061 	.word	0x00610061
 8002378:	00610061 	.word	0x00610061
 800237c:	00610061 	.word	0x00610061
 8002380:	00610061 	.word	0x00610061
 8002384:	00610061 	.word	0x00610061
 8002388:	00610061 	.word	0x00610061
 800238c:	00610061 	.word	0x00610061
 8002390:	00610061 	.word	0x00610061
 8002394:	00610061 	.word	0x00610061
 8002398:	00610061 	.word	0x00610061
 800239c:	00610061 	.word	0x00610061
 80023a0:	00610061 	.word	0x00610061
 80023a4:	00610061 	.word	0x00610061
 80023a8:	00610103 	.word	0x00610103
 80023ac:	006100ff 	.word	0x006100ff
 80023b0:	00fb0061 	.word	0x00fb0061
 80023b4:	00610061 	.word	0x00610061
 80023b8:	00610061 	.word	0x00610061
 80023bc:	00f70061 	.word	0x00f70061
 80023c0:	00f30061 	.word	0x00f30061
 80023c4:	00610061 	.word	0x00610061
 80023c8:	00dd0061 	.word	0x00dd0061
 80023cc:	00c300d9 	.word	0x00c300d9
 80023d0:	006100bf 	.word	0x006100bf
 80023d4:	00bb      	.short	0x00bb
			volume -= 0.1;
 80023d6:	4b77      	ldr	r3, [pc, #476]	; (80025b4 <UserInput+0x2ac>)
			if (volume < 0)
 80023d8:	2200      	movs	r2, #0
			volume -= 0.1;
 80023da:	ed93 7a00 	vldr	s14, [r3]
 80023de:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8002590 <UserInput+0x288>
 80023e2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80023e6:	ee37 7b46 	vsub.f64	d7, d7, d6
 80023ea:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if (volume < 0)
 80023ee:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80023f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023f6:	f100 8105 	bmi.w	8002604 <UserInput+0x2fc>
			volume += 0.1;
 80023fa:	ed83 7a00 	vstr	s14, [r3]
		DisplayStatus();
 80023fe:	f7ff fe8f 	bl	8002120 <DisplayStatus>
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002402:	4b6d      	ldr	r3, [pc, #436]	; (80025b8 <UserInput+0x2b0>)
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f\r", SValue);
 8002404:	4c6d      	ldr	r4, [pc, #436]	; (80025bc <UserInput+0x2b4>)
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002406:	ed93 7a00 	vldr	s14, [r3]
 800240a:	4d6d      	ldr	r5, [pc, #436]	; (80025c0 <UserInput+0x2b8>)
 800240c:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002410:	ed9f 0b61 	vldr	d0, [pc, #388]	; 8002598 <UserInput+0x290>
 8002414:	ee27 0b00 	vmul.f64	d0, d7, d0
 8002418:	f00d ffca 	bl	80103b0 <log10>
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f\r", SValue);
 800241c:	4969      	ldr	r1, [pc, #420]	; (80025c4 <UserInput+0x2bc>)
 800241e:	4620      	mov	r0, r4
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002420:	ed9f 7b5f 	vldr	d7, [pc, #380]	; 80025a0 <UserInput+0x298>
 8002424:	ee20 0b07 	vmul.f64	d0, d0, d7
 8002428:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f\r", SValue);
 800242c:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
	SValue = 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8002430:	ed85 0a00 	vstr	s0, [r5]
	sprintf((char*)UartTXString, "\e[1;1HS %-4.1f\r", SValue);
 8002434:	ec53 2b17 	vmov	r2, r3, d7
 8002438:	f00b fc0c 	bl	800dc54 <siprintf>
	CDC_Transmit_FS(UartTXString, strlen(UartTXString));
 800243c:	4620      	mov	r0, r4
 800243e:	f7fd ffaf 	bl	80003a0 <strlen>
 8002442:	4601      	mov	r1, r0
 8002444:	4620      	mov	r0, r4
 8002446:	b289      	uxth	r1, r1
 8002448:	f009 fc08 	bl	800bc5c <CDC_Transmit_FS>
	if (OVFDetected)
 800244c:	495e      	ldr	r1, [pc, #376]	; (80025c8 <UserInput+0x2c0>)
 800244e:	880b      	ldrh	r3, [r1, #0]
 8002450:	b313      	cbz	r3, 8002498 <UserInput+0x190>
		OVFDetected--;
 8002452:	3b01      	subs	r3, #1
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8002454:	4d5d      	ldr	r5, [pc, #372]	; (80025cc <UserInput+0x2c4>)
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8002456:	485e      	ldr	r0, [pc, #376]	; (80025d0 <UserInput+0x2c8>)
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8002458:	2780      	movs	r7, #128	; 0x80
		sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 800245a:	4a5e      	ldr	r2, [pc, #376]	; (80025d4 <UserInput+0x2cc>)
		OVFDetected--;
 800245c:	b29b      	uxth	r3, r3
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 800245e:	682e      	ldr	r6, [r5, #0]
		OVFDetected--;
 8002460:	800b      	strh	r3, [r1, #0]
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8002462:	6805      	ldr	r5, [r0, #0]
		sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 8002464:	ca03      	ldmia	r2!, {r0, r1}
 8002466:	6061      	str	r1, [r4, #4]
 8002468:	8811      	ldrh	r1, [r2, #0]
 800246a:	7892      	ldrb	r2, [r2, #2]
 800246c:	6020      	str	r0, [r4, #0]
 800246e:	8121      	strh	r1, [r4, #8]
 8002470:	72a2      	strb	r2, [r4, #10]
		__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8002472:	6037      	str	r7, [r6, #0]
		__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8002474:	602f      	str	r7, [r5, #0]
		if (!OVFDetected)
 8002476:	b92b      	cbnz	r3, 8002484 <UserInput+0x17c>
			__HAL_ADC_ENABLE_IT(&hadc1, (ADC_IT_AWD1));
 8002478:	6873      	ldr	r3, [r6, #4]
 800247a:	433b      	orrs	r3, r7
 800247c:	6073      	str	r3, [r6, #4]
			__HAL_ADC_ENABLE_IT(&hadc2, (ADC_IT_AWD1));
 800247e:	686b      	ldr	r3, [r5, #4]
 8002480:	433b      	orrs	r3, r7
 8002482:	606b      	str	r3, [r5, #4]
	CDC_Transmit_FS(UartTXString, strlen(UartTXString));
 8002484:	484d      	ldr	r0, [pc, #308]	; (80025bc <UserInput+0x2b4>)
 8002486:	f7fd ff8b 	bl	80003a0 <strlen>
 800248a:	4601      	mov	r1, r0
 800248c:	484b      	ldr	r0, [pc, #300]	; (80025bc <UserInput+0x2b4>)
 800248e:	b289      	uxth	r1, r1
 8002490:	f009 fbe4 	bl	800bc5c <CDC_Transmit_FS>
}
 8002494:	b009      	add	sp, #36	; 0x24
 8002496:	bdf0      	pop	{r4, r5, r6, r7, pc}
		sprintf((char*)UartTXString, "\e[4;1H   \r");
 8002498:	4b4f      	ldr	r3, [pc, #316]	; (80025d8 <UserInput+0x2d0>)
 800249a:	cb03      	ldmia	r3!, {r0, r1}
 800249c:	881a      	ldrh	r2, [r3, #0]
 800249e:	789b      	ldrb	r3, [r3, #2]
 80024a0:	6020      	str	r0, [r4, #0]
 80024a2:	6061      	str	r1, [r4, #4]
 80024a4:	8122      	strh	r2, [r4, #8]
 80024a6:	72a3      	strb	r3, [r4, #10]
 80024a8:	e7ec      	b.n	8002484 <UserInput+0x17c>
		result = HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	f88d 3007 	strb.w	r3, [sp, #7]
 80024b0:	e735      	b.n	800231e <UserInput+0x16>
			SetBW((Bwidth)Wide);  break;
 80024b2:	2001      	movs	r0, #1
 80024b4:	f7fe f972 	bl	800079c <SetBW>
 80024b8:	e7a1      	b.n	80023fe <UserInput+0xf6>
			SetMode((Mode)USB); break;
 80024ba:	2002      	movs	r0, #2
 80024bc:	f7fe fae0 	bl	8000a80 <SetMode>
 80024c0:	e79d      	b.n	80023fe <UserInput+0xf6>
{
	GPIO_InitTypeDef GPIO_InitStruct = {0};
	if (Status)
	{
		  /*Configure GPIO pin : PC9 */
		  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024c2:	2200      	movs	r2, #0
 80024c4:	2303      	movs	r3, #3
		  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		  GPIO_InitStruct.Pull = GPIO_NOPULL;
		  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80024c6:	2400      	movs	r4, #0
		  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024c8:	f44f 7600 	mov.w	r6, #512	; 0x200
 80024cc:	2702      	movs	r7, #2
		  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024ce:	a902      	add	r1, sp, #8
 80024d0:	4842      	ldr	r0, [pc, #264]	; (80025dc <UserInput+0x2d4>)
		  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80024d2:	9406      	str	r4, [sp, #24]
		  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024d4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80024d8:	e9cd 6702 	strd	r6, r7, [sp, #8]
		  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024dc:	f003 ff9c 	bl	8006418 <HAL_GPIO_Init>

		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 80024e0:	4622      	mov	r2, r4
 80024e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024e6:	483e      	ldr	r0, [pc, #248]	; (80025e0 <UserInput+0x2d8>)
 80024e8:	f004 f8b4 	bl	8006654 <HAL_GPIO_WritePin>
		  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);

	}
}
 80024ec:	e787      	b.n	80023fe <UserInput+0xf6>
			SetAGC((Agctype)Slow);  break;
 80024ee:	2001      	movs	r0, #1
 80024f0:	f7fe f9b6 	bl	8000860 <SetAGC>
 80024f4:	e783      	b.n	80023fe <UserInput+0xf6>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024f6:	2000      	movs	r0, #0
		  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80024f8:	2202      	movs	r2, #2
 80024fa:	2300      	movs	r3, #0
 80024fc:	f44f 7400 	mov.w	r4, #512	; 0x200
 8002500:	2501      	movs	r5, #1
		  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002502:	a902      	add	r1, sp, #8
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002504:	9006      	str	r0, [sp, #24]
		  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002506:	4835      	ldr	r0, [pc, #212]	; (80025dc <UserInput+0x2d4>)
		  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002508:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800250c:	e9cd 4502 	strd	r4, r5, [sp, #8]
		  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002510:	f003 ff82 	bl	8006418 <HAL_GPIO_Init>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8002514:	2201      	movs	r2, #1
 8002516:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800251a:	4831      	ldr	r0, [pc, #196]	; (80025e0 <UserInput+0x2d8>)
 800251c:	f004 f89a 	bl	8006654 <HAL_GPIO_WritePin>
}
 8002520:	e76d      	b.n	80023fe <UserInput+0xf6>
			SetBW((Bwidth)Narrow);  break;
 8002522:	2000      	movs	r0, #0
 8002524:	f7fe f93a 	bl	800079c <SetBW>
 8002528:	e769      	b.n	80023fe <UserInput+0xf6>
			SetMode((Mode)LSB); break;
 800252a:	2001      	movs	r0, #1
 800252c:	f7fe faa8 	bl	8000a80 <SetMode>
 8002530:	e765      	b.n	80023fe <UserInput+0xf6>
			SetAGC((Agctype)Fast);  break;
 8002532:	2000      	movs	r0, #0
 8002534:	f7fe f994 	bl	8000860 <SetAGC>
 8002538:	e761      	b.n	80023fe <UserInput+0xf6>
			SetMode((Mode)CW); break;
 800253a:	2003      	movs	r0, #3
 800253c:	f7fe faa0 	bl	8000a80 <SetMode>
 8002540:	e75d      	b.n	80023fe <UserInput+0xf6>
			SetMode((Mode)AM); break;
 8002542:	2000      	movs	r0, #0
 8002544:	f7fe fa9c 	bl	8000a80 <SetMode>
 8002548:	e759      	b.n	80023fe <UserInput+0xf6>
			SetFstep(9); break;
 800254a:	2009      	movs	r0, #9
 800254c:	f7fe fad0 	bl	8000af0 <SetFstep>
 8002550:	e755      	b.n	80023fe <UserInput+0xf6>
			SetFstep(0); break;
 8002552:	2000      	movs	r0, #0
 8002554:	f7fe facc 	bl	8000af0 <SetFstep>
 8002558:	e751      	b.n	80023fe <UserInput+0xf6>
			SetFstep(1); break;
 800255a:	2001      	movs	r0, #1
 800255c:	f7fe fac8 	bl	8000af0 <SetFstep>
 8002560:	e74d      	b.n	80023fe <UserInput+0xf6>
			SetFstep(2);  break;
 8002562:	2002      	movs	r0, #2
 8002564:	f7fe fac4 	bl	8000af0 <SetFstep>
 8002568:	e749      	b.n	80023fe <UserInput+0xf6>
			SetFstep(3);  break;
 800256a:	2003      	movs	r0, #3
 800256c:	f7fe fac0 	bl	8000af0 <SetFstep>
 8002570:	e745      	b.n	80023fe <UserInput+0xf6>
			SetFstep(4);  break;
 8002572:	2004      	movs	r0, #4
 8002574:	f7fe fabc 	bl	8000af0 <SetFstep>
 8002578:	e741      	b.n	80023fe <UserInput+0xf6>
			SetFstep(5);  break;
 800257a:	2005      	movs	r0, #5
 800257c:	f7fe fab8 	bl	8000af0 <SetFstep>
 8002580:	e73d      	b.n	80023fe <UserInput+0xf6>
			FplusClicked(); break;
 8002582:	f7fe fad7 	bl	8000b34 <FplusClicked>
 8002586:	e73a      	b.n	80023fe <UserInput+0xf6>
			FminusClicked(); break;
 8002588:	f7fe fb90 	bl	8000cac <FminusClicked>
 800258c:	e737      	b.n	80023fe <UserInput+0xf6>
 800258e:	bf00      	nop
 8002590:	9999999a 	.word	0x9999999a
 8002594:	3fb99999 	.word	0x3fb99999
 8002598:	00000000 	.word	0x00000000
 800259c:	409f4000 	.word	0x409f4000
 80025a0:	9916f6a6 	.word	0x9916f6a6
 80025a4:	400a93fc 	.word	0x400a93fc
 80025a8:	240078c0 	.word	0x240078c0
 80025ac:	240046b4 	.word	0x240046b4
 80025b0:	24000668 	.word	0x24000668
 80025b4:	24004604 	.word	0x24004604
 80025b8:	24008af4 	.word	0x24008af4
 80025bc:	240078c4 	.word	0x240078c4
 80025c0:	240046a4 	.word	0x240046a4
 80025c4:	08017394 	.word	0x08017394
 80025c8:	24000cb8 	.word	0x24000cb8
 80025cc:	240079c8 	.word	0x240079c8
 80025d0:	24002d70 	.word	0x24002d70
 80025d4:	080173a4 	.word	0x080173a4
 80025d8:	080173b0 	.word	0x080173b0
 80025dc:	58020800 	.word	0x58020800
 80025e0:	58020c00 	.word	0x58020c00
			volume += 0.1;
 80025e4:	4b0a      	ldr	r3, [pc, #40]	; (8002610 <UserInput+0x308>)
			if (volume > 1.0)
 80025e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
			volume += 0.1;
 80025ea:	ed93 7a00 	vldr	s14, [r3]
 80025ee:	ed9f 5b06 	vldr	d5, [pc, #24]	; 8002608 <UserInput+0x300>
 80025f2:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80025f6:	ee37 7b05 	vadd.f64	d7, d7, d5
 80025fa:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 80025fe:	fe87 7a66 	vminnm.f32	s14, s14, s13
 8002602:	e6fa      	b.n	80023fa <UserInput+0xf2>
				volume = 0;
 8002604:	601a      	str	r2, [r3, #0]
 8002606:	e6fa      	b.n	80023fe <UserInput+0xf6>
 8002608:	9999999a 	.word	0x9999999a
 800260c:	3fb99999 	.word	0x3fb99999
 8002610:	24004604 	.word	0x24004604

08002614 <TXEnable>:
{
 8002614:	b5f0      	push	{r4, r5, r6, r7, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002616:	2400      	movs	r4, #0
{
 8002618:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800261a:	9404      	str	r4, [sp, #16]
	if (Status)
 800261c:	b1a0      	cbz	r0, 8002648 <TXEnable+0x34>
		  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800261e:	2303      	movs	r3, #3
 8002620:	2200      	movs	r2, #0
 8002622:	f44f 7600 	mov.w	r6, #512	; 0x200
 8002626:	2702      	movs	r7, #2
		  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002628:	4669      	mov	r1, sp
 800262a:	4812      	ldr	r0, [pc, #72]	; (8002674 <TXEnable+0x60>)
		  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800262c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002630:	e9cd 6700 	strd	r6, r7, [sp]
		  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002634:	f003 fef0 	bl	8006418 <HAL_GPIO_Init>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8002638:	4622      	mov	r2, r4
 800263a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800263e:	480e      	ldr	r0, [pc, #56]	; (8002678 <TXEnable+0x64>)
 8002640:	f004 f808 	bl	8006654 <HAL_GPIO_WritePin>
}
 8002644:	b007      	add	sp, #28
 8002646:	bdf0      	pop	{r4, r5, r6, r7, pc}
		  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002648:	2300      	movs	r3, #0
 800264a:	2202      	movs	r2, #2
 800264c:	f44f 7400 	mov.w	r4, #512	; 0x200
 8002650:	2501      	movs	r5, #1
		  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002652:	4669      	mov	r1, sp
 8002654:	4807      	ldr	r0, [pc, #28]	; (8002674 <TXEnable+0x60>)
		  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002656:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800265a:	e9cd 4500 	strd	r4, r5, [sp]
		  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800265e:	f003 fedb 	bl	8006418 <HAL_GPIO_Init>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8002662:	2201      	movs	r2, #1
 8002664:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002668:	4803      	ldr	r0, [pc, #12]	; (8002678 <TXEnable+0x64>)
 800266a:	f003 fff3 	bl	8006654 <HAL_GPIO_WritePin>
}
 800266e:	b007      	add	sp, #28
 8002670:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002672:	bf00      	nop
 8002674:	58020800 	.word	0x58020800
 8002678:	58020c00 	.word	0x58020c00

0800267c <Error_Handler>:
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	while(1)
	{
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 800267c:	4e09      	ldr	r6, [pc, #36]	; (80026a4 <Error_Handler+0x28>)
{
 800267e:	4d0a      	ldr	r5, [pc, #40]	; (80026a8 <Error_Handler+0x2c>)
 8002680:	4c0a      	ldr	r4, [pc, #40]	; (80026ac <Error_Handler+0x30>)
 8002682:	b508      	push	{r3, lr}
 8002684:	6833      	ldr	r3, [r6, #0]
 8002686:	fb05 f303 	mul.w	r3, r5, r3
 800268a:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 800268e:	d200      	bcs.n	8002692 <Error_Handler+0x16>
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8002690:	e7fe      	b.n	8002690 <Error_Handler+0x14>
			LED_switch();
 8002692:	f7fe fbc7 	bl	8000e24 <LED_switch>
 8002696:	6833      	ldr	r3, [r6, #0]
 8002698:	fb05 f303 	mul.w	r3, r5, r3
 800269c:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 80026a0:	d2f7      	bcs.n	8002692 <Error_Handler+0x16>
 80026a2:	e7f5      	b.n	8002690 <Error_Handler+0x14>
 80026a4:	2400a0cc 	.word	0x2400a0cc
 80026a8:	c28f5c29 	.word	0xc28f5c29
 80026ac:	051eb851 	.word	0x051eb851

080026b0 <SystemClock_Config_For_OC>:
{
 80026b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80026b4:	b0cf      	sub	sp, #316	; 0x13c
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026b6:	224c      	movs	r2, #76	; 0x4c
 80026b8:	2100      	movs	r1, #0
 80026ba:	a80a      	add	r0, sp, #40	; 0x28
 80026bc:	f00a fe80 	bl	800d3c0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026c0:	2220      	movs	r2, #32
 80026c2:	2100      	movs	r1, #0
 80026c4:	a802      	add	r0, sp, #8
 80026c6:	f00a fe7b 	bl	800d3c0 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026ca:	22bc      	movs	r2, #188	; 0xbc
 80026cc:	2100      	movs	r1, #0
 80026ce:	a81e      	add	r0, sp, #120	; 0x78
 80026d0:	f00a fe76 	bl	800d3c0 <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80026d4:	2002      	movs	r0, #2
 80026d6:	f004 fdc1 	bl	800725c <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80026da:	4b4a      	ldr	r3, [pc, #296]	; (8002804 <SystemClock_Config_For_OC+0x154>)
 80026dc:	2200      	movs	r2, #0
 80026de:	494a      	ldr	r1, [pc, #296]	; (8002808 <SystemClock_Config_For_OC+0x158>)
 80026e0:	9201      	str	r2, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80026e2:	461a      	mov	r2, r3
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80026e4:	6998      	ldr	r0, [r3, #24]
 80026e6:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 80026ea:	6198      	str	r0, [r3, #24]
 80026ec:	699b      	ldr	r3, [r3, #24]
 80026ee:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80026f2:	9301      	str	r3, [sp, #4]
 80026f4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80026f6:	f043 0301 	orr.w	r3, r3, #1
 80026fa:	62cb      	str	r3, [r1, #44]	; 0x2c
 80026fc:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	9301      	str	r3, [sp, #4]
 8002704:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002706:	6993      	ldr	r3, [r2, #24]
 8002708:	049b      	lsls	r3, r3, #18
 800270a:	d5fc      	bpl.n	8002706 <SystemClock_Config_For_OC+0x56>
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800270c:	483f      	ldr	r0, [pc, #252]	; (800280c <SystemClock_Config_For_OC+0x15c>)
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800270e:	2202      	movs	r2, #2
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8002710:	2404      	movs	r4, #4
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002712:	2501      	movs	r5, #1
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8002714:	6a83      	ldr	r3, [r0, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8002716:	2100      	movs	r1, #0
	RCC_OscInitStruct.PLL.PLLM = 5;
 8002718:	2705      	movs	r7, #5
	RCC_OscInitStruct.PLL.PLLN = 240;
 800271a:	26f0      	movs	r6, #240	; 0xf0
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800271c:	f023 0303 	bic.w	r3, r3, #3
 8002720:	4313      	orrs	r3, r2
 8002722:	6283      	str	r3, [r0, #40]	; 0x28
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002724:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
	RCC_OscInitStruct.PLL.PLLP = 2;
 8002728:	9217      	str	r2, [sp, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800272a:	a80a      	add	r0, sp, #40	; 0x28
	RCC_OscInitStruct.PLL.PLLR = 2;
 800272c:	9219      	str	r2, [sp, #100]	; 0x64
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800272e:	9510      	str	r5, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8002730:	941a      	str	r4, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002732:	9418      	str	r4, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLM = 5;
 8002734:	9715      	str	r7, [sp, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLN = 240;
 8002736:	9616      	str	r6, [sp, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002738:	e9cd 2213 	strd	r2, r2, [sp, #76]	; 0x4c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800273c:	2221      	movs	r2, #33	; 0x21
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800273e:	e9cd 111b 	strd	r1, r1, [sp, #108]	; 0x6c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8002742:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002746:	f004 fe3b 	bl	80073c0 <HAL_RCC_OscConfig>
 800274a:	2800      	cmp	r0, #0
 800274c:	d157      	bne.n	80027fe <SystemClock_Config_For_OC+0x14e>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800274e:	263f      	movs	r6, #63	; 0x3f
 8002750:	2703      	movs	r7, #3
 8002752:	2200      	movs	r2, #0
 8002754:	2308      	movs	r3, #8
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002756:	4621      	mov	r1, r4
 8002758:	a802      	add	r0, sp, #8
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800275a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800275e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002762:	2640      	movs	r6, #64	; 0x40
 8002764:	2340      	movs	r3, #64	; 0x40
 8002766:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800276a:	2740      	movs	r7, #64	; 0x40
 800276c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002770:	e9cd 6706 	strd	r6, r7, [sp, #24]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002774:	f005 fa16 	bl	8007ba4 <HAL_RCC_ClockConfig>
 8002778:	4603      	mov	r3, r0
 800277a:	2800      	cmp	r0, #0
 800277c:	d13f      	bne.n	80027fe <SystemClock_Config_For_OC+0x14e>
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800277e:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
	PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8002782:	932e      	str	r3, [sp, #184]	; 0xb8
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002784:	933b      	str	r3, [sp, #236]	; 0xec
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 8002786:	2318      	movs	r3, #24
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002788:	923f      	str	r2, [sp, #252]	; 0xfc
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 800278a:	2226      	movs	r2, #38	; 0x26
 800278c:	f8df 8080 	ldr.w	r8, [pc, #128]	; 8002810 <SystemClock_Config_For_OC+0x160>
 8002790:	f04f 0904 	mov.w	r9, #4
 8002794:	2602      	movs	r6, #2
 8002796:	2702      	movs	r7, #2
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 8002798:	f44f 6480 	mov.w	r4, #1024	; 0x400
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 800279c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027a0:	a81e      	add	r0, sp, #120	; 0x78
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 80027a2:	9444      	str	r4, [sp, #272]	; 0x110
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 80027a4:	9146      	str	r1, [sp, #280]	; 0x118
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 80027a6:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 80027aa:	2280      	movs	r2, #128	; 0x80
 80027ac:	2300      	movs	r3, #0
 80027ae:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 80027b2:	22a0      	movs	r2, #160	; 0xa0
 80027b4:	2302      	movs	r3, #2
 80027b6:	e9cd 891e 	strd	r8, r9, [sp, #120]	; 0x78
 80027ba:	e9cd 6722 	strd	r6, r7, [sp, #136]	; 0x88
 80027be:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
 80027c2:	f04f 0800 	mov.w	r8, #0
 80027c6:	f04f 0905 	mov.w	r9, #5
 80027ca:	2608      	movs	r6, #8
 80027cc:	2705      	movs	r7, #5
 80027ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80027d2:	2300      	movs	r3, #0
 80027d4:	e9cd 8926 	strd	r8, r9, [sp, #152]	; 0x98
 80027d8:	e9cd 672a 	strd	r6, r7, [sp, #168]	; 0xa8
 80027dc:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027e0:	f005 fcd2 	bl	8008188 <HAL_RCCEx_PeriphCLKConfig>
 80027e4:	b958      	cbnz	r0, 80027fe <SystemClock_Config_For_OC+0x14e>
	HAL_PWREx_EnableUSBVoltageDetector();
 80027e6:	f004 fd5f 	bl	80072a8 <HAL_PWREx_EnableUSBVoltageDetector>
	HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_PLL2PCLK, RCC_MCODIV_1);
 80027ea:	4628      	mov	r0, r5
 80027ec:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80027f0:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 80027f4:	f005 f8da 	bl	80079ac <HAL_RCC_MCOConfig>
}
 80027f8:	b04f      	add	sp, #316	; 0x13c
 80027fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		Error_Handler();
 80027fe:	f7ff ff3d 	bl	800267c <Error_Handler>
 8002802:	bf00      	nop
 8002804:	58024800 	.word	0x58024800
 8002808:	58000400 	.word	0x58000400
 800280c:	58024400 	.word	0x58024400
 8002810:	000c0042 	.word	0x000c0042

08002814 <MX_TIM6_Init_Custom_Rate>:
{
 8002814:	b510      	push	{r4, lr}
	htim6.Instance = TIM6;
 8002816:	4810      	ldr	r0, [pc, #64]	; (8002858 <MX_TIM6_Init_Custom_Rate+0x44>)
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002818:	2300      	movs	r3, #0
	htim6.Instance = TIM6;
 800281a:	4c10      	ldr	r4, [pc, #64]	; (800285c <MX_TIM6_Init_Custom_Rate+0x48>)
{
 800281c:	b084      	sub	sp, #16
	htim6.Init.Period = 7679;
 800281e:	f641 51ff 	movw	r1, #7679	; 0x1dff
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002822:	2280      	movs	r2, #128	; 0x80
	htim6.Instance = TIM6;
 8002824:	6020      	str	r0, [r4, #0]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002826:	4620      	mov	r0, r4
	htim6.Init.Period = 7679;
 8002828:	60e1      	str	r1, [r4, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800282a:	61a2      	str	r2, [r4, #24]
	htim6.Init.Prescaler = 0;
 800282c:	6063      	str	r3, [r4, #4]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800282e:	9301      	str	r3, [sp, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002830:	60a3      	str	r3, [r4, #8]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002832:	e9cd 3302 	strd	r3, r3, [sp, #8]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002836:	f006 fd95 	bl	8009364 <HAL_TIM_Base_Init>
 800283a:	b950      	cbnz	r0, 8002852 <MX_TIM6_Init_Custom_Rate+0x3e>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800283c:	4603      	mov	r3, r0
 800283e:	2220      	movs	r2, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002840:	a901      	add	r1, sp, #4
 8002842:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002844:	9303      	str	r3, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002846:	9201      	str	r2, [sp, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002848:	f006 ff4e 	bl	80096e8 <HAL_TIMEx_MasterConfigSynchronization>
 800284c:	b908      	cbnz	r0, 8002852 <MX_TIM6_Init_Custom_Rate+0x3e>
}
 800284e:	b004      	add	sp, #16
 8002850:	bd10      	pop	{r4, pc}
		Error_Handler();
 8002852:	f7ff ff13 	bl	800267c <Error_Handler>
 8002856:	bf00      	nop
 8002858:	40001000 	.word	0x40001000
 800285c:	24009060 	.word	0x24009060

08002860 <main>:
{
 8002860:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8002864:	b0b7      	sub	sp, #220	; 0xdc
	HAL_Init();
 8002866:	f000 fef5 	bl	8003654 <HAL_Init>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800286a:	4bd1      	ldr	r3, [pc, #836]	; (8002bb0 <main+0x350>)
 800286c:	695a      	ldr	r2, [r3, #20]
 800286e:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
 8002872:	d111      	bne.n	8002898 <main+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
 8002874:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002878:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800287c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002880:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002884:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8002888:	695a      	ldr	r2, [r3, #20]
 800288a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800288e:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002890:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002894:	f3bf 8f6f 	isb	sy
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002898:	2400      	movs	r4, #0
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800289a:	4ec6      	ldr	r6, [pc, #792]	; (8002bb4 <main+0x354>)
	SystemClock_Config_For_OC();
 800289c:	f7ff ff08 	bl	80026b0 <SystemClock_Config_For_OC>
	HAL_Delay(20);  //needed for USB setup. USB somentimes (and almost always oh an Android phone) does not initialize
 80028a0:	2014      	movs	r0, #20
 80028a2:	f000 ff19 	bl	80036d8 <HAL_Delay>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a6:	942e      	str	r4, [sp, #184]	; 0xb8
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028a8:	2701      	movs	r7, #1
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80028aa:	f04f 0b08 	mov.w	fp, #8
	HAL_GPIO_WritePin(TX_ENA_GPIO_Port, TX_ENA_Pin, GPIO_PIN_RESET);
 80028ae:	4622      	mov	r2, r4
 80028b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80028b4:	48c0      	ldr	r0, [pc, #768]	; (8002bb8 <main+0x358>)
	GPIO_InitStruct.Pin = TX_ENA_Pin;
 80028b6:	f44f 6800 	mov.w	r8, #2048	; 0x800
 80028ba:	f04f 0901 	mov.w	r9, #1
	hadc1.Instance = ADC1;
 80028be:	4dbf      	ldr	r5, [pc, #764]	; (8002bbc <main+0x35c>)
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80028c0:	f44f 2a80 	mov.w	sl, #262144	; 0x40000
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c4:	e9cd 442c 	strd	r4, r4, [sp, #176]	; 0xb0
 80028c8:	e9cd 442f 	strd	r4, r4, [sp, #188]	; 0xbc
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80028cc:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 80028d0:	f043 0304 	orr.w	r3, r3, #4
 80028d4:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 80028d8:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 80028dc:	f003 0304 	and.w	r3, r3, #4
 80028e0:	9305      	str	r3, [sp, #20]
 80028e2:	9b05      	ldr	r3, [sp, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80028e4:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 80028e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028ec:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 80028f0:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 80028f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028f8:	9306      	str	r3, [sp, #24]
 80028fa:	9b06      	ldr	r3, [sp, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80028fc:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002900:	433b      	orrs	r3, r7
 8002902:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002906:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 800290a:	403b      	ands	r3, r7
 800290c:	9307      	str	r3, [sp, #28]
 800290e:	9b07      	ldr	r3, [sp, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002910:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002914:	f043 0302 	orr.w	r3, r3, #2
 8002918:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 800291c:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002920:	f003 0302 	and.w	r3, r3, #2
 8002924:	9308      	str	r3, [sp, #32]
 8002926:	9b08      	ldr	r3, [sp, #32]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002928:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 800292c:	ea43 030b 	orr.w	r3, r3, fp
 8002930:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8002934:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8002938:	ea03 030b 	and.w	r3, r3, fp
 800293c:	9309      	str	r3, [sp, #36]	; 0x24
 800293e:	9b09      	ldr	r3, [sp, #36]	; 0x24
	HAL_GPIO_WritePin(TX_ENA_GPIO_Port, TX_ENA_Pin, GPIO_PIN_RESET);
 8002940:	f003 fe88 	bl	8006654 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8002944:	4622      	mov	r2, r4
 8002946:	f44f 7180 	mov.w	r1, #256	; 0x100
 800294a:	489d      	ldr	r0, [pc, #628]	; (8002bc0 <main+0x360>)
 800294c:	f003 fe82 	bl	8006654 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = SwInt1_Pin;
 8002950:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002954:	4b9b      	ldr	r3, [pc, #620]	; (8002bc4 <main+0x364>)
	HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8002956:	a92c      	add	r1, sp, #176	; 0xb0
 8002958:	489b      	ldr	r0, [pc, #620]	; (8002bc8 <main+0x368>)
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800295a:	972e      	str	r7, [sp, #184]	; 0xb8
	GPIO_InitStruct.Pin = SwInt1_Pin;
 800295c:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
	HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8002960:	f003 fd5a 	bl	8006418 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = TX_ENA_Pin;
 8002964:	2202      	movs	r2, #2
 8002966:	2300      	movs	r3, #0
	HAL_GPIO_Init(TX_ENA_GPIO_Port, &GPIO_InitStruct);
 8002968:	a92c      	add	r1, sp, #176	; 0xb0
 800296a:	4893      	ldr	r0, [pc, #588]	; (8002bb8 <main+0x358>)
	GPIO_InitStruct.Pin = TX_ENA_Pin;
 800296c:	e9cd 892c 	strd	r8, r9, [sp, #176]	; 0xb0
 8002970:	e9cd 232e 	strd	r2, r3, [sp, #184]	; 0xb8
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002974:	f44f 7800 	mov.w	r8, #512	; 0x200
	HAL_GPIO_Init(TX_ENA_GPIO_Port, &GPIO_InitStruct);
 8002978:	f003 fd4e 	bl	8006418 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 800297c:	f04f 0902 	mov.w	r9, #2
 8002980:	2200      	movs	r2, #0
 8002982:	2303      	movs	r3, #3
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002984:	a92c      	add	r1, sp, #176	; 0xb0
 8002986:	4890      	ldr	r0, [pc, #576]	; (8002bc8 <main+0x368>)
	GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002988:	9430      	str	r4, [sp, #192]	; 0xc0
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 800298a:	e9cd 892c 	strd	r8, r9, [sp, #176]	; 0xb0
 800298e:	e9cd 232e 	strd	r2, r3, [sp, #184]	; 0xb8
	GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8002992:	f44f 7880 	mov.w	r8, #256	; 0x100
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002996:	f003 fd3f 	bl	8006418 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800299a:	f04f 0901 	mov.w	r9, #1
 800299e:	2300      	movs	r3, #0
 80029a0:	2200      	movs	r2, #0
	HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80029a2:	a92c      	add	r1, sp, #176	; 0xb0
 80029a4:	4886      	ldr	r0, [pc, #536]	; (8002bc0 <main+0x360>)
	GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80029a6:	e9cd 232e 	strd	r2, r3, [sp, #184]	; 0xb8
 80029aa:	e9cd 892c 	strd	r8, r9, [sp, #176]	; 0xb0
	HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80029ae:	f003 fd33 	bl	8006418 <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 80029b2:	4622      	mov	r2, r4
 80029b4:	2104      	movs	r1, #4
 80029b6:	2028      	movs	r0, #40	; 0x28
 80029b8:	f002 f80e 	bl	80049d8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80029bc:	2028      	movs	r0, #40	; 0x28
 80029be:	f002 f845 	bl	8004a4c <HAL_NVIC_EnableIRQ>
	__HAL_RCC_DMA1_CLK_ENABLE();
 80029c2:	f8d6 30d8 	ldr.w	r3, [r6, #216]	; 0xd8
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80029c6:	4622      	mov	r2, r4
 80029c8:	4621      	mov	r1, r4
	__HAL_RCC_DMA1_CLK_ENABLE();
 80029ca:	433b      	orrs	r3, r7
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80029cc:	200b      	movs	r0, #11
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80029ce:	f04f 0904 	mov.w	r9, #4
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80029d2:	f44f 5880 	mov.w	r8, #4096	; 0x1000
	__HAL_RCC_DMA1_CLK_ENABLE();
 80029d6:	f8c6 30d8 	str.w	r3, [r6, #216]	; 0xd8
 80029da:	f8d6 30d8 	ldr.w	r3, [r6, #216]	; 0xd8
	hadc1.Init.LowPowerAutoWait = DISABLE;
 80029de:	f44f 7680 	mov.w	r6, #256	; 0x100
	__HAL_RCC_DMA1_CLK_ENABLE();
 80029e2:	403b      	ands	r3, r7
 80029e4:	9304      	str	r3, [sp, #16]
 80029e6:	9b04      	ldr	r3, [sp, #16]
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80029e8:	f001 fff6 	bl	80049d8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80029ec:	200b      	movs	r0, #11
 80029ee:	f002 f82d 	bl	8004a4c <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 80029f2:	4622      	mov	r2, r4
 80029f4:	2102      	movs	r1, #2
 80029f6:	200c      	movs	r0, #12
 80029f8:	f001 ffee 	bl	80049d8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80029fc:	200c      	movs	r0, #12
 80029fe:	f002 f825 	bl	8004a4c <HAL_NVIC_EnableIRQ>
	hadc1.Instance = ADC1;
 8002a02:	4a72      	ldr	r2, [pc, #456]	; (8002bcc <main+0x36c>)
	hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8002a04:	2303      	movs	r3, #3
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002a06:	4628      	mov	r0, r5
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8002a08:	82ae      	strh	r6, [r5, #20]
	ADC_MultiModeTypeDef multimode = {0};
 8002a0a:	940a      	str	r4, [sp, #40]	; 0x28
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002a0c:	9416      	str	r4, [sp, #88]	; 0x58
	ADC_ChannelConfTypeDef sConfig = {0};
 8002a0e:	9424      	str	r4, [sp, #144]	; 0x90
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002a10:	941b      	str	r4, [sp, #108]	; 0x6c
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002a12:	60ec      	str	r4, [r5, #12]
	hadc1.Init.NbrOfConversion = 1;
 8002a14:	61af      	str	r7, [r5, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002a16:	772c      	strb	r4, [r5, #28]
	hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002a18:	636c      	str	r4, [r5, #52]	; 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 8002a1a:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
	hadc1.Instance = ADC1;
 8002a1e:	602a      	str	r2, [r5, #0]
	hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8002a20:	62eb      	str	r3, [r5, #44]	; 0x2c
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002a22:	f8c5 9010 	str.w	r9, [r5, #16]
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002a26:	f8c5 8030 	str.w	r8, [r5, #48]	; 0x30
	ADC_MultiModeTypeDef multimode = {0};
 8002a2a:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002a2e:	e9cd 4417 	strd	r4, r4, [sp, #92]	; 0x5c
 8002a32:	e9cd 4419 	strd	r4, r4, [sp, #100]	; 0x64
	ADC_ChannelConfTypeDef sConfig = {0};
 8002a36:	e9cd 4425 	strd	r4, r4, [sp, #148]	; 0x94
 8002a3a:	e9cd 4427 	strd	r4, r4, [sp, #156]	; 0x9c
 8002a3e:	e9cd 4429 	strd	r4, r4, [sp, #164]	; 0xa4
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002a42:	e9c5 4409 	strd	r4, r4, [r5, #36]	; 0x24
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002a46:	e9c5 ab01 	strd	sl, fp, [r5, #4]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002a4a:	f001 fd63 	bl	8004514 <HAL_ADC_Init>
 8002a4e:	2800      	cmp	r0, #0
 8002a50:	f040 81f7 	bne.w	8002e42 <main+0x5e2>
	multimode.Mode = ADC_DUALMODE_INTERL;
 8002a54:	2207      	movs	r2, #7
 8002a56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002a5a:	a90a      	add	r1, sp, #40	; 0x28
 8002a5c:	4628      	mov	r0, r5
	multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_2CYCLES;
 8002a5e:	960c      	str	r6, [sp, #48]	; 0x30
	multimode.Mode = ADC_DUALMODE_INTERL;
 8002a60:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002a64:	f001 ff3c 	bl	80048e0 <HAL_ADCEx_MultiModeConfigChannel>
 8002a68:	2800      	cmp	r0, #0
 8002a6a:	f040 81ea 	bne.w	8002e42 <main+0x5e2>
	AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8002a6e:	4a58      	ldr	r2, [pc, #352]	; (8002bd0 <main+0x370>)
 8002a70:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
	AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8002a74:	4c57      	ldr	r4, [pc, #348]	; (8002bd4 <main+0x374>)
	if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8002a76:	a916      	add	r1, sp, #88	; 0x58
 8002a78:	4628      	mov	r0, r5
	AnalogWDGConfig.ITMode = ENABLE;
 8002a7a:	f88d 7064 	strb.w	r7, [sp, #100]	; 0x64
	AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8002a7e:	9418      	str	r4, [sp, #96]	; 0x60
	AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8002a80:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
	AnalogWDGConfig.HighThreshold = 4094;
 8002a84:	2301      	movs	r3, #1
 8002a86:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002a8a:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
	if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8002a8e:	f001 fa1f 	bl	8003ed0 <HAL_ADC_AnalogWDGConfig>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2800      	cmp	r0, #0
 8002a96:	f040 81d4 	bne.w	8002e42 <main+0x5e2>
	sConfig.Channel = ADC_CHANNEL_5;
 8002a9a:	2200      	movs	r2, #0
	sConfig.OffsetSignedSaturation = DISABLE;
 8002a9c:	f88d 30a9 	strb.w	r3, [sp, #169]	; 0xa9
	sConfig.Channel = ADC_CHANNEL_5;
 8002aa0:	f240 73ff 	movw	r3, #2047	; 0x7ff
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002aa4:	a924      	add	r1, sp, #144	; 0x90
 8002aa6:	4628      	mov	r0, r5
	sConfig.Channel = ADC_CHANNEL_5;
 8002aa8:	e9cd 2326 	strd	r2, r3, [sp, #152]	; 0x98
 8002aac:	a33e      	add	r3, pc, #248	; (adr r3, 8002ba8 <main+0x348>)
 8002aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ab2:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	2204      	movs	r2, #4
 8002aba:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002abe:	f000 ffd7 	bl	8003a70 <HAL_ADC_ConfigChannel>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2800      	cmp	r0, #0
 8002ac6:	f040 81bc 	bne.w	8002e42 <main+0x5e2>
	hadc2.Instance = ADC2;
 8002aca:	4d43      	ldr	r5, [pc, #268]	; (8002bd8 <main+0x378>)
 8002acc:	4a43      	ldr	r2, [pc, #268]	; (8002bdc <main+0x37c>)
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002ace:	9010      	str	r0, [sp, #64]	; 0x40
	ADC_ChannelConfTypeDef sConfig = {0};
 8002ad0:	901c      	str	r0, [sp, #112]	; 0x70
	if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002ad2:	4628      	mov	r0, r5
	hadc2.Init.LowPowerAutoWait = DISABLE;
 8002ad4:	82ae      	strh	r6, [r5, #20]
	hadc2.Init.NbrOfConversion = 1;
 8002ad6:	61af      	str	r7, [r5, #24]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002ad8:	772b      	strb	r3, [r5, #28]
	hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002ada:	636b      	str	r3, [r5, #52]	; 0x34
	hadc2.Init.OversamplingMode = DISABLE;
 8002adc:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
	hadc2.Instance = ADC2;
 8002ae0:	602a      	str	r2, [r5, #0]
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002ae2:	9315      	str	r3, [sp, #84]	; 0x54
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002ae4:	e9c5 ab01 	strd	sl, fp, [r5, #4]
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002ae8:	e9c5 3903 	strd	r3, r9, [r5, #12]
	hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002aec:	e9c5 380b 	strd	r3, r8, [r5, #44]	; 0x2c
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002af0:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
 8002af4:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
	ADC_ChannelConfTypeDef sConfig = {0};
 8002af8:	e9cd 331d 	strd	r3, r3, [sp, #116]	; 0x74
 8002afc:	e9cd 331f 	strd	r3, r3, [sp, #124]	; 0x7c
 8002b00:	e9cd 3321 	strd	r3, r3, [sp, #132]	; 0x84
	if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002b04:	f001 fd06 	bl	8004514 <HAL_ADC_Init>
 8002b08:	2800      	cmp	r0, #0
 8002b0a:	f040 819a 	bne.w	8002e42 <main+0x5e2>
	AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8002b0e:	4a30      	ldr	r2, [pc, #192]	; (8002bd0 <main+0x370>)
 8002b10:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
	if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8002b14:	a910      	add	r1, sp, #64	; 0x40
 8002b16:	4628      	mov	r0, r5
	AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8002b18:	9412      	str	r4, [sp, #72]	; 0x48
	AnalogWDGConfig.ITMode = ENABLE;
 8002b1a:	f88d 704c 	strb.w	r7, [sp, #76]	; 0x4c
	AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8002b1e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
	AnalogWDGConfig.HighThreshold = 4094;
 8002b22:	2301      	movs	r3, #1
 8002b24:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002b28:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
	if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8002b2c:	f001 f9d0 	bl	8003ed0 <HAL_ADC_AnalogWDGConfig>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2800      	cmp	r0, #0
 8002b34:	f040 8185 	bne.w	8002e42 <main+0x5e2>
	sConfig.OffsetSignedSaturation = DISABLE;
 8002b38:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
	sConfig.Channel = ADC_CHANNEL_5;
 8002b3c:	2200      	movs	r2, #0
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002b3e:	a91c      	add	r1, sp, #112	; 0x70
 8002b40:	4628      	mov	r0, r5
	sConfig.Channel = ADC_CHANNEL_5;
 8002b42:	a419      	add	r4, pc, #100	; (adr r4, 8002ba8 <main+0x348>)
 8002b44:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002b48:	e9cd 341c 	strd	r3, r4, [sp, #112]	; 0x70
 8002b4c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002b50:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
 8002b54:	2204      	movs	r2, #4
 8002b56:	2300      	movs	r3, #0
 8002b58:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002b5c:	f000 ff88 	bl	8003a70 <HAL_ADC_ConfigChannel>
 8002b60:	4601      	mov	r1, r0
 8002b62:	2800      	cmp	r0, #0
 8002b64:	f040 816d 	bne.w	8002e42 <main+0x5e2>
	DAC_ChannelConfTypeDef sConfig = {0};
 8002b68:	2224      	movs	r2, #36	; 0x24
	hdac1.Instance = DAC1;
 8002b6a:	4c1d      	ldr	r4, [pc, #116]	; (8002be0 <main+0x380>)
	DAC_ChannelConfTypeDef sConfig = {0};
 8002b6c:	a82c      	add	r0, sp, #176	; 0xb0
 8002b6e:	f00a fc27 	bl	800d3c0 <memset>
	hdac1.Instance = DAC1;
 8002b72:	4b1c      	ldr	r3, [pc, #112]	; (8002be4 <main+0x384>)
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002b74:	4620      	mov	r0, r4
	hdac1.Instance = DAC1;
 8002b76:	6023      	str	r3, [r4, #0]
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002b78:	f001 ff8e 	bl	8004a98 <HAL_DAC_Init>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	2800      	cmp	r0, #0
 8002b80:	f040 815f 	bne.w	8002e42 <main+0x5e2>
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002b84:	2000      	movs	r0, #0
 8002b86:	2116      	movs	r1, #22
 8002b88:	2600      	movs	r6, #0
 8002b8a:	2701      	movs	r7, #1
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002b8c:	9230      	str	r2, [sp, #192]	; 0xc0
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002b8e:	e9cd 012c 	strd	r0, r1, [sp, #176]	; 0xb0
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002b92:	a92c      	add	r1, sp, #176	; 0xb0
 8002b94:	4620      	mov	r0, r4
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002b96:	e9cd 672e 	strd	r6, r7, [sp, #184]	; 0xb8
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002b9a:	f002 f8b9 	bl	8004d10 <HAL_DAC_ConfigChannel>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2800      	cmp	r0, #0
 8002ba2:	f040 814e 	bne.w	8002e42 <main+0x5e2>
 8002ba6:	e01f      	b.n	8002be8 <main+0x388>
 8002ba8:	14f00020 	.word	0x14f00020
 8002bac:	00000006 	.word	0x00000006
 8002bb0:	e000ed00 	.word	0xe000ed00
 8002bb4:	58024400 	.word	0x58024400
 8002bb8:	58020c00 	.word	0x58020c00
 8002bbc:	240079c8 	.word	0x240079c8
 8002bc0:	58020000 	.word	0x58020000
 8002bc4:	11110000 	.word	0x11110000
 8002bc8:	58020800 	.word	0x58020800
 8002bcc:	40022000 	.word	0x40022000
 8002bd0:	7dc00000 	.word	0x7dc00000
 8002bd4:	14f00020 	.word	0x14f00020
 8002bd8:	24002d70 	.word	0x24002d70
 8002bdc:	40022100 	.word	0x40022100
 8002be0:	24002ccc 	.word	0x24002ccc
 8002be4:	40007400 	.word	0x40007400
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002be8:	a92c      	add	r1, sp, #176	; 0xb0
 8002bea:	4620      	mov	r0, r4
 8002bec:	2210      	movs	r2, #16
	sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002bee:	932d      	str	r3, [sp, #180]	; 0xb4
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002bf0:	f002 f88e 	bl	8004d10 <HAL_DAC_ConfigChannel>
 8002bf4:	2800      	cmp	r0, #0
 8002bf6:	f040 8124 	bne.w	8002e42 <main+0x5e2>
	hlptim2.Instance = LPTIM2;
 8002bfa:	48a5      	ldr	r0, [pc, #660]	; (8002e90 <main+0x630>)
	hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8002bfc:	2300      	movs	r3, #0
	hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8002bfe:	f64f 71ff 	movw	r1, #65535	; 0xffff
	hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8002c02:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
	hlptim2.Instance = LPTIM2;
 8002c06:	4ca3      	ldr	r4, [pc, #652]	; (8002e94 <main+0x634>)
	hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8002c08:	6141      	str	r1, [r0, #20]
	hlptim2.Instance = LPTIM2;
 8002c0a:	6004      	str	r4, [r0, #0]
	hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8002c0c:	6282      	str	r2, [r0, #40]	; 0x28
	hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8002c0e:	e9c0 3301 	strd	r3, r3, [r0, #4]
	hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8002c12:	e9c0 3303 	strd	r3, r3, [r0, #12]
	hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8002c16:	e9c0 3308 	strd	r3, r3, [r0, #32]
	hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8002c1a:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
	if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 8002c1e:	f003 fd2b 	bl	8006678 <HAL_LPTIM_Init>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2800      	cmp	r0, #0
 8002c26:	f040 810c 	bne.w	8002e42 <main+0x5e2>
	htim6.Instance = TIM6;
 8002c2a:	4c9b      	ldr	r4, [pc, #620]	; (8002e98 <main+0x638>)
	htim6.Init.Period = 8191;
 8002c2c:	f641 71ff 	movw	r1, #8191	; 0x1fff
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002c30:	2280      	movs	r2, #128	; 0x80
	htim6.Instance = TIM6;
 8002c32:	4d9a      	ldr	r5, [pc, #616]	; (8002e9c <main+0x63c>)
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c34:	900d      	str	r0, [sp, #52]	; 0x34
	htim6.Init.Prescaler = 0;
 8002c36:	6060      	str	r0, [r4, #4]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002c38:	4620      	mov	r0, r4
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c3a:	60a3      	str	r3, [r4, #8]
	htim6.Instance = TIM6;
 8002c3c:	6025      	str	r5, [r4, #0]
	htim6.Init.Period = 8191;
 8002c3e:	60e1      	str	r1, [r4, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002c40:	61a2      	str	r2, [r4, #24]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c42:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002c46:	f006 fb8d 	bl	8009364 <HAL_TIM_Base_Init>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2800      	cmp	r0, #0
 8002c4e:	f040 80f8 	bne.w	8002e42 <main+0x5e2>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002c52:	2220      	movs	r2, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002c54:	a90d      	add	r1, sp, #52	; 0x34
 8002c56:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c58:	930f      	str	r3, [sp, #60]	; 0x3c
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002c5a:	920d      	str	r2, [sp, #52]	; 0x34
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002c5c:	f006 fd44 	bl	80096e8 <HAL_TIMEx_MasterConfigSynchronization>
 8002c60:	4603      	mov	r3, r0
 8002c62:	2800      	cmp	r0, #0
 8002c64:	f040 80ed 	bne.w	8002e42 <main+0x5e2>
	huart3.Instance = USART3;
 8002c68:	4c8d      	ldr	r4, [pc, #564]	; (8002ea0 <main+0x640>)
	huart3.Init.BaudRate = 115200;
 8002c6a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
	huart3.Init.Mode = UART_MODE_TX_RX;
 8002c6e:	220c      	movs	r2, #12
	huart3.Instance = USART3;
 8002c70:	f505 5560 	add.w	r5, r5, #14336	; 0x3800
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8002c74:	4620      	mov	r0, r4
	huart3.Init.Parity = UART_PARITY_NONE;
 8002c76:	6123      	str	r3, [r4, #16]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c78:	62a3      	str	r3, [r4, #40]	; 0x28
	huart3.Init.Mode = UART_MODE_TX_RX;
 8002c7a:	6162      	str	r2, [r4, #20]
	huart3.Init.BaudRate = 115200;
 8002c7c:	e9c4 5100 	strd	r5, r1, [r4]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8002c80:	e9c4 3302 	strd	r3, r3, [r4, #8]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c84:	e9c4 3306 	strd	r3, r3, [r4, #24]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c88:	e9c4 3308 	strd	r3, r3, [r4, #32]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8002c8c:	f006 ffb6 	bl	8009bfc <HAL_UART_Init>
 8002c90:	4601      	mov	r1, r0
 8002c92:	2800      	cmp	r0, #0
 8002c94:	f040 80d5 	bne.w	8002e42 <main+0x5e2>
	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c98:	4620      	mov	r0, r4
 8002c9a:	f007 fab3 	bl	800a204 <HAL_UARTEx_SetTxFifoThreshold>
 8002c9e:	4601      	mov	r1, r0
 8002ca0:	2800      	cmp	r0, #0
 8002ca2:	f040 80ce 	bne.w	8002e42 <main+0x5e2>
	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ca6:	4620      	mov	r0, r4
 8002ca8:	f007 faea 	bl	800a280 <HAL_UARTEx_SetRxFifoThreshold>
 8002cac:	2800      	cmp	r0, #0
 8002cae:	f040 80c8 	bne.w	8002e42 <main+0x5e2>
	if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002cb2:	4620      	mov	r0, r4
 8002cb4:	f007 fa88 	bl	800a1c8 <HAL_UARTEx_DisableFifoMode>
 8002cb8:	2800      	cmp	r0, #0
 8002cba:	f040 80c2 	bne.w	8002e42 <main+0x5e2>
	MX_USB_DEVICE_Init();
 8002cbe:	f008 ff41 	bl	800bb44 <MX_USB_DEVICE_Init>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8002cc2:	4978      	ldr	r1, [pc, #480]	; (8002ea4 <main+0x644>)
 8002cc4:	694b      	ldr	r3, [r1, #20]
 8002cc6:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8002cca:	d124      	bne.n	8002d16 <main+0x4b6>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8002ccc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8002cd0:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8002cd4:	f8d1 5080 	ldr.w	r5, [r1, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002cd8:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8002cdc:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002ce0:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 8002ce4:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002ce6:	ea04 0006 	and.w	r0, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002cea:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002cec:	ea40 7283 	orr.w	r2, r0, r3, lsl #30
      } while (ways-- != 0U);
 8002cf0:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8002cf2:	f8c1 2260 	str.w	r2, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 8002cf6:	1c5a      	adds	r2, r3, #1
 8002cf8:	d1f8      	bne.n	8002cec <main+0x48c>
    } while(sets-- != 0U);
 8002cfa:	3c20      	subs	r4, #32
 8002cfc:	f114 0f20 	cmn.w	r4, #32
 8002d00:	d1f1      	bne.n	8002ce6 <main+0x486>
 8002d02:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8002d06:	694b      	ldr	r3, [r1, #20]
 8002d08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d0c:	614b      	str	r3, [r1, #20]
 8002d0e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002d12:	f3bf 8f6f 	isb	sy
	MX_TIM6_Init_Custom_Rate();
 8002d16:	f7ff fd7d 	bl	8002814 <MX_TIM6_Init_Custom_Rate>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 8002d1a:	2100      	movs	r1, #0
 8002d1c:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002d20:	4861      	ldr	r0, [pc, #388]	; (8002ea8 <main+0x648>)
 8002d22:	f001 fd03 	bl	800472c <HAL_ADCEx_Calibration_Start>
 8002d26:	4601      	mov	r1, r0
 8002d28:	2800      	cmp	r0, #0
 8002d2a:	f040 808a 	bne.w	8002e42 <main+0x5e2>
	if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 8002d2e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8002d32:	485e      	ldr	r0, [pc, #376]	; (8002eac <main+0x64c>)
 8002d34:	f001 fcfa 	bl	800472c <HAL_ADCEx_Calibration_Start>
 8002d38:	4605      	mov	r5, r0
 8002d3a:	2800      	cmp	r0, #0
 8002d3c:	f040 8081 	bne.w	8002e42 <main+0x5e2>
	volume= 0.1;
 8002d40:	4b5b      	ldr	r3, [pc, #364]	; (8002eb0 <main+0x650>)
	SetFstep(2);
 8002d42:	2002      	movs	r0, #2
	volume= 0.1;
 8002d44:	4a5b      	ldr	r2, [pc, #364]	; (8002eb4 <main+0x654>)
	AMindex  = LSBindex = 1;
 8002d46:	2401      	movs	r4, #1
	SamplingRate = ((160000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8002d48:	4f5b      	ldr	r7, [pc, #364]	; (8002eb8 <main+0x658>)
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8002d4a:	f44f 6600 	mov.w	r6, #2048	; 0x800
	volume= 0.1;
 8002d4e:	601a      	str	r2, [r3, #0]
	SetFstep(2);
 8002d50:	f7fd fece 	bl	8000af0 <SetFstep>
	AMindex  = LSBindex = 1;
 8002d54:	4b59      	ldr	r3, [pc, #356]	; (8002ebc <main+0x65c>)
	bw[AM]   = bw[LSB]  = Wide;
 8002d56:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
	AMindex  = LSBindex = 1;
 8002d5a:	4a59      	ldr	r2, [pc, #356]	; (8002ec0 <main+0x660>)
	TXEnable(1);
 8002d5c:	4620      	mov	r0, r4
	AMindex  = LSBindex = 1;
 8002d5e:	801c      	strh	r4, [r3, #0]
 8002d60:	8014      	strh	r4, [r2, #0]
	USBindex = CWindex  = 1;
 8002d62:	4b58      	ldr	r3, [pc, #352]	; (8002ec4 <main+0x664>)
 8002d64:	4a58      	ldr	r2, [pc, #352]	; (8002ec8 <main+0x668>)
 8002d66:	801c      	strh	r4, [r3, #0]
 8002d68:	8014      	strh	r4, [r2, #0]
	cwpitch = CWPITCH;
 8002d6a:	4b58      	ldr	r3, [pc, #352]	; (8002ecc <main+0x66c>)
 8002d6c:	4a58      	ldr	r2, [pc, #352]	; (8002ed0 <main+0x670>)
 8002d6e:	601a      	str	r2, [r3, #0]
	os_time = 0;
 8002d70:	4a58      	ldr	r2, [pc, #352]	; (8002ed4 <main+0x674>)
	meanavg = 0.f;
 8002d72:	4b59      	ldr	r3, [pc, #356]	; (8002ed8 <main+0x678>)
	os_time = 0;
 8002d74:	6015      	str	r5, [r2, #0]
	meanavg = 0.f;
 8002d76:	2200      	movs	r2, #0
 8002d78:	601a      	str	r2, [r3, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 8002d7a:	4b58      	ldr	r3, [pc, #352]	; (8002edc <main+0x67c>)
 8002d7c:	4a58      	ldr	r2, [pc, #352]	; (8002ee0 <main+0x680>)
 8002d7e:	601a      	str	r2, [r3, #0]
	Muted   = false;
 8002d80:	4a58      	ldr	r2, [pc, #352]	; (8002ee4 <main+0x684>)
	bw[AM]   = bw[LSB]  = Wide;
 8002d82:	4b59      	ldr	r3, [pc, #356]	; (8002ee8 <main+0x688>)
	Muted   = false;
 8002d84:	7015      	strb	r5, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 8002d86:	6019      	str	r1, [r3, #0]
	agc[AM]  = agc[LSB] = Slow;
 8002d88:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
 8002d8c:	4a57      	ldr	r2, [pc, #348]	; (8002eec <main+0x68c>)
	AGC_decay[Fast] = 0.9995f;
 8002d8e:	4b58      	ldr	r3, [pc, #352]	; (8002ef0 <main+0x690>)
	agc[AM]  = agc[LSB] = Slow;
 8002d90:	6011      	str	r1, [r2, #0]
	AGC_decay[Fast] = 0.9995f;
 8002d92:	4958      	ldr	r1, [pc, #352]	; (8002ef4 <main+0x694>)
	AGC_decay[Slow] = 0.99995f;
 8002d94:	4a58      	ldr	r2, [pc, #352]	; (8002ef8 <main+0x698>)
	AGC_decay[Fast] = 0.9995f;
 8002d96:	6019      	str	r1, [r3, #0]
	AGC_decay[Slow] = 0.99995f;
 8002d98:	605a      	str	r2, [r3, #4]
	Hangcount[Fast] = 2;
 8002d9a:	4958      	ldr	r1, [pc, #352]	; (8002efc <main+0x69c>)
 8002d9c:	4b58      	ldr	r3, [pc, #352]	; (8002f00 <main+0x6a0>)
	AgcThreshold    = 1.92e-4f;
 8002d9e:	4a59      	ldr	r2, [pc, #356]	; (8002f04 <main+0x6a4>)
	Hangcount[Fast] = 2;
 8002da0:	600b      	str	r3, [r1, #0]
	AgcThreshold    = 1.92e-4f;
 8002da2:	4959      	ldr	r1, [pc, #356]	; (8002f08 <main+0x6a8>)
	SamplingRate = ((160000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8002da4:	4b59      	ldr	r3, [pc, #356]	; (8002f0c <main+0x6ac>)
	AgcThreshold    = 1.92e-4f;
 8002da6:	6011      	str	r1, [r2, #0]
	SamplingRate = ((160000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8002da8:	603b      	str	r3, [r7, #0]
	TXEnable(1);
 8002daa:	f7ff fc33 	bl	8002614 <TXEnable>
	__HAL_RCC_PLL2_DISABLE();
 8002dae:	4b58      	ldr	r3, [pc, #352]	; (8002f10 <main+0x6b0>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 8002db0:	221a      	movs	r2, #26
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8002db2:	4858      	ldr	r0, [pc, #352]	; (8002f14 <main+0x6b4>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 8002db4:	9203      	str	r2, [sp, #12]
	__HAL_RCC_PLL2_DISABLE();
 8002db6:	681a      	ldr	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8002db8:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8002f18 <main+0x6b8>
	__HAL_RCC_PLL2_DISABLE();
 8002dbc:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8002dc0:	edd7 7a00 	vldr	s15, [r7]
 8002dc4:	4955      	ldr	r1, [pc, #340]	; (8002f1c <main+0x6bc>)
	__HAL_RCC_PLL2_DISABLE();
 8002dc6:	601a      	str	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8002dc8:	ee67 7a87 	vmul.f32	s15, s15, s14
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8002dcc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8002dce:	4d54      	ldr	r5, [pc, #336]	; (8002f20 <main+0x6c0>)
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8002dd0:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 8002dd4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002dd8:	629a      	str	r2, [r3, #40]	; 0x28
 8002dda:	9a03      	ldr	r2, [sp, #12]
 8002ddc:	3a01      	subs	r2, #1
 8002dde:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002de2:	4310      	orrs	r0, r2
 8002de4:	6398      	str	r0, [r3, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002dec:	601a      	str	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8002dee:	edc1 7a00 	vstr	s15, [r1]
	SDR_compute_IIR_parms();  // compute the IIR parms for the CW peak filter
 8002df2:	f7fe feff 	bl	8001bf4 <SDR_compute_IIR_parms>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8002df6:	4b4b      	ldr	r3, [pc, #300]	; (8002f24 <main+0x6c4>)
 8002df8:	2204      	movs	r2, #4
 8002dfa:	2140      	movs	r1, #64	; 0x40
 8002dfc:	484a      	ldr	r0, [pc, #296]	; (8002f28 <main+0x6c8>)
 8002dfe:	9300      	str	r3, [sp, #0]
 8002e00:	9601      	str	r6, [sp, #4]
 8002e02:	4b4a      	ldr	r3, [pc, #296]	; (8002f2c <main+0x6cc>)
 8002e04:	f009 fd38 	bl	800c878 <arm_fir_decimate_init_f32>
 8002e08:	7028      	strb	r0, [r5, #0]
	while(arc != ARM_MATH_SUCCESS)
 8002e0a:	b100      	cbz	r0, 8002e0e <main+0x5ae>
 8002e0c:	e7fe      	b.n	8002e0c <main+0x5ac>
	arc = arm_fir_decimate_init_f32(&SfirI, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1I, BSIZE*4);
 8002e0e:	4b48      	ldr	r3, [pc, #288]	; (8002f30 <main+0x6d0>)
 8002e10:	2204      	movs	r2, #4
 8002e12:	2140      	movs	r1, #64	; 0x40
 8002e14:	4847      	ldr	r0, [pc, #284]	; (8002f34 <main+0x6d4>)
 8002e16:	9300      	str	r3, [sp, #0]
 8002e18:	9601      	str	r6, [sp, #4]
 8002e1a:	4b44      	ldr	r3, [pc, #272]	; (8002f2c <main+0x6cc>)
 8002e1c:	f009 fd2c 	bl	800c878 <arm_fir_decimate_init_f32>
 8002e20:	7028      	strb	r0, [r5, #0]
	while(arc != ARM_MATH_SUCCESS)
 8002e22:	b980      	cbnz	r0, 8002e46 <main+0x5e6>
	Load_Presets();
 8002e24:	f7fd fc90 	bl	8000748 <Load_Presets>
	Tune_Preset(1);      // Set the initial tuning to Preset 1
 8002e28:	4620      	mov	r0, r4
 8002e2a:	f7fd fd6f 	bl	800090c <Tune_Preset>
	DisplayStatus();    // Display status, it would not be shown until a user input was given
 8002e2e:	f7ff f977 	bl	8002120 <DisplayStatus>
	if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 8002e32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e36:	4940      	ldr	r1, [pc, #256]	; (8002f38 <main+0x6d8>)
 8002e38:	481b      	ldr	r0, [pc, #108]	; (8002ea8 <main+0x648>)
 8002e3a:	f001 fcc9 	bl	80047d0 <HAL_ADCEx_MultiModeStart_DMA>
 8002e3e:	4604      	mov	r4, r0
 8002e40:	b110      	cbz	r0, 8002e48 <main+0x5e8>
		Error_Handler();
 8002e42:	f7ff fc1b 	bl	800267c <Error_Handler>
	while(arc != ARM_MATH_SUCCESS)
 8002e46:	e7fe      	b.n	8002e46 <main+0x5e6>
	HAL_TIM_Base_Start(&htim6);
 8002e48:	4813      	ldr	r0, [pc, #76]	; (8002e98 <main+0x638>)
 8002e4a:	f006 fb39 	bl	80094c0 <HAL_TIM_Base_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8002e4e:	4621      	mov	r1, r4
 8002e50:	483a      	ldr	r0, [pc, #232]	; (8002f3c <main+0x6dc>)
 8002e52:	f001 fe37 	bl	8004ac4 <HAL_DAC_Start>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)AudioOut, BSIZE * 2, DAC_ALIGN_12B_R);
 8002e56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e5a:	4a39      	ldr	r2, [pc, #228]	; (8002f40 <main+0x6e0>)
 8002e5c:	4621      	mov	r1, r4
 8002e5e:	4837      	ldr	r0, [pc, #220]	; (8002f3c <main+0x6dc>)
 8002e60:	9400      	str	r4, [sp, #0]
 8002e62:	f001 fe5b 	bl	8004b1c <HAL_DAC_Start_DMA>
	HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 8002e66:	4620      	mov	r0, r4
 8002e68:	f000 fc4e 	bl	8003708 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8002e6c:	2110      	movs	r1, #16
 8002e6e:	4833      	ldr	r0, [pc, #204]	; (8002f3c <main+0x6dc>)
 8002e70:	f001 fe28 	bl	8004ac4 <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 4095);
 8002e74:	4622      	mov	r2, r4
 8002e76:	f640 73ff 	movw	r3, #4095	; 0xfff
 8002e7a:	2110      	movs	r1, #16
 8002e7c:	482f      	ldr	r0, [pc, #188]	; (8002f3c <main+0x6dc>)
 8002e7e:	f001 fedd 	bl	8004c3c <HAL_DAC_SetValue>
		UserInput();
 8002e82:	f7ff fa41 	bl	8002308 <UserInput>
		HAL_Delay(100);
 8002e86:	2064      	movs	r0, #100	; 0x64
 8002e88:	f000 fc26 	bl	80036d8 <HAL_Delay>
		if (ubADCDualConversionComplete == RESET)
 8002e8c:	e7f9      	b.n	8002e82 <main+0x622>
 8002e8e:	bf00      	nop
 8002e90:	24007a34 	.word	0x24007a34
 8002e94:	58002400 	.word	0x58002400
 8002e98:	24009060 	.word	0x24009060
 8002e9c:	40001000 	.word	0x40001000
 8002ea0:	24002ce0 	.word	0x24002ce0
 8002ea4:	e000ed00 	.word	0xe000ed00
 8002ea8:	240079c8 	.word	0x240079c8
 8002eac:	24002d70 	.word	0x24002d70
 8002eb0:	24004604 	.word	0x24004604
 8002eb4:	3dcccccd 	.word	0x3dcccccd
 8002eb8:	240046ac 	.word	0x240046ac
 8002ebc:	2400da00 	.word	0x2400da00
 8002ec0:	2400da02 	.word	0x2400da02
 8002ec4:	240090b4 	.word	0x240090b4
 8002ec8:	24008278 	.word	0x24008278
 8002ecc:	2400a0c0 	.word	0x2400a0c0
 8002ed0:	44228000 	.word	0x44228000
 8002ed4:	2400a0cc 	.word	0x2400a0cc
 8002ed8:	2400c5e0 	.word	0x2400c5e0
 8002edc:	240090b0 	.word	0x240090b0
 8002ee0:	3f7cac08 	.word	0x3f7cac08
 8002ee4:	240079c4 	.word	0x240079c4
 8002ee8:	240090b8 	.word	0x240090b8
 8002eec:	24007a2c 	.word	0x24007a2c
 8002ef0:	2400c5ec 	.word	0x2400c5ec
 8002ef4:	3f7fdf3b 	.word	0x3f7fdf3b
 8002ef8:	3f7ffcb9 	.word	0x3f7ffcb9
 8002efc:	2400a0c4 	.word	0x2400a0c4
 8002f00:	001e0002 	.word	0x001e0002
 8002f04:	2400a0bc 	.word	0x2400a0bc
 8002f08:	3949539c 	.word	0x3949539c
 8002f0c:	4b189680 	.word	0x4b189680
 8002f10:	58024400 	.word	0x58024400
 8002f14:	01012e00 	.word	0x01012e00
 8002f18:	3b800000 	.word	0x3b800000
 8002f1c:	24008274 	.word	0x24008274
 8002f20:	2400c5e4 	.word	0x2400c5e4
 8002f24:	24004fb4 	.word	0x24004fb4
 8002f28:	240008a4 	.word	0x240008a4
 8002f2c:	240000f4 	.word	0x240000f4
 8002f30:	2400a0d0 	.word	0x2400a0d0
 8002f34:	24008af8 	.word	0x24008af8
 8002f38:	2400ce00 	.word	0x2400ce00
 8002f3c:	24002ccc 	.word	0x24002ccc
 8002f40:	240070c0 	.word	0x240070c0

08002f44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f44:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f46:	4c14      	ldr	r4, [pc, #80]	; (8002f98 <HAL_MspInit+0x54>)

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8002f48:	2102      	movs	r1, #2
{
 8002f4a:	b082      	sub	sp, #8
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8002f4c:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f4e:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8002f52:	f06f 0004 	mvn.w	r0, #4
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f56:	430b      	orrs	r3, r1
 8002f58:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8002f5c:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8002f60:	400b      	ands	r3, r1
 8002f62:	9300      	str	r3, [sp, #0]
 8002f64:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8002f66:	f001 fd37 	bl	80049d8 <HAL_NVIC_SetPriority>

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 8002f6a:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8002f6e:	2020      	movs	r0, #32
  __HAL_RCC_VREF_CLK_ENABLE();
 8002f70:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f74:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8002f78:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8002f7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f80:	9301      	str	r3, [sp, #4]
 8002f82:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8002f84:	f000 fbc0 	bl	8003708 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8002f88:	f000 fbd2 	bl	8003730 <HAL_SYSCFG_EnableVREFBUF>
  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8002f8c:	2000      	movs	r0, #0

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f8e:	b002      	add	sp, #8
 8002f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8002f94:	f000 bbc2 	b.w	800371c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
 8002f98:	58024400 	.word	0x58024400

08002f9c <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8002f9c:	4951      	ldr	r1, [pc, #324]	; (80030e4 <HAL_ADC_MspInit+0x148>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f9e:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 8002fa0:	6802      	ldr	r2, [r0, #0]
{
 8002fa2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(hadc->Instance==ADC1)
 8002fa6:	428a      	cmp	r2, r1
{
 8002fa8:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002faa:	9305      	str	r3, [sp, #20]
 8002fac:	9304      	str	r3, [sp, #16]
 8002fae:	9308      	str	r3, [sp, #32]
 8002fb0:	e9cd 3306 	strd	r3, r3, [sp, #24]
  if(hadc->Instance==ADC1)
 8002fb4:	d02d      	beq.n	8003012 <HAL_ADC_MspInit+0x76>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8002fb6:	4b4c      	ldr	r3, [pc, #304]	; (80030e8 <HAL_ADC_MspInit+0x14c>)
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d002      	beq.n	8002fc2 <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002fbc:	b00b      	add	sp, #44	; 0x2c
 8002fbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002fc2:	4a4a      	ldr	r2, [pc, #296]	; (80030ec <HAL_ADC_MspInit+0x150>)
 8002fc4:	6813      	ldr	r3, [r2, #0]
 8002fc6:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002fc8:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002fca:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002fcc:	d079      	beq.n	80030c2 <HAL_ADC_MspInit+0x126>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fce:	4b48      	ldr	r3, [pc, #288]	; (80030f0 <HAL_ADC_MspInit+0x154>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd0:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002fd2:	2602      	movs	r6, #2
 8002fd4:	2703      	movs	r7, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fd6:	f8d3 40e0 	ldr.w	r4, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fda:	a904      	add	r1, sp, #16
 8002fdc:	4845      	ldr	r0, [pc, #276]	; (80030f4 <HAL_ADC_MspInit+0x158>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fde:	f044 0402 	orr.w	r4, r4, #2
 8002fe2:	f8c3 40e0 	str.w	r4, [r3, #224]	; 0xe0
 8002fe6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fea:	9506      	str	r5, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fec:	f003 0302 	and.w	r3, r3, #2
 8002ff0:	9303      	str	r3, [sp, #12]
 8002ff2:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002ff4:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ff8:	f003 fa0e 	bl	8006418 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8002ffc:	462a      	mov	r2, r5
 8002ffe:	4629      	mov	r1, r5
 8003000:	2012      	movs	r0, #18
 8003002:	f001 fce9 	bl	80049d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003006:	2012      	movs	r0, #18
 8003008:	f001 fd20 	bl	8004a4c <HAL_NVIC_EnableIRQ>
}
 800300c:	b00b      	add	sp, #44	; 0x2c
 800300e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003012:	4a36      	ldr	r2, [pc, #216]	; (80030ec <HAL_ADC_MspInit+0x150>)
 8003014:	4604      	mov	r4, r0
 8003016:	6813      	ldr	r3, [r2, #0]
 8003018:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800301a:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 800301c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800301e:	d042      	beq.n	80030a6 <HAL_ADC_MspInit+0x10a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003020:	4b33      	ldr	r3, [pc, #204]	; (80030f0 <HAL_ADC_MspInit+0x154>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003022:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003024:	f04f 0802 	mov.w	r8, #2
 8003028:	f04f 0903 	mov.w	r9, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800302c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003030:	a904      	add	r1, sp, #16
 8003032:	4830      	ldr	r0, [pc, #192]	; (80030f4 <HAL_ADC_MspInit+0x158>)
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003034:	f44f 5780 	mov.w	r7, #4096	; 0x1000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003038:	f042 0202 	orr.w	r2, r2, #2
    hdma_adc1.Instance = DMA1_Stream0;
 800303c:	4d2e      	ldr	r5, [pc, #184]	; (80030f8 <HAL_ADC_MspInit+0x15c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800303e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003046:	9606      	str	r6, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	9301      	str	r3, [sp, #4]
 800304e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003050:	e9cd 8904 	strd	r8, r9, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003054:	f003 f9e0 	bl	8006418 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 8003058:	4b28      	ldr	r3, [pc, #160]	; (80030fc <HAL_ADC_MspInit+0x160>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800305a:	f44f 6080 	mov.w	r0, #1024	; 0x400
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800305e:	f04f 0c09 	mov.w	ip, #9
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003062:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003066:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Instance = DMA1_Stream0;
 800306a:	602b      	str	r3, [r5, #0]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800306c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003070:	6128      	str	r0, [r5, #16]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003072:	4628      	mov	r0, r5
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003074:	60ae      	str	r6, [r5, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003076:	60ee      	str	r6, [r5, #12]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003078:	626e      	str	r6, [r5, #36]	; 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800307a:	f8c5 c004 	str.w	ip, [r5, #4]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800307e:	e9c5 7105 	strd	r7, r1, [r5, #20]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8003082:	e9c5 2307 	strd	r2, r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003086:	f001 fff7 	bl	8005078 <HAL_DMA_Init>
 800308a:	bb40      	cbnz	r0, 80030de <HAL_ADC_MspInit+0x142>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800308c:	2200      	movs	r2, #0
 800308e:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003090:	64e5      	str	r5, [r4, #76]	; 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003092:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003094:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003096:	f001 fc9f 	bl	80049d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800309a:	2012      	movs	r0, #18
 800309c:	f001 fcd6 	bl	8004a4c <HAL_NVIC_EnableIRQ>
}
 80030a0:	b00b      	add	sp, #44	; 0x2c
 80030a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 80030a6:	4b12      	ldr	r3, [pc, #72]	; (80030f0 <HAL_ADC_MspInit+0x154>)
 80030a8:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80030ac:	f042 0220 	orr.w	r2, r2, #32
 80030b0:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80030b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80030b8:	f003 0320 	and.w	r3, r3, #32
 80030bc:	9300      	str	r3, [sp, #0]
 80030be:	9b00      	ldr	r3, [sp, #0]
 80030c0:	e7ae      	b.n	8003020 <HAL_ADC_MspInit+0x84>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80030c2:	4b0b      	ldr	r3, [pc, #44]	; (80030f0 <HAL_ADC_MspInit+0x154>)
 80030c4:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80030c8:	f042 0220 	orr.w	r2, r2, #32
 80030cc:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80030d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80030d4:	f003 0320 	and.w	r3, r3, #32
 80030d8:	9302      	str	r3, [sp, #8]
 80030da:	9b02      	ldr	r3, [sp, #8]
 80030dc:	e777      	b.n	8002fce <HAL_ADC_MspInit+0x32>
      Error_Handler();
 80030de:	f7ff facd 	bl	800267c <Error_Handler>
 80030e2:	e7d3      	b.n	800308c <HAL_ADC_MspInit+0xf0>
 80030e4:	40022000 	.word	0x40022000
 80030e8:	40022100 	.word	0x40022100
 80030ec:	2400066c 	.word	0x2400066c
 80030f0:	58024400 	.word	0x58024400
 80030f4:	58020400 	.word	0x58020400
 80030f8:	24008a7c 	.word	0x24008a7c
 80030fc:	40020010 	.word	0x40020010

08003100 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 8003100:	4b30      	ldr	r3, [pc, #192]	; (80031c4 <HAL_DAC_MspInit+0xc4>)
 8003102:	6802      	ldr	r2, [r0, #0]
{
 8003104:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(hdac->Instance==DAC1)
 8003108:	429a      	cmp	r2, r3
{
 800310a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800310c:	f04f 0400 	mov.w	r4, #0
 8003110:	9403      	str	r4, [sp, #12]
 8003112:	9402      	str	r4, [sp, #8]
 8003114:	9406      	str	r4, [sp, #24]
 8003116:	e9cd 4404 	strd	r4, r4, [sp, #16]
  if(hdac->Instance==DAC1)
 800311a:	d002      	beq.n	8003122 <HAL_DAC_MspInit+0x22>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 800311c:	b009      	add	sp, #36	; 0x24
 800311e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 8003122:	4b29      	ldr	r3, [pc, #164]	; (80031c8 <HAL_DAC_MspInit+0xc8>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003124:	f04f 0830 	mov.w	r8, #48	; 0x30
 8003128:	f04f 0903 	mov.w	r9, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800312c:	a902      	add	r1, sp, #8
    __HAL_RCC_DAC12_CLK_ENABLE();
 800312e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003132:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003134:	4825      	ldr	r0, [pc, #148]	; (80031cc <HAL_DAC_MspInit+0xcc>)
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003136:	f44f 6780 	mov.w	r7, #1024	; 0x400
    __HAL_RCC_DAC12_CLK_ENABLE();
 800313a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 800313e:	4e24      	ldr	r6, [pc, #144]	; (80031d0 <HAL_DAC_MspInit+0xd0>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 8003140:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8003144:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003148:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 800314c:	9200      	str	r2, [sp, #0]
 800314e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003150:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003154:	f042 0201 	orr.w	r2, r2, #1
 8003158:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800315c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003160:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	9301      	str	r3, [sp, #4]
 8003168:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800316a:	e9cd 8902 	strd	r8, r9, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800316e:	f003 f953 	bl	8006418 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8003172:	4b18      	ldr	r3, [pc, #96]	; (80031d4 <HAL_DAC_MspInit+0xd4>)
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003174:	2040      	movs	r0, #64	; 0x40
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8003176:	f04f 0c43 	mov.w	ip, #67	; 0x43
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800317a:	f44f 6100 	mov.w	r1, #2048	; 0x800
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800317e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8003182:	6033      	str	r3, [r6, #0]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8003184:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003188:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800318a:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800318c:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800318e:	e9c6 c001 	strd	ip, r0, [r6, #4]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8003192:	4630      	mov	r0, r6
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003194:	e9c6 7104 	strd	r7, r1, [r6, #16]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8003198:	e9c6 2306 	strd	r2, r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800319c:	f001 ff6c 	bl	8005078 <HAL_DMA_Init>
 80031a0:	b960      	cbnz	r0, 80031bc <HAL_DAC_MspInit+0xbc>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80031a2:	2200      	movs	r2, #0
 80031a4:	2101      	movs	r1, #1
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80031a6:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80031a8:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80031aa:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80031ac:	f001 fc14 	bl	80049d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80031b0:	2036      	movs	r0, #54	; 0x36
 80031b2:	f001 fc4b 	bl	8004a4c <HAL_NVIC_EnableIRQ>
}
 80031b6:	b009      	add	sp, #36	; 0x24
 80031b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      Error_Handler();
 80031bc:	f7ff fa5e 	bl	800267c <Error_Handler>
 80031c0:	e7ef      	b.n	80031a2 <HAL_DAC_MspInit+0xa2>
 80031c2:	bf00      	nop
 80031c4:	40007400 	.word	0x40007400
 80031c8:	58024400 	.word	0x58024400
 80031cc:	58020000 	.word	0x58020000
 80031d0:	2400460c 	.word	0x2400460c
 80031d4:	40020028 	.word	0x40020028

080031d8 <HAL_LPTIM_MspInit>:
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hlptim->Instance==LPTIM2)
 80031d8:	4a1b      	ldr	r2, [pc, #108]	; (8003248 <HAL_LPTIM_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031da:	2300      	movs	r3, #0
  if(hlptim->Instance==LPTIM2)
 80031dc:	6801      	ldr	r1, [r0, #0]
{
 80031de:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(hlptim->Instance==LPTIM2)
 80031e0:	4291      	cmp	r1, r2
{
 80031e2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031e4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80031e8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80031ec:	9306      	str	r3, [sp, #24]
  if(hlptim->Instance==LPTIM2)
 80031ee:	d001      	beq.n	80031f4 <HAL_LPTIM_MspInit+0x1c>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 80031f0:	b009      	add	sp, #36	; 0x24
 80031f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 80031f4:	4b15      	ldr	r3, [pc, #84]	; (800324c <HAL_LPTIM_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 80031f6:	2603      	movs	r6, #3
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80031f8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80031fc:	2502      	movs	r5, #2
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 80031fe:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003202:	a902      	add	r1, sp, #8
 8003204:	4812      	ldr	r0, [pc, #72]	; (8003250 <HAL_LPTIM_MspInit+0x78>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003206:	2700      	movs	r7, #0
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8003208:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800320c:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8003210:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8003214:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8003218:	9200      	str	r2, [sp, #0]
 800321a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800321c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003220:	f042 0202 	orr.w	r2, r2, #2
 8003224:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003228:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 800322c:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800322e:	2600      	movs	r6, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	9301      	str	r3, [sp, #4]
 8003236:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003238:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800323c:	e9cd 6704 	strd	r6, r7, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003240:	f003 f8ea 	bl	8006418 <HAL_GPIO_Init>
}
 8003244:	b009      	add	sp, #36	; 0x24
 8003246:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003248:	58002400 	.word	0x58002400
 800324c:	58024400 	.word	0x58024400
 8003250:	58020400 	.word	0x58020400

08003254 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM6)
 8003254:	4b0f      	ldr	r3, [pc, #60]	; (8003294 <HAL_TIM_Base_MspInit+0x40>)
 8003256:	6802      	ldr	r2, [r0, #0]
 8003258:	429a      	cmp	r2, r3
 800325a:	d000      	beq.n	800325e <HAL_TIM_Base_MspInit+0xa>
 800325c:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800325e:	4b0e      	ldr	r3, [pc, #56]	; (8003298 <HAL_TIM_Base_MspInit+0x44>)
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003260:	2200      	movs	r2, #0
 8003262:	2101      	movs	r1, #1
 8003264:	2036      	movs	r0, #54	; 0x36
{
 8003266:	b510      	push	{r4, lr}
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003268:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
{
 800326c:	b082      	sub	sp, #8
    __HAL_RCC_TIM6_CLK_ENABLE();
 800326e:	f044 0410 	orr.w	r4, r4, #16
 8003272:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8003276:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800327a:	f003 0310 	and.w	r3, r3, #16
 800327e:	9301      	str	r3, [sp, #4]
 8003280:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003282:	f001 fba9 	bl	80049d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003286:	2036      	movs	r0, #54	; 0x36
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8003288:	b002      	add	sp, #8
 800328a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800328e:	f001 bbdd 	b.w	8004a4c <HAL_NVIC_EnableIRQ>
 8003292:	bf00      	nop
 8003294:	40001000 	.word	0x40001000
 8003298:	58024400 	.word	0x58024400

0800329c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800329c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032a0:	2400      	movs	r4, #0
{
 80032a2:	b0b8      	sub	sp, #224	; 0xe0
 80032a4:	4605      	mov	r5, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80032a6:	22bc      	movs	r2, #188	; 0xbc
 80032a8:	4621      	mov	r1, r4
 80032aa:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032ac:	9408      	str	r4, [sp, #32]
 80032ae:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80032b2:	e9cd 4406 	strd	r4, r4, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80032b6:	f00a f883 	bl	800d3c0 <memset>
  if(huart->Instance==USART3)
 80032ba:	682a      	ldr	r2, [r5, #0]
 80032bc:	4b2f      	ldr	r3, [pc, #188]	; (800337c <HAL_UART_MspInit+0xe0>)
 80032be:	429a      	cmp	r2, r3
 80032c0:	d002      	beq.n	80032c8 <HAL_UART_MspInit+0x2c>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80032c2:	b038      	add	sp, #224	; 0xe0
 80032c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80032c8:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032ca:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80032cc:	9426      	str	r4, [sp, #152]	; 0x98
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80032ce:	9309      	str	r3, [sp, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032d0:	f004 ff5a 	bl	8008188 <HAL_RCCEx_PeriphCLKConfig>
 80032d4:	2800      	cmp	r0, #0
 80032d6:	d14d      	bne.n	8003374 <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART3_CLK_ENABLE();
 80032d8:	4b29      	ldr	r3, [pc, #164]	; (8003380 <HAL_UART_MspInit+0xe4>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80032da:	2400      	movs	r4, #0
 80032dc:	2500      	movs	r5, #0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80032de:	f04f 0807 	mov.w	r8, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 80032e2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80032e6:	f44f 6600 	mov.w	r6, #2048	; 0x800
 80032ea:	2702      	movs	r7, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032ec:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 80032ee:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032f2:	4824      	ldr	r0, [pc, #144]	; (8003384 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 80032f4:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80032f8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80032fc:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8003300:	9201      	str	r2, [sp, #4]
 8003302:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003304:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003308:	f042 0202 	orr.w	r2, r2, #2
 800330c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003310:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003314:	f002 0202 	and.w	r2, r2, #2
 8003318:	9202      	str	r2, [sp, #8]
 800331a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800331c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003320:	f042 0208 	orr.w	r2, r2, #8
 8003324:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003328:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800332c:	f8cd 8020 	str.w	r8, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003330:	f003 0308 	and.w	r3, r3, #8
 8003334:	9303      	str	r3, [sp, #12]
 8003336:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003338:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800333c:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003340:	f003 f86a 	bl	8006418 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003344:	2302      	movs	r3, #2
 8003346:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800334a:	a904      	add	r1, sp, #16
 800334c:	480e      	ldr	r0, [pc, #56]	; (8003388 <HAL_UART_MspInit+0xec>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800334e:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003352:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003356:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800335a:	f003 f85d 	bl	8006418 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 800335e:	2200      	movs	r2, #0
 8003360:	2101      	movs	r1, #1
 8003362:	2027      	movs	r0, #39	; 0x27
 8003364:	f001 fb38 	bl	80049d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003368:	2027      	movs	r0, #39	; 0x27
 800336a:	f001 fb6f 	bl	8004a4c <HAL_NVIC_EnableIRQ>
}
 800336e:	b038      	add	sp, #224	; 0xe0
 8003370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      Error_Handler();
 8003374:	f7ff f982 	bl	800267c <Error_Handler>
 8003378:	e7ae      	b.n	80032d8 <HAL_UART_MspInit+0x3c>
 800337a:	bf00      	nop
 800337c:	40004800 	.word	0x40004800
 8003380:	58024400 	.word	0x58024400
 8003384:	58020400 	.word	0x58020400
 8003388:	58020c00 	.word	0x58020c00

0800338c <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop

08003390 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003390:	e7fe      	b.n	8003390 <HardFault_Handler>
 8003392:	bf00      	nop

08003394 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003394:	e7fe      	b.n	8003394 <MemManage_Handler>
 8003396:	bf00      	nop

08003398 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003398:	e7fe      	b.n	8003398 <BusFault_Handler>
 800339a:	bf00      	nop

0800339c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800339c:	e7fe      	b.n	800339c <UsageFault_Handler>
 800339e:	bf00      	nop

080033a0 <SVC_Handler>:
{
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
	EXTI1_IRQHandler();
 80033a0:	f000 b930 	b.w	8003604 <ADC3_IRQHandler>

080033a4 <DebugMon_Handler>:
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop

080033a8 <PendSV_Handler>:
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop

080033ac <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033ac:	f000 b982 	b.w	80036b4 <HAL_IncTick>

080033b0 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80033b0:	4801      	ldr	r0, [pc, #4]	; (80033b8 <DMA1_Stream0_IRQHandler+0x8>)
 80033b2:	f002 bcd3 	b.w	8005d5c <HAL_DMA_IRQHandler>
 80033b6:	bf00      	nop
 80033b8:	24008a7c 	.word	0x24008a7c

080033bc <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80033bc:	4801      	ldr	r0, [pc, #4]	; (80033c4 <DMA1_Stream1_IRQHandler+0x8>)
 80033be:	f002 bccd 	b.w	8005d5c <HAL_DMA_IRQHandler>
 80033c2:	bf00      	nop
 80033c4:	2400460c 	.word	0x2400460c

080033c8 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80033c8:	4804      	ldr	r0, [pc, #16]	; (80033dc <ADC_IRQHandler+0x14>)
{
 80033ca:	b508      	push	{r3, lr}
  HAL_ADC_IRQHandler(&hadc1);
 80033cc:	f000 f9d2 	bl	8003774 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80033d0:	4803      	ldr	r0, [pc, #12]	; (80033e0 <ADC_IRQHandler+0x18>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80033d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc2);
 80033d6:	f000 b9cd 	b.w	8003774 <HAL_ADC_IRQHandler>
 80033da:	bf00      	nop
 80033dc:	240079c8 	.word	0x240079c8
 80033e0:	24002d70 	.word	0x24002d70

080033e4 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80033e4:	4801      	ldr	r0, [pc, #4]	; (80033ec <USART3_IRQHandler+0x8>)
 80033e6:	f006 b9e9 	b.w	80097bc <HAL_UART_IRQHandler>
 80033ea:	bf00      	nop
 80033ec:	24002ce0 	.word	0x24002ce0

080033f0 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80033f0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80033f4:	f003 b932 	b.w	800665c <HAL_GPIO_EXTI_IRQHandler>

080033f8 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 80033f8:	4804      	ldr	r0, [pc, #16]	; (800340c <TIM6_DAC_IRQHandler+0x14>)
{
 80033fa:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac1);
 80033fc:	f001 fc54 	bl	8004ca8 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8003400:	4803      	ldr	r0, [pc, #12]	; (8003410 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003402:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 8003406:	f006 b8b7 	b.w	8009578 <HAL_TIM_IRQHandler>
 800340a:	bf00      	nop
 800340c:	24002ccc 	.word	0x24002ccc
 8003410:	24009060 	.word	0x24009060

08003414 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003414:	4801      	ldr	r0, [pc, #4]	; (800341c <OTG_FS_IRQHandler+0x8>)
 8003416:	f003 ba5b 	b.w	80068d0 <HAL_PCD_IRQHandler>
 800341a:	bf00      	nop
 800341c:	2400eed4 	.word	0x2400eed4

08003420 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8003420:	2001      	movs	r0, #1
 8003422:	4770      	bx	lr

08003424 <_kill>:

int _kill(int pid, int sig)
{
 8003424:	b508      	push	{r3, lr}
	errno = EINVAL;
 8003426:	f009 ff93 	bl	800d350 <__errno>
 800342a:	2216      	movs	r2, #22
 800342c:	4603      	mov	r3, r0
	return -1;
}
 800342e:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 8003432:	601a      	str	r2, [r3, #0]
}
 8003434:	bd08      	pop	{r3, pc}
 8003436:	bf00      	nop

08003438 <_exit>:

void _exit (int status)
{
 8003438:	b508      	push	{r3, lr}
	errno = EINVAL;
 800343a:	f009 ff89 	bl	800d350 <__errno>
 800343e:	2316      	movs	r3, #22
 8003440:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8003442:	e7fe      	b.n	8003442 <_exit+0xa>

08003444 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003444:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003446:	1e16      	subs	r6, r2, #0
 8003448:	dd07      	ble.n	800345a <_read+0x16>
 800344a:	460c      	mov	r4, r1
 800344c:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800344e:	f3af 8000 	nop.w
 8003452:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003456:	42a5      	cmp	r5, r4
 8003458:	d1f9      	bne.n	800344e <_read+0xa>
	}

return len;
}
 800345a:	4630      	mov	r0, r6
 800345c:	bd70      	pop	{r4, r5, r6, pc}
 800345e:	bf00      	nop

08003460 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003460:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003462:	1e16      	subs	r6, r2, #0
 8003464:	dd07      	ble.n	8003476 <_write+0x16>
 8003466:	460c      	mov	r4, r1
 8003468:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 800346a:	f814 0b01 	ldrb.w	r0, [r4], #1
 800346e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003472:	42ac      	cmp	r4, r5
 8003474:	d1f9      	bne.n	800346a <_write+0xa>
	}
	return len;
}
 8003476:	4630      	mov	r0, r6
 8003478:	bd70      	pop	{r4, r5, r6, pc}
 800347a:	bf00      	nop

0800347c <_close>:

int _close(int file)
{
	return -1;
}
 800347c:	f04f 30ff 	mov.w	r0, #4294967295
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop

08003484 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003484:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8003488:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 800348a:	604b      	str	r3, [r1, #4]
}
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop

08003490 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003490:	2001      	movs	r0, #1
 8003492:	4770      	bx	lr

08003494 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003494:	2000      	movs	r0, #0
 8003496:	4770      	bx	lr

08003498 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003498:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800349a:	4c0d      	ldr	r4, [pc, #52]	; (80034d0 <_sbrk+0x38>)
{
 800349c:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800349e:	490d      	ldr	r1, [pc, #52]	; (80034d4 <_sbrk+0x3c>)
 80034a0:	480d      	ldr	r0, [pc, #52]	; (80034d8 <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 80034a2:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80034a4:	1a09      	subs	r1, r1, r0
  if (NULL == __sbrk_heap_end)
 80034a6:	b12a      	cbz	r2, 80034b4 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80034a8:	4413      	add	r3, r2
 80034aa:	428b      	cmp	r3, r1
 80034ac:	d808      	bhi.n	80034c0 <_sbrk+0x28>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80034ae:	4610      	mov	r0, r2
  __sbrk_heap_end += incr;
 80034b0:	6023      	str	r3, [r4, #0]
}
 80034b2:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80034b4:	4809      	ldr	r0, [pc, #36]	; (80034dc <_sbrk+0x44>)
 80034b6:	4602      	mov	r2, r0
 80034b8:	6020      	str	r0, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80034ba:	4413      	add	r3, r2
 80034bc:	428b      	cmp	r3, r1
 80034be:	d9f6      	bls.n	80034ae <_sbrk+0x16>
    errno = ENOMEM;
 80034c0:	f009 ff46 	bl	800d350 <__errno>
 80034c4:	230c      	movs	r3, #12
    return (void *)-1;
 80034c6:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 80034ca:	6003      	str	r3, [r0, #0]
}
 80034cc:	4610      	mov	r0, r2
 80034ce:	bd10      	pop	{r4, pc}
 80034d0:	24000670 	.word	0x24000670
 80034d4:	24080000 	.word	0x24080000
 80034d8:	00000400 	.word	0x00000400
 80034dc:	2400f2f0 	.word	0x2400f2f0

080034e0 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80034e0:	4929      	ldr	r1, [pc, #164]	; (8003588 <SystemInit+0xa8>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80034e2:	4a2a      	ldr	r2, [pc, #168]	; (800358c <SystemInit+0xac>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80034e4:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80034e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 80034ec:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80034ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80034f2:	6813      	ldr	r3, [r2, #0]
 80034f4:	f003 030f 	and.w	r3, r3, #15
 80034f8:	2b06      	cmp	r3, #6
 80034fa:	d805      	bhi.n	8003508 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80034fc:	6813      	ldr	r3, [r2, #0]
 80034fe:	f023 030f 	bic.w	r3, r3, #15
 8003502:	f043 0307 	orr.w	r3, r3, #7
 8003506:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003508:	4b21      	ldr	r3, [pc, #132]	; (8003590 <SystemInit+0xb0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800350a:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800350c:	4a21      	ldr	r2, [pc, #132]	; (8003594 <SystemInit+0xb4>)
  RCC->CR |= RCC_CR_HSION;
 800350e:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003510:	481e      	ldr	r0, [pc, #120]	; (800358c <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 8003512:	f041 0101 	orr.w	r1, r1, #1
 8003516:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8003518:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800351a:	6819      	ldr	r1, [r3, #0]
 800351c:	400a      	ands	r2, r1
 800351e:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003520:	6803      	ldr	r3, [r0, #0]
 8003522:	071b      	lsls	r3, r3, #28
 8003524:	d505      	bpl.n	8003532 <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003526:	6803      	ldr	r3, [r0, #0]
 8003528:	f023 030f 	bic.w	r3, r3, #15
 800352c:	f043 0307 	orr.w	r3, r3, #7
 8003530:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8003532:	4b17      	ldr	r3, [pc, #92]	; (8003590 <SystemInit+0xb0>)
 8003534:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003536:	4918      	ldr	r1, [pc, #96]	; (8003598 <SystemInit+0xb8>)
  RCC->PLLCKSELR = 0x02020200;
 8003538:	4c18      	ldr	r4, [pc, #96]	; (800359c <SystemInit+0xbc>)
  RCC->PLLCFGR = 0x01FF0000;
 800353a:	4819      	ldr	r0, [pc, #100]	; (80035a0 <SystemInit+0xc0>)
  RCC->D1CFGR = 0x00000000;
 800353c:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 800353e:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8003540:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8003542:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8003544:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8003546:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003548:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800354a:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800354c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800354e:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003550:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003552:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003554:	4c13      	ldr	r4, [pc, #76]	; (80035a4 <SystemInit+0xc4>)
  RCC->CR &= 0xFFFBFFFFU;
 8003556:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800355a:	4913      	ldr	r1, [pc, #76]	; (80035a8 <SystemInit+0xc8>)
  RCC->CR &= 0xFFFBFFFFU;
 800355c:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 800355e:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003560:	6823      	ldr	r3, [r4, #0]
 8003562:	4019      	ands	r1, r3
 8003564:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8003568:	d202      	bcs.n	8003570 <SystemInit+0x90>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800356a:	4b10      	ldr	r3, [pc, #64]	; (80035ac <SystemInit+0xcc>)
 800356c:	2201      	movs	r2, #1
 800356e:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003570:	490f      	ldr	r1, [pc, #60]	; (80035b0 <SystemInit+0xd0>)
 8003572:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003576:	4b04      	ldr	r3, [pc, #16]	; (8003588 <SystemInit+0xa8>)
 8003578:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800357c:	6008      	str	r0, [r1, #0]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800357e:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003582:	609a      	str	r2, [r3, #8]
}
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	e000ed00 	.word	0xe000ed00
 800358c:	52002000 	.word	0x52002000
 8003590:	58024400 	.word	0x58024400
 8003594:	eaf6ed7f 	.word	0xeaf6ed7f
 8003598:	01010280 	.word	0x01010280
 800359c:	02020200 	.word	0x02020200
 80035a0:	01ff0000 	.word	0x01ff0000
 80035a4:	5c001000 	.word	0x5c001000
 80035a8:	ffff0000 	.word	0xffff0000
 80035ac:	51008108 	.word	0x51008108
 80035b0:	52004000 	.word	0x52004000

080035b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80035b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80035ec <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80035b8:	f7ff ff92 	bl	80034e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80035bc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80035be:	e003      	b.n	80035c8 <LoopCopyDataInit>

080035c0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80035c0:	4b0b      	ldr	r3, [pc, #44]	; (80035f0 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 80035c2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80035c4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80035c6:	3104      	adds	r1, #4

080035c8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80035c8:	480a      	ldr	r0, [pc, #40]	; (80035f4 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80035ca:	4b0b      	ldr	r3, [pc, #44]	; (80035f8 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80035cc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80035ce:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80035d0:	d3f6      	bcc.n	80035c0 <CopyDataInit>
  ldr  r2, =_sbss
 80035d2:	4a0a      	ldr	r2, [pc, #40]	; (80035fc <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80035d4:	e002      	b.n	80035dc <LoopFillZerobss>

080035d6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80035d6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80035d8:	f842 3b04 	str.w	r3, [r2], #4

080035dc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80035dc:	4b08      	ldr	r3, [pc, #32]	; (8003600 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80035de:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80035e0:	d3f9      	bcc.n	80035d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80035e2:	f009 febb 	bl	800d35c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035e6:	f7ff f93b 	bl	8002860 <main>
  bx  lr    
 80035ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80035ec:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 80035f0:	0801b970 	.word	0x0801b970
  ldr  r0, =_sdata
 80035f4:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80035f8:	24000554 	.word	0x24000554
  ldr  r2, =_sbss
 80035fc:	24000560 	.word	0x24000560
  ldr  r3, = _ebss
 8003600:	2400f2ec 	.word	0x2400f2ec

08003604 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003604:	e7fe      	b.n	8003604 <ADC3_IRQHandler>
	...

08003608 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003608:	4b0f      	ldr	r3, [pc, #60]	; (8003648 <HAL_InitTick+0x40>)
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	b90b      	cbnz	r3, 8003612 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 800360e:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8003610:	4770      	bx	lr
{
 8003612:	b510      	push	{r4, lr}
 8003614:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003616:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800361a:	4a0c      	ldr	r2, [pc, #48]	; (800364c <HAL_InitTick+0x44>)
 800361c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003620:	6810      	ldr	r0, [r2, #0]
 8003622:	fbb0 f0f3 	udiv	r0, r0, r3
 8003626:	f001 fa1f 	bl	8004a68 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800362a:	2c0f      	cmp	r4, #15
 800362c:	d800      	bhi.n	8003630 <HAL_InitTick+0x28>
 800362e:	b108      	cbz	r0, 8003634 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8003630:	2001      	movs	r0, #1
}
 8003632:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003634:	2200      	movs	r2, #0
 8003636:	4621      	mov	r1, r4
 8003638:	f04f 30ff 	mov.w	r0, #4294967295
 800363c:	f001 f9cc 	bl	80049d8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003640:	4b03      	ldr	r3, [pc, #12]	; (8003650 <HAL_InitTick+0x48>)
 8003642:	2000      	movs	r0, #0
 8003644:	601c      	str	r4, [r3, #0]
}
 8003646:	bd10      	pop	{r4, pc}
 8003648:	240001fc 	.word	0x240001fc
 800364c:	240001f4 	.word	0x240001f4
 8003650:	24000200 	.word	0x24000200

08003654 <HAL_Init>:
{
 8003654:	b538      	push	{r3, r4, r5, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003656:	2003      	movs	r0, #3
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003658:	4c12      	ldr	r4, [pc, #72]	; (80036a4 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800365a:	f001 f9a9 	bl	80049b0 <HAL_NVIC_SetPriorityGrouping>
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800365e:	4d12      	ldr	r5, [pc, #72]	; (80036a8 <HAL_Init+0x54>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003660:	f004 fa00 	bl	8007a64 <HAL_RCC_GetSysClockFreq>
 8003664:	4b11      	ldr	r3, [pc, #68]	; (80036ac <HAL_Init+0x58>)
 8003666:	4602      	mov	r2, r0
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003668:	2000      	movs	r0, #0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800366a:	6999      	ldr	r1, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800366c:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800366e:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003672:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003676:	5c61      	ldrb	r1, [r4, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003678:	5ce3      	ldrb	r3, [r4, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800367a:	f001 011f 	and.w	r1, r1, #31
  SystemCoreClock = common_system_clock;
 800367e:	4c0c      	ldr	r4, [pc, #48]	; (80036b0 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003680:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003684:	40ca      	lsrs	r2, r1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003686:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 800368a:	6022      	str	r2, [r4, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800368c:	602b      	str	r3, [r5, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800368e:	f7ff ffbb 	bl	8003608 <HAL_InitTick>
 8003692:	b110      	cbz	r0, 800369a <HAL_Init+0x46>
    return HAL_ERROR;
 8003694:	2401      	movs	r4, #1
}
 8003696:	4620      	mov	r0, r4
 8003698:	bd38      	pop	{r3, r4, r5, pc}
 800369a:	4604      	mov	r4, r0
  HAL_MspInit();
 800369c:	f7ff fc52 	bl	8002f44 <HAL_MspInit>
}
 80036a0:	4620      	mov	r0, r4
 80036a2:	bd38      	pop	{r3, r4, r5, pc}
 80036a4:	080173bc 	.word	0x080173bc
 80036a8:	240001f8 	.word	0x240001f8
 80036ac:	58024400 	.word	0x58024400
 80036b0:	240001f4 	.word	0x240001f4

080036b4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80036b4:	4a03      	ldr	r2, [pc, #12]	; (80036c4 <HAL_IncTick+0x10>)
 80036b6:	4b04      	ldr	r3, [pc, #16]	; (80036c8 <HAL_IncTick+0x14>)
 80036b8:	6811      	ldr	r1, [r2, #0]
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	440b      	add	r3, r1
 80036be:	6013      	str	r3, [r2, #0]
}
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	240046a8 	.word	0x240046a8
 80036c8:	240001fc 	.word	0x240001fc

080036cc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80036cc:	4b01      	ldr	r3, [pc, #4]	; (80036d4 <HAL_GetTick+0x8>)
 80036ce:	6818      	ldr	r0, [r3, #0]
}
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	240046a8 	.word	0x240046a8

080036d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036d8:	b538      	push	{r3, r4, r5, lr}
 80036da:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80036dc:	f7ff fff6 	bl	80036cc <HAL_GetTick>
 80036e0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036e2:	1c63      	adds	r3, r4, #1
 80036e4:	d002      	beq.n	80036ec <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80036e6:	4b04      	ldr	r3, [pc, #16]	; (80036f8 <HAL_Delay+0x20>)
 80036e8:	781b      	ldrb	r3, [r3, #0]
 80036ea:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80036ec:	f7ff ffee 	bl	80036cc <HAL_GetTick>
 80036f0:	1b43      	subs	r3, r0, r5
 80036f2:	42a3      	cmp	r3, r4
 80036f4:	d3fa      	bcc.n	80036ec <HAL_Delay+0x14>
  {
  }
}
 80036f6:	bd38      	pop	{r3, r4, r5, pc}
 80036f8:	240001fc 	.word	0x240001fc

080036fc <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 80036fc:	4b01      	ldr	r3, [pc, #4]	; (8003704 <HAL_GetREVID+0x8>)
 80036fe:	6818      	ldr	r0, [r3, #0]
}
 8003700:	0c00      	lsrs	r0, r0, #16
 8003702:	4770      	bx	lr
 8003704:	5c001000 	.word	0x5c001000

08003708 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8003708:	4a03      	ldr	r2, [pc, #12]	; (8003718 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 800370a:	6813      	ldr	r3, [r2, #0]
 800370c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003710:	4318      	orrs	r0, r3
 8003712:	6010      	str	r0, [r2, #0]
}
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop
 8003718:	58003c00 	.word	0x58003c00

0800371c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 800371c:	4a03      	ldr	r2, [pc, #12]	; (800372c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 800371e:	6813      	ldr	r3, [r2, #0]
 8003720:	f023 0302 	bic.w	r3, r3, #2
 8003724:	4318      	orrs	r0, r3
 8003726:	6010      	str	r0, [r2, #0]
}
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	58003c00 	.word	0x58003c00

08003730 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8003730:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8003732:	4b0b      	ldr	r3, [pc, #44]	; (8003760 <HAL_SYSCFG_EnableVREFBUF+0x30>)
 8003734:	681a      	ldr	r2, [r3, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003736:	461d      	mov	r5, r3
  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8003738:	f042 0201 	orr.w	r2, r2, #1
 800373c:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800373e:	f7ff ffc5 	bl	80036cc <HAL_GetTick>
 8003742:	4604      	mov	r4, r0
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003744:	e004      	b.n	8003750 <HAL_SYSCFG_EnableVREFBUF+0x20>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8003746:	f7ff ffc1 	bl	80036cc <HAL_GetTick>
 800374a:	1b00      	subs	r0, r0, r4
 800374c:	280a      	cmp	r0, #10
 800374e:	d804      	bhi.n	800375a <HAL_SYSCFG_EnableVREFBUF+0x2a>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 8003750:	682b      	ldr	r3, [r5, #0]
 8003752:	071b      	lsls	r3, r3, #28
 8003754:	d5f7      	bpl.n	8003746 <HAL_SYSCFG_EnableVREFBUF+0x16>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8003756:	2000      	movs	r0, #0
}
 8003758:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 800375a:	2003      	movs	r0, #3
}
 800375c:	bd38      	pop	{r3, r4, r5, pc}
 800375e:	bf00      	nop
 8003760:	58003c00 	.word	0x58003c00

08003764 <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003764:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8003766:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003768:	f7fe fc7e 	bl	8002068 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800376c:	bd08      	pop	{r3, pc}
 800376e:	bf00      	nop

08003770 <HAL_ADC_ErrorCallback>:
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop

08003774 <HAL_ADC_IRQHandler>:
{
 8003774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003776:	4a97      	ldr	r2, [pc, #604]	; (80039d4 <HAL_ADC_IRQHandler+0x260>)
{
 8003778:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 800377a:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800377c:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 800377e:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003780:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003782:	f000 8098 	beq.w	80038b6 <HAL_ADC_IRQHandler+0x142>
 8003786:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800378a:	4293      	cmp	r3, r2
 800378c:	f000 8093 	beq.w	80038b6 <HAL_ADC_IRQHandler+0x142>
 8003790:	4a91      	ldr	r2, [pc, #580]	; (80039d8 <HAL_ADC_IRQHandler+0x264>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003792:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003794:	07a9      	lsls	r1, r5, #30
 8003796:	f007 071f 	and.w	r7, r7, #31
 800379a:	d502      	bpl.n	80037a2 <HAL_ADC_IRQHandler+0x2e>
 800379c:	07b2      	lsls	r2, r6, #30
 800379e:	f100 80ac 	bmi.w	80038fa <HAL_ADC_IRQHandler+0x186>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80037a2:	0769      	lsls	r1, r5, #29
 80037a4:	d57c      	bpl.n	80038a0 <HAL_ADC_IRQHandler+0x12c>
 80037a6:	0772      	lsls	r2, r6, #29
 80037a8:	d57a      	bpl.n	80038a0 <HAL_ADC_IRQHandler+0x12c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80037aa:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80037ac:	06d2      	lsls	r2, r2, #27
 80037ae:	d403      	bmi.n	80037b8 <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037b0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80037b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037b6:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80037be:	d11c      	bne.n	80037fa <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80037c0:	4a86      	ldr	r2, [pc, #536]	; (80039dc <HAL_ADC_IRQHandler+0x268>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	f000 80e2 	beq.w	800398c <HAL_ADC_IRQHandler+0x218>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80037c8:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80037ca:	0490      	lsls	r0, r2, #18
 80037cc:	d415      	bmi.n	80037fa <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	0711      	lsls	r1, r2, #28
 80037d2:	d512      	bpl.n	80037fa <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80037d4:	689a      	ldr	r2, [r3, #8]
 80037d6:	0752      	lsls	r2, r2, #29
 80037d8:	f100 80f1 	bmi.w	80039be <HAL_ADC_IRQHandler+0x24a>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80037dc:	685a      	ldr	r2, [r3, #4]
 80037de:	f022 020c 	bic.w	r2, r2, #12
 80037e2:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80037e4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80037e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037ea:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80037ec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80037ee:	04db      	lsls	r3, r3, #19
 80037f0:	d403      	bmi.n	80037fa <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037f2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80037f4:	f043 0301 	orr.w	r3, r3, #1
 80037f8:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80037fa:	4620      	mov	r0, r4
 80037fc:	f7fe fc16 	bl	800202c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003800:	6823      	ldr	r3, [r4, #0]
 8003802:	220c      	movs	r2, #12
 8003804:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003806:	06a8      	lsls	r0, r5, #26
 8003808:	d550      	bpl.n	80038ac <HAL_ADC_IRQHandler+0x138>
 800380a:	06b1      	lsls	r1, r6, #26
 800380c:	d54e      	bpl.n	80038ac <HAL_ADC_IRQHandler+0x138>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800380e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003810:	06d1      	lsls	r1, r2, #27
 8003812:	d403      	bmi.n	800381c <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003814:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003816:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800381a:	6562      	str	r2, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800381c:	486f      	ldr	r0, [pc, #444]	; (80039dc <HAL_ADC_IRQHandler+0x268>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800381e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003820:	4283      	cmp	r3, r0
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003822:	68d9      	ldr	r1, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003824:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 8003828:	d075      	beq.n	8003916 <HAL_ADC_IRQHandler+0x1a2>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800382a:	68d8      	ldr	r0, [r3, #12]
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 800382c:	b12a      	cbz	r2, 800383a <HAL_ADC_IRQHandler+0xc6>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 800382e:	4a6c      	ldr	r2, [pc, #432]	; (80039e0 <HAL_ADC_IRQHandler+0x26c>)
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003830:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
 8003834:	4002      	ands	r2, r0
 8003836:	430a      	orrs	r2, r1
 8003838:	d117      	bne.n	800386a <HAL_ADC_IRQHandler+0xf6>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	0652      	lsls	r2, r2, #25
 800383e:	d514      	bpl.n	800386a <HAL_ADC_IRQHandler+0xf6>
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003840:	0281      	lsls	r1, r0, #10
 8003842:	d412      	bmi.n	800386a <HAL_ADC_IRQHandler+0xf6>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003844:	689a      	ldr	r2, [r3, #8]
 8003846:	0712      	lsls	r2, r2, #28
 8003848:	f100 80b0 	bmi.w	80039ac <HAL_ADC_IRQHandler+0x238>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800384c:	685a      	ldr	r2, [r3, #4]
 800384e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003852:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003854:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003856:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800385a:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800385c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800385e:	05d8      	lsls	r0, r3, #23
 8003860:	d403      	bmi.n	800386a <HAL_ADC_IRQHandler+0xf6>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003862:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003864:	f043 0301 	orr.w	r3, r3, #1
 8003868:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800386a:	4620      	mov	r0, r4
 800386c:	f001 f82e 	bl	80048cc <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003870:	6823      	ldr	r3, [r4, #0]
 8003872:	2260      	movs	r2, #96	; 0x60
 8003874:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003876:	0629      	lsls	r1, r5, #24
 8003878:	d501      	bpl.n	800387e <HAL_ADC_IRQHandler+0x10a>
 800387a:	0632      	lsls	r2, r6, #24
 800387c:	d45f      	bmi.n	800393e <HAL_ADC_IRQHandler+0x1ca>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800387e:	05e8      	lsls	r0, r5, #23
 8003880:	d501      	bpl.n	8003886 <HAL_ADC_IRQHandler+0x112>
 8003882:	05f1      	lsls	r1, r6, #23
 8003884:	d466      	bmi.n	8003954 <HAL_ADC_IRQHandler+0x1e0>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003886:	05aa      	lsls	r2, r5, #22
 8003888:	d501      	bpl.n	800388e <HAL_ADC_IRQHandler+0x11a>
 800388a:	05b0      	lsls	r0, r6, #22
 800388c:	d44b      	bmi.n	8003926 <HAL_ADC_IRQHandler+0x1b2>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800388e:	06e9      	lsls	r1, r5, #27
 8003890:	d501      	bpl.n	8003896 <HAL_ADC_IRQHandler+0x122>
 8003892:	06f2      	lsls	r2, r6, #27
 8003894:	d411      	bmi.n	80038ba <HAL_ADC_IRQHandler+0x146>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003896:	0568      	lsls	r0, r5, #21
 8003898:	d501      	bpl.n	800389e <HAL_ADC_IRQHandler+0x12a>
 800389a:	0571      	lsls	r1, r6, #21
 800389c:	d466      	bmi.n	800396c <HAL_ADC_IRQHandler+0x1f8>
}
 800389e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80038a0:	0728      	lsls	r0, r5, #28
 80038a2:	d5b0      	bpl.n	8003806 <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80038a4:	0731      	lsls	r1, r6, #28
 80038a6:	d480      	bmi.n	80037aa <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80038a8:	06a8      	lsls	r0, r5, #26
 80038aa:	d4ae      	bmi.n	800380a <HAL_ADC_IRQHandler+0x96>
 80038ac:	066a      	lsls	r2, r5, #25
 80038ae:	d5e2      	bpl.n	8003876 <HAL_ADC_IRQHandler+0x102>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80038b0:	0670      	lsls	r0, r6, #25
 80038b2:	d5e0      	bpl.n	8003876 <HAL_ADC_IRQHandler+0x102>
 80038b4:	e7ab      	b.n	800380e <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038b6:	4a4b      	ldr	r2, [pc, #300]	; (80039e4 <HAL_ADC_IRQHandler+0x270>)
 80038b8:	e76b      	b.n	8003792 <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80038ba:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80038bc:	b172      	cbz	r2, 80038dc <HAL_ADC_IRQHandler+0x168>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80038be:	2f00      	cmp	r7, #0
 80038c0:	d069      	beq.n	8003996 <HAL_ADC_IRQHandler+0x222>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80038c2:	4a44      	ldr	r2, [pc, #272]	; (80039d4 <HAL_ADC_IRQHandler+0x260>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	f000 8083 	beq.w	80039d0 <HAL_ADC_IRQHandler+0x25c>
 80038ca:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d07e      	beq.n	80039d0 <HAL_ADC_IRQHandler+0x25c>
 80038d2:	4a41      	ldr	r2, [pc, #260]	; (80039d8 <HAL_ADC_IRQHandler+0x264>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80038d4:	6892      	ldr	r2, [r2, #8]
 80038d6:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 80038da:	d00b      	beq.n	80038f4 <HAL_ADC_IRQHandler+0x180>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80038dc:	6d63      	ldr	r3, [r4, #84]	; 0x54
      HAL_ADC_ErrorCallback(hadc);
 80038de:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80038e0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038e4:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80038e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80038e8:	f043 0302 	orr.w	r3, r3, #2
 80038ec:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 80038ee:	f7ff ff3f 	bl	8003770 <HAL_ADC_ErrorCallback>
 80038f2:	6823      	ldr	r3, [r4, #0]
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80038f4:	2210      	movs	r2, #16
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	e7cd      	b.n	8003896 <HAL_ADC_IRQHandler+0x122>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80038fa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80038fc:	06d8      	lsls	r0, r3, #27
 80038fe:	d403      	bmi.n	8003908 <HAL_ADC_IRQHandler+0x194>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003900:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003902:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003906:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003908:	4620      	mov	r0, r4
 800390a:	f000 ffe7 	bl	80048dc <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800390e:	6823      	ldr	r3, [r4, #0]
 8003910:	2202      	movs	r2, #2
 8003912:	601a      	str	r2, [r3, #0]
 8003914:	e745      	b.n	80037a2 <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003916:	1fb8      	subs	r0, r7, #6
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003918:	2801      	cmp	r0, #1
 800391a:	d986      	bls.n	800382a <HAL_ADC_IRQHandler+0xb6>
 800391c:	2f00      	cmp	r7, #0
 800391e:	d084      	beq.n	800382a <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003920:	482c      	ldr	r0, [pc, #176]	; (80039d4 <HAL_ADC_IRQHandler+0x260>)
 8003922:	68c0      	ldr	r0, [r0, #12]
 8003924:	e782      	b.n	800382c <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003926:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003928:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800392a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800392e:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003930:	f000 ffd2 	bl	80048d8 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003934:	6823      	ldr	r3, [r4, #0]
 8003936:	f44f 7200 	mov.w	r2, #512	; 0x200
 800393a:	601a      	str	r2, [r3, #0]
 800393c:	e7a7      	b.n	800388e <HAL_ADC_IRQHandler+0x11a>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800393e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003940:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003942:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003946:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003948:	f7fe fbd0 	bl	80020ec <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800394c:	6823      	ldr	r3, [r4, #0]
 800394e:	2280      	movs	r2, #128	; 0x80
 8003950:	601a      	str	r2, [r3, #0]
 8003952:	e794      	b.n	800387e <HAL_ADC_IRQHandler+0x10a>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003954:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003956:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003958:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800395c:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800395e:	f000 ffb9 	bl	80048d4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003962:	6823      	ldr	r3, [r4, #0]
 8003964:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003968:	601a      	str	r2, [r3, #0]
 800396a:	e78c      	b.n	8003886 <HAL_ADC_IRQHandler+0x112>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800396c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800396e:	f44f 6180 	mov.w	r1, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003972:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003974:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003978:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800397a:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800397c:	f042 0208 	orr.w	r2, r2, #8
 8003980:	65a2      	str	r2, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003982:	6019      	str	r1, [r3, #0]
}
 8003984:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003988:	f000 bfa2 	b.w	80048d0 <HAL_ADCEx_InjectedQueueOverflowCallback>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800398c:	2f09      	cmp	r7, #9
 800398e:	d906      	bls.n	800399e <HAL_ADC_IRQHandler+0x22a>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003990:	4a10      	ldr	r2, [pc, #64]	; (80039d4 <HAL_ADC_IRQHandler+0x260>)
 8003992:	68d2      	ldr	r2, [r2, #12]
 8003994:	e719      	b.n	80037ca <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8003996:	68da      	ldr	r2, [r3, #12]
 8003998:	0797      	lsls	r7, r2, #30
 800399a:	d0ab      	beq.n	80038f4 <HAL_ADC_IRQHandler+0x180>
 800399c:	e79e      	b.n	80038dc <HAL_ADC_IRQHandler+0x168>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800399e:	f240 2221 	movw	r2, #545	; 0x221
 80039a2:	40fa      	lsrs	r2, r7
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80039a4:	07d2      	lsls	r2, r2, #31
 80039a6:	f53f af0f 	bmi.w	80037c8 <HAL_ADC_IRQHandler+0x54>
 80039aa:	e7f1      	b.n	8003990 <HAL_ADC_IRQHandler+0x21c>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80039ae:	f043 0310 	orr.w	r3, r3, #16
 80039b2:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039b4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80039b6:	f043 0301 	orr.w	r3, r3, #1
 80039ba:	65a3      	str	r3, [r4, #88]	; 0x58
 80039bc:	e755      	b.n	800386a <HAL_ADC_IRQHandler+0xf6>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039be:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80039c0:	f043 0310 	orr.w	r3, r3, #16
 80039c4:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80039c8:	f043 0301 	orr.w	r3, r3, #1
 80039cc:	65a3      	str	r3, [r4, #88]	; 0x58
 80039ce:	e714      	b.n	80037fa <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80039d0:	4a04      	ldr	r2, [pc, #16]	; (80039e4 <HAL_ADC_IRQHandler+0x270>)
 80039d2:	e77f      	b.n	80038d4 <HAL_ADC_IRQHandler+0x160>
 80039d4:	40022000 	.word	0x40022000
 80039d8:	58026300 	.word	0x58026300
 80039dc:	40022100 	.word	0x40022100
 80039e0:	02002000 	.word	0x02002000
 80039e4:	40022300 	.word	0x40022300

080039e8 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039e8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80039ea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80039ec:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 80039f2:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80039f4:	d11d      	bne.n	8003a32 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80039f6:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039fc:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80039fe:	680a      	ldr	r2, [r1, #0]
 8003a00:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003a04:	68ca      	ldr	r2, [r1, #12]
 8003a06:	d01b      	beq.n	8003a40 <ADC_DMAConvCplt+0x58>
 8003a08:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8003a0c:	d10d      	bne.n	8003a2a <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003a0e:	68ca      	ldr	r2, [r1, #12]
 8003a10:	0494      	lsls	r4, r2, #18
 8003a12:	d40a      	bmi.n	8003a2a <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a14:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003a16:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a1a:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003a1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003a1e:	04d1      	lsls	r1, r2, #19
 8003a20:	d403      	bmi.n	8003a2a <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a22:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003a24:	f042 0201 	orr.w	r2, r2, #1
 8003a28:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7fe fafe 	bl	800202c <HAL_ADC_ConvCpltCallback>
}
 8003a30:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003a32:	06d2      	lsls	r2, r2, #27
 8003a34:	d40a      	bmi.n	8003a4c <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003a36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003a38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003a3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a3e:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8003a40:	0790      	lsls	r0, r2, #30
 8003a42:	d0e7      	beq.n	8003a14 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8003a44:	4618      	mov	r0, r3
 8003a46:	f7fe faf1 	bl	800202c <HAL_ADC_ConvCpltCallback>
 8003a4a:	e7f1      	b.n	8003a30 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f7ff fe8f 	bl	8003770 <HAL_ADC_ErrorCallback>
}
 8003a52:	bd10      	pop	{r4, pc}

08003a54 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a54:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8003a56:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003a58:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003a5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a5e:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003a60:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8003a62:	f043 0304 	orr.w	r3, r3, #4
 8003a66:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003a68:	f7ff fe82 	bl	8003770 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a6c:	bd08      	pop	{r3, pc}
 8003a6e:	bf00      	nop

08003a70 <HAL_ADC_ConfigChannel>:
{
 8003a70:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 8003a72:	2200      	movs	r2, #0
{
 8003a74:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8003a76:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8003a78:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8003a7c:	2a01      	cmp	r2, #1
 8003a7e:	f000 813a 	beq.w	8003cf6 <HAL_ADC_ConfigChannel+0x286>
 8003a82:	4603      	mov	r3, r0
 8003a84:	2001      	movs	r0, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a86:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 8003a88:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003a8c:	6894      	ldr	r4, [r2, #8]
 8003a8e:	0766      	lsls	r6, r4, #29
 8003a90:	f100 8099 	bmi.w	8003bc6 <HAL_ADC_ConfigChannel+0x156>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003a94:	680c      	ldr	r4, [r1, #0]
 8003a96:	f3c4 0513 	ubfx	r5, r4, #0, #20
 8003a9a:	2d00      	cmp	r5, #0
 8003a9c:	f040 809e 	bne.w	8003bdc <HAL_ADC_ConfigChannel+0x16c>
 8003aa0:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 8003aa4:	fa00 f00c 	lsl.w	r0, r0, ip
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003aa8:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 8003aaa:	261f      	movs	r6, #31
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003aac:	69d5      	ldr	r5, [r2, #28]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003aae:	09a7      	lsrs	r7, r4, #6
  MODIFY_REG(*preg,
 8003ab0:	4034      	ands	r4, r6
 8003ab2:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003ab4:	f102 0530 	add.w	r5, r2, #48	; 0x30
 8003ab8:	f007 070c 	and.w	r7, r7, #12
  MODIFY_REG(*preg,
 8003abc:	40a6      	lsls	r6, r4
 8003abe:	61d0      	str	r0, [r2, #28]
 8003ac0:	fa0c f404 	lsl.w	r4, ip, r4
 8003ac4:	5978      	ldr	r0, [r7, r5]
 8003ac6:	ea20 0006 	bic.w	r0, r0, r6
 8003aca:	4320      	orrs	r0, r4
 8003acc:	5178      	str	r0, [r7, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ace:	6890      	ldr	r0, [r2, #8]
 8003ad0:	0745      	lsls	r5, r0, #29
 8003ad2:	f100 8081 	bmi.w	8003bd8 <HAL_ADC_ConfigChannel+0x168>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003ad6:	6895      	ldr	r5, [r2, #8]
 8003ad8:	f015 0508 	ands.w	r5, r5, #8
 8003adc:	d157      	bne.n	8003b8e <HAL_ADC_ConfigChannel+0x11e>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003ade:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003ae0:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8003ae4:	2007      	movs	r0, #7
 8003ae6:	688f      	ldr	r7, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003ae8:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 8003aec:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003af0:	f00c 0c04 	and.w	ip, ip, #4
  MODIFY_REG(*preg,
 8003af4:	fa00 fe04 	lsl.w	lr, r0, r4
 8003af8:	fa07 f404 	lsl.w	r4, r7, r4
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003afc:	4fc4      	ldr	r7, [pc, #784]	; (8003e10 <HAL_ADC_ConfigChannel+0x3a0>)
 8003afe:	f85c 0006 	ldr.w	r0, [ip, r6]
 8003b02:	ea20 000e 	bic.w	r0, r0, lr
 8003b06:	4320      	orrs	r0, r4
 8003b08:	f84c 0006 	str.w	r0, [ip, r6]
 8003b0c:	6838      	ldr	r0, [r7, #0]
 8003b0e:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8003b12:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8003b16:	f000 8098 	beq.w	8003c4a <HAL_ADC_ConfigChannel+0x1da>
 8003b1a:	68d0      	ldr	r0, [r2, #12]
 8003b1c:	68d6      	ldr	r6, [r2, #12]
 8003b1e:	f010 0f10 	tst.w	r0, #16
 8003b22:	6948      	ldr	r0, [r1, #20]
 8003b24:	f040 8107 	bne.w	8003d36 <HAL_ADC_ConfigChannel+0x2c6>
 8003b28:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8003b2c:	0076      	lsls	r6, r6, #1
 8003b2e:	fa00 f606 	lsl.w	r6, r0, r6
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003b32:	690f      	ldr	r7, [r1, #16]
 8003b34:	2f04      	cmp	r7, #4
 8003b36:	f000 80e1 	beq.w	8003cfc <HAL_ADC_ConfigChannel+0x28c>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b3a:	f102 0460 	add.w	r4, r2, #96	; 0x60
    MODIFY_REG(*preg,
 8003b3e:	6808      	ldr	r0, [r1, #0]
 8003b40:	f854 c027 	ldr.w	ip, [r4, r7, lsl #2]
 8003b44:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003b48:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8003b4c:	ea40 000c 	orr.w	r0, r0, ip
 8003b50:	4330      	orrs	r0, r6
 8003b52:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003b56:	7e4f      	ldrb	r7, [r1, #25]
 8003b58:	690e      	ldr	r6, [r1, #16]
 8003b5a:	2f01      	cmp	r7, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003b5c:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8003b60:	bf0c      	ite	eq
 8003b62:	f04f 4700 	moveq.w	r7, #2147483648	; 0x80000000
 8003b66:	2700      	movne	r7, #0
 8003b68:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003b6c:	4338      	orrs	r0, r7
 8003b6e:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003b72:	7e0c      	ldrb	r4, [r1, #24]
 8003b74:	6908      	ldr	r0, [r1, #16]
 8003b76:	2c01      	cmp	r4, #1
 8003b78:	d104      	bne.n	8003b84 <HAL_ADC_ConfigChannel+0x114>
 8003b7a:	f000 001f 	and.w	r0, r0, #31
 8003b7e:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8003b82:	4085      	lsls	r5, r0
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003b84:	6910      	ldr	r0, [r2, #16]
 8003b86:	f420 40f0 	bic.w	r0, r0, #30720	; 0x7800
 8003b8a:	4305      	orrs	r5, r0
 8003b8c:	6115      	str	r5, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b8e:	6890      	ldr	r0, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b90:	07c4      	lsls	r4, r0, #31
 8003b92:	d416      	bmi.n	8003bc2 <HAL_ADC_ConfigChannel+0x152>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003b94:	68ce      	ldr	r6, [r1, #12]
 8003b96:	6808      	ldr	r0, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8003b98:	f006 0718 	and.w	r7, r6, #24
 8003b9c:	4c9d      	ldr	r4, [pc, #628]	; (8003e14 <HAL_ADC_ConfigChannel+0x3a4>)
 8003b9e:	f8d2 50c0 	ldr.w	r5, [r2, #192]	; 0xc0
 8003ba2:	40fc      	lsrs	r4, r7
 8003ba4:	f3c0 0713 	ubfx	r7, r0, #0, #20
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003ba8:	f8df c28c 	ldr.w	ip, [pc, #652]	; 8003e38 <HAL_ADC_ConfigChannel+0x3c8>
 8003bac:	4004      	ands	r4, r0
 8003bae:	ea25 0507 	bic.w	r5, r5, r7
 8003bb2:	4566      	cmp	r6, ip
 8003bb4:	ea44 0405 	orr.w	r4, r4, r5
 8003bb8:	f8c2 40c0 	str.w	r4, [r2, #192]	; 0xc0
 8003bbc:	d04d      	beq.n	8003c5a <HAL_ADC_ConfigChannel+0x1ea>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003bbe:	2800      	cmp	r0, #0
 8003bc0:	db15      	blt.n	8003bee <HAL_ADC_ConfigChannel+0x17e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003bc2:	2000      	movs	r0, #0
 8003bc4:	e003      	b.n	8003bce <HAL_ADC_ConfigChannel+0x15e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bc6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003bc8:	f042 0220 	orr.w	r2, r2, #32
 8003bcc:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8003bd4:	b003      	add	sp, #12
 8003bd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003bd8:	6890      	ldr	r0, [r2, #8]
 8003bda:	e7d8      	b.n	8003b8e <HAL_ADC_ConfigChannel+0x11e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bdc:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003be0:	b115      	cbz	r5, 8003be8 <HAL_ADC_ConfigChannel+0x178>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8003be2:	fab5 f585 	clz	r5, r5
 8003be6:	40a8      	lsls	r0, r5
 8003be8:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 8003bec:	e75c      	b.n	8003aa8 <HAL_ADC_ConfigChannel+0x38>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003bee:	498a      	ldr	r1, [pc, #552]	; (8003e18 <HAL_ADC_ConfigChannel+0x3a8>)
 8003bf0:	428a      	cmp	r2, r1
 8003bf2:	f000 80c6 	beq.w	8003d82 <HAL_ADC_ConfigChannel+0x312>
 8003bf6:	f501 7180 	add.w	r1, r1, #256	; 0x100
 8003bfa:	428a      	cmp	r2, r1
 8003bfc:	f000 80c1 	beq.w	8003d82 <HAL_ADC_ConfigChannel+0x312>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c00:	4e86      	ldr	r6, [pc, #536]	; (8003e1c <HAL_ADC_ConfigChannel+0x3ac>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003c02:	4d87      	ldr	r5, [pc, #540]	; (8003e20 <HAL_ADC_ConfigChannel+0x3b0>)
 8003c04:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c06:	68b4      	ldr	r4, [r6, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003c08:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003c0c:	43e4      	mvns	r4, r4
 8003c0e:	f004 0401 	and.w	r4, r4, #1
 8003c12:	2c00      	cmp	r4, #0
 8003c14:	f000 80c3 	beq.w	8003d9e <HAL_ADC_ConfigChannel+0x32e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003c18:	4c82      	ldr	r4, [pc, #520]	; (8003e24 <HAL_ADC_ConfigChannel+0x3b4>)
 8003c1a:	42a0      	cmp	r0, r4
 8003c1c:	f000 810e 	beq.w	8003e3c <HAL_ADC_ConfigChannel+0x3cc>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003c20:	4c81      	ldr	r4, [pc, #516]	; (8003e28 <HAL_ADC_ConfigChannel+0x3b8>)
 8003c22:	42a0      	cmp	r0, r4
 8003c24:	f000 812d 	beq.w	8003e82 <HAL_ADC_ConfigChannel+0x412>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003c28:	4c80      	ldr	r4, [pc, #512]	; (8003e2c <HAL_ADC_ConfigChannel+0x3bc>)
 8003c2a:	42a0      	cmp	r0, r4
 8003c2c:	d1c9      	bne.n	8003bc2 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_VREFINT_INSTANCE(hadc))
 8003c2e:	0249      	lsls	r1, r1, #9
 8003c30:	d4c7      	bmi.n	8003bc2 <HAL_ADC_ConfigChannel+0x152>
 8003c32:	497a      	ldr	r1, [pc, #488]	; (8003e1c <HAL_ADC_ConfigChannel+0x3ac>)
 8003c34:	428a      	cmp	r2, r1
 8003c36:	d1c4      	bne.n	8003bc2 <HAL_ADC_ConfigChannel+0x152>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003c38:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c3a:	2000      	movs	r0, #0
 8003c3c:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8003c40:	4332      	orrs	r2, r6
 8003c42:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003c46:	60aa      	str	r2, [r5, #8]
}
 8003c48:	e7c1      	b.n	8003bce <HAL_ADC_ConfigChannel+0x15e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003c4a:	68d6      	ldr	r6, [r2, #12]
 8003c4c:	6948      	ldr	r0, [r1, #20]
 8003c4e:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8003c52:	0076      	lsls	r6, r6, #1
 8003c54:	fa00 f606 	lsl.w	r6, r0, r6
 8003c58:	e76b      	b.n	8003b32 <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003c5a:	2f00      	cmp	r7, #0
 8003c5c:	d071      	beq.n	8003d42 <HAL_ADC_ConfigChannel+0x2d2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c5e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8003c62:	2c00      	cmp	r4, #0
 8003c64:	f000 80af 	beq.w	8003dc6 <HAL_ADC_ConfigChannel+0x356>
  return __builtin_clz(value);
 8003c68:	fab4 f484 	clz	r4, r4
 8003c6c:	3401      	adds	r4, #1
 8003c6e:	f004 041f 	and.w	r4, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c72:	2c09      	cmp	r4, #9
 8003c74:	f240 80a7 	bls.w	8003dc6 <HAL_ADC_ConfigChannel+0x356>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c78:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8003c7c:	2d00      	cmp	r5, #0
 8003c7e:	f000 8114 	beq.w	8003eaa <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8003c82:	fab5 f585 	clz	r5, r5
 8003c86:	3501      	adds	r5, #1
 8003c88:	06ad      	lsls	r5, r5, #26
 8003c8a:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c8e:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8003c92:	2c00      	cmp	r4, #0
 8003c94:	f000 8107 	beq.w	8003ea6 <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 8003c98:	2601      	movs	r6, #1
 8003c9a:	fab4 f484 	clz	r4, r4
 8003c9e:	4434      	add	r4, r6
 8003ca0:	f004 041f 	and.w	r4, r4, #31
 8003ca4:	fa06 f404 	lsl.w	r4, r6, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003ca8:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003caa:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8003cae:	2800      	cmp	r0, #0
 8003cb0:	f000 80f7 	beq.w	8003ea2 <HAL_ADC_ConfigChannel+0x432>
  return __builtin_clz(value);
 8003cb4:	fab0 f480 	clz	r4, r0
 8003cb8:	3401      	adds	r4, #1
 8003cba:	f004 041f 	and.w	r4, r4, #31
 8003cbe:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8003cc2:	f1a4 001e 	sub.w	r0, r4, #30
 8003cc6:	0500      	lsls	r0, r0, #20
 8003cc8:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ccc:	4328      	orrs	r0, r5
  MODIFY_REG(*preg,
 8003cce:	f04f 0c07 	mov.w	ip, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003cd2:	f102 0514 	add.w	r5, r2, #20
  MODIFY_REG(*preg,
 8003cd6:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003cd8:	0dc7      	lsrs	r7, r0, #23
  MODIFY_REG(*preg,
 8003cda:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003cde:	f007 0704 	and.w	r7, r7, #4
  MODIFY_REG(*preg,
 8003ce2:	fa0c fc00 	lsl.w	ip, ip, r0
 8003ce6:	4086      	lsls	r6, r0
 8003ce8:	597c      	ldr	r4, [r7, r5]
 8003cea:	ea24 000c 	bic.w	r0, r4, ip
 8003cee:	4330      	orrs	r0, r6
 8003cf0:	5178      	str	r0, [r7, r5]
 8003cf2:	6808      	ldr	r0, [r1, #0]
}
 8003cf4:	e763      	b.n	8003bbe <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 8003cf6:	2002      	movs	r0, #2
}
 8003cf8:	b003      	add	sp, #12
 8003cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003cfc:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8003cfe:	680d      	ldr	r5, [r1, #0]
 8003d00:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003d04:	06ac      	lsls	r4, r5, #26
 8003d06:	ebb0 6f85 	cmp.w	r0, r5, lsl #26
 8003d0a:	d030      	beq.n	8003d6e <HAL_ADC_ConfigChannel+0x2fe>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003d0c:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8003d0e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003d12:	4284      	cmp	r4, r0
 8003d14:	d026      	beq.n	8003d64 <HAL_ADC_ConfigChannel+0x2f4>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003d16:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8003d18:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003d1c:	4284      	cmp	r4, r0
 8003d1e:	d02b      	beq.n	8003d78 <HAL_ADC_ConfigChannel+0x308>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003d20:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8003d22:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003d26:	4284      	cmp	r4, r0
 8003d28:	f47f af31 	bne.w	8003b8e <HAL_ADC_ConfigChannel+0x11e>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003d2c:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8003d2e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003d32:	66d0      	str	r0, [r2, #108]	; 0x6c
 8003d34:	e72b      	b.n	8003b8e <HAL_ADC_ConfigChannel+0x11e>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003d36:	0876      	lsrs	r6, r6, #1
 8003d38:	f006 0608 	and.w	r6, r6, #8
 8003d3c:	fa00 f606 	lsl.w	r6, r0, r6
 8003d40:	e6f7      	b.n	8003b32 <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003d42:	0e80      	lsrs	r0, r0, #26
 8003d44:	1c44      	adds	r4, r0, #1
 8003d46:	f004 061f 	and.w	r6, r4, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d4a:	2e09      	cmp	r6, #9
 8003d4c:	d82d      	bhi.n	8003daa <HAL_ADC_ConfigChannel+0x33a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003d4e:	06a5      	lsls	r5, r4, #26
 8003d50:	2401      	movs	r4, #1
 8003d52:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8003d56:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8003d5a:	fa04 f606 	lsl.w	r6, r4, r6
 8003d5e:	0500      	lsls	r0, r0, #20
 8003d60:	4335      	orrs	r5, r6
 8003d62:	e7b3      	b.n	8003ccc <HAL_ADC_ConfigChannel+0x25c>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003d64:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8003d66:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003d6a:	6650      	str	r0, [r2, #100]	; 0x64
 8003d6c:	e7d3      	b.n	8003d16 <HAL_ADC_ConfigChannel+0x2a6>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003d6e:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8003d70:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003d74:	6610      	str	r0, [r2, #96]	; 0x60
 8003d76:	e7c9      	b.n	8003d0c <HAL_ADC_ConfigChannel+0x29c>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003d78:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8003d7a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003d7e:	6690      	str	r0, [r2, #104]	; 0x68
 8003d80:	e7ce      	b.n	8003d20 <HAL_ADC_ConfigChannel+0x2b0>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003d82:	492b      	ldr	r1, [pc, #172]	; (8003e30 <HAL_ADC_ConfigChannel+0x3c0>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003d84:	4e24      	ldr	r6, [pc, #144]	; (8003e18 <HAL_ADC_ConfigChannel+0x3a8>)
 8003d86:	4c2b      	ldr	r4, [pc, #172]	; (8003e34 <HAL_ADC_ConfigChannel+0x3c4>)
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d88:	460d      	mov	r5, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003d8a:	6889      	ldr	r1, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003d8c:	68b7      	ldr	r7, [r6, #8]
 8003d8e:	68a4      	ldr	r4, [r4, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003d90:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d94:	433c      	orrs	r4, r7
 8003d96:	43e4      	mvns	r4, r4
 8003d98:	f004 0401 	and.w	r4, r4, #1
 8003d9c:	e739      	b.n	8003c12 <HAL_ADC_ConfigChannel+0x1a2>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d9e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8003da0:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003da2:	f042 0220 	orr.w	r2, r2, #32
 8003da6:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8003da8:	e711      	b.n	8003bce <HAL_ADC_ConfigChannel+0x15e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003daa:	eb06 0046 	add.w	r0, r6, r6, lsl #1
 8003dae:	2701      	movs	r7, #1
 8003db0:	06a5      	lsls	r5, r4, #26
 8003db2:	381e      	subs	r0, #30
 8003db4:	fa07 f606 	lsl.w	r6, r7, r6
 8003db8:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8003dbc:	0500      	lsls	r0, r0, #20
 8003dbe:	4335      	orrs	r5, r6
 8003dc0:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8003dc4:	e782      	b.n	8003ccc <HAL_ADC_ConfigChannel+0x25c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc6:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8003dca:	2d00      	cmp	r5, #0
 8003dcc:	d075      	beq.n	8003eba <HAL_ADC_ConfigChannel+0x44a>
  return __builtin_clz(value);
 8003dce:	fab5 f585 	clz	r5, r5
 8003dd2:	3501      	adds	r5, #1
 8003dd4:	06ad      	lsls	r5, r5, #26
 8003dd6:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dda:	fa90 f4a0 	rbit	r4, r0
  if (value == 0U)
 8003dde:	2c00      	cmp	r4, #0
 8003de0:	d069      	beq.n	8003eb6 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8003de2:	2601      	movs	r6, #1
 8003de4:	fab4 f484 	clz	r4, r4
 8003de8:	4434      	add	r4, r6
 8003dea:	f004 041f 	and.w	r4, r4, #31
 8003dee:	fa06 f404 	lsl.w	r4, r6, r4
 8003df2:	4325      	orrs	r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003df4:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8003df8:	2800      	cmp	r0, #0
 8003dfa:	d059      	beq.n	8003eb0 <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 8003dfc:	fab0 f480 	clz	r4, r0
 8003e00:	3401      	adds	r4, #1
 8003e02:	f004 041f 	and.w	r4, r4, #31
 8003e06:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8003e0a:	0520      	lsls	r0, r4, #20
 8003e0c:	e75e      	b.n	8003ccc <HAL_ADC_ConfigChannel+0x25c>
 8003e0e:	bf00      	nop
 8003e10:	5c001000 	.word	0x5c001000
 8003e14:	000fffff 	.word	0x000fffff
 8003e18:	40022000 	.word	0x40022000
 8003e1c:	58026000 	.word	0x58026000
 8003e20:	58026300 	.word	0x58026300
 8003e24:	cb840000 	.word	0xcb840000
 8003e28:	c7520000 	.word	0xc7520000
 8003e2c:	cfb80000 	.word	0xcfb80000
 8003e30:	40022300 	.word	0x40022300
 8003e34:	40022100 	.word	0x40022100
 8003e38:	47ff0000 	.word	0x47ff0000
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003e3c:	0208      	lsls	r0, r1, #8
 8003e3e:	f53f aec0 	bmi.w	8003bc2 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003e42:	491f      	ldr	r1, [pc, #124]	; (8003ec0 <HAL_ADC_ConfigChannel+0x450>)
 8003e44:	428a      	cmp	r2, r1
 8003e46:	f47f aebc 	bne.w	8003bc2 <HAL_ADC_ConfigChannel+0x152>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e4a:	4a1e      	ldr	r2, [pc, #120]	; (8003ec4 <HAL_ADC_ConfigChannel+0x454>)
 8003e4c:	481e      	ldr	r0, [pc, #120]	; (8003ec8 <HAL_ADC_ConfigChannel+0x458>)
 8003e4e:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003e50:	68a9      	ldr	r1, [r5, #8]
 8003e52:	0992      	lsrs	r2, r2, #6
 8003e54:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8003e58:	fba0 0202 	umull	r0, r2, r0, r2
 8003e5c:	4331      	orrs	r1, r6
 8003e5e:	0992      	lsrs	r2, r2, #6
 8003e60:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8003e64:	3201      	adds	r2, #1
 8003e66:	60a9      	str	r1, [r5, #8]
 8003e68:	0052      	lsls	r2, r2, #1
 8003e6a:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8003e6c:	9a01      	ldr	r2, [sp, #4]
 8003e6e:	2a00      	cmp	r2, #0
 8003e70:	f43f aea7 	beq.w	8003bc2 <HAL_ADC_ConfigChannel+0x152>
                wait_loop_index--;
 8003e74:	9a01      	ldr	r2, [sp, #4]
 8003e76:	3a01      	subs	r2, #1
 8003e78:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8003e7a:	9a01      	ldr	r2, [sp, #4]
 8003e7c:	2a00      	cmp	r2, #0
 8003e7e:	d1f9      	bne.n	8003e74 <HAL_ADC_ConfigChannel+0x404>
 8003e80:	e69f      	b.n	8003bc2 <HAL_ADC_ConfigChannel+0x152>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003e82:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 8003e86:	f47f ae9c 	bne.w	8003bc2 <HAL_ADC_ConfigChannel+0x152>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003e8a:	490d      	ldr	r1, [pc, #52]	; (8003ec0 <HAL_ADC_ConfigChannel+0x450>)
 8003e8c:	428a      	cmp	r2, r1
 8003e8e:	f47f ae98 	bne.w	8003bc2 <HAL_ADC_ConfigChannel+0x152>
 8003e92:	68aa      	ldr	r2, [r5, #8]
 8003e94:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8003e98:	4332      	orrs	r2, r6
 8003e9a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003e9e:	60aa      	str	r2, [r5, #8]
}
 8003ea0:	e695      	b.n	8003bce <HAL_ADC_ConfigChannel+0x15e>
 8003ea2:	480a      	ldr	r0, [pc, #40]	; (8003ecc <HAL_ADC_ConfigChannel+0x45c>)
 8003ea4:	e712      	b.n	8003ccc <HAL_ADC_ConfigChannel+0x25c>
 8003ea6:	2402      	movs	r4, #2
 8003ea8:	e6fe      	b.n	8003ca8 <HAL_ADC_ConfigChannel+0x238>
 8003eaa:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8003eae:	e6ee      	b.n	8003c8e <HAL_ADC_ConfigChannel+0x21e>
 8003eb0:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8003eb4:	e70a      	b.n	8003ccc <HAL_ADC_ConfigChannel+0x25c>
 8003eb6:	2402      	movs	r4, #2
 8003eb8:	e79b      	b.n	8003df2 <HAL_ADC_ConfigChannel+0x382>
 8003eba:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8003ebe:	e78c      	b.n	8003dda <HAL_ADC_ConfigChannel+0x36a>
 8003ec0:	58026000 	.word	0x58026000
 8003ec4:	240001f4 	.word	0x240001f4
 8003ec8:	053e2d63 	.word	0x053e2d63
 8003ecc:	fe500000 	.word	0xfe500000

08003ed0 <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 8003ed0:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8003ed4:	4603      	mov	r3, r0
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8003ed6:	6848      	ldr	r0, [r1, #4]
  __HAL_LOCK(hadc);
 8003ed8:	2a01      	cmp	r2, #1
 8003eda:	f000 80e8 	beq.w	80040ae <HAL_ADC_AnalogWDGConfig+0x1de>
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ede:	681a      	ldr	r2, [r3, #0]
{
 8003ee0:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(hadc);
 8003ee2:	2401      	movs	r4, #1
 8003ee4:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ee8:	6894      	ldr	r4, [r2, #8]
 8003eea:	0765      	lsls	r5, r4, #29
 8003eec:	d42a      	bmi.n	8003f44 <HAL_ADC_AnalogWDGConfig+0x74>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003eee:	6894      	ldr	r4, [r2, #8]
 8003ef0:	0724      	lsls	r4, r4, #28
 8003ef2:	d428      	bmi.n	8003f46 <HAL_ADC_AnalogWDGConfig+0x76>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8003ef4:	680c      	ldr	r4, [r1, #0]
 8003ef6:	4dc5      	ldr	r5, [pc, #788]	; (800420c <HAL_ADC_AnalogWDGConfig+0x33c>)
 8003ef8:	42ac      	cmp	r4, r5
 8003efa:	f000 8094 	beq.w	8004026 <HAL_ADC_AnalogWDGConfig+0x156>
      switch (AnalogWDGConfig->WatchdogMode)
 8003efe:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 8003f02:	d030      	beq.n	8003f66 <HAL_ADC_AnalogWDGConfig+0x96>
 8003f04:	d829      	bhi.n	8003f5a <HAL_ADC_AnalogWDGConfig+0x8a>
 8003f06:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 8003f0a:	d02c      	beq.n	8003f66 <HAL_ADC_AnalogWDGConfig+0x96>
 8003f0c:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8003f10:	d029      	beq.n	8003f66 <HAL_ADC_AnalogWDGConfig+0x96>
 8003f12:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8003f16:	d026      	beq.n	8003f66 <HAL_ADC_AnalogWDGConfig+0x96>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8003f18:	f004 0c01 	and.w	ip, r4, #1
  MODIFY_REG(*preg,
 8003f1c:	4ebc      	ldr	r6, [pc, #752]	; (8004210 <HAL_ADC_AnalogWDGConfig+0x340>)
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8003f1e:	f3c4 5501 	ubfx	r5, r4, #20, #2
 8003f22:	f102 000c 	add.w	r0, r2, #12
 8003f26:	ea4f 07cc 	mov.w	r7, ip, lsl #3
  MODIFY_REG(*preg,
 8003f2a:	4026      	ands	r6, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8003f2c:	eb07 040c 	add.w	r4, r7, ip
 8003f30:	eb05 0484 	add.w	r4, r5, r4, lsl #2
  MODIFY_REG(*preg,
 8003f34:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 8003f38:	ea25 0506 	bic.w	r5, r5, r6
 8003f3c:	f840 5024 	str.w	r5, [r0, r4, lsl #2]
 8003f40:	680c      	ldr	r4, [r1, #0]
}
 8003f42:	e023      	b.n	8003f8c <HAL_ADC_AnalogWDGConfig+0xbc>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003f44:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f46:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8003f48:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f4a:	f042 0220 	orr.w	r2, r2, #32
 8003f4e:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8003f50:	2200      	movs	r2, #0
 8003f52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8003f56:	bcf0      	pop	{r4, r5, r6, r7}
 8003f58:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 8003f5a:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8003f5e:	d002      	beq.n	8003f66 <HAL_ADC_AnalogWDGConfig+0x96>
 8003f60:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 8003f64:	d1d8      	bne.n	8003f18 <HAL_ADC_AnalogWDGConfig+0x48>
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8003f66:	48ab      	ldr	r0, [pc, #684]	; (8004214 <HAL_ADC_AnalogWDGConfig+0x344>)
 8003f68:	4284      	cmp	r4, r0
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8003f6a:	6888      	ldr	r0, [r1, #8]
 8003f6c:	f3c0 0513 	ubfx	r5, r0, #0, #20
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8003f70:	f000 80d7 	beq.w	8004122 <HAL_ADC_AnalogWDGConfig+0x252>
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8003f74:	2d00      	cmp	r5, #0
 8003f76:	f040 80eb 	bne.w	8004150 <HAL_ADC_AnalogWDGConfig+0x280>
 8003f7a:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8003f7e:	2501      	movs	r5, #1
 8003f80:	4085      	lsls	r5, r0
 8003f82:	f8d2 00a4 	ldr.w	r0, [r2, #164]	; 0xa4
 8003f86:	4328      	orrs	r0, r5
 8003f88:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8003f8c:	48a2      	ldr	r0, [pc, #648]	; (8004218 <HAL_ADC_AnalogWDGConfig+0x348>)
 8003f8e:	6800      	ldr	r0, [r0, #0]
 8003f90:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8003f94:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8003f98:	68d0      	ldr	r0, [r2, #12]
 8003f9a:	f000 80b0 	beq.w	80040fe <HAL_ADC_AnalogWDGConfig+0x22e>
 8003f9e:	f010 0f10 	tst.w	r0, #16
 8003fa2:	690d      	ldr	r5, [r1, #16]
 8003fa4:	68d0      	ldr	r0, [r2, #12]
 8003fa6:	f040 80b1 	bne.w	800410c <HAL_ADC_AnalogWDGConfig+0x23c>
 8003faa:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8003fae:	0040      	lsls	r0, r0, #1
 8003fb0:	fa05 f000 	lsl.w	r0, r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8003fb4:	4d98      	ldr	r5, [pc, #608]	; (8004218 <HAL_ADC_AnalogWDGConfig+0x348>)
 8003fb6:	682d      	ldr	r5, [r5, #0]
 8003fb8:	f005 4570 	and.w	r5, r5, #4026531840	; 0xf0000000
 8003fbc:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
 8003fc0:	f000 8096 	beq.w	80040f0 <HAL_ADC_AnalogWDGConfig+0x220>
 8003fc4:	68d5      	ldr	r5, [r2, #12]
 8003fc6:	68d6      	ldr	r6, [r2, #12]
 8003fc8:	f015 0f10 	tst.w	r5, #16
 8003fcc:	694d      	ldr	r5, [r1, #20]
 8003fce:	f040 80a3 	bne.w	8004118 <HAL_ADC_AnalogWDGConfig+0x248>
 8003fd2:	f3c6 0682 	ubfx	r6, r6, #2, #3
 8003fd6:	0076      	lsls	r6, r6, #1
 8003fd8:	40b5      	lsls	r5, r6
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8003fda:	4e8e      	ldr	r6, [pc, #568]	; (8004214 <HAL_ADC_AnalogWDGConfig+0x344>)
 8003fdc:	42b4      	cmp	r4, r6
 8003fde:	d068      	beq.n	80040b2 <HAL_ADC_AnalogWDGConfig+0x1e2>
        MODIFY_REG(hadc->Instance->LTR3,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8003fe0:	f8d2 40b8 	ldr.w	r4, [r2, #184]	; 0xb8
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8003fe4:	f44f 7600 	mov.w	r6, #512	; 0x200
 8003fe8:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8003fec:	4325      	orrs	r5, r4
 8003fee:	f8c2 50b8 	str.w	r5, [r2, #184]	; 0xb8
        MODIFY_REG(hadc->Instance->HTR3,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8003ff2:	f8d2 40bc 	ldr.w	r4, [r2, #188]	; 0xbc
 8003ff6:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8003ffa:	4320      	orrs	r0, r4
 8003ffc:	f8c2 00bc 	str.w	r0, [r2, #188]	; 0xbc
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004000:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004002:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8004006:	6558      	str	r0, [r3, #84]	; 0x54
 8004008:	6016      	str	r6, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 800400a:	7b09      	ldrb	r1, [r1, #12]
 800400c:	2901      	cmp	r1, #1
 800400e:	f000 8099 	beq.w	8004144 <HAL_ADC_AnalogWDGConfig+0x274>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8004012:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004014:	2000      	movs	r0, #0
 8004016:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 800401a:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 800401c:	2200      	movs	r2, #0
 800401e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8004022:	bcf0      	pop	{r4, r5, r6, r7}
 8004024:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 8004026:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 800402a:	f000 8109 	beq.w	8004240 <HAL_ADC_AnalogWDGConfig+0x370>
 800402e:	d82b      	bhi.n	8004088 <HAL_ADC_AnalogWDGConfig+0x1b8>
 8004030:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 8004034:	f000 80f9 	beq.w	800422a <HAL_ADC_AnalogWDGConfig+0x35a>
 8004038:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800403c:	d119      	bne.n	8004072 <HAL_ADC_AnalogWDGConfig+0x1a2>
  MODIFY_REG(*preg,
 800403e:	68d4      	ldr	r4, [r2, #12]
 8004040:	4876      	ldr	r0, [pc, #472]	; (800421c <HAL_ADC_AnalogWDGConfig+0x34c>)
 8004042:	4020      	ands	r0, r4
 8004044:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 8004048:	60d0      	str	r0, [r2, #12]
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800404a:	4873      	ldr	r0, [pc, #460]	; (8004218 <HAL_ADC_AnalogWDGConfig+0x348>)
 800404c:	6800      	ldr	r0, [r0, #0]
 800404e:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8004052:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8004056:	68d0      	ldr	r0, [r2, #12]
 8004058:	f000 8083 	beq.w	8004162 <HAL_ADC_AnalogWDGConfig+0x292>
 800405c:	f010 0f10 	tst.w	r0, #16
 8004060:	690d      	ldr	r5, [r1, #16]
 8004062:	68d0      	ldr	r0, [r2, #12]
 8004064:	f040 80b9 	bne.w	80041da <HAL_ADC_AnalogWDGConfig+0x30a>
 8004068:	f3c0 0082 	ubfx	r0, r0, #2, #3
 800406c:	0040      	lsls	r0, r0, #1
 800406e:	4085      	lsls	r5, r0
 8004070:	e07c      	b.n	800416c <HAL_ADC_AnalogWDGConfig+0x29c>
      switch (AnalogWDGConfig->WatchdogMode)
 8004072:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8004076:	f040 80d3 	bne.w	8004220 <HAL_ADC_AnalogWDGConfig+0x350>
 800407a:	68d4      	ldr	r4, [r2, #12]
 800407c:	4867      	ldr	r0, [pc, #412]	; (800421c <HAL_ADC_AnalogWDGConfig+0x34c>)
 800407e:	4020      	ands	r0, r4
 8004080:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8004084:	60d0      	str	r0, [r2, #12]
}
 8004086:	e7e0      	b.n	800404a <HAL_ADC_AnalogWDGConfig+0x17a>
 8004088:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 800408c:	f000 80e3 	beq.w	8004256 <HAL_ADC_AnalogWDGConfig+0x386>
 8004090:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 8004094:	f040 80c4 	bne.w	8004220 <HAL_ADC_AnalogWDGConfig+0x350>
  MODIFY_REG(*preg,
 8004098:	68d5      	ldr	r5, [r2, #12]
 800409a:	6888      	ldr	r0, [r1, #8]
 800409c:	4c5f      	ldr	r4, [pc, #380]	; (800421c <HAL_ADC_AnalogWDGConfig+0x34c>)
 800409e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80040a2:	402c      	ands	r4, r5
 80040a4:	4320      	orrs	r0, r4
 80040a6:	f040 70e0 	orr.w	r0, r0, #29360128	; 0x1c00000
 80040aa:	60d0      	str	r0, [r2, #12]
}
 80040ac:	e7cd      	b.n	800404a <HAL_ADC_AnalogWDGConfig+0x17a>
  __HAL_LOCK(hadc);
 80040ae:	2002      	movs	r0, #2
}
 80040b0:	4770      	bx	lr
        MODIFY_REG(hadc->Instance->LTR2,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 80040b2:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 80040b6:	f44f 7680 	mov.w	r6, #256	; 0x100
 80040ba:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 80040be:	4325      	orrs	r5, r4
 80040c0:	f8c2 50b0 	str.w	r5, [r2, #176]	; 0xb0
        MODIFY_REG(hadc->Instance->HTR2,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 80040c4:	f8d2 40b4 	ldr.w	r4, [r2, #180]	; 0xb4
 80040c8:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 80040cc:	4320      	orrs	r0, r4
 80040ce:	f8c2 00b4 	str.w	r0, [r2, #180]	; 0xb4
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80040d2:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80040d4:	f420 3000 	bic.w	r0, r0, #131072	; 0x20000
 80040d8:	6558      	str	r0, [r3, #84]	; 0x54
 80040da:	6016      	str	r6, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 80040dc:	7b09      	ldrb	r1, [r1, #12]
 80040de:	2901      	cmp	r1, #1
 80040e0:	f000 808d 	beq.w	80041fe <HAL_ADC_AnalogWDGConfig+0x32e>
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 80040e4:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040e6:	2000      	movs	r0, #0
 80040e8:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 80040ec:	6051      	str	r1, [r2, #4]
}
 80040ee:	e72f      	b.n	8003f50 <HAL_ADC_AnalogWDGConfig+0x80>
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80040f0:	68d6      	ldr	r6, [r2, #12]
 80040f2:	694d      	ldr	r5, [r1, #20]
 80040f4:	f3c6 0682 	ubfx	r6, r6, #2, #3
 80040f8:	0076      	lsls	r6, r6, #1
 80040fa:	40b5      	lsls	r5, r6
 80040fc:	e76d      	b.n	8003fda <HAL_ADC_AnalogWDGConfig+0x10a>
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80040fe:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004102:	690d      	ldr	r5, [r1, #16]
 8004104:	0040      	lsls	r0, r0, #1
 8004106:	fa05 f000 	lsl.w	r0, r5, r0
 800410a:	e753      	b.n	8003fb4 <HAL_ADC_AnalogWDGConfig+0xe4>
 800410c:	0840      	lsrs	r0, r0, #1
 800410e:	f000 0008 	and.w	r0, r0, #8
 8004112:	fa05 f000 	lsl.w	r0, r5, r0
 8004116:	e74d      	b.n	8003fb4 <HAL_ADC_AnalogWDGConfig+0xe4>
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8004118:	0876      	lsrs	r6, r6, #1
 800411a:	f006 0608 	and.w	r6, r6, #8
 800411e:	40b5      	lsls	r5, r6
 8004120:	e75b      	b.n	8003fda <HAL_ADC_AnalogWDGConfig+0x10a>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8004122:	2d00      	cmp	r5, #0
 8004124:	d064      	beq.n	80041f0 <HAL_ADC_AnalogWDGConfig+0x320>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004126:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 800412a:	2800      	cmp	r0, #0
 800412c:	f000 809a 	beq.w	8004264 <HAL_ADC_AnalogWDGConfig+0x394>
  return __builtin_clz(value);
 8004130:	fab0 f080 	clz	r0, r0
 8004134:	2501      	movs	r5, #1
 8004136:	4085      	lsls	r5, r0
 8004138:	f8d2 00a0 	ldr.w	r0, [r2, #160]	; 0xa0
 800413c:	4328      	orrs	r0, r5
 800413e:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
 8004142:	e723      	b.n	8003f8c <HAL_ADC_AnalogWDGConfig+0xbc>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8004144:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004146:	2000      	movs	r0, #0
 8004148:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 800414c:	6051      	str	r1, [r2, #4]
}
 800414e:	e6ff      	b.n	8003f50 <HAL_ADC_AnalogWDGConfig+0x80>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004150:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8004154:	2800      	cmp	r0, #0
 8004156:	d050      	beq.n	80041fa <HAL_ADC_AnalogWDGConfig+0x32a>
  return __builtin_clz(value);
 8004158:	fab0 f080 	clz	r0, r0
 800415c:	2501      	movs	r5, #1
 800415e:	4085      	lsls	r5, r0
 8004160:	e70f      	b.n	8003f82 <HAL_ADC_AnalogWDGConfig+0xb2>
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8004162:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004166:	690d      	ldr	r5, [r1, #16]
 8004168:	0040      	lsls	r0, r0, #1
 800416a:	4085      	lsls	r5, r0
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 800416c:	482a      	ldr	r0, [pc, #168]	; (8004218 <HAL_ADC_AnalogWDGConfig+0x348>)
 800416e:	6800      	ldr	r0, [r0, #0]
 8004170:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8004174:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8004178:	68d0      	ldr	r0, [r2, #12]
 800417a:	d00a      	beq.n	8004192 <HAL_ADC_AnalogWDGConfig+0x2c2>
 800417c:	f010 0f10 	tst.w	r0, #16
 8004180:	694c      	ldr	r4, [r1, #20]
 8004182:	68d0      	ldr	r0, [r2, #12]
 8004184:	d12e      	bne.n	80041e4 <HAL_ADC_AnalogWDGConfig+0x314>
 8004186:	f3c0 0082 	ubfx	r0, r0, #2, #3
 800418a:	0040      	lsls	r0, r0, #1
 800418c:	fa04 f000 	lsl.w	r0, r4, r0
 8004190:	e005      	b.n	800419e <HAL_ADC_AnalogWDGConfig+0x2ce>
 8004192:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8004196:	694c      	ldr	r4, [r1, #20]
 8004198:	0040      	lsls	r0, r0, #1
 800419a:	fa04 f000 	lsl.w	r0, r4, r0
      MODIFY_REG(hadc->Instance->LTR1,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 800419e:	6a14      	ldr	r4, [r2, #32]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 80041a0:	2680      	movs	r6, #128	; 0x80
 80041a2:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 80041a6:	4304      	orrs	r4, r0
 80041a8:	6214      	str	r4, [r2, #32]
      MODIFY_REG(hadc->Instance->HTR1,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 80041aa:	6a50      	ldr	r0, [r2, #36]	; 0x24
 80041ac:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
 80041b0:	4328      	orrs	r0, r5
 80041b2:	6250      	str	r0, [r2, #36]	; 0x24
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80041b4:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80041b6:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80041ba:	6558      	str	r0, [r3, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041bc:	2000      	movs	r0, #0
 80041be:	6016      	str	r6, [r2, #0]
      if (AnalogWDGConfig->ITMode == ENABLE)
 80041c0:	7b09      	ldrb	r1, [r1, #12]
 80041c2:	2901      	cmp	r1, #1
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80041c4:	6851      	ldr	r1, [r2, #4]
 80041c6:	bf0c      	ite	eq
 80041c8:	4331      	orreq	r1, r6
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 80041ca:	f021 0180 	bicne.w	r1, r1, #128	; 0x80
 80041ce:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80041d6:	bcf0      	pop	{r4, r5, r6, r7}
 80041d8:	4770      	bx	lr
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 80041da:	0840      	lsrs	r0, r0, #1
 80041dc:	f000 0008 	and.w	r0, r0, #8
 80041e0:	4085      	lsls	r5, r0
 80041e2:	e7c3      	b.n	800416c <HAL_ADC_AnalogWDGConfig+0x29c>
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 80041e4:	0840      	lsrs	r0, r0, #1
 80041e6:	f000 0008 	and.w	r0, r0, #8
 80041ea:	fa04 f000 	lsl.w	r0, r4, r0
 80041ee:	e7d6      	b.n	800419e <HAL_ADC_AnalogWDGConfig+0x2ce>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80041f0:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80041f4:	2501      	movs	r5, #1
 80041f6:	4085      	lsls	r5, r0
 80041f8:	e79e      	b.n	8004138 <HAL_ADC_AnalogWDGConfig+0x268>
 80041fa:	2501      	movs	r5, #1
 80041fc:	e6c1      	b.n	8003f82 <HAL_ADC_AnalogWDGConfig+0xb2>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 80041fe:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004200:	2000      	movs	r0, #0
 8004202:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8004206:	6051      	str	r1, [r2, #4]
}
 8004208:	e6a2      	b.n	8003f50 <HAL_ADC_AnalogWDGConfig+0x80>
 800420a:	bf00      	nop
 800420c:	7dc00000 	.word	0x7dc00000
 8004210:	7dcfffff 	.word	0x7dcfffff
 8004214:	001fffff 	.word	0x001fffff
 8004218:	5c001000 	.word	0x5c001000
 800421c:	823fffff 	.word	0x823fffff
  MODIFY_REG(*preg,
 8004220:	68d4      	ldr	r4, [r2, #12]
 8004222:	4811      	ldr	r0, [pc, #68]	; (8004268 <HAL_ADC_AnalogWDGConfig+0x398>)
 8004224:	4020      	ands	r0, r4
 8004226:	60d0      	str	r0, [r2, #12]
}
 8004228:	e70f      	b.n	800404a <HAL_ADC_AnalogWDGConfig+0x17a>
  MODIFY_REG(*preg,
 800422a:	68d5      	ldr	r5, [r2, #12]
 800422c:	6888      	ldr	r0, [r1, #8]
 800422e:	4c0e      	ldr	r4, [pc, #56]	; (8004268 <HAL_ADC_AnalogWDGConfig+0x398>)
 8004230:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8004234:	402c      	ands	r4, r5
 8004236:	4320      	orrs	r0, r4
 8004238:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800423c:	60d0      	str	r0, [r2, #12]
}
 800423e:	e704      	b.n	800404a <HAL_ADC_AnalogWDGConfig+0x17a>
  MODIFY_REG(*preg,
 8004240:	68d5      	ldr	r5, [r2, #12]
 8004242:	6888      	ldr	r0, [r1, #8]
 8004244:	4c08      	ldr	r4, [pc, #32]	; (8004268 <HAL_ADC_AnalogWDGConfig+0x398>)
 8004246:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800424a:	402c      	ands	r4, r5
 800424c:	4320      	orrs	r0, r4
 800424e:	f040 70a0 	orr.w	r0, r0, #20971520	; 0x1400000
 8004252:	60d0      	str	r0, [r2, #12]
}
 8004254:	e6f9      	b.n	800404a <HAL_ADC_AnalogWDGConfig+0x17a>
  MODIFY_REG(*preg,
 8004256:	68d4      	ldr	r4, [r2, #12]
 8004258:	4803      	ldr	r0, [pc, #12]	; (8004268 <HAL_ADC_AnalogWDGConfig+0x398>)
 800425a:	4020      	ands	r0, r4
 800425c:	f040 70c0 	orr.w	r0, r0, #25165824	; 0x1800000
 8004260:	60d0      	str	r0, [r2, #12]
}
 8004262:	e6f2      	b.n	800404a <HAL_ADC_AnalogWDGConfig+0x17a>
 8004264:	2501      	movs	r5, #1
 8004266:	e767      	b.n	8004138 <HAL_ADC_AnalogWDGConfig+0x268>
 8004268:	823fffff 	.word	0x823fffff

0800426c <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800426c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800426e:	689a      	ldr	r2, [r3, #8]
 8004270:	07d1      	lsls	r1, r2, #31
 8004272:	d501      	bpl.n	8004278 <ADC_Enable+0xc>
  return HAL_OK;
 8004274:	2000      	movs	r0, #0
}
 8004276:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004278:	6899      	ldr	r1, [r3, #8]
 800427a:	4a21      	ldr	r2, [pc, #132]	; (8004300 <ADC_Enable+0x94>)
 800427c:	4211      	tst	r1, r2
{
 800427e:	b570      	push	{r4, r5, r6, lr}
 8004280:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004282:	d008      	beq.n	8004296 <ADC_Enable+0x2a>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004284:	6d63      	ldr	r3, [r4, #84]	; 0x54
            return HAL_ERROR;
 8004286:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004288:	f043 0310 	orr.w	r3, r3, #16
 800428c:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800428e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004290:	4303      	orrs	r3, r0
 8004292:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8004294:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8004296:	6899      	ldr	r1, [r3, #8]
 8004298:	4a1a      	ldr	r2, [pc, #104]	; (8004304 <ADC_Enable+0x98>)
 800429a:	400a      	ands	r2, r1
 800429c:	f042 0201 	orr.w	r2, r2, #1
 80042a0:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80042a2:	f7ff fa13 	bl	80036cc <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80042a6:	6823      	ldr	r3, [r4, #0]
 80042a8:	4a17      	ldr	r2, [pc, #92]	; (8004308 <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 80042aa:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d01f      	beq.n	80042f0 <ADC_Enable+0x84>
 80042b0:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d01b      	beq.n	80042f0 <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80042b8:	4a14      	ldr	r2, [pc, #80]	; (800430c <ADC_Enable+0xa0>)
 80042ba:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	07d6      	lsls	r6, r2, #31
 80042c0:	d414      	bmi.n	80042ec <ADC_Enable+0x80>
  MODIFY_REG(ADCx->CR,
 80042c2:	4e10      	ldr	r6, [pc, #64]	; (8004304 <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80042c4:	689a      	ldr	r2, [r3, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80042c6:	07d0      	lsls	r0, r2, #31
 80042c8:	d404      	bmi.n	80042d4 <ADC_Enable+0x68>
  MODIFY_REG(ADCx->CR,
 80042ca:	689a      	ldr	r2, [r3, #8]
 80042cc:	4032      	ands	r2, r6
 80042ce:	f042 0201 	orr.w	r2, r2, #1
 80042d2:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80042d4:	f7ff f9fa 	bl	80036cc <HAL_GetTick>
 80042d8:	1b43      	subs	r3, r0, r5
 80042da:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80042dc:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80042de:	d902      	bls.n	80042e6 <ADC_Enable+0x7a>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	07d1      	lsls	r1, r2, #31
 80042e4:	d5ce      	bpl.n	8004284 <ADC_Enable+0x18>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	07d2      	lsls	r2, r2, #31
 80042ea:	d5eb      	bpl.n	80042c4 <ADC_Enable+0x58>
  return HAL_OK;
 80042ec:	2000      	movs	r0, #0
}
 80042ee:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80042f0:	4a07      	ldr	r2, [pc, #28]	; (8004310 <ADC_Enable+0xa4>)
 80042f2:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80042f4:	06d2      	lsls	r2, r2, #27
 80042f6:	d0e1      	beq.n	80042bc <ADC_Enable+0x50>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80042f8:	4a06      	ldr	r2, [pc, #24]	; (8004314 <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d1de      	bne.n	80042bc <ADC_Enable+0x50>
 80042fe:	e7f5      	b.n	80042ec <ADC_Enable+0x80>
 8004300:	8000003f 	.word	0x8000003f
 8004304:	7fffffc0 	.word	0x7fffffc0
 8004308:	40022000 	.word	0x40022000
 800430c:	58026300 	.word	0x58026300
 8004310:	40022300 	.word	0x40022300
 8004314:	40022100 	.word	0x40022100

08004318 <ADC_Disable>:
{
 8004318:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800431a:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800431c:	689a      	ldr	r2, [r3, #8]
 800431e:	0795      	lsls	r5, r2, #30
 8004320:	d502      	bpl.n	8004328 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004322:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8004324:	2000      	movs	r0, #0
}
 8004326:	bd38      	pop	{r3, r4, r5, pc}
 8004328:	689a      	ldr	r2, [r3, #8]
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800432a:	07d4      	lsls	r4, r2, #31
 800432c:	d529      	bpl.n	8004382 <ADC_Disable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800432e:	689a      	ldr	r2, [r3, #8]
 8004330:	4604      	mov	r4, r0
 8004332:	f002 020d 	and.w	r2, r2, #13
 8004336:	2a01      	cmp	r2, #1
 8004338:	d008      	beq.n	800434c <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800433a:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 800433c:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800433e:	f043 0310 	orr.w	r3, r3, #16
 8004342:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004344:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004346:	4303      	orrs	r3, r0
 8004348:	65a3      	str	r3, [r4, #88]	; 0x58
}
 800434a:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 800434c:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800434e:	2103      	movs	r1, #3
 8004350:	4a0d      	ldr	r2, [pc, #52]	; (8004388 <ADC_Disable+0x70>)
 8004352:	4002      	ands	r2, r0
 8004354:	f042 0202 	orr.w	r2, r2, #2
 8004358:	609a      	str	r2, [r3, #8]
 800435a:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 800435c:	f7ff f9b6 	bl	80036cc <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004360:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8004362:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	07d9      	lsls	r1, r3, #31
 8004368:	d50b      	bpl.n	8004382 <ADC_Disable+0x6a>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800436a:	f7ff f9af 	bl	80036cc <HAL_GetTick>
 800436e:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004370:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004372:	2802      	cmp	r0, #2
 8004374:	d902      	bls.n	800437c <ADC_Disable+0x64>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004376:	689a      	ldr	r2, [r3, #8]
 8004378:	07d2      	lsls	r2, r2, #31
 800437a:	d4de      	bmi.n	800433a <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	07db      	lsls	r3, r3, #31
 8004380:	d4f3      	bmi.n	800436a <ADC_Disable+0x52>
  return HAL_OK;
 8004382:	2000      	movs	r0, #0
}
 8004384:	bd38      	pop	{r3, r4, r5, pc}
 8004386:	bf00      	nop
 8004388:	7fffffc0 	.word	0x7fffffc0

0800438c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800438c:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800438e:	4a5a      	ldr	r2, [pc, #360]	; (80044f8 <ADC_ConfigureBoostMode+0x16c>)
{
 8004390:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004392:	6803      	ldr	r3, [r0, #0]
 8004394:	4293      	cmp	r3, r2
 8004396:	d029      	beq.n	80043ec <ADC_ConfigureBoostMode+0x60>
 8004398:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800439c:	4293      	cmp	r3, r2
 800439e:	d025      	beq.n	80043ec <ADC_ConfigureBoostMode+0x60>
 80043a0:	4b56      	ldr	r3, [pc, #344]	; (80044fc <ADC_ConfigureBoostMode+0x170>)
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 80043a8:	bf14      	ite	ne
 80043aa:	2301      	movne	r3, #1
 80043ac:	2300      	moveq	r3, #0
 80043ae:	b333      	cbz	r3, 80043fe <ADC_ConfigureBoostMode+0x72>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80043b0:	f003 fd22 	bl	8007df8 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 80043b4:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 80043b6:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 80043b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80043bc:	f000 808b 	beq.w	80044d6 <ADC_ConfigureBoostMode+0x14a>
 80043c0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80043c4:	d06f      	beq.n	80044a6 <ADC_ConfigureBoostMode+0x11a>
 80043c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043ca:	f000 8084 	beq.w	80044d6 <ADC_ConfigureBoostMode+0x14a>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80043ce:	f7ff f995 	bl	80036fc <HAL_GetREVID>
 80043d2:	f241 0303 	movw	r3, #4099	; 0x1003
 80043d6:	4298      	cmp	r0, r3
 80043d8:	d84e      	bhi.n	8004478 <ADC_ConfigureBoostMode+0xec>
  {
    if (freq > 20000000UL)
 80043da:	4b49      	ldr	r3, [pc, #292]	; (8004500 <ADC_ConfigureBoostMode+0x174>)
 80043dc:	429d      	cmp	r5, r3
 80043de:	d92d      	bls.n	800443c <ADC_ConfigureBoostMode+0xb0>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80043e0:	6822      	ldr	r2, [r4, #0]
 80043e2:	6893      	ldr	r3, [r2, #8]
 80043e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043e8:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80043ea:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80043ec:	4b45      	ldr	r3, [pc, #276]	; (8004504 <ADC_ConfigureBoostMode+0x178>)
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 80043f4:	bf14      	ite	ne
 80043f6:	2301      	movne	r3, #1
 80043f8:	2300      	moveq	r3, #0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d1d8      	bne.n	80043b0 <ADC_ConfigureBoostMode+0x24>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80043fe:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004402:	f004 fe2d 	bl	8009060 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8004406:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004408:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 800440a:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800440e:	d06c      	beq.n	80044ea <ADC_ConfigureBoostMode+0x15e>
 8004410:	d808      	bhi.n	8004424 <ADC_ConfigureBoostMode+0x98>
 8004412:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004416:	d050      	beq.n	80044ba <ADC_ConfigureBoostMode+0x12e>
 8004418:	d916      	bls.n	8004448 <ADC_ConfigureBoostMode+0xbc>
 800441a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800441e:	d1d6      	bne.n	80043ce <ADC_ConfigureBoostMode+0x42>
        freq /= 32UL;
 8004420:	0945      	lsrs	r5, r0, #5
        break;
 8004422:	e7d4      	b.n	80043ce <ADC_ConfigureBoostMode+0x42>
    switch (hadc->Init.ClockPrescaler)
 8004424:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004428:	d045      	beq.n	80044b6 <ADC_ConfigureBoostMode+0x12a>
 800442a:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800442e:	d1ce      	bne.n	80043ce <ADC_ConfigureBoostMode+0x42>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004430:	f7ff f964 	bl	80036fc <HAL_GetREVID>
 8004434:	f241 0303 	movw	r3, #4099	; 0x1003
 8004438:	4298      	cmp	r0, r3
 800443a:	d840      	bhi.n	80044be <ADC_ConfigureBoostMode+0x132>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800443c:	6822      	ldr	r2, [r4, #0]
 800443e:	6893      	ldr	r3, [r2, #8]
 8004440:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004444:	6093      	str	r3, [r2, #8]
}
 8004446:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8004448:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800444c:	d006      	beq.n	800445c <ADC_ConfigureBoostMode+0xd0>
 800444e:	d90a      	bls.n	8004466 <ADC_ConfigureBoostMode+0xda>
 8004450:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004454:	d002      	beq.n	800445c <ADC_ConfigureBoostMode+0xd0>
 8004456:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800445a:	d1b8      	bne.n	80043ce <ADC_ConfigureBoostMode+0x42>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800445c:	0c9b      	lsrs	r3, r3, #18
 800445e:	005b      	lsls	r3, r3, #1
 8004460:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 8004464:	e7b3      	b.n	80043ce <ADC_ConfigureBoostMode+0x42>
    switch (hadc->Init.ClockPrescaler)
 8004466:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800446a:	d0f7      	beq.n	800445c <ADC_ConfigureBoostMode+0xd0>
 800446c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004470:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8004474:	d0f2      	beq.n	800445c <ADC_ConfigureBoostMode+0xd0>
 8004476:	e7aa      	b.n	80043ce <ADC_ConfigureBoostMode+0x42>
    if (freq <= 6250000UL)
 8004478:	4b23      	ldr	r3, [pc, #140]	; (8004508 <ADC_ConfigureBoostMode+0x17c>)
 800447a:	429d      	cmp	r5, r3
 800447c:	d805      	bhi.n	800448a <ADC_ConfigureBoostMode+0xfe>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800447e:	6822      	ldr	r2, [r4, #0]
 8004480:	6893      	ldr	r3, [r2, #8]
 8004482:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004486:	6093      	str	r3, [r2, #8]
}
 8004488:	bd38      	pop	{r3, r4, r5, pc}
    else if (freq <= 12500000UL)
 800448a:	4b20      	ldr	r3, [pc, #128]	; (800450c <ADC_ConfigureBoostMode+0x180>)
 800448c:	429d      	cmp	r5, r3
 800448e:	d91a      	bls.n	80044c6 <ADC_ConfigureBoostMode+0x13a>
    else if (freq <= 25000000UL)
 8004490:	4b1f      	ldr	r3, [pc, #124]	; (8004510 <ADC_ConfigureBoostMode+0x184>)
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004492:	6822      	ldr	r2, [r4, #0]
    else if (freq <= 25000000UL)
 8004494:	429d      	cmp	r5, r3
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004496:	6893      	ldr	r3, [r2, #8]
    else if (freq <= 25000000UL)
 8004498:	d829      	bhi.n	80044ee <ADC_ConfigureBoostMode+0x162>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800449a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800449e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044a2:	6093      	str	r3, [r2, #8]
}
 80044a4:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 80044a6:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80044a8:	f7ff f928 	bl	80036fc <HAL_GetREVID>
 80044ac:	f241 0303 	movw	r3, #4099	; 0x1003
 80044b0:	4298      	cmp	r0, r3
 80044b2:	d8e1      	bhi.n	8004478 <ADC_ConfigureBoostMode+0xec>
 80044b4:	e791      	b.n	80043da <ADC_ConfigureBoostMode+0x4e>
        freq /= 128UL;
 80044b6:	09c5      	lsrs	r5, r0, #7
        break;
 80044b8:	e789      	b.n	80043ce <ADC_ConfigureBoostMode+0x42>
        freq /= 16UL;
 80044ba:	0905      	lsrs	r5, r0, #4
        break;
 80044bc:	e787      	b.n	80043ce <ADC_ConfigureBoostMode+0x42>
    if (freq <= 6250000UL)
 80044be:	4b12      	ldr	r3, [pc, #72]	; (8004508 <ADC_ConfigureBoostMode+0x17c>)
 80044c0:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 80044c4:	d2db      	bcs.n	800447e <ADC_ConfigureBoostMode+0xf2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80044c6:	6822      	ldr	r2, [r4, #0]
 80044c8:	6893      	ldr	r3, [r2, #8]
 80044ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044d2:	6093      	str	r3, [r2, #8]
}
 80044d4:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80044d6:	0c1b      	lsrs	r3, r3, #16
 80044d8:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80044dc:	f7ff f90e 	bl	80036fc <HAL_GetREVID>
 80044e0:	f241 0303 	movw	r3, #4099	; 0x1003
 80044e4:	4298      	cmp	r0, r3
 80044e6:	d8c7      	bhi.n	8004478 <ADC_ConfigureBoostMode+0xec>
 80044e8:	e777      	b.n	80043da <ADC_ConfigureBoostMode+0x4e>
        freq /= 64UL;
 80044ea:	0985      	lsrs	r5, r0, #6
        break;
 80044ec:	e76f      	b.n	80043ce <ADC_ConfigureBoostMode+0x42>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80044ee:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80044f2:	6093      	str	r3, [r2, #8]
}
 80044f4:	bd38      	pop	{r3, r4, r5, pc}
 80044f6:	bf00      	nop
 80044f8:	40022000 	.word	0x40022000
 80044fc:	58026300 	.word	0x58026300
 8004500:	01312d00 	.word	0x01312d00
 8004504:	40022300 	.word	0x40022300
 8004508:	00bebc21 	.word	0x00bebc21
 800450c:	017d7841 	.word	0x017d7841
 8004510:	02faf081 	.word	0x02faf081

08004514 <HAL_ADC_Init>:
{
 8004514:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8004516:	2300      	movs	r3, #0
{
 8004518:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 800451a:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 800451c:	2800      	cmp	r0, #0
 800451e:	f000 80d0 	beq.w	80046c2 <HAL_ADC_Init+0x1ae>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004522:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8004524:	4604      	mov	r4, r0
 8004526:	2d00      	cmp	r5, #0
 8004528:	f000 80ba 	beq.w	80046a0 <HAL_ADC_Init+0x18c>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800452c:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800452e:	6893      	ldr	r3, [r2, #8]
 8004530:	009d      	lsls	r5, r3, #2
 8004532:	d503      	bpl.n	800453c <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004534:	6891      	ldr	r1, [r2, #8]
 8004536:	4b71      	ldr	r3, [pc, #452]	; (80046fc <HAL_ADC_Init+0x1e8>)
 8004538:	400b      	ands	r3, r1
 800453a:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800453c:	6893      	ldr	r3, [r2, #8]
 800453e:	00d8      	lsls	r0, r3, #3
 8004540:	d416      	bmi.n	8004570 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004542:	4b6f      	ldr	r3, [pc, #444]	; (8004700 <HAL_ADC_Init+0x1ec>)
 8004544:	4d6f      	ldr	r5, [pc, #444]	; (8004704 <HAL_ADC_Init+0x1f0>)
 8004546:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8004548:	6890      	ldr	r0, [r2, #8]
 800454a:	099b      	lsrs	r3, r3, #6
 800454c:	496e      	ldr	r1, [pc, #440]	; (8004708 <HAL_ADC_Init+0x1f4>)
 800454e:	fba5 5303 	umull	r5, r3, r5, r3
 8004552:	4001      	ands	r1, r0
 8004554:	099b      	lsrs	r3, r3, #6
 8004556:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800455a:	3301      	adds	r3, #1
 800455c:	6091      	str	r1, [r2, #8]
 800455e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004560:	9b01      	ldr	r3, [sp, #4]
 8004562:	b12b      	cbz	r3, 8004570 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 8004564:	9b01      	ldr	r3, [sp, #4]
 8004566:	3b01      	subs	r3, #1
 8004568:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800456a:	9b01      	ldr	r3, [sp, #4]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1f9      	bne.n	8004564 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004570:	6893      	ldr	r3, [r2, #8]
 8004572:	00d9      	lsls	r1, r3, #3
 8004574:	d424      	bmi.n	80045c0 <HAL_ADC_Init+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004576:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8004578:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800457a:	f043 0310 	orr.w	r3, r3, #16
 800457e:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004580:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004582:	432b      	orrs	r3, r5
 8004584:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004586:	6893      	ldr	r3, [r2, #8]
 8004588:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800458c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800458e:	d11d      	bne.n	80045cc <HAL_ADC_Init+0xb8>
 8004590:	06db      	lsls	r3, r3, #27
 8004592:	d41b      	bmi.n	80045cc <HAL_ADC_Init+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 8004594:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004596:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800459a:	f043 0302 	orr.w	r3, r3, #2
 800459e:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80045a0:	6893      	ldr	r3, [r2, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045a2:	07de      	lsls	r6, r3, #31
 80045a4:	d428      	bmi.n	80045f8 <HAL_ADC_Init+0xe4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80045a6:	4b59      	ldr	r3, [pc, #356]	; (800470c <HAL_ADC_Init+0x1f8>)
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d017      	beq.n	80045dc <HAL_ADC_Init+0xc8>
 80045ac:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d013      	beq.n	80045dc <HAL_ADC_Init+0xc8>
 80045b4:	4b56      	ldr	r3, [pc, #344]	; (8004710 <HAL_ADC_Init+0x1fc>)
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	07d9      	lsls	r1, r3, #31
 80045ba:	d41d      	bmi.n	80045f8 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80045bc:	4a55      	ldr	r2, [pc, #340]	; (8004714 <HAL_ADC_Init+0x200>)
 80045be:	e015      	b.n	80045ec <HAL_ADC_Init+0xd8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80045c0:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045c2:	2500      	movs	r5, #0
 80045c4:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80045c8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80045ca:	d0e1      	beq.n	8004590 <HAL_ADC_Init+0x7c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80045ce:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045d0:	f043 0310 	orr.w	r3, r3, #16
}
 80045d4:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045d6:	6563      	str	r3, [r4, #84]	; 0x54
}
 80045d8:	b002      	add	sp, #8
 80045da:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80045dc:	4a4b      	ldr	r2, [pc, #300]	; (800470c <HAL_ADC_Init+0x1f8>)
 80045de:	4b4e      	ldr	r3, [pc, #312]	; (8004718 <HAL_ADC_Init+0x204>)
 80045e0:	6892      	ldr	r2, [r2, #8]
 80045e2:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80045e4:	4313      	orrs	r3, r2
 80045e6:	07d8      	lsls	r0, r3, #31
 80045e8:	d406      	bmi.n	80045f8 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80045ea:	4a4c      	ldr	r2, [pc, #304]	; (800471c <HAL_ADC_Init+0x208>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80045ec:	6893      	ldr	r3, [r2, #8]
 80045ee:	6861      	ldr	r1, [r4, #4]
 80045f0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80045f4:	430b      	orrs	r3, r1
 80045f6:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80045f8:	f7ff f880 	bl	80036fc <HAL_GetREVID>
 80045fc:	f241 0303 	movw	r3, #4099	; 0x1003
 8004600:	68a1      	ldr	r1, [r4, #8]
 8004602:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004604:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004606:	d851      	bhi.n	80046ac <HAL_ADC_Init+0x198>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004608:	7d66      	ldrb	r6, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800460a:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800460c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800460e:	ea42 3246 	orr.w	r2, r2, r6, lsl #13
 8004612:	4302      	orrs	r2, r0
 8004614:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004616:	2b01      	cmp	r3, #1
 8004618:	d103      	bne.n	8004622 <HAL_ADC_Init+0x10e>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800461a:	6a23      	ldr	r3, [r4, #32]
 800461c:	3b01      	subs	r3, #1
 800461e:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004622:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004624:	b123      	cbz	r3, 8004630 <HAL_ADC_Init+0x11c>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004626:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800462a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800462c:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800462e:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004630:	6823      	ldr	r3, [r4, #0]
 8004632:	493b      	ldr	r1, [pc, #236]	; (8004720 <HAL_ADC_Init+0x20c>)
 8004634:	68d8      	ldr	r0, [r3, #12]
 8004636:	4001      	ands	r1, r0
 8004638:	430a      	orrs	r2, r1
 800463a:	60da      	str	r2, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800463c:	689a      	ldr	r2, [r3, #8]
 800463e:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004642:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004644:	d11c      	bne.n	8004680 <HAL_ADC_Init+0x16c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004646:	0712      	lsls	r2, r2, #28
 8004648:	d41a      	bmi.n	8004680 <HAL_ADC_Init+0x16c>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800464a:	68d9      	ldr	r1, [r3, #12]
 800464c:	4a35      	ldr	r2, [pc, #212]	; (8004724 <HAL_ADC_Init+0x210>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800464e:	7d20      	ldrb	r0, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004650:	400a      	ands	r2, r1
 8004652:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004654:	ea42 3280 	orr.w	r2, r2, r0, lsl #14
 8004658:	430a      	orrs	r2, r1
 800465a:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 800465c:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8004660:	2a01      	cmp	r2, #1
 8004662:	d03a      	beq.n	80046da <HAL_ADC_Init+0x1c6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004664:	691a      	ldr	r2, [r3, #16]
 8004666:	f022 0201 	bic.w	r2, r2, #1
 800466a:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800466c:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 800466e:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004670:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004672:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8004676:	430a      	orrs	r2, r1
 8004678:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 800467a:	f7ff fe87 	bl	800438c <ADC_ConfigureBoostMode>
 800467e:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004680:	68e2      	ldr	r2, [r4, #12]
 8004682:	2a01      	cmp	r2, #1
 8004684:	d021      	beq.n	80046ca <HAL_ADC_Init+0x1b6>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004686:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004688:	f022 020f 	bic.w	r2, r2, #15
 800468c:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800468e:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 8004690:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004692:	f023 0303 	bic.w	r3, r3, #3
 8004696:	f043 0301 	orr.w	r3, r3, #1
 800469a:	6563      	str	r3, [r4, #84]	; 0x54
}
 800469c:	b002      	add	sp, #8
 800469e:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 80046a0:	f7fe fc7c 	bl	8002f9c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80046a4:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 80046a6:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 80046aa:	e73f      	b.n	800452c <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80046ac:	2910      	cmp	r1, #16
 80046ae:	d1ab      	bne.n	8004608 <HAL_ADC_Init+0xf4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80046b0:	7d60      	ldrb	r0, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80046b2:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80046b4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80046b6:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
 80046ba:	430a      	orrs	r2, r1
 80046bc:	f042 021c 	orr.w	r2, r2, #28
 80046c0:	e7a9      	b.n	8004616 <HAL_ADC_Init+0x102>
    return HAL_ERROR;
 80046c2:	2501      	movs	r5, #1
}
 80046c4:	4628      	mov	r0, r5
 80046c6:	b002      	add	sp, #8
 80046c8:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80046ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80046cc:	69a2      	ldr	r2, [r4, #24]
 80046ce:	f021 010f 	bic.w	r1, r1, #15
 80046d2:	3a01      	subs	r2, #1
 80046d4:	430a      	orrs	r2, r1
 80046d6:	631a      	str	r2, [r3, #48]	; 0x30
 80046d8:	e7d9      	b.n	800468e <HAL_ADC_Init+0x17a>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80046da:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 80046de:	6c66      	ldr	r6, [r4, #68]	; 0x44
 80046e0:	3901      	subs	r1, #1
 80046e2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80046e4:	4332      	orrs	r2, r6
 80046e6:	691e      	ldr	r6, [r3, #16]
 80046e8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80046ec:	490e      	ldr	r1, [pc, #56]	; (8004728 <HAL_ADC_Init+0x214>)
 80046ee:	4302      	orrs	r2, r0
 80046f0:	4031      	ands	r1, r6
 80046f2:	430a      	orrs	r2, r1
 80046f4:	f042 0201 	orr.w	r2, r2, #1
 80046f8:	611a      	str	r2, [r3, #16]
 80046fa:	e7b7      	b.n	800466c <HAL_ADC_Init+0x158>
 80046fc:	5fffffc0 	.word	0x5fffffc0
 8004700:	240001f4 	.word	0x240001f4
 8004704:	053e2d63 	.word	0x053e2d63
 8004708:	6fffffc0 	.word	0x6fffffc0
 800470c:	40022000 	.word	0x40022000
 8004710:	58026000 	.word	0x58026000
 8004714:	58026300 	.word	0x58026300
 8004718:	40022100 	.word	0x40022100
 800471c:	40022300 	.word	0x40022300
 8004720:	fff0c003 	.word	0xfff0c003
 8004724:	ffffbffc 	.word	0xffffbffc
 8004728:	fc00f81e 	.word	0xfc00f81e

0800472c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 800472c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800472e:	460d      	mov	r5, r1
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004730:	f890 1050 	ldrb.w	r1, [r0, #80]	; 0x50
{
 8004734:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8004736:	2600      	movs	r6, #0
  __HAL_LOCK(hadc);
 8004738:	2901      	cmp	r1, #1
  __IO uint32_t wait_loop_index = 0UL;
 800473a:	9601      	str	r6, [sp, #4]
  __HAL_LOCK(hadc);
 800473c:	d03e      	beq.n	80047bc <HAL_ADCEx_Calibration_Start+0x90>
 800473e:	2301      	movs	r3, #1
 8004740:	4604      	mov	r4, r0
 8004742:	4617      	mov	r7, r2
 8004744:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004748:	f7ff fde6 	bl	8004318 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800474c:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if (tmp_hal_status == HAL_OK)
 800474e:	b9e0      	cbnz	r0, 800478a <HAL_ADCEx_Calibration_Start+0x5e>
    ADC_STATE_CLR_SET(hadc->State,
 8004750:	4e1c      	ldr	r6, [pc, #112]	; (80047c4 <HAL_ADCEx_Calibration_Start+0x98>)
  MODIFY_REG(ADCx->CR,
 8004752:	f007 4280 	and.w	r2, r7, #1073741824	; 0x40000000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8004756:	6821      	ldr	r1, [r4, #0]
 8004758:	f405 3580 	and.w	r5, r5, #65536	; 0x10000
    ADC_STATE_CLR_SET(hadc->State,
 800475c:	401e      	ands	r6, r3
 800475e:	4b1a      	ldr	r3, [pc, #104]	; (80047c8 <HAL_ADCEx_Calibration_Start+0x9c>)

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004760:	4f1a      	ldr	r7, [pc, #104]	; (80047cc <HAL_ADCEx_Calibration_Start+0xa0>)
    ADC_STATE_CLR_SET(hadc->State,
 8004762:	f046 0602 	orr.w	r6, r6, #2
 8004766:	6566      	str	r6, [r4, #84]	; 0x54
 8004768:	688e      	ldr	r6, [r1, #8]
 800476a:	4033      	ands	r3, r6
 800476c:	4313      	orrs	r3, r2
 800476e:	432b      	orrs	r3, r5
 8004770:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004774:	608b      	str	r3, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004776:	688b      	ldr	r3, [r1, #8]
 8004778:	2b00      	cmp	r3, #0
 800477a:	db0e      	blt.n	800479a <HAL_ADCEx_Calibration_Start+0x6e>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800477c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800477e:	f023 0303 	bic.w	r3, r3, #3
 8004782:	f043 0301 	orr.w	r3, r3, #1
 8004786:	6563      	str	r3, [r4, #84]	; 0x54
 8004788:	e002      	b.n	8004790 <HAL_ADCEx_Calibration_Start+0x64>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800478a:	f043 0310 	orr.w	r3, r3, #16
 800478e:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004790:	2300      	movs	r3, #0
 8004792:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8004796:	b003      	add	sp, #12
 8004798:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 800479a:	9b01      	ldr	r3, [sp, #4]
 800479c:	3301      	adds	r3, #1
 800479e:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80047a0:	9b01      	ldr	r3, [sp, #4]
 80047a2:	42bb      	cmp	r3, r7
 80047a4:	d3e7      	bcc.n	8004776 <HAL_ADCEx_Calibration_Start+0x4a>
        ADC_STATE_CLR_SET(hadc->State,
 80047a6:	6d63      	ldr	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 80047a8:	2200      	movs	r2, #0
        return HAL_ERROR;
 80047aa:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 80047ac:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 80047b0:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
        ADC_STATE_CLR_SET(hadc->State,
 80047b4:	f043 0310 	orr.w	r3, r3, #16
 80047b8:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 80047ba:	e7ec      	b.n	8004796 <HAL_ADCEx_Calibration_Start+0x6a>
  __HAL_LOCK(hadc);
 80047bc:	2002      	movs	r0, #2
}
 80047be:	b003      	add	sp, #12
 80047c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047c2:	bf00      	nop
 80047c4:	ffffeefd 	.word	0xffffeefd
 80047c8:	3ffeffc0 	.word	0x3ffeffc0
 80047cc:	25c3f800 	.word	0x25c3f800

080047d0 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80047d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80047d4:	f8d0 9000 	ldr.w	r9, [r0]
{
 80047d8:	b09b      	sub	sp, #108	; 0x6c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80047da:	f8d9 5008 	ldr.w	r5, [r9, #8]
 80047de:	f015 0504 	ands.w	r5, r5, #4
 80047e2:	d116      	bne.n	8004812 <HAL_ADCEx_MultiModeStart_DMA+0x42>
    return HAL_BUSY;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80047e4:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80047e8:	4604      	mov	r4, r0
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d011      	beq.n	8004812 <HAL_ADCEx_MultiModeStart_DMA+0x42>

    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80047ee:	4b2e      	ldr	r3, [pc, #184]	; (80048a8 <HAL_ADCEx_MultiModeStart_DMA+0xd8>)
    __HAL_LOCK(hadc);
 80047f0:	2601      	movs	r6, #1
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80047f2:	9516      	str	r5, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80047f4:	4599      	cmp	r9, r3
    __HAL_LOCK(hadc);
 80047f6:	f880 6050 	strb.w	r6, [r0, #80]	; 0x50
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80047fa:	9517      	str	r5, [sp, #92]	; 0x5c
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80047fc:	d00d      	beq.n	800481a <HAL_ADCEx_MultiModeStart_DMA+0x4a>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047fe:	6d43      	ldr	r3, [r0, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 8004800:	4630      	mov	r0, r6
      __HAL_UNLOCK(hadc);
 8004802:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004806:	f043 0320 	orr.w	r3, r3, #32
 800480a:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 800480c:	b01b      	add	sp, #108	; 0x6c
 800480e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8004812:	2002      	movs	r0, #2
}
 8004814:	b01b      	add	sp, #108	; 0x6c
 8004816:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800481a:	4d24      	ldr	r5, [pc, #144]	; (80048ac <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
 800481c:	460f      	mov	r7, r1
 800481e:	4690      	mov	r8, r2
 8004820:	9501      	str	r5, [sp, #4]
    tmp_hal_status = ADC_Enable(hadc);
 8004822:	f7ff fd23 	bl	800426c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8004826:	b128      	cbz	r0, 8004834 <HAL_ADCEx_MultiModeStart_DMA+0x64>
      __HAL_UNLOCK(hadc);
 8004828:	2300      	movs	r3, #0
 800482a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800482e:	b01b      	add	sp, #108	; 0x6c
 8004830:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 8004834:	a801      	add	r0, sp, #4
 8004836:	f7ff fd19 	bl	800426c <ADC_Enable>
 800483a:	4603      	mov	r3, r0
    if (tmp_hal_status == HAL_OK)
 800483c:	2800      	cmp	r0, #0
 800483e:	d1f3      	bne.n	8004828 <HAL_ADCEx_MultiModeStart_DMA+0x58>
      ADC_STATE_CLR_SET(hadc->State,
 8004840:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8004842:	4a1b      	ldr	r2, [pc, #108]	; (80048b0 <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004844:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
      ADC_STATE_CLR_SET(hadc->State,
 8004846:	400a      	ands	r2, r1
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004848:	4e1a      	ldr	r6, [pc, #104]	; (80048b4 <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800484a:	f8df c074 	ldr.w	ip, [pc, #116]	; 80048c0 <HAL_ADCEx_MultiModeStart_DMA+0xf0>
      ADC_STATE_CLR_SET(hadc->State,
 800484e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8004852:	4919      	ldr	r1, [pc, #100]	; (80048b8 <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
      ADC_STATE_CLR_SET(hadc->State,
 8004854:	6562      	str	r2, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8004856:	65a3      	str	r3, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004858:	63c6      	str	r6, [r0, #60]	; 0x3c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800485a:	6826      	ldr	r6, [r4, #0]
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800485c:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004860:	454e      	cmp	r6, r9
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 8004862:	64c1      	str	r1, [r0, #76]	; 0x4c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004864:	d01c      	beq.n	80048a0 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 8004866:	42ae      	cmp	r6, r5
 8004868:	d01a      	beq.n	80048a0 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 800486a:	f8df c058 	ldr.w	ip, [pc, #88]	; 80048c4 <HAL_ADCEx_MultiModeStart_DMA+0xf4>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800486e:	211c      	movs	r1, #28
      __HAL_UNLOCK(hadc);
 8004870:	2500      	movs	r5, #0
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8004872:	4643      	mov	r3, r8
 8004874:	463a      	mov	r2, r7
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004876:	6031      	str	r1, [r6, #0]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8004878:	f10c 010c 	add.w	r1, ip, #12
      __HAL_UNLOCK(hadc);
 800487c:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004880:	6875      	ldr	r5, [r6, #4]
 8004882:	f045 0510 	orr.w	r5, r5, #16
 8004886:	6075      	str	r5, [r6, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 8004888:	f000 fe70 	bl	800556c <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 800488c:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800488e:	4b0b      	ldr	r3, [pc, #44]	; (80048bc <HAL_ADCEx_MultiModeStart_DMA+0xec>)
 8004890:	6891      	ldr	r1, [r2, #8]
 8004892:	400b      	ands	r3, r1
 8004894:	f043 0304 	orr.w	r3, r3, #4
 8004898:	6093      	str	r3, [r2, #8]
}
 800489a:	b01b      	add	sp, #108	; 0x6c
 800489c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80048a0:	f8df c024 	ldr.w	ip, [pc, #36]	; 80048c8 <HAL_ADCEx_MultiModeStart_DMA+0xf8>
 80048a4:	e7e3      	b.n	800486e <HAL_ADCEx_MultiModeStart_DMA+0x9e>
 80048a6:	bf00      	nop
 80048a8:	40022000 	.word	0x40022000
 80048ac:	40022100 	.word	0x40022100
 80048b0:	fffff0fe 	.word	0xfffff0fe
 80048b4:	080039e9 	.word	0x080039e9
 80048b8:	08003a55 	.word	0x08003a55
 80048bc:	7fffffc0 	.word	0x7fffffc0
 80048c0:	08003765 	.word	0x08003765
 80048c4:	58026300 	.word	0x58026300
 80048c8:	40022300 	.word	0x40022300

080048cc <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop

080048d0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop

080048d4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 80048d4:	4770      	bx	lr
 80048d6:	bf00      	nop

080048d8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 80048d8:	4770      	bx	lr
 80048da:	bf00      	nop

080048dc <HAL_ADCEx_EndOfSamplingCallback>:
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop

080048e0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80048e0:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80048e2:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 80048e6:	b09a      	sub	sp, #104	; 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80048e8:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 80048ea:	2a01      	cmp	r2, #1
 80048ec:	d04d      	beq.n	800498a <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80048ee:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80048f0:	4c2b      	ldr	r4, [pc, #172]	; (80049a0 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80048f2:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80048f4:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80048f6:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80048f8:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80048fa:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 80048fc:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8004900:	9217      	str	r2, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004902:	d008      	beq.n	8004916 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004904:	6d59      	ldr	r1, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004906:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800490a:	f041 0120 	orr.w	r1, r1, #32
 800490e:	6559      	str	r1, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8004910:	b01a      	add	sp, #104	; 0x68
 8004912:	bcf0      	pop	{r4, r5, r6, r7}
 8004914:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004916:	4c23      	ldr	r4, [pc, #140]	; (80049a4 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 8004918:	68a2      	ldr	r2, [r4, #8]
 800491a:	0752      	lsls	r2, r2, #29
 800491c:	d50b      	bpl.n	8004936 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800491e:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004920:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8004922:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004924:	f042 0220 	orr.w	r2, r2, #32
 8004928:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 800492a:	2200      	movs	r2, #0
 800492c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8004930:	b01a      	add	sp, #104	; 0x68
 8004932:	bcf0      	pop	{r4, r5, r6, r7}
 8004934:	4770      	bx	lr
 8004936:	68a8      	ldr	r0, [r5, #8]
 8004938:	f010 0004 	ands.w	r0, r0, #4
 800493c:	d1f0      	bne.n	8004920 <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800493e:	b1c6      	cbz	r6, 8004972 <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8004940:	f8df c068 	ldr.w	ip, [pc, #104]	; 80049ac <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8004944:	684f      	ldr	r7, [r1, #4]
 8004946:	f8dc 2008 	ldr.w	r2, [ip, #8]
 800494a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800494e:	433a      	orrs	r2, r7
 8004950:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004954:	68ad      	ldr	r5, [r5, #8]
 8004956:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004958:	432a      	orrs	r2, r5
 800495a:	07d4      	lsls	r4, r2, #31
 800495c:	d413      	bmi.n	8004986 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 800495e:	688a      	ldr	r2, [r1, #8]
 8004960:	f8dc 4008 	ldr.w	r4, [ip, #8]
 8004964:	4910      	ldr	r1, [pc, #64]	; (80049a8 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004966:	4316      	orrs	r6, r2
 8004968:	4021      	ands	r1, r4
 800496a:	430e      	orrs	r6, r1
 800496c:	f8cc 6008 	str.w	r6, [ip, #8]
 8004970:	e7db      	b.n	800492a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004972:	490e      	ldr	r1, [pc, #56]	; (80049ac <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 8004974:	688a      	ldr	r2, [r1, #8]
 8004976:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800497a:	608a      	str	r2, [r1, #8]
 800497c:	68a8      	ldr	r0, [r5, #8]
 800497e:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004980:	4302      	orrs	r2, r0
 8004982:	07d0      	lsls	r0, r2, #31
 8004984:	d505      	bpl.n	8004992 <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004986:	2000      	movs	r0, #0
 8004988:	e7cf      	b.n	800492a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 800498a:	2002      	movs	r0, #2
}
 800498c:	b01a      	add	sp, #104	; 0x68
 800498e:	bcf0      	pop	{r4, r5, r6, r7}
 8004990:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004992:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004994:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004996:	4a04      	ldr	r2, [pc, #16]	; (80049a8 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8004998:	4022      	ands	r2, r4
 800499a:	608a      	str	r2, [r1, #8]
 800499c:	e7c5      	b.n	800492a <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800499e:	bf00      	nop
 80049a0:	40022000 	.word	0x40022000
 80049a4:	40022100 	.word	0x40022100
 80049a8:	fffff0e0 	.word	0xfffff0e0
 80049ac:	40022300 	.word	0x40022300

080049b0 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049b0:	4907      	ldr	r1, [pc, #28]	; (80049d0 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049b2:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 80049b4:	4b07      	ldr	r3, [pc, #28]	; (80049d4 <HAL_NVIC_SetPriorityGrouping+0x24>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049b6:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049b8:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049bc:	b410      	push	{r4}
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049be:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
 80049c2:	4022      	ands	r2, r4
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80049c4:	f85d 4b04 	ldr.w	r4, [sp], #4
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049c8:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 80049ca:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80049cc:	60cb      	str	r3, [r1, #12]
 80049ce:	4770      	bx	lr
 80049d0:	e000ed00 	.word	0xe000ed00
 80049d4:	05fa0000 	.word	0x05fa0000

080049d8 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049d8:	4b19      	ldr	r3, [pc, #100]	; (8004a40 <HAL_NVIC_SetPriority+0x68>)
 80049da:	68db      	ldr	r3, [r3, #12]
 80049dc:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049e0:	b430      	push	{r4, r5}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049e2:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049e6:	1d1c      	adds	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049e8:	2d04      	cmp	r5, #4
 80049ea:	bf28      	it	cs
 80049ec:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049ee:	2c06      	cmp	r4, #6
 80049f0:	d919      	bls.n	8004a26 <HAL_NVIC_SetPriority+0x4e>
 80049f2:	3b03      	subs	r3, #3
 80049f4:	f04f 34ff 	mov.w	r4, #4294967295
 80049f8:	409c      	lsls	r4, r3
 80049fa:	ea22 0204 	bic.w	r2, r2, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049fe:	f04f 34ff 	mov.w	r4, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8004a02:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a04:	fa04 f405 	lsl.w	r4, r4, r5
 8004a08:	ea21 0104 	bic.w	r1, r1, r4
 8004a0c:	fa01 f103 	lsl.w	r1, r1, r3
 8004a10:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8004a14:	db0a      	blt.n	8004a2c <HAL_NVIC_SetPriority+0x54>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a16:	0109      	lsls	r1, r1, #4
 8004a18:	4b0a      	ldr	r3, [pc, #40]	; (8004a44 <HAL_NVIC_SetPriority+0x6c>)
 8004a1a:	b2c9      	uxtb	r1, r1
 8004a1c:	4403      	add	r3, r0
 8004a1e:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004a22:	bc30      	pop	{r4, r5}
 8004a24:	4770      	bx	lr
 8004a26:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a28:	4613      	mov	r3, r2
 8004a2a:	e7e8      	b.n	80049fe <HAL_NVIC_SetPriority+0x26>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a2c:	f000 000f 	and.w	r0, r0, #15
 8004a30:	0109      	lsls	r1, r1, #4
 8004a32:	4b05      	ldr	r3, [pc, #20]	; (8004a48 <HAL_NVIC_SetPriority+0x70>)
 8004a34:	b2c9      	uxtb	r1, r1
 8004a36:	4403      	add	r3, r0
 8004a38:	7619      	strb	r1, [r3, #24]
 8004a3a:	bc30      	pop	{r4, r5}
 8004a3c:	4770      	bx	lr
 8004a3e:	bf00      	nop
 8004a40:	e000ed00 	.word	0xe000ed00
 8004a44:	e000e100 	.word	0xe000e100
 8004a48:	e000ecfc 	.word	0xe000ecfc

08004a4c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004a4c:	2800      	cmp	r0, #0
 8004a4e:	db07      	blt.n	8004a60 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a50:	2301      	movs	r3, #1
 8004a52:	f000 011f 	and.w	r1, r0, #31
 8004a56:	4a03      	ldr	r2, [pc, #12]	; (8004a64 <HAL_NVIC_EnableIRQ+0x18>)
 8004a58:	0940      	lsrs	r0, r0, #5
 8004a5a:	408b      	lsls	r3, r1
 8004a5c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	e000e100 	.word	0xe000e100

08004a68 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a68:	3801      	subs	r0, #1
 8004a6a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8004a6e:	d20d      	bcs.n	8004a8c <HAL_SYSTICK_Config+0x24>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a70:	4b07      	ldr	r3, [pc, #28]	; (8004a90 <HAL_SYSTICK_Config+0x28>)
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a72:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a74:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a76:	b430      	push	{r4, r5}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a78:	25f0      	movs	r5, #240	; 0xf0
 8004a7a:	4c06      	ldr	r4, [pc, #24]	; (8004a94 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a7c:	6058      	str	r0, [r3, #4]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a7e:	4610      	mov	r0, r2
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a80:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a86:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8004a88:	bc30      	pop	{r4, r5}
 8004a8a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8004a8c:	2001      	movs	r0, #1
 8004a8e:	4770      	bx	lr
 8004a90:	e000e010 	.word	0xe000e010
 8004a94:	e000ed00 	.word	0xe000ed00

08004a98 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8004a98:	b188      	cbz	r0, 8004abe <HAL_DAC_Init+0x26>
{
 8004a9a:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004a9c:	7903      	ldrb	r3, [r0, #4]
 8004a9e:	4604      	mov	r4, r0
 8004aa0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004aa4:	b13b      	cbz	r3, 8004ab6 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004aa6:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8004aa8:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004aaa:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8004aac:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8004aae:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004ab0:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8004ab2:	7122      	strb	r2, [r4, #4]
}
 8004ab4:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8004ab6:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8004ab8:	f7fe fb22 	bl	8003100 <HAL_DAC_MspInit>
 8004abc:	e7f3      	b.n	8004aa6 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8004abe:	2001      	movs	r0, #1
}
 8004ac0:	4770      	bx	lr
 8004ac2:	bf00      	nop

08004ac4 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004ac4:	7942      	ldrb	r2, [r0, #5]
 8004ac6:	2a01      	cmp	r2, #1
 8004ac8:	d026      	beq.n	8004b18 <HAL_DAC_Start+0x54>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004aca:	4603      	mov	r3, r0

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004acc:	2201      	movs	r2, #1
 8004ace:	6800      	ldr	r0, [r0, #0]
{
 8004ad0:	b470      	push	{r4, r5, r6}
  hdac->State = HAL_DAC_STATE_BUSY;
 8004ad2:	2402      	movs	r4, #2
  __HAL_DAC_ENABLE(hdac, Channel);
 8004ad4:	f001 0510 	and.w	r5, r1, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 8004ad8:	711c      	strb	r4, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 8004ada:	40aa      	lsls	r2, r5
 8004adc:	6806      	ldr	r6, [r0, #0]
 8004ade:	4332      	orrs	r2, r6
 8004ae0:	6002      	str	r2, [r0, #0]

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004ae2:	6802      	ldr	r2, [r0, #0]
  if (Channel == DAC_CHANNEL_1)
 8004ae4:	b971      	cbnz	r1, 8004b04 <HAL_DAC_Start+0x40>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004ae6:	f002 023e 	and.w	r2, r2, #62	; 0x3e
 8004aea:	42a2      	cmp	r2, r4
 8004aec:	d103      	bne.n	8004af6 <HAL_DAC_Start+0x32>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004aee:	6842      	ldr	r2, [r0, #4]
 8004af0:	f042 0201 	orr.w	r2, r2, #1
 8004af4:	6042      	str	r2, [r0, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004af6:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 8004af8:	2101      	movs	r1, #1

  /* Return function status */
  return HAL_OK;
 8004afa:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 8004afc:	7119      	strb	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 8004afe:	715a      	strb	r2, [r3, #5]
}
 8004b00:	bc70      	pop	{r4, r5, r6}
 8004b02:	4770      	bx	lr
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004b04:	40ac      	lsls	r4, r5
 8004b06:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 8004b0a:	42a2      	cmp	r2, r4
 8004b0c:	d1f3      	bne.n	8004af6 <HAL_DAC_Start+0x32>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004b0e:	6842      	ldr	r2, [r0, #4]
 8004b10:	f042 0202 	orr.w	r2, r2, #2
 8004b14:	6042      	str	r2, [r0, #4]
 8004b16:	e7ee      	b.n	8004af6 <HAL_DAC_Start+0x32>
  __HAL_LOCK(hdac);
 8004b18:	2002      	movs	r0, #2
}
 8004b1a:	4770      	bx	lr

08004b1c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8004b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b1e:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004b20:	7940      	ldrb	r0, [r0, #5]
{
 8004b22:	9e06      	ldr	r6, [sp, #24]
  __HAL_LOCK(hdac);
 8004b24:	2801      	cmp	r0, #1
 8004b26:	d057      	beq.n	8004bd8 <HAL_DAC_Start_DMA+0xbc>
 8004b28:	460d      	mov	r5, r1
 8004b2a:	2001      	movs	r0, #1
 8004b2c:	4611      	mov	r1, r2

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004b2e:	2202      	movs	r2, #2

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004b30:	6827      	ldr	r7, [r4, #0]
  __HAL_LOCK(hdac);
 8004b32:	7160      	strb	r0, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8004b34:	7122      	strb	r2, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 8004b36:	bb4d      	cbnz	r5, 8004b8c <HAL_DAC_Start_DMA+0x70>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004b38:	683a      	ldr	r2, [r7, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8004b3a:	2e04      	cmp	r6, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004b3c:	68a0      	ldr	r0, [r4, #8]
 8004b3e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8004c24 <HAL_DAC_Start_DMA+0x108>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004b42:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004b46:	f8df e0e0 	ldr.w	lr, [pc, #224]	; 8004c28 <HAL_DAC_Start_DMA+0x10c>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004b4a:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004b4e:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8004c2c <HAL_DAC_Start_DMA+0x110>
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004b52:	f8c0 e040 	str.w	lr, [r0, #64]	; 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004b56:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004b5a:	603a      	str	r2, [r7, #0]
    switch (Alignment)
 8004b5c:	d044      	beq.n	8004be8 <HAL_DAC_Start_DMA+0xcc>
 8004b5e:	2e08      	cmp	r6, #8
 8004b60:	d03f      	beq.n	8004be2 <HAL_DAC_Start_DMA+0xc6>
 8004b62:	2e00      	cmp	r6, #0
 8004b64:	d03a      	beq.n	8004bdc <HAL_DAC_Start_DMA+0xc0>
 8004b66:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004b68:	683e      	ldr	r6, [r7, #0]
 8004b6a:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
 8004b6e:	603e      	str	r6, [r7, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004b70:	f000 fcfc 	bl	800556c <HAL_DMA_Start_IT>
    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8004b74:	2300      	movs	r3, #0
 8004b76:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8004b78:	bb48      	cbnz	r0, 8004bce <HAL_DAC_Start_DMA+0xb2>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8004b7a:	6823      	ldr	r3, [r4, #0]
 8004b7c:	f005 0110 	and.w	r1, r5, #16
 8004b80:	2501      	movs	r5, #1
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	408d      	lsls	r5, r1
 8004b86:	4315      	orrs	r5, r2
 8004b88:	601d      	str	r5, [r3, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 8004b8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004b8c:	683a      	ldr	r2, [r7, #0]
    switch (Alignment)
 8004b8e:	2e04      	cmp	r6, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8004b90:	68e0      	ldr	r0, [r4, #12]
 8004b92:	f8df c09c 	ldr.w	ip, [pc, #156]	; 8004c30 <HAL_DAC_Start_DMA+0x114>
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004b96:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004b9a:	f8df e098 	ldr.w	lr, [pc, #152]	; 8004c34 <HAL_DAC_Start_DMA+0x118>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8004b9e:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8004ba2:	f8df c094 	ldr.w	ip, [pc, #148]	; 8004c38 <HAL_DAC_Start_DMA+0x11c>
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004ba6:	f8c0 e040 	str.w	lr, [r0, #64]	; 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8004baa:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004bae:	603a      	str	r2, [r7, #0]
    switch (Alignment)
 8004bb0:	d02f      	beq.n	8004c12 <HAL_DAC_Start_DMA+0xf6>
 8004bb2:	2e08      	cmp	r6, #8
 8004bb4:	d024      	beq.n	8004c00 <HAL_DAC_Start_DMA+0xe4>
 8004bb6:	b1d6      	cbz	r6, 8004bee <HAL_DAC_Start_DMA+0xd2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004bb8:	683e      	ldr	r6, [r7, #0]
    switch (Alignment)
 8004bba:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004bbc:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8004bc0:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004bc2:	f000 fcd3 	bl	800556c <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 8004bca:	2800      	cmp	r0, #0
 8004bcc:	d0d5      	beq.n	8004b7a <HAL_DAC_Start_DMA+0x5e>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004bce:	6923      	ldr	r3, [r4, #16]
 8004bd0:	f043 0304 	orr.w	r3, r3, #4
 8004bd4:	6123      	str	r3, [r4, #16]
}
 8004bd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hdac);
 8004bd8:	2002      	movs	r0, #2
}
 8004bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8004bdc:	f107 0208 	add.w	r2, r7, #8
        break;
 8004be0:	e7c2      	b.n	8004b68 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004be2:	f107 0210 	add.w	r2, r7, #16
        break;
 8004be6:	e7bf      	b.n	8004b68 <HAL_DAC_Start_DMA+0x4c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8004be8:	f107 020c 	add.w	r2, r7, #12
        break;
 8004bec:	e7bc      	b.n	8004b68 <HAL_DAC_Start_DMA+0x4c>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004bee:	683e      	ldr	r6, [r7, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8004bf0:	f107 0214 	add.w	r2, r7, #20
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004bf4:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8004bf8:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004bfa:	f000 fcb7 	bl	800556c <HAL_DMA_Start_IT>
 8004bfe:	e7e2      	b.n	8004bc6 <HAL_DAC_Start_DMA+0xaa>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004c00:	683e      	ldr	r6, [r7, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004c02:	f107 021c 	add.w	r2, r7, #28
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004c06:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8004c0a:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004c0c:	f000 fcae 	bl	800556c <HAL_DMA_Start_IT>
 8004c10:	e7d9      	b.n	8004bc6 <HAL_DAC_Start_DMA+0xaa>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004c12:	683e      	ldr	r6, [r7, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8004c14:	f107 0218 	add.w	r2, r7, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004c18:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8004c1c:	603e      	str	r6, [r7, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004c1e:	f000 fca5 	bl	800556c <HAL_DMA_Start_IT>
 8004c22:	e7d0      	b.n	8004bc6 <HAL_DAC_Start_DMA+0xaa>
 8004c24:	08004c6d 	.word	0x08004c6d
 8004c28:	08004c7d 	.word	0x08004c7d
 8004c2c:	08004c8d 	.word	0x08004c8d
 8004c30:	08004e69 	.word	0x08004e69
 8004c34:	08004e7d 	.word	0x08004e7d
 8004c38:	08004e8d 	.word	0x08004e8d

08004c3c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8004c3c:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8004c3e:	6800      	ldr	r0, [r0, #0]
{
 8004c40:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0;
 8004c42:	2400      	movs	r4, #0
 8004c44:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 8004c46:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8004c48:	b951      	cbnz	r1, 8004c60 <HAL_DAC_SetValue+0x24>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004c4a:	9901      	ldr	r1, [sp, #4]
 8004c4c:	3108      	adds	r1, #8
 8004c4e:	440a      	add	r2, r1
 8004c50:	9201      	str	r2, [sp, #4]
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004c52:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
}
 8004c54:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 8004c56:	6013      	str	r3, [r2, #0]
}
 8004c58:	b003      	add	sp, #12
 8004c5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c5e:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8004c60:	9901      	ldr	r1, [sp, #4]
 8004c62:	3114      	adds	r1, #20
 8004c64:	440a      	add	r2, r1
 8004c66:	9201      	str	r2, [sp, #4]
 8004c68:	e7f3      	b.n	8004c52 <HAL_DAC_SetValue+0x16>
 8004c6a:	bf00      	nop

08004c6c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8004c6c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c6e:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8004c70:	4620      	mov	r0, r4
 8004c72:	f7fd fa17 	bl	80020a4 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004c76:	2301      	movs	r3, #1
 8004c78:	7123      	strb	r3, [r4, #4]
}
 8004c7a:	bd10      	pop	{r4, pc}

08004c7c <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8004c7c:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8004c7e:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8004c80:	f7fd fa22 	bl	80020c8 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004c84:	bd08      	pop	{r3, pc}
 8004c86:	bf00      	nop

08004c88 <HAL_DAC_ErrorCallbackCh1>:
 8004c88:	4770      	bx	lr
 8004c8a:	bf00      	nop

08004c8c <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8004c8c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c8e:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004c90:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8004c92:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004c94:	f043 0304 	orr.w	r3, r3, #4
 8004c98:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 8004c9a:	f7ff fff5 	bl	8004c88 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	7123      	strb	r3, [r4, #4]
}
 8004ca2:	bd10      	pop	{r4, pc}

08004ca4 <HAL_DAC_DMAUnderrunCallbackCh1>:
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop

08004ca8 <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8004ca8:	6803      	ldr	r3, [r0, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	0491      	lsls	r1, r2, #18
{
 8004cae:	b510      	push	{r4, lr}
 8004cb0:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8004cb2:	d502      	bpl.n	8004cba <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8004cb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cb6:	0492      	lsls	r2, r2, #18
 8004cb8:	d418      	bmi.n	8004cec <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	0091      	lsls	r1, r2, #2
 8004cbe:	d502      	bpl.n	8004cc6 <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8004cc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cc2:	0092      	lsls	r2, r2, #2
 8004cc4:	d400      	bmi.n	8004cc8 <HAL_DAC_IRQHandler+0x20>
}
 8004cc6:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8004cc8:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8004cca:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8004cce:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8004cd0:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8004cd2:	6922      	ldr	r2, [r4, #16]
 8004cd4:	f042 0202 	orr.w	r2, r2, #2
 8004cd8:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8004cda:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 8004ce2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004ce6:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8004ce8:	f000 b8dc 	b.w	8004ea4 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 8004cec:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8004cee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 8004cf2:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8004cf4:	6902      	ldr	r2, [r0, #16]
 8004cf6:	f042 0201 	orr.w	r2, r2, #1
 8004cfa:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8004cfc:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004d04:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8004d06:	f7ff ffcd 	bl	8004ca4 <HAL_DAC_DMAUnderrunCallbackCh1>
 8004d0a:	6823      	ldr	r3, [r4, #0]
 8004d0c:	e7d5      	b.n	8004cba <HAL_DAC_IRQHandler+0x12>
 8004d0e:	bf00      	nop

08004d10 <HAL_DAC_ConfigChannel>:
{
 8004d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hdac);
 8004d14:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004d16:	680f      	ldr	r7, [r1, #0]
  __HAL_LOCK(hdac);
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	f000 8095 	beq.w	8004e48 <HAL_DAC_ConfigChannel+0x138>
 8004d1e:	4615      	mov	r5, r2
  hdac->State = HAL_DAC_STATE_BUSY;
 8004d20:	2302      	movs	r3, #2
  __HAL_LOCK(hdac);
 8004d22:	2201      	movs	r2, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004d24:	2f04      	cmp	r7, #4
 8004d26:	4606      	mov	r6, r0
 8004d28:	460c      	mov	r4, r1
  __HAL_LOCK(hdac);
 8004d2a:	7142      	strb	r2, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8004d2c:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004d2e:	d04a      	beq.n	8004dc6 <HAL_DAC_ConfigChannel+0xb6>
 8004d30:	f005 0210 	and.w	r2, r5, #16
 8004d34:	6801      	ldr	r1, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004d36:	6923      	ldr	r3, [r4, #16]
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d108      	bne.n	8004d4e <HAL_DAC_ConfigChannel+0x3e>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004d3c:	251f      	movs	r5, #31
    tmpreg1 = hdac->Instance->CCR;
 8004d3e:	6b88      	ldr	r0, [r1, #56]	; 0x38
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d40:	6963      	ldr	r3, [r4, #20]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004d42:	4095      	lsls	r5, r2
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d44:	4093      	lsls	r3, r2
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004d46:	ea20 0005 	bic.w	r0, r0, r5
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d4a:	4303      	orrs	r3, r0
    hdac->Instance->CCR = tmpreg1;
 8004d4c:	638b      	str	r3, [r1, #56]	; 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004d4e:	2007      	movs	r0, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004d50:	68e5      	ldr	r5, [r4, #12]
  tmpreg1 = hdac->Instance->MCR;
 8004d52:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004d54:	4090      	lsls	r0, r2
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004d56:	2d01      	cmp	r5, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004d58:	ea23 0000 	bic.w	r0, r3, r0
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004d5c:	d02e      	beq.n	8004dbc <HAL_DAC_ConfigChannel+0xac>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004d5e:	2d02      	cmp	r5, #2
 8004d60:	68a5      	ldr	r5, [r4, #8]
 8004d62:	d02e      	beq.n	8004dc2 <HAL_DAC_ConfigChannel+0xb2>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004d64:	fab5 f385 	clz	r3, r5
 8004d68:	095b      	lsrs	r3, r3, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004d6a:	432b      	orrs	r3, r5
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004d6c:	f44f 4880 	mov.w	r8, #16384	; 0x4000
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d70:	6865      	ldr	r5, [r4, #4]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004d72:	f640 74fe 	movw	r4, #4094	; 0xffe
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004d76:	433b      	orrs	r3, r7
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004d78:	fa08 f802 	lsl.w	r8, r8, r2
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004d7c:	fa04 f702 	lsl.w	r7, r4, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d80:	4095      	lsls	r5, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d82:	4093      	lsls	r3, r2
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8004d84:	24c0      	movs	r4, #192	; 0xc0
  __HAL_UNLOCK(hdac);
 8004d86:	f04f 0c00 	mov.w	ip, #0
  hdac->State = HAL_DAC_STATE_READY;
 8004d8a:	f04f 0e01 	mov.w	lr, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004d8e:	4303      	orrs	r3, r0
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8004d90:	4094      	lsls	r4, r2
  return HAL_OK;
 8004d92:	4660      	mov	r0, ip
  hdac->Instance->MCR = tmpreg1;
 8004d94:	63cb      	str	r3, [r1, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004d96:	680b      	ldr	r3, [r1, #0]
 8004d98:	ea23 0308 	bic.w	r3, r3, r8
 8004d9c:	600b      	str	r3, [r1, #0]
  tmpreg1 = hdac->Instance->CR;
 8004d9e:	680b      	ldr	r3, [r1, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004da0:	ea23 0307 	bic.w	r3, r3, r7
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004da4:	432b      	orrs	r3, r5
  hdac->Instance->CR = tmpreg1;
 8004da6:	600b      	str	r3, [r1, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8004da8:	680a      	ldr	r2, [r1, #0]
 8004daa:	ea22 0204 	bic.w	r2, r2, r4
 8004dae:	600a      	str	r2, [r1, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8004db0:	f886 e004 	strb.w	lr, [r6, #4]
  __HAL_UNLOCK(hdac);
 8004db4:	f886 c005 	strb.w	ip, [r6, #5]
}
 8004db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004dbc:	68a5      	ldr	r5, [r4, #8]
    connectOnChip = 0x00000000UL;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	e7d3      	b.n	8004d6a <HAL_DAC_ConfigChannel+0x5a>
    connectOnChip = DAC_MCR_MODE1_0;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e7d1      	b.n	8004d6a <HAL_DAC_ConfigChannel+0x5a>
    tickstart = HAL_GetTick();
 8004dc6:	f7fe fc81 	bl	80036cc <HAL_GetTick>
 8004dca:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8004dcc:	b9c5      	cbnz	r5, 8004e00 <HAL_DAC_ConfigChannel+0xf0>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004dce:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8004e60 <HAL_DAC_ConfigChannel+0x150>
 8004dd2:	e004      	b.n	8004dde <HAL_DAC_ConfigChannel+0xce>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004dd4:	f7fe fc7a 	bl	80036cc <HAL_GetTick>
 8004dd8:	1bc3      	subs	r3, r0, r7
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d837      	bhi.n	8004e4e <HAL_DAC_ConfigChannel+0x13e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004dde:	6833      	ldr	r3, [r6, #0]
 8004de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004de2:	ea13 0f08 	tst.w	r3, r8
 8004de6:	d1f5      	bne.n	8004dd4 <HAL_DAC_ConfigChannel+0xc4>
      HAL_Delay(1);
 8004de8:	2001      	movs	r0, #1
 8004dea:	f7fe fc75 	bl	80036d8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004dee:	6831      	ldr	r1, [r6, #0]
 8004df0:	69a3      	ldr	r3, [r4, #24]
 8004df2:	640b      	str	r3, [r1, #64]	; 0x40
 8004df4:	e00e      	b.n	8004e14 <HAL_DAC_ConfigChannel+0x104>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004df6:	f7fe fc69 	bl	80036cc <HAL_GetTick>
 8004dfa:	1bc3      	subs	r3, r0, r7
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d826      	bhi.n	8004e4e <HAL_DAC_ConfigChannel+0x13e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004e00:	6833      	ldr	r3, [r6, #0]
 8004e02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	dbf6      	blt.n	8004df6 <HAL_DAC_ConfigChannel+0xe6>
      HAL_Delay(1U);
 8004e08:	2001      	movs	r0, #1
 8004e0a:	f7fe fc65 	bl	80036d8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004e0e:	6831      	ldr	r1, [r6, #0]
 8004e10:	69a3      	ldr	r3, [r4, #24]
 8004e12:	644b      	str	r3, [r1, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004e14:	f005 0210 	and.w	r2, r5, #16
 8004e18:	f240 3cff 	movw	ip, #1023	; 0x3ff
 8004e1c:	6c88      	ldr	r0, [r1, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004e1e:	23ff      	movs	r3, #255	; 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004e20:	69e7      	ldr	r7, [r4, #28]
 8004e22:	fa0c fc02 	lsl.w	ip, ip, r2
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004e26:	fa03 f502 	lsl.w	r5, r3, r2
 8004e2a:	6a23      	ldr	r3, [r4, #32]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8004e2c:	4097      	lsls	r7, r2
 8004e2e:	ea20 000c 	bic.w	r0, r0, ip
 8004e32:	4338      	orrs	r0, r7
 8004e34:	6827      	ldr	r7, [r4, #0]
 8004e36:	6488      	str	r0, [r1, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004e38:	fa03 f002 	lsl.w	r0, r3, r2
 8004e3c:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8004e3e:	ea23 0305 	bic.w	r3, r3, r5
 8004e42:	4303      	orrs	r3, r0
 8004e44:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004e46:	e776      	b.n	8004d36 <HAL_DAC_ConfigChannel+0x26>
  __HAL_LOCK(hdac);
 8004e48:	2002      	movs	r0, #2
}
 8004e4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004e4e:	6933      	ldr	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004e50:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004e52:	f043 0308 	orr.w	r3, r3, #8
          return HAL_TIMEOUT;
 8004e56:	4610      	mov	r0, r2
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004e58:	6133      	str	r3, [r6, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004e5a:	7132      	strb	r2, [r6, #4]
          return HAL_TIMEOUT;
 8004e5c:	e7ac      	b.n	8004db8 <HAL_DAC_ConfigChannel+0xa8>
 8004e5e:	bf00      	nop
 8004e60:	20008000 	.word	0x20008000

08004e64 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8004e64:	4770      	bx	lr
 8004e66:	bf00      	nop

08004e68 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004e68:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e6a:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8004e6c:	4620      	mov	r0, r4
 8004e6e:	f7ff fff9 	bl	8004e64 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004e72:	2301      	movs	r3, #1
 8004e74:	7123      	strb	r3, [r4, #4]
}
 8004e76:	bd10      	pop	{r4, pc}

08004e78 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop

08004e7c <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8004e7c:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8004e7e:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8004e80:	f7ff fffa 	bl	8004e78 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004e84:	bd08      	pop	{r3, pc}
 8004e86:	bf00      	nop

08004e88 <HAL_DACEx_ErrorCallbackCh2>:
 8004e88:	4770      	bx	lr
 8004e8a:	bf00      	nop

08004e8c <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8004e8c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e8e:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004e90:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8004e92:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004e94:	f043 0304 	orr.w	r3, r3, #4
 8004e98:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8004e9a:	f7ff fff5 	bl	8004e88 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	7123      	strb	r3, [r4, #4]
}
 8004ea2:	bd10      	pop	{r4, pc}

08004ea4 <HAL_DACEx_DMAUnderrunCallbackCh2>:
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop

08004ea8 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004ea8:	6802      	ldr	r2, [r0, #0]
 8004eaa:	4b35      	ldr	r3, [pc, #212]	; (8004f80 <DMA_CalcBaseAndBitshift+0xd8>)
 8004eac:	4935      	ldr	r1, [pc, #212]	; (8004f84 <DMA_CalcBaseAndBitshift+0xdc>)
{
 8004eae:	b430      	push	{r4, r5}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004eb0:	4c35      	ldr	r4, [pc, #212]	; (8004f88 <DMA_CalcBaseAndBitshift+0xe0>)
 8004eb2:	4d36      	ldr	r5, [pc, #216]	; (8004f8c <DMA_CalcBaseAndBitshift+0xe4>)
 8004eb4:	42a2      	cmp	r2, r4
 8004eb6:	bf18      	it	ne
 8004eb8:	429a      	cmpne	r2, r3
 8004eba:	f104 0448 	add.w	r4, r4, #72	; 0x48
 8004ebe:	bf0c      	ite	eq
 8004ec0:	2301      	moveq	r3, #1
 8004ec2:	2300      	movne	r3, #0
 8004ec4:	428a      	cmp	r2, r1
 8004ec6:	bf08      	it	eq
 8004ec8:	f043 0301 	orreq.w	r3, r3, #1
 8004ecc:	3148      	adds	r1, #72	; 0x48
 8004ece:	42aa      	cmp	r2, r5
 8004ed0:	bf08      	it	eq
 8004ed2:	f043 0301 	orreq.w	r3, r3, #1
 8004ed6:	3548      	adds	r5, #72	; 0x48
 8004ed8:	42a2      	cmp	r2, r4
 8004eda:	bf08      	it	eq
 8004edc:	f043 0301 	orreq.w	r3, r3, #1
 8004ee0:	3448      	adds	r4, #72	; 0x48
 8004ee2:	428a      	cmp	r2, r1
 8004ee4:	bf08      	it	eq
 8004ee6:	f043 0301 	orreq.w	r3, r3, #1
 8004eea:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8004eee:	42aa      	cmp	r2, r5
 8004ef0:	bf08      	it	eq
 8004ef2:	f043 0301 	orreq.w	r3, r3, #1
 8004ef6:	f505 7562 	add.w	r5, r5, #904	; 0x388
 8004efa:	42a2      	cmp	r2, r4
 8004efc:	bf08      	it	eq
 8004efe:	f043 0301 	orreq.w	r3, r3, #1
 8004f02:	f504 7462 	add.w	r4, r4, #904	; 0x388
 8004f06:	428a      	cmp	r2, r1
 8004f08:	bf08      	it	eq
 8004f0a:	f043 0301 	orreq.w	r3, r3, #1
 8004f0e:	3148      	adds	r1, #72	; 0x48
 8004f10:	42aa      	cmp	r2, r5
 8004f12:	bf08      	it	eq
 8004f14:	f043 0301 	orreq.w	r3, r3, #1
 8004f18:	3548      	adds	r5, #72	; 0x48
 8004f1a:	42a2      	cmp	r2, r4
 8004f1c:	bf08      	it	eq
 8004f1e:	f043 0301 	orreq.w	r3, r3, #1
 8004f22:	3448      	adds	r4, #72	; 0x48
 8004f24:	428a      	cmp	r2, r1
 8004f26:	bf08      	it	eq
 8004f28:	f043 0301 	orreq.w	r3, r3, #1
 8004f2c:	3148      	adds	r1, #72	; 0x48
 8004f2e:	42aa      	cmp	r2, r5
 8004f30:	bf08      	it	eq
 8004f32:	f043 0301 	orreq.w	r3, r3, #1
 8004f36:	42a2      	cmp	r2, r4
 8004f38:	bf08      	it	eq
 8004f3a:	f043 0301 	orreq.w	r3, r3, #1
 8004f3e:	428a      	cmp	r2, r1
 8004f40:	bf08      	it	eq
 8004f42:	f043 0301 	orreq.w	r3, r3, #1
 8004f46:	b913      	cbnz	r3, 8004f4e <DMA_CalcBaseAndBitshift+0xa6>
 8004f48:	4b11      	ldr	r3, [pc, #68]	; (8004f90 <DMA_CalcBaseAndBitshift+0xe8>)
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d113      	bne.n	8004f76 <DMA_CalcBaseAndBitshift+0xce>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004f4e:	b2d3      	uxtb	r3, r2
 8004f50:	4910      	ldr	r1, [pc, #64]	; (8004f94 <DMA_CalcBaseAndBitshift+0xec>)

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004f52:	4c11      	ldr	r4, [pc, #68]	; (8004f98 <DMA_CalcBaseAndBitshift+0xf0>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004f54:	3b10      	subs	r3, #16
 8004f56:	fba1 5103 	umull	r5, r1, r1, r3

    if (stream_number > 3U)
 8004f5a:	2b5f      	cmp	r3, #95	; 0x5f
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004f5c:	4b0f      	ldr	r3, [pc, #60]	; (8004f9c <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004f5e:	f3c1 1102 	ubfx	r1, r1, #4, #3
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004f62:	ea03 0302 	and.w	r3, r3, r2
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004f66:	5c61      	ldrb	r1, [r4, r1]
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004f68:	bf88      	it	hi
 8004f6a:	3304      	addhi	r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004f6c:	65c1      	str	r1, [r0, #92]	; 0x5c
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004f6e:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	bc30      	pop	{r4, r5}
 8004f74:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004f76:	f022 03ff 	bic.w	r3, r2, #255	; 0xff
 8004f7a:	6583      	str	r3, [r0, #88]	; 0x58
 8004f7c:	e7f8      	b.n	8004f70 <DMA_CalcBaseAndBitshift+0xc8>
 8004f7e:	bf00      	nop
 8004f80:	40020010 	.word	0x40020010
 8004f84:	40020040 	.word	0x40020040
 8004f88:	40020028 	.word	0x40020028
 8004f8c:	40020058 	.word	0x40020058
 8004f90:	400204b8 	.word	0x400204b8
 8004f94:	aaaaaaab 	.word	0xaaaaaaab
 8004f98:	080173cc 	.word	0x080173cc
 8004f9c:	fffffc00 	.word	0xfffffc00

08004fa0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004fa0:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004fa2:	4a29      	ldr	r2, [pc, #164]	; (8005048 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8004fa4:	4929      	ldr	r1, [pc, #164]	; (800504c <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
{
 8004fa6:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004fa8:	4d29      	ldr	r5, [pc, #164]	; (8005050 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8004faa:	4c2a      	ldr	r4, [pc, #168]	; (8005054 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8004fac:	42ab      	cmp	r3, r5
 8004fae:	bf18      	it	ne
 8004fb0:	4293      	cmpne	r3, r2
 8004fb2:	f105 053c 	add.w	r5, r5, #60	; 0x3c
 8004fb6:	bf0c      	ite	eq
 8004fb8:	2201      	moveq	r2, #1
 8004fba:	2200      	movne	r2, #0
 8004fbc:	42a3      	cmp	r3, r4
 8004fbe:	bf08      	it	eq
 8004fc0:	f042 0201 	orreq.w	r2, r2, #1
 8004fc4:	343c      	adds	r4, #60	; 0x3c
 8004fc6:	428b      	cmp	r3, r1
 8004fc8:	bf08      	it	eq
 8004fca:	f042 0201 	orreq.w	r2, r2, #1
 8004fce:	313c      	adds	r1, #60	; 0x3c
 8004fd0:	42ab      	cmp	r3, r5
 8004fd2:	bf08      	it	eq
 8004fd4:	f042 0201 	orreq.w	r2, r2, #1
 8004fd8:	42a3      	cmp	r3, r4
 8004fda:	bf08      	it	eq
 8004fdc:	f042 0201 	orreq.w	r2, r2, #1
 8004fe0:	428b      	cmp	r3, r1
 8004fe2:	bf08      	it	eq
 8004fe4:	f042 0201 	orreq.w	r2, r2, #1
 8004fe8:	b912      	cbnz	r2, 8004ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 8004fea:	4a1b      	ldr	r2, [pc, #108]	; (8005058 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d113      	bne.n	8005018 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	4d1a      	ldr	r5, [pc, #104]	; (800505c <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004ff4:	4a1a      	ldr	r2, [pc, #104]	; (8005060 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004ff6:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004ff8:	3b08      	subs	r3, #8
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004ffa:	4c1a      	ldr	r4, [pc, #104]	; (8005064 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004ffc:	fba5 5303 	umull	r5, r3, r5, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005000:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005002:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005006:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800500a:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800500c:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005010:	6602      	str	r2, [r0, #96]	; 0x60
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005012:	6683      	str	r3, [r0, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005014:	bc30      	pop	{r4, r5}
 8005016:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005018:	b2da      	uxtb	r2, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800501a:	4913      	ldr	r1, [pc, #76]	; (8005068 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800501c:	4c13      	ldr	r4, [pc, #76]	; (800506c <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800501e:	4419      	add	r1, r3
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005020:	3a10      	subs	r2, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005022:	29a8      	cmp	r1, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005024:	fba4 2302 	umull	r2, r3, r4, r2
 8005028:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800502c:	d800      	bhi.n	8005030 <DMA_CalcDMAMUXChannelBaseAndMask+0x90>
      stream_number += 8U;
 800502e:	3308      	adds	r3, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005030:	4a0f      	ldr	r2, [pc, #60]	; (8005070 <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005032:	f003 051f 	and.w	r5, r3, #31
 8005036:	2101      	movs	r1, #1
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005038:	4c0e      	ldr	r4, [pc, #56]	; (8005074 <DMA_CalcDMAMUXChannelBaseAndMask+0xd4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800503a:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800503c:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800503e:	6644      	str	r4, [r0, #100]	; 0x64
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005040:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005042:	6681      	str	r1, [r0, #104]	; 0x68
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005044:	6602      	str	r2, [r0, #96]	; 0x60
}
 8005046:	e7e5      	b.n	8005014 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>
 8005048:	58025408 	.word	0x58025408
 800504c:	58025444 	.word	0x58025444
 8005050:	5802541c 	.word	0x5802541c
 8005054:	58025430 	.word	0x58025430
 8005058:	58025494 	.word	0x58025494
 800505c:	cccccccd 	.word	0xcccccccd
 8005060:	16009600 	.word	0x16009600
 8005064:	58025880 	.word	0x58025880
 8005068:	bffdfbf0 	.word	0xbffdfbf0
 800506c:	aaaaaaab 	.word	0xaaaaaaab
 8005070:	10008200 	.word	0x10008200
 8005074:	40020880 	.word	0x40020880

08005078 <HAL_DMA_Init>:
{
 8005078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800507a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800507c:	f7fe fb26 	bl	80036cc <HAL_GetTick>
  if(hdma == NULL)
 8005080:	2c00      	cmp	r4, #0
 8005082:	f000 818a 	beq.w	800539a <HAL_DMA_Init+0x322>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005086:	6823      	ldr	r3, [r4, #0]
 8005088:	4605      	mov	r5, r0
 800508a:	4a95      	ldr	r2, [pc, #596]	; (80052e0 <HAL_DMA_Init+0x268>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d049      	beq.n	8005124 <HAL_DMA_Init+0xac>
 8005090:	3218      	adds	r2, #24
 8005092:	4293      	cmp	r3, r2
 8005094:	d046      	beq.n	8005124 <HAL_DMA_Init+0xac>
 8005096:	3230      	adds	r2, #48	; 0x30
 8005098:	4892      	ldr	r0, [pc, #584]	; (80052e4 <HAL_DMA_Init+0x26c>)
 800509a:	4993      	ldr	r1, [pc, #588]	; (80052e8 <HAL_DMA_Init+0x270>)
 800509c:	4283      	cmp	r3, r0
 800509e:	bf18      	it	ne
 80050a0:	4293      	cmpne	r3, r2
 80050a2:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80050a6:	bf0c      	ite	eq
 80050a8:	2201      	moveq	r2, #1
 80050aa:	2200      	movne	r2, #0
 80050ac:	428b      	cmp	r3, r1
 80050ae:	bf08      	it	eq
 80050b0:	f042 0201 	orreq.w	r2, r2, #1
 80050b4:	3130      	adds	r1, #48	; 0x30
 80050b6:	4283      	cmp	r3, r0
 80050b8:	bf08      	it	eq
 80050ba:	f042 0201 	orreq.w	r2, r2, #1
 80050be:	3030      	adds	r0, #48	; 0x30
 80050c0:	428b      	cmp	r3, r1
 80050c2:	bf08      	it	eq
 80050c4:	f042 0201 	orreq.w	r2, r2, #1
 80050c8:	f501 715c 	add.w	r1, r1, #880	; 0x370
 80050cc:	4283      	cmp	r3, r0
 80050ce:	bf08      	it	eq
 80050d0:	f042 0201 	orreq.w	r2, r2, #1
 80050d4:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80050d8:	428b      	cmp	r3, r1
 80050da:	bf08      	it	eq
 80050dc:	f042 0201 	orreq.w	r2, r2, #1
 80050e0:	3130      	adds	r1, #48	; 0x30
 80050e2:	4283      	cmp	r3, r0
 80050e4:	bf08      	it	eq
 80050e6:	f042 0201 	orreq.w	r2, r2, #1
 80050ea:	3030      	adds	r0, #48	; 0x30
 80050ec:	428b      	cmp	r3, r1
 80050ee:	bf08      	it	eq
 80050f0:	f042 0201 	orreq.w	r2, r2, #1
 80050f4:	3130      	adds	r1, #48	; 0x30
 80050f6:	4283      	cmp	r3, r0
 80050f8:	bf08      	it	eq
 80050fa:	f042 0201 	orreq.w	r2, r2, #1
 80050fe:	3030      	adds	r0, #48	; 0x30
 8005100:	428b      	cmp	r3, r1
 8005102:	bf08      	it	eq
 8005104:	f042 0201 	orreq.w	r2, r2, #1
 8005108:	3130      	adds	r1, #48	; 0x30
 800510a:	4283      	cmp	r3, r0
 800510c:	bf08      	it	eq
 800510e:	f042 0201 	orreq.w	r2, r2, #1
 8005112:	428b      	cmp	r3, r1
 8005114:	bf08      	it	eq
 8005116:	f042 0201 	orreq.w	r2, r2, #1
 800511a:	b91a      	cbnz	r2, 8005124 <HAL_DMA_Init+0xac>
 800511c:	4a73      	ldr	r2, [pc, #460]	; (80052ec <HAL_DMA_Init+0x274>)
 800511e:	4293      	cmp	r3, r2
 8005120:	f040 81a1 	bne.w	8005466 <HAL_DMA_Init+0x3ee>
    hdma->State = HAL_DMA_STATE_BUSY;
 8005124:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 8005126:	2100      	movs	r1, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8005128:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 800512c:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    __HAL_DMA_DISABLE(hdma);
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	f022 0201 	bic.w	r2, r2, #1
 8005136:	601a      	str	r2, [r3, #0]
 8005138:	e006      	b.n	8005148 <HAL_DMA_Init+0xd0>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800513a:	f7fe fac7 	bl	80036cc <HAL_GetTick>
 800513e:	1b43      	subs	r3, r0, r5
 8005140:	2b05      	cmp	r3, #5
 8005142:	f200 8111 	bhi.w	8005368 <HAL_DMA_Init+0x2f0>
 8005146:	6823      	ldr	r3, [r4, #0]
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	07d0      	lsls	r0, r2, #31
 800514c:	d4f5      	bmi.n	800513a <HAL_DMA_Init+0xc2>
    registerValue |=  hdma->Init.Direction           |
 800514e:	e9d4 2002 	ldrd	r2, r0, [r4, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005152:	6921      	ldr	r1, [r4, #16]
    registerValue |=  hdma->Init.Direction           |
 8005154:	4302      	orrs	r2, r0
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8005156:	681f      	ldr	r7, [r3, #0]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005158:	e9d4 6005 	ldrd	r6, r0, [r4, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800515c:	430a      	orrs	r2, r1
 800515e:	4332      	orrs	r2, r6
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005160:	4e63      	ldr	r6, [pc, #396]	; (80052f0 <HAL_DMA_Init+0x278>)
            hdma->Init.Mode                | hdma->Init.Priority;
 8005162:	e9d4 5107 	ldrd	r5, r1, [r4, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005166:	4302      	orrs	r2, r0
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005168:	403e      	ands	r6, r7
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800516a:	432a      	orrs	r2, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800516c:	6a65      	ldr	r5, [r4, #36]	; 0x24
            hdma->Init.Mode                | hdma->Init.Priority;
 800516e:	430a      	orrs	r2, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005170:	2d04      	cmp	r5, #4
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005172:	4960      	ldr	r1, [pc, #384]	; (80052f4 <HAL_DMA_Init+0x27c>)
    registerValue |=  hdma->Init.Direction           |
 8005174:	ea42 0206 	orr.w	r2, r2, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005178:	4e5f      	ldr	r6, [pc, #380]	; (80052f8 <HAL_DMA_Init+0x280>)
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800517a:	f000 8110 	beq.w	800539e <HAL_DMA_Init+0x326>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800517e:	6836      	ldr	r6, [r6, #0]
 8005180:	4031      	ands	r1, r6
 8005182:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8005186:	f080 80c3 	bcs.w	8005310 <HAL_DMA_Init+0x298>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800518a:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800518c:	6959      	ldr	r1, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800518e:	f021 0107 	bic.w	r1, r1, #7
    registerValue |= hdma->Init.FIFOMode;
 8005192:	4329      	orrs	r1, r5
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005194:	6159      	str	r1, [r3, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005196:	4620      	mov	r0, r4
 8005198:	f7ff fe86 	bl	8004ea8 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800519c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800519e:	233f      	movs	r3, #63	; 0x3f
 80051a0:	f002 021f 	and.w	r2, r2, #31
 80051a4:	4093      	lsls	r3, r2
 80051a6:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80051a8:	6822      	ldr	r2, [r4, #0]
 80051aa:	4b4d      	ldr	r3, [pc, #308]	; (80052e0 <HAL_DMA_Init+0x268>)
 80051ac:	4953      	ldr	r1, [pc, #332]	; (80052fc <HAL_DMA_Init+0x284>)
 80051ae:	4d4d      	ldr	r5, [pc, #308]	; (80052e4 <HAL_DMA_Init+0x26c>)
 80051b0:	428a      	cmp	r2, r1
 80051b2:	bf18      	it	ne
 80051b4:	429a      	cmpne	r2, r3
 80051b6:	4852      	ldr	r0, [pc, #328]	; (8005300 <HAL_DMA_Init+0x288>)
 80051b8:	f101 0148 	add.w	r1, r1, #72	; 0x48
 80051bc:	bf0c      	ite	eq
 80051be:	2301      	moveq	r3, #1
 80051c0:	2300      	movne	r3, #0
 80051c2:	42aa      	cmp	r2, r5
 80051c4:	bf08      	it	eq
 80051c6:	f043 0301 	orreq.w	r3, r3, #1
 80051ca:	3548      	adds	r5, #72	; 0x48
 80051cc:	4282      	cmp	r2, r0
 80051ce:	bf08      	it	eq
 80051d0:	f043 0301 	orreq.w	r3, r3, #1
 80051d4:	3048      	adds	r0, #72	; 0x48
 80051d6:	428a      	cmp	r2, r1
 80051d8:	bf08      	it	eq
 80051da:	f043 0301 	orreq.w	r3, r3, #1
 80051de:	3148      	adds	r1, #72	; 0x48
 80051e0:	42aa      	cmp	r2, r5
 80051e2:	bf08      	it	eq
 80051e4:	f043 0301 	orreq.w	r3, r3, #1
 80051e8:	f505 7562 	add.w	r5, r5, #904	; 0x388
 80051ec:	4282      	cmp	r2, r0
 80051ee:	bf08      	it	eq
 80051f0:	f043 0301 	orreq.w	r3, r3, #1
 80051f4:	f500 7062 	add.w	r0, r0, #904	; 0x388
 80051f8:	428a      	cmp	r2, r1
 80051fa:	bf08      	it	eq
 80051fc:	f043 0301 	orreq.w	r3, r3, #1
 8005200:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8005204:	42aa      	cmp	r2, r5
 8005206:	bf08      	it	eq
 8005208:	f043 0301 	orreq.w	r3, r3, #1
 800520c:	3548      	adds	r5, #72	; 0x48
 800520e:	4282      	cmp	r2, r0
 8005210:	bf08      	it	eq
 8005212:	f043 0301 	orreq.w	r3, r3, #1
 8005216:	3048      	adds	r0, #72	; 0x48
 8005218:	428a      	cmp	r2, r1
 800521a:	bf08      	it	eq
 800521c:	f043 0301 	orreq.w	r3, r3, #1
 8005220:	3148      	adds	r1, #72	; 0x48
 8005222:	42aa      	cmp	r2, r5
 8005224:	bf08      	it	eq
 8005226:	f043 0301 	orreq.w	r3, r3, #1
 800522a:	3548      	adds	r5, #72	; 0x48
 800522c:	4282      	cmp	r2, r0
 800522e:	bf08      	it	eq
 8005230:	f043 0301 	orreq.w	r3, r3, #1
 8005234:	3048      	adds	r0, #72	; 0x48
 8005236:	428a      	cmp	r2, r1
 8005238:	bf08      	it	eq
 800523a:	f043 0301 	orreq.w	r3, r3, #1
 800523e:	f101 51c0 	add.w	r1, r1, #402653184	; 0x18000000
 8005242:	42aa      	cmp	r2, r5
 8005244:	bf08      	it	eq
 8005246:	f043 0301 	orreq.w	r3, r3, #1
 800524a:	f501 419f 	add.w	r1, r1, #20352	; 0x4f80
 800524e:	4d2d      	ldr	r5, [pc, #180]	; (8005304 <HAL_DMA_Init+0x28c>)
 8005250:	4282      	cmp	r2, r0
 8005252:	bf08      	it	eq
 8005254:	f043 0301 	orreq.w	r3, r3, #1
 8005258:	482b      	ldr	r0, [pc, #172]	; (8005308 <HAL_DMA_Init+0x290>)
 800525a:	428a      	cmp	r2, r1
 800525c:	bf08      	it	eq
 800525e:	f043 0301 	orreq.w	r3, r3, #1
 8005262:	313c      	adds	r1, #60	; 0x3c
 8005264:	42aa      	cmp	r2, r5
 8005266:	bf08      	it	eq
 8005268:	f043 0301 	orreq.w	r3, r3, #1
 800526c:	353c      	adds	r5, #60	; 0x3c
 800526e:	4282      	cmp	r2, r0
 8005270:	bf08      	it	eq
 8005272:	f043 0301 	orreq.w	r3, r3, #1
 8005276:	303c      	adds	r0, #60	; 0x3c
 8005278:	428a      	cmp	r2, r1
 800527a:	bf08      	it	eq
 800527c:	f043 0301 	orreq.w	r3, r3, #1
 8005280:	313c      	adds	r1, #60	; 0x3c
 8005282:	42aa      	cmp	r2, r5
 8005284:	bf08      	it	eq
 8005286:	f043 0301 	orreq.w	r3, r3, #1
 800528a:	4282      	cmp	r2, r0
 800528c:	bf08      	it	eq
 800528e:	f043 0301 	orreq.w	r3, r3, #1
 8005292:	428a      	cmp	r2, r1
 8005294:	bf08      	it	eq
 8005296:	f043 0301 	orreq.w	r3, r3, #1
 800529a:	b913      	cbnz	r3, 80052a2 <HAL_DMA_Init+0x22a>
 800529c:	4b1b      	ldr	r3, [pc, #108]	; (800530c <HAL_DMA_Init+0x294>)
 800529e:	429a      	cmp	r2, r3
 80052a0:	d118      	bne.n	80052d4 <HAL_DMA_Init+0x25c>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80052a2:	4620      	mov	r0, r4
 80052a4:	f7ff fe7c 	bl	8004fa0 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80052a8:	68a3      	ldr	r3, [r4, #8]
 80052aa:	2b80      	cmp	r3, #128	; 0x80
 80052ac:	d069      	beq.n	8005382 <HAL_DMA_Init+0x30a>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80052ae:	6863      	ldr	r3, [r4, #4]
 80052b0:	6e25      	ldr	r5, [r4, #96]	; 0x60
 80052b2:	b2da      	uxtb	r2, r3
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80052b4:	3b01      	subs	r3, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80052b6:	e9d4 1019 	ldrd	r1, r0, [r4, #100]	; 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80052ba:	2b07      	cmp	r3, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80052bc:	602a      	str	r2, [r5, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80052be:	6048      	str	r0, [r1, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80052c0:	d866      	bhi.n	8005390 <HAL_DMA_Init+0x318>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80052c2:	1e50      	subs	r0, r2, #1
 80052c4:	2807      	cmp	r0, #7
 80052c6:	d97c      	bls.n	80053c2 <HAL_DMA_Init+0x34a>
 80052c8:	6f62      	ldr	r2, [r4, #116]	; 0x74
 80052ca:	e9d4 311b 	ldrd	r3, r1, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80052ce:	2000      	movs	r0, #0
 80052d0:	6018      	str	r0, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80052d2:	604a      	str	r2, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80052d4:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80052d6:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80052d8:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80052da:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80052de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052e0:	40020010 	.word	0x40020010
 80052e4:	40020040 	.word	0x40020040
 80052e8:	40020070 	.word	0x40020070
 80052ec:	400204b8 	.word	0x400204b8
 80052f0:	fe10803f 	.word	0xfe10803f
 80052f4:	ffff0000 	.word	0xffff0000
 80052f8:	5c001000 	.word	0x5c001000
 80052fc:	40020028 	.word	0x40020028
 8005300:	40020058 	.word	0x40020058
 8005304:	5802541c 	.word	0x5802541c
 8005308:	58025430 	.word	0x58025430
 800530c:	58025494 	.word	0x58025494
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005310:	6861      	ldr	r1, [r4, #4]
 8005312:	f1a1 0629 	sub.w	r6, r1, #41	; 0x29
 8005316:	2e1f      	cmp	r6, #31
 8005318:	d92d      	bls.n	8005376 <HAL_DMA_Init+0x2fe>
 800531a:	394f      	subs	r1, #79	; 0x4f
 800531c:	2903      	cmp	r1, #3
 800531e:	d801      	bhi.n	8005324 <HAL_DMA_Init+0x2ac>
        registerValue |= DMA_SxCR_TRBUFF;
 8005320:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005324:	601a      	str	r2, [r3, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005326:	2d04      	cmp	r5, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005328:	6959      	ldr	r1, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800532a:	f021 0107 	bic.w	r1, r1, #7
    registerValue |= hdma->Init.FIFOMode;
 800532e:	ea41 0105 	orr.w	r1, r1, r5
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005332:	f47f af2f 	bne.w	8005194 <HAL_DMA_Init+0x11c>
 8005336:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8005338:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800533a:	4311      	orrs	r1, r2
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800533c:	2e00      	cmp	r6, #0
 800533e:	f43f af29 	beq.w	8005194 <HAL_DMA_Init+0x11c>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005342:	2800      	cmp	r0, #0
 8005344:	d173      	bne.n	800542e <HAL_DMA_Init+0x3b6>
    switch (hdma->Init.FIFOThreshold)
 8005346:	2a01      	cmp	r2, #1
 8005348:	f000 8088 	beq.w	800545c <HAL_DMA_Init+0x3e4>
 800534c:	f032 0202 	bics.w	r2, r2, #2
 8005350:	f47f af20 	bne.w	8005194 <HAL_DMA_Init+0x11c>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005354:	01f2      	lsls	r2, r6, #7
 8005356:	f57f af1d 	bpl.w	8005194 <HAL_DMA_Init+0x11c>
          hdma->State = HAL_DMA_STATE_READY;
 800535a:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800535c:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 800535e:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005360:	6562      	str	r2, [r4, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8005362:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005368:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 800536a:	2303      	movs	r3, #3
        return HAL_ERROR;
 800536c:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800536e:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8005370:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005374:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005376:	4970      	ldr	r1, [pc, #448]	; (8005538 <HAL_DMA_Init+0x4c0>)
 8005378:	fa21 f606 	lsr.w	r6, r1, r6
 800537c:	07f1      	lsls	r1, r6, #31
 800537e:	d5d1      	bpl.n	8005324 <HAL_DMA_Init+0x2ac>
 8005380:	e7ce      	b.n	8005320 <HAL_DMA_Init+0x2a8>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005382:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005384:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8005386:	e9d4 0218 	ldrd	r0, r2, [r4, #96]	; 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800538a:	6063      	str	r3, [r4, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800538c:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800538e:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8005390:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 8005392:	e9c4 331b 	strd	r3, r3, [r4, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005396:	6763      	str	r3, [r4, #116]	; 0x74
 8005398:	e79c      	b.n	80052d4 <HAL_DMA_Init+0x25c>
    return HAL_ERROR;
 800539a:	2001      	movs	r0, #1
}
 800539c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800539e:	6837      	ldr	r7, [r6, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80053a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80053a2:	4039      	ands	r1, r7
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80053a4:	6b27      	ldr	r7, [r4, #48]	; 0x30
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80053a6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80053aa:	ea46 0707 	orr.w	r7, r6, r7
 80053ae:	ea42 0207 	orr.w	r2, r2, r7
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80053b2:	d2ad      	bcs.n	8005310 <HAL_DMA_Init+0x298>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80053b4:	601a      	str	r2, [r3, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80053b6:	6959      	ldr	r1, [r3, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80053b8:	f021 0107 	bic.w	r1, r1, #7
    registerValue |= hdma->Init.FIFOMode;
 80053bc:	f041 0104 	orr.w	r1, r1, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80053c0:	e7ba      	b.n	8005338 <HAL_DMA_Init+0x2c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80053c2:	6821      	ldr	r1, [r4, #0]
 80053c4:	4b5d      	ldr	r3, [pc, #372]	; (800553c <HAL_DMA_Init+0x4c4>)
 80053c6:	4e5e      	ldr	r6, [pc, #376]	; (8005540 <HAL_DMA_Init+0x4c8>)
 80053c8:	4d5e      	ldr	r5, [pc, #376]	; (8005544 <HAL_DMA_Init+0x4cc>)
 80053ca:	42b1      	cmp	r1, r6
 80053cc:	bf18      	it	ne
 80053ce:	4299      	cmpne	r1, r3
 80053d0:	f106 0628 	add.w	r6, r6, #40	; 0x28
 80053d4:	bf0c      	ite	eq
 80053d6:	2301      	moveq	r3, #1
 80053d8:	2300      	movne	r3, #0
 80053da:	42a9      	cmp	r1, r5
 80053dc:	bf08      	it	eq
 80053de:	f043 0301 	orreq.w	r3, r3, #1
 80053e2:	3528      	adds	r5, #40	; 0x28
 80053e4:	42b1      	cmp	r1, r6
 80053e6:	bf08      	it	eq
 80053e8:	f043 0301 	orreq.w	r3, r3, #1
 80053ec:	3628      	adds	r6, #40	; 0x28
 80053ee:	42a9      	cmp	r1, r5
 80053f0:	bf08      	it	eq
 80053f2:	f043 0301 	orreq.w	r3, r3, #1
 80053f6:	3528      	adds	r5, #40	; 0x28
 80053f8:	42b1      	cmp	r1, r6
 80053fa:	bf08      	it	eq
 80053fc:	f043 0301 	orreq.w	r3, r3, #1
 8005400:	42a9      	cmp	r1, r5
 8005402:	bf08      	it	eq
 8005404:	f043 0301 	orreq.w	r3, r3, #1
 8005408:	b93b      	cbnz	r3, 800541a <HAL_DMA_Init+0x3a2>
 800540a:	4b4f      	ldr	r3, [pc, #316]	; (8005548 <HAL_DMA_Init+0x4d0>)
 800540c:	4299      	cmp	r1, r3
 800540e:	d004      	beq.n	800541a <HAL_DMA_Init+0x3a2>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005410:	4b4e      	ldr	r3, [pc, #312]	; (800554c <HAL_DMA_Init+0x4d4>)

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005412:	494f      	ldr	r1, [pc, #316]	; (8005550 <HAL_DMA_Init+0x4d8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005414:	4413      	add	r3, r2
 8005416:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005418:	e003      	b.n	8005422 <HAL_DMA_Init+0x3aa>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800541a:	4b4e      	ldr	r3, [pc, #312]	; (8005554 <HAL_DMA_Init+0x4dc>)
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800541c:	494e      	ldr	r1, [pc, #312]	; (8005558 <HAL_DMA_Init+0x4e0>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800541e:	4413      	add	r3, r2
 8005420:	009b      	lsls	r3, r3, #2
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005422:	2201      	movs	r2, #1
 8005424:	4082      	lsls	r2, r0
 8005426:	e9c4 311b 	strd	r3, r1, [r4, #108]	; 0x6c
 800542a:	6762      	str	r2, [r4, #116]	; 0x74
 800542c:	e74f      	b.n	80052ce <HAL_DMA_Init+0x256>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800542e:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8005432:	d004      	beq.n	800543e <HAL_DMA_Init+0x3c6>
    switch (hdma->Init.FIFOThreshold)
 8005434:	2a02      	cmp	r2, #2
 8005436:	d990      	bls.n	800535a <HAL_DMA_Init+0x2e2>
 8005438:	2a03      	cmp	r2, #3
 800543a:	d08b      	beq.n	8005354 <HAL_DMA_Init+0x2dc>
 800543c:	e6aa      	b.n	8005194 <HAL_DMA_Init+0x11c>
    switch (hdma->Init.FIFOThreshold)
 800543e:	2a03      	cmp	r2, #3
 8005440:	f63f aea8 	bhi.w	8005194 <HAL_DMA_Init+0x11c>
 8005444:	a001      	add	r0, pc, #4	; (adr r0, 800544c <HAL_DMA_Init+0x3d4>)
 8005446:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 800544a:	bf00      	nop
 800544c:	0800535b 	.word	0x0800535b
 8005450:	08005355 	.word	0x08005355
 8005454:	0800535b 	.word	0x0800535b
 8005458:	0800545d 	.word	0x0800545d
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800545c:	f1b6 7fc0 	cmp.w	r6, #25165824	; 0x1800000
 8005460:	f47f ae98 	bne.w	8005194 <HAL_DMA_Init+0x11c>
 8005464:	e779      	b.n	800535a <HAL_DMA_Init+0x2e2>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005466:	4a35      	ldr	r2, [pc, #212]	; (800553c <HAL_DMA_Init+0x4c4>)
 8005468:	4935      	ldr	r1, [pc, #212]	; (8005540 <HAL_DMA_Init+0x4c8>)
 800546a:	4836      	ldr	r0, [pc, #216]	; (8005544 <HAL_DMA_Init+0x4cc>)
 800546c:	428b      	cmp	r3, r1
 800546e:	bf18      	it	ne
 8005470:	4293      	cmpne	r3, r2
 8005472:	f101 0128 	add.w	r1, r1, #40	; 0x28
 8005476:	4d39      	ldr	r5, [pc, #228]	; (800555c <HAL_DMA_Init+0x4e4>)
 8005478:	bf0c      	ite	eq
 800547a:	2201      	moveq	r2, #1
 800547c:	2200      	movne	r2, #0
 800547e:	4283      	cmp	r3, r0
 8005480:	bf08      	it	eq
 8005482:	f042 0201 	orreq.w	r2, r2, #1
 8005486:	303c      	adds	r0, #60	; 0x3c
 8005488:	428b      	cmp	r3, r1
 800548a:	bf08      	it	eq
 800548c:	f042 0201 	orreq.w	r2, r2, #1
 8005490:	313c      	adds	r1, #60	; 0x3c
 8005492:	42ab      	cmp	r3, r5
 8005494:	bf08      	it	eq
 8005496:	f042 0201 	orreq.w	r2, r2, #1
 800549a:	4283      	cmp	r3, r0
 800549c:	bf08      	it	eq
 800549e:	f042 0201 	orreq.w	r2, r2, #1
 80054a2:	428b      	cmp	r3, r1
 80054a4:	bf08      	it	eq
 80054a6:	f042 0201 	orreq.w	r2, r2, #1
 80054aa:	b912      	cbnz	r2, 80054b2 <HAL_DMA_Init+0x43a>
 80054ac:	4a26      	ldr	r2, [pc, #152]	; (8005548 <HAL_DMA_Init+0x4d0>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d13a      	bne.n	8005528 <HAL_DMA_Init+0x4b0>
    hdma->State = HAL_DMA_STATE_BUSY;
 80054b2:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 80054b4:	2100      	movs	r1, #0
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80054b6:	4f2a      	ldr	r7, [pc, #168]	; (8005560 <HAL_DMA_Init+0x4e8>)
    hdma->State = HAL_DMA_STATE_BUSY;
 80054b8:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80054bc:	68a2      	ldr	r2, [r4, #8]
    __HAL_UNLOCK(hdma);
 80054be:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80054c2:	2a40      	cmp	r2, #64	; 0x40
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80054c4:	6819      	ldr	r1, [r3, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80054c6:	ea07 0701 	and.w	r7, r7, r1
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80054ca:	d02b      	beq.n	8005524 <HAL_DMA_Init+0x4ac>
 80054cc:	2a80      	cmp	r2, #128	; 0x80
 80054ce:	bf0c      	ite	eq
 80054d0:	f44f 4180 	moveq.w	r1, #16384	; 0x4000
 80054d4:	2100      	movne	r1, #0
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80054d6:	6922      	ldr	r2, [r4, #16]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80054d8:	4620      	mov	r0, r4
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80054da:	68e6      	ldr	r6, [r4, #12]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80054dc:	08d2      	lsrs	r2, r2, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80054de:	6965      	ldr	r5, [r4, #20]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80054e0:	f8df c084 	ldr.w	ip, [pc, #132]	; 8005568 <HAL_DMA_Init+0x4f0>
 80054e4:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80054e8:	69a6      	ldr	r6, [r4, #24]
 80054ea:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80054ee:	69e5      	ldr	r5, [r4, #28]
 80054f0:	ea42 02d6 	orr.w	r2, r2, r6, lsr #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80054f4:	4e1b      	ldr	r6, [pc, #108]	; (8005564 <HAL_DMA_Init+0x4ec>)
 80054f6:	ea42 02d5 	orr.w	r2, r2, r5, lsr #3
 80054fa:	441e      	add	r6, r3
 80054fc:	6a25      	ldr	r5, [r4, #32]
 80054fe:	ea42 1215 	orr.w	r2, r2, r5, lsr #4
 8005502:	fbac 6506 	umull	r6, r5, ip, r6
 8005506:	433a      	orrs	r2, r7
 8005508:	092d      	lsrs	r5, r5, #4
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800550a:	4311      	orrs	r1, r2
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800550c:	00ad      	lsls	r5, r5, #2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800550e:	6019      	str	r1, [r3, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005510:	65e5      	str	r5, [r4, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005512:	f7ff fcc9 	bl	8004ea8 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005516:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8005518:	2301      	movs	r3, #1
 800551a:	f002 021f 	and.w	r2, r2, #31
 800551e:	4093      	lsls	r3, r2
 8005520:	6043      	str	r3, [r0, #4]
 8005522:	e641      	b.n	80051a8 <HAL_DMA_Init+0x130>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005524:	2110      	movs	r1, #16
 8005526:	e7d6      	b.n	80054d6 <HAL_DMA_Init+0x45e>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005528:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 800552a:	2303      	movs	r3, #3
    return HAL_ERROR;
 800552c:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800552e:	6562      	str	r2, [r4, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8005530:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8005534:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005536:	bf00      	nop
 8005538:	c3c0003f 	.word	0xc3c0003f
 800553c:	58025408 	.word	0x58025408
 8005540:	5802541c 	.word	0x5802541c
 8005544:	58025430 	.word	0x58025430
 8005548:	58025494 	.word	0x58025494
 800554c:	1000823f 	.word	0x1000823f
 8005550:	40020940 	.word	0x40020940
 8005554:	1600963f 	.word	0x1600963f
 8005558:	58025940 	.word	0x58025940
 800555c:	58025458 	.word	0x58025458
 8005560:	fffe000f 	.word	0xfffe000f
 8005564:	a7fdabf8 	.word	0xa7fdabf8
 8005568:	cccccccd 	.word	0xcccccccd

0800556c <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 800556c:	2800      	cmp	r0, #0
 800556e:	f000 818a 	beq.w	8005886 <HAL_DMA_Start_IT+0x31a>
{
 8005572:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005576:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8005578:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 800557c:	2801      	cmp	r0, #1
 800557e:	f000 8184 	beq.w	800588a <HAL_DMA_Start_IT+0x31e>
 8005582:	2001      	movs	r0, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8005584:	f894 5035 	ldrb.w	r5, [r4, #53]	; 0x35
 8005588:	4285      	cmp	r5, r0
  __HAL_LOCK(hdma);
 800558a:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 800558e:	d007      	beq.n	80055a0 <HAL_DMA_Start_IT+0x34>
    __HAL_UNLOCK(hdma);
 8005590:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005592:	f44f 6300 	mov.w	r3, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8005596:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800559a:	6563      	str	r3, [r4, #84]	; 0x54
}
 800559c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_DMA_DISABLE(hdma);
 80055a0:	6825      	ldr	r5, [r4, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 80055a2:	f04f 0c02 	mov.w	ip, #2
    __HAL_DMA_DISABLE(hdma);
 80055a6:	4858      	ldr	r0, [pc, #352]	; (8005708 <HAL_DMA_Start_IT+0x19c>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055a8:	2700      	movs	r7, #0
    __HAL_DMA_DISABLE(hdma);
 80055aa:	4e58      	ldr	r6, [pc, #352]	; (800570c <HAL_DMA_Start_IT+0x1a0>)
    hdma->State = HAL_DMA_STATE_BUSY;
 80055ac:	f884 c035 	strb.w	ip, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055b0:	42b5      	cmp	r5, r6
 80055b2:	bf18      	it	ne
 80055b4:	4285      	cmpne	r5, r0
    __HAL_DMA_DISABLE(hdma);
 80055b6:	f8df c15c 	ldr.w	ip, [pc, #348]	; 8005714 <HAL_DMA_Start_IT+0x1a8>
 80055ba:	f106 0630 	add.w	r6, r6, #48	; 0x30
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055be:	6567      	str	r7, [r4, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 80055c0:	bf0c      	ite	eq
 80055c2:	2001      	moveq	r0, #1
 80055c4:	2000      	movne	r0, #0
 80055c6:	4f52      	ldr	r7, [pc, #328]	; (8005710 <HAL_DMA_Start_IT+0x1a4>)
 80055c8:	4565      	cmp	r5, ip
 80055ca:	bf08      	it	eq
 80055cc:	f040 0001 	orreq.w	r0, r0, #1
 80055d0:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80055d4:	42b5      	cmp	r5, r6
 80055d6:	bf08      	it	eq
 80055d8:	f040 0001 	orreq.w	r0, r0, #1
 80055dc:	f506 7662 	add.w	r6, r6, #904	; 0x388
 80055e0:	4565      	cmp	r5, ip
 80055e2:	bf08      	it	eq
 80055e4:	f040 0001 	orreq.w	r0, r0, #1
 80055e8:	f50c 7c62 	add.w	ip, ip, #904	; 0x388
 80055ec:	42bd      	cmp	r5, r7
 80055ee:	bf08      	it	eq
 80055f0:	f040 0001 	orreq.w	r0, r0, #1
 80055f4:	f507 7762 	add.w	r7, r7, #904	; 0x388
 80055f8:	42b5      	cmp	r5, r6
 80055fa:	bf08      	it	eq
 80055fc:	f040 0001 	orreq.w	r0, r0, #1
 8005600:	3648      	adds	r6, #72	; 0x48
 8005602:	4565      	cmp	r5, ip
 8005604:	bf08      	it	eq
 8005606:	f040 0001 	orreq.w	r0, r0, #1
 800560a:	f10c 0c48 	add.w	ip, ip, #72	; 0x48
 800560e:	42bd      	cmp	r5, r7
 8005610:	bf08      	it	eq
 8005612:	f040 0001 	orreq.w	r0, r0, #1
 8005616:	3748      	adds	r7, #72	; 0x48
 8005618:	42b5      	cmp	r5, r6
 800561a:	bf08      	it	eq
 800561c:	f040 0001 	orreq.w	r0, r0, #1
 8005620:	3648      	adds	r6, #72	; 0x48
 8005622:	4565      	cmp	r5, ip
 8005624:	bf08      	it	eq
 8005626:	f040 0001 	orreq.w	r0, r0, #1
 800562a:	f10c 0c48 	add.w	ip, ip, #72	; 0x48
 800562e:	42bd      	cmp	r5, r7
 8005630:	bf08      	it	eq
 8005632:	f040 0001 	orreq.w	r0, r0, #1
 8005636:	f5a7 678f 	sub.w	r7, r7, #1144	; 0x478
 800563a:	42b5      	cmp	r5, r6
 800563c:	bf08      	it	eq
 800563e:	f040 0001 	orreq.w	r0, r0, #1
 8005642:	f5a6 668f 	sub.w	r6, r6, #1144	; 0x478
 8005646:	4565      	cmp	r5, ip
 8005648:	bf14      	ite	ne
 800564a:	4682      	movne	sl, r0
 800564c:	f040 0a01 	orreq.w	sl, r0, #1
 8005650:	42b5      	cmp	r5, r6
 8005652:	bf18      	it	ne
 8005654:	42bd      	cmpne	r5, r7
 8005656:	bf0c      	ite	eq
 8005658:	2601      	moveq	r6, #1
 800565a:	2600      	movne	r6, #0
 800565c:	d002      	beq.n	8005664 <HAL_DMA_Start_IT+0xf8>
 800565e:	f1ba 0f00 	cmp.w	sl, #0
 8005662:	d059      	beq.n	8005718 <HAL_DMA_Start_IT+0x1ac>
 8005664:	682f      	ldr	r7, [r5, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005666:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 800566a:	f027 0701 	bic.w	r7, r7, #1
 800566e:	602f      	str	r7, [r5, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005670:	2e00      	cmp	r6, #0
 8005672:	f000 8084 	beq.w	800577e <HAL_DMA_Start_IT+0x212>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005676:	6e67      	ldr	r7, [r4, #100]	; 0x64
 8005678:	e9d4 0e1a 	ldrd	r0, lr, [r4, #104]	; 0x68
 800567c:	6078      	str	r0, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 800567e:	f1be 0f00 	cmp.w	lr, #0
 8005682:	d002      	beq.n	800568a <HAL_DMA_Start_IT+0x11e>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005684:	e9d4 701c 	ldrd	r7, r0, [r4, #112]	; 0x70
 8005688:	6078      	str	r0, [r7, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800568a:	6de7      	ldr	r7, [r4, #92]	; 0x5c
 800568c:	f04f 093f 	mov.w	r9, #63	; 0x3f
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005690:	f8d4 8008 	ldr.w	r8, [r4, #8]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005694:	f007 071f 	and.w	r7, r7, #31
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005698:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800569c:	fa09 f707 	lsl.w	r7, r9, r7
 80056a0:	f8cc 7008 	str.w	r7, [ip, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80056a4:	682f      	ldr	r7, [r5, #0]
 80056a6:	f427 2780 	bic.w	r7, r7, #262144	; 0x40000
 80056aa:	602f      	str	r7, [r5, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80056ac:	606b      	str	r3, [r5, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80056ae:	f000 80ef 	beq.w	8005890 <HAL_DMA_Start_IT+0x324>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80056b2:	60a9      	str	r1, [r5, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80056b4:	60ea      	str	r2, [r5, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80056b6:	b91e      	cbnz	r6, 80056c0 <HAL_DMA_Start_IT+0x154>
 80056b8:	f1ba 0f00 	cmp.w	sl, #0
 80056bc:	f000 80ee 	beq.w	800589c <HAL_DMA_Start_IT+0x330>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80056c0:	682b      	ldr	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80056c2:	6c22      	ldr	r2, [r4, #64]	; 0x40
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80056c4:	f023 031e 	bic.w	r3, r3, #30
 80056c8:	f043 0316 	orr.w	r3, r3, #22
 80056cc:	602b      	str	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80056ce:	b11a      	cbz	r2, 80056d8 <HAL_DMA_Start_IT+0x16c>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80056d0:	682b      	ldr	r3, [r5, #0]
 80056d2:	f043 0308 	orr.w	r3, r3, #8
 80056d6:	602b      	str	r3, [r5, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80056d8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	03d2      	lsls	r2, r2, #15
 80056de:	d503      	bpl.n	80056e8 <HAL_DMA_Start_IT+0x17c>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056e6:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 80056e8:	f1be 0f00 	cmp.w	lr, #0
 80056ec:	d005      	beq.n	80056fa <HAL_DMA_Start_IT+0x18e>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80056ee:	f8de 3000 	ldr.w	r3, [lr]
 80056f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056f6:	f8ce 3000 	str.w	r3, [lr]
    __HAL_DMA_ENABLE(hdma);
 80056fa:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80056fc:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80056fe:	f043 0301 	orr.w	r3, r3, #1
 8005702:	602b      	str	r3, [r5, #0]
}
 8005704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005708:	40020040 	.word	0x40020040
 800570c:	40020058 	.word	0x40020058
 8005710:	400200b8 	.word	0x400200b8
 8005714:	40020070 	.word	0x40020070
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005718:	4f65      	ldr	r7, [pc, #404]	; (80058b0 <HAL_DMA_Start_IT+0x344>)
 800571a:	f8df e19c 	ldr.w	lr, [pc, #412]	; 80058b8 <HAL_DMA_Start_IT+0x34c>
 800571e:	f8df c19c 	ldr.w	ip, [pc, #412]	; 80058bc <HAL_DMA_Start_IT+0x350>
 8005722:	4575      	cmp	r5, lr
 8005724:	bf18      	it	ne
 8005726:	42bd      	cmpne	r5, r7
 8005728:	f10e 0e3c 	add.w	lr, lr, #60	; 0x3c
 800572c:	bf0c      	ite	eq
 800572e:	2701      	moveq	r7, #1
 8005730:	2700      	movne	r7, #0
 8005732:	4565      	cmp	r5, ip
 8005734:	bf08      	it	eq
 8005736:	f047 0701 	orreq.w	r7, r7, #1
 800573a:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 800573e:	4575      	cmp	r5, lr
 8005740:	bf08      	it	eq
 8005742:	f047 0701 	orreq.w	r7, r7, #1
 8005746:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 800574a:	4565      	cmp	r5, ip
 800574c:	bf08      	it	eq
 800574e:	f047 0701 	orreq.w	r7, r7, #1
 8005752:	f10c 0c28 	add.w	ip, ip, #40	; 0x28
 8005756:	4575      	cmp	r5, lr
 8005758:	bf08      	it	eq
 800575a:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 800575e:	f8d5 e000 	ldr.w	lr, [r5]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005762:	4565      	cmp	r5, ip
 8005764:	bf08      	it	eq
 8005766:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 800576a:	f02e 0e01 	bic.w	lr, lr, #1
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800576e:	f8d4 c058 	ldr.w	ip, [r4, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 8005772:	f8c5 e000 	str.w	lr, [r5]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005776:	b917      	cbnz	r7, 800577e <HAL_DMA_Start_IT+0x212>
 8005778:	4f4e      	ldr	r7, [pc, #312]	; (80058b4 <HAL_DMA_Start_IT+0x348>)
 800577a:	42bd      	cmp	r5, r7
 800577c:	d10d      	bne.n	800579a <HAL_DMA_Start_IT+0x22e>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800577e:	6e67      	ldr	r7, [r4, #100]	; 0x64
 8005780:	e9d4 0e1a 	ldrd	r0, lr, [r4, #104]	; 0x68
 8005784:	6078      	str	r0, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8005786:	f1be 0f00 	cmp.w	lr, #0
 800578a:	d002      	beq.n	8005792 <HAL_DMA_Start_IT+0x226>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800578c:	e9d4 701c 	ldrd	r7, r0, [r4, #112]	; 0x70
 8005790:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005792:	f1ba 0f00 	cmp.w	sl, #0
 8005796:	f47f af78 	bne.w	800568a <HAL_DMA_Start_IT+0x11e>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800579a:	4f47      	ldr	r7, [pc, #284]	; (80058b8 <HAL_DMA_Start_IT+0x34c>)
 800579c:	f8df 8110 	ldr.w	r8, [pc, #272]	; 80058b0 <HAL_DMA_Start_IT+0x344>
 80057a0:	f8df e118 	ldr.w	lr, [pc, #280]	; 80058bc <HAL_DMA_Start_IT+0x350>
 80057a4:	4545      	cmp	r5, r8
 80057a6:	bf18      	it	ne
 80057a8:	42bd      	cmpne	r5, r7
 80057aa:	f108 0828 	add.w	r8, r8, #40	; 0x28
 80057ae:	bf0c      	ite	eq
 80057b0:	2701      	moveq	r7, #1
 80057b2:	2700      	movne	r7, #0
 80057b4:	4575      	cmp	r5, lr
 80057b6:	bf08      	it	eq
 80057b8:	f047 0701 	orreq.w	r7, r7, #1
 80057bc:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 80057c0:	4545      	cmp	r5, r8
 80057c2:	bf08      	it	eq
 80057c4:	f047 0701 	orreq.w	r7, r7, #1
 80057c8:	f108 0828 	add.w	r8, r8, #40	; 0x28
 80057cc:	4575      	cmp	r5, lr
 80057ce:	bf08      	it	eq
 80057d0:	f047 0701 	orreq.w	r7, r7, #1
 80057d4:	f10e 0e28 	add.w	lr, lr, #40	; 0x28
 80057d8:	4545      	cmp	r5, r8
 80057da:	bf08      	it	eq
 80057dc:	f047 0701 	orreq.w	r7, r7, #1
 80057e0:	4575      	cmp	r5, lr
 80057e2:	bf08      	it	eq
 80057e4:	f047 0701 	orreq.w	r7, r7, #1
 80057e8:	b917      	cbnz	r7, 80057f0 <HAL_DMA_Start_IT+0x284>
 80057ea:	4f32      	ldr	r7, [pc, #200]	; (80058b4 <HAL_DMA_Start_IT+0x348>)
 80057ec:	42bd      	cmp	r5, r7
 80057ee:	d155      	bne.n	800589c <HAL_DMA_Start_IT+0x330>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80057f0:	6de7      	ldr	r7, [r4, #92]	; 0x5c
 80057f2:	f04f 0e01 	mov.w	lr, #1
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80057f6:	f8d4 8008 	ldr.w	r8, [r4, #8]
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80057fa:	f007 071f 	and.w	r7, r7, #31
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80057fe:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005802:	fa0e f707 	lsl.w	r7, lr, r7
 8005806:	f8cc 7004 	str.w	r7, [ip, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800580a:	606b      	str	r3, [r5, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800580c:	d043      	beq.n	8005896 <HAL_DMA_Start_IT+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800580e:	60a9      	str	r1, [r5, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005810:	60ea      	str	r2, [r5, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005812:	682b      	ldr	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005814:	6c22      	ldr	r2, [r4, #64]	; 0x40
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005816:	f023 030e 	bic.w	r3, r3, #14
 800581a:	f043 030a 	orr.w	r3, r3, #10
 800581e:	602b      	str	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8005820:	2a00      	cmp	r2, #0
 8005822:	d02d      	beq.n	8005880 <HAL_DMA_Start_IT+0x314>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005824:	682b      	ldr	r3, [r5, #0]
 8005826:	f043 0304 	orr.w	r3, r3, #4
 800582a:	602b      	str	r3, [r5, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800582c:	4b20      	ldr	r3, [pc, #128]	; (80058b0 <HAL_DMA_Start_IT+0x344>)
 800582e:	4a22      	ldr	r2, [pc, #136]	; (80058b8 <HAL_DMA_Start_IT+0x34c>)
 8005830:	4922      	ldr	r1, [pc, #136]	; (80058bc <HAL_DMA_Start_IT+0x350>)
 8005832:	4295      	cmp	r5, r2
 8005834:	bf18      	it	ne
 8005836:	429d      	cmpne	r5, r3
 8005838:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 800583c:	bf0c      	ite	eq
 800583e:	2301      	moveq	r3, #1
 8005840:	2300      	movne	r3, #0
 8005842:	428d      	cmp	r5, r1
 8005844:	bf08      	it	eq
 8005846:	f043 0301 	orreq.w	r3, r3, #1
 800584a:	3128      	adds	r1, #40	; 0x28
 800584c:	4295      	cmp	r5, r2
 800584e:	bf08      	it	eq
 8005850:	f043 0301 	orreq.w	r3, r3, #1
 8005854:	3228      	adds	r2, #40	; 0x28
 8005856:	428d      	cmp	r5, r1
 8005858:	bf08      	it	eq
 800585a:	f043 0301 	orreq.w	r3, r3, #1
 800585e:	3128      	adds	r1, #40	; 0x28
 8005860:	4295      	cmp	r5, r2
 8005862:	bf08      	it	eq
 8005864:	f043 0301 	orreq.w	r3, r3, #1
 8005868:	3228      	adds	r2, #40	; 0x28
 800586a:	428d      	cmp	r5, r1
 800586c:	bf08      	it	eq
 800586e:	f043 0301 	orreq.w	r3, r3, #1
 8005872:	4295      	cmp	r5, r2
 8005874:	bf08      	it	eq
 8005876:	f043 0301 	orreq.w	r3, r3, #1
 800587a:	2b00      	cmp	r3, #0
 800587c:	f43f af3d 	beq.w	80056fa <HAL_DMA_Start_IT+0x18e>
 8005880:	f8d4 e06c 	ldr.w	lr, [r4, #108]	; 0x6c
 8005884:	e728      	b.n	80056d8 <HAL_DMA_Start_IT+0x16c>
    return HAL_ERROR;
 8005886:	2001      	movs	r0, #1
}
 8005888:	4770      	bx	lr
  __HAL_LOCK(hdma);
 800588a:	2002      	movs	r0, #2
}
 800588c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005890:	60aa      	str	r2, [r5, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005892:	60e9      	str	r1, [r5, #12]
 8005894:	e70f      	b.n	80056b6 <HAL_DMA_Start_IT+0x14a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005896:	60aa      	str	r2, [r5, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005898:	60e9      	str	r1, [r5, #12]
 800589a:	e7ba      	b.n	8005812 <HAL_DMA_Start_IT+0x2a6>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800589c:	682b      	ldr	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800589e:	6c22      	ldr	r2, [r4, #64]	; 0x40
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80058a0:	f023 030e 	bic.w	r3, r3, #14
 80058a4:	f043 030a 	orr.w	r3, r3, #10
 80058a8:	602b      	str	r3, [r5, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80058aa:	2a00      	cmp	r2, #0
 80058ac:	d1ba      	bne.n	8005824 <HAL_DMA_Start_IT+0x2b8>
 80058ae:	e7bd      	b.n	800582c <HAL_DMA_Start_IT+0x2c0>
 80058b0:	5802541c 	.word	0x5802541c
 80058b4:	58025494 	.word	0x58025494
 80058b8:	58025408 	.word	0x58025408
 80058bc:	58025430 	.word	0x58025430

080058c0 <HAL_DMA_Abort>:
{
 80058c0:	b570      	push	{r4, r5, r6, lr}
 80058c2:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 80058c4:	f7fd ff02 	bl	80036cc <HAL_GetTick>
  if(hdma == NULL)
 80058c8:	2d00      	cmp	r5, #0
 80058ca:	f000 8128 	beq.w	8005b1e <HAL_DMA_Abort+0x25e>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80058ce:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	f040 80e1 	bne.w	8005a9a <HAL_DMA_Abort+0x1da>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80058d8:	682c      	ldr	r4, [r5, #0]
 80058da:	4606      	mov	r6, r0
 80058dc:	4b91      	ldr	r3, [pc, #580]	; (8005b24 <HAL_DMA_Abort+0x264>)
 80058de:	4992      	ldr	r1, [pc, #584]	; (8005b28 <HAL_DMA_Abort+0x268>)
 80058e0:	4a92      	ldr	r2, [pc, #584]	; (8005b2c <HAL_DMA_Abort+0x26c>)
 80058e2:	428c      	cmp	r4, r1
 80058e4:	bf18      	it	ne
 80058e6:	429c      	cmpne	r4, r3
 80058e8:	f101 0148 	add.w	r1, r1, #72	; 0x48
 80058ec:	4890      	ldr	r0, [pc, #576]	; (8005b30 <HAL_DMA_Abort+0x270>)
 80058ee:	bf0c      	ite	eq
 80058f0:	2301      	moveq	r3, #1
 80058f2:	2300      	movne	r3, #0
 80058f4:	4294      	cmp	r4, r2
 80058f6:	bf08      	it	eq
 80058f8:	f043 0301 	orreq.w	r3, r3, #1
 80058fc:	3248      	adds	r2, #72	; 0x48
 80058fe:	428c      	cmp	r4, r1
 8005900:	bf08      	it	eq
 8005902:	f043 0301 	orreq.w	r3, r3, #1
 8005906:	f501 7162 	add.w	r1, r1, #904	; 0x388
 800590a:	4284      	cmp	r4, r0
 800590c:	bf08      	it	eq
 800590e:	f043 0301 	orreq.w	r3, r3, #1
 8005912:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8005916:	4294      	cmp	r4, r2
 8005918:	bf08      	it	eq
 800591a:	f043 0301 	orreq.w	r3, r3, #1
 800591e:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8005922:	428c      	cmp	r4, r1
 8005924:	bf08      	it	eq
 8005926:	f043 0301 	orreq.w	r3, r3, #1
 800592a:	3148      	adds	r1, #72	; 0x48
 800592c:	4284      	cmp	r4, r0
 800592e:	bf08      	it	eq
 8005930:	f043 0301 	orreq.w	r3, r3, #1
 8005934:	3048      	adds	r0, #72	; 0x48
 8005936:	4294      	cmp	r4, r2
 8005938:	bf08      	it	eq
 800593a:	f043 0301 	orreq.w	r3, r3, #1
 800593e:	3248      	adds	r2, #72	; 0x48
 8005940:	428c      	cmp	r4, r1
 8005942:	bf08      	it	eq
 8005944:	f043 0301 	orreq.w	r3, r3, #1
 8005948:	3148      	adds	r1, #72	; 0x48
 800594a:	4284      	cmp	r4, r0
 800594c:	bf08      	it	eq
 800594e:	f043 0301 	orreq.w	r3, r3, #1
 8005952:	3048      	adds	r0, #72	; 0x48
 8005954:	4294      	cmp	r4, r2
 8005956:	bf08      	it	eq
 8005958:	f043 0301 	orreq.w	r3, r3, #1
 800595c:	f5a2 628f 	sub.w	r2, r2, #1144	; 0x478
 8005960:	428c      	cmp	r4, r1
 8005962:	bf08      	it	eq
 8005964:	f043 0301 	orreq.w	r3, r3, #1
 8005968:	f5a1 618f 	sub.w	r1, r1, #1144	; 0x478
 800596c:	4284      	cmp	r4, r0
 800596e:	bf08      	it	eq
 8005970:	f043 0301 	orreq.w	r3, r3, #1
 8005974:	428c      	cmp	r4, r1
 8005976:	bf18      	it	ne
 8005978:	4294      	cmpne	r4, r2
 800597a:	bf0c      	ite	eq
 800597c:	2201      	moveq	r2, #1
 800597e:	2200      	movne	r2, #0
 8005980:	d002      	beq.n	8005988 <HAL_DMA_Abort+0xc8>
 8005982:	2b00      	cmp	r3, #0
 8005984:	f000 8090 	beq.w	8005aa8 <HAL_DMA_Abort+0x1e8>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005988:	6821      	ldr	r1, [r4, #0]
 800598a:	f021 011e 	bic.w	r1, r1, #30
 800598e:	6021      	str	r1, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005990:	6961      	ldr	r1, [r4, #20]
 8005992:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005996:	6161      	str	r1, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005998:	2a00      	cmp	r2, #0
 800599a:	f000 80b0 	beq.w	8005afe <HAL_DMA_Abort+0x23e>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800599e:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 80059a0:	6813      	ldr	r3, [r2, #0]
 80059a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059a6:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80059a8:	6823      	ldr	r3, [r4, #0]
 80059aa:	f023 0301 	bic.w	r3, r3, #1
 80059ae:	6023      	str	r3, [r4, #0]
 80059b0:	e005      	b.n	80059be <HAL_DMA_Abort+0xfe>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80059b2:	f7fd fe8b 	bl	80036cc <HAL_GetTick>
 80059b6:	1b83      	subs	r3, r0, r6
 80059b8:	2b05      	cmp	r3, #5
 80059ba:	f200 80a6 	bhi.w	8005b0a <HAL_DMA_Abort+0x24a>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80059be:	6823      	ldr	r3, [r4, #0]
 80059c0:	07db      	lsls	r3, r3, #31
 80059c2:	d4f6      	bmi.n	80059b2 <HAL_DMA_Abort+0xf2>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80059c4:	682a      	ldr	r2, [r5, #0]
 80059c6:	4b57      	ldr	r3, [pc, #348]	; (8005b24 <HAL_DMA_Abort+0x264>)
 80059c8:	4957      	ldr	r1, [pc, #348]	; (8005b28 <HAL_DMA_Abort+0x268>)
 80059ca:	4c58      	ldr	r4, [pc, #352]	; (8005b2c <HAL_DMA_Abort+0x26c>)
 80059cc:	428a      	cmp	r2, r1
 80059ce:	bf18      	it	ne
 80059d0:	429a      	cmpne	r2, r3
 80059d2:	4858      	ldr	r0, [pc, #352]	; (8005b34 <HAL_DMA_Abort+0x274>)
 80059d4:	f101 0160 	add.w	r1, r1, #96	; 0x60
 80059d8:	bf0c      	ite	eq
 80059da:	2301      	moveq	r3, #1
 80059dc:	2300      	movne	r3, #0
 80059de:	42a2      	cmp	r2, r4
 80059e0:	bf08      	it	eq
 80059e2:	f043 0301 	orreq.w	r3, r3, #1
 80059e6:	3448      	adds	r4, #72	; 0x48
 80059e8:	4282      	cmp	r2, r0
 80059ea:	bf08      	it	eq
 80059ec:	f043 0301 	orreq.w	r3, r3, #1
 80059f0:	f500 7062 	add.w	r0, r0, #904	; 0x388
 80059f4:	428a      	cmp	r2, r1
 80059f6:	bf08      	it	eq
 80059f8:	f043 0301 	orreq.w	r3, r3, #1
 80059fc:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8005a00:	42a2      	cmp	r2, r4
 8005a02:	bf08      	it	eq
 8005a04:	f043 0301 	orreq.w	r3, r3, #1
 8005a08:	f504 7462 	add.w	r4, r4, #904	; 0x388
 8005a0c:	4282      	cmp	r2, r0
 8005a0e:	bf08      	it	eq
 8005a10:	f043 0301 	orreq.w	r3, r3, #1
 8005a14:	3048      	adds	r0, #72	; 0x48
 8005a16:	428a      	cmp	r2, r1
 8005a18:	bf08      	it	eq
 8005a1a:	f043 0301 	orreq.w	r3, r3, #1
 8005a1e:	3148      	adds	r1, #72	; 0x48
 8005a20:	42a2      	cmp	r2, r4
 8005a22:	bf08      	it	eq
 8005a24:	f043 0301 	orreq.w	r3, r3, #1
 8005a28:	3448      	adds	r4, #72	; 0x48
 8005a2a:	4282      	cmp	r2, r0
 8005a2c:	bf08      	it	eq
 8005a2e:	f043 0301 	orreq.w	r3, r3, #1
 8005a32:	3048      	adds	r0, #72	; 0x48
 8005a34:	428a      	cmp	r2, r1
 8005a36:	bf08      	it	eq
 8005a38:	f043 0301 	orreq.w	r3, r3, #1
 8005a3c:	3148      	adds	r1, #72	; 0x48
 8005a3e:	42a2      	cmp	r2, r4
 8005a40:	bf08      	it	eq
 8005a42:	f043 0301 	orreq.w	r3, r3, #1
 8005a46:	4282      	cmp	r2, r0
 8005a48:	bf08      	it	eq
 8005a4a:	f043 0301 	orreq.w	r3, r3, #1
 8005a4e:	428a      	cmp	r2, r1
 8005a50:	bf08      	it	eq
 8005a52:	f043 0301 	orreq.w	r3, r3, #1
 8005a56:	b933      	cbnz	r3, 8005a66 <HAL_DMA_Abort+0x1a6>
 8005a58:	f5a1 6195 	sub.w	r1, r1, #1192	; 0x4a8
 8005a5c:	4b36      	ldr	r3, [pc, #216]	; (8005b38 <HAL_DMA_Abort+0x278>)
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	bf18      	it	ne
 8005a62:	428a      	cmpne	r2, r1
 8005a64:	d172      	bne.n	8005b4c <HAL_DMA_Abort+0x28c>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005a66:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8005a68:	233f      	movs	r3, #63	; 0x3f
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a6a:	6da9      	ldr	r1, [r5, #88]	; 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005a6c:	f002 021f 	and.w	r2, r2, #31
 8005a70:	4093      	lsls	r3, r2
 8005a72:	608b      	str	r3, [r1, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 8005a74:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005a76:	e9d5 2119 	ldrd	r2, r1, [r5, #100]	; 0x64
 8005a7a:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8005a7c:	b133      	cbz	r3, 8005a8c <HAL_DMA_Abort+0x1cc>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005a7e:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005a80:	6f29      	ldr	r1, [r5, #112]	; 0x70
 8005a82:	6f68      	ldr	r0, [r5, #116]	; 0x74
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005a84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a88:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005a8a:	6048      	str	r0, [r1, #4]
    __HAL_UNLOCK(hdma);
 8005a8c:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8005a8e:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8005a90:	f885 0034 	strb.w	r0, [r5, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8005a94:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 8005a98:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a9a:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 8005a9c:	2300      	movs	r3, #0
    return HAL_ERROR;
 8005a9e:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005aa0:	656a      	str	r2, [r5, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8005aa2:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 8005aa6:	bd70      	pop	{r4, r5, r6, pc}
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005aa8:	4a24      	ldr	r2, [pc, #144]	; (8005b3c <HAL_DMA_Abort+0x27c>)
 8005aaa:	4925      	ldr	r1, [pc, #148]	; (8005b40 <HAL_DMA_Abort+0x280>)
 8005aac:	4825      	ldr	r0, [pc, #148]	; (8005b44 <HAL_DMA_Abort+0x284>)
 8005aae:	428c      	cmp	r4, r1
 8005ab0:	bf18      	it	ne
 8005ab2:	4294      	cmpne	r4, r2
 8005ab4:	f101 013c 	add.w	r1, r1, #60	; 0x3c
 8005ab8:	bf0c      	ite	eq
 8005aba:	2201      	moveq	r2, #1
 8005abc:	2200      	movne	r2, #0
 8005abe:	4284      	cmp	r4, r0
 8005ac0:	bf08      	it	eq
 8005ac2:	f042 0201 	orreq.w	r2, r2, #1
 8005ac6:	3028      	adds	r0, #40	; 0x28
 8005ac8:	428c      	cmp	r4, r1
 8005aca:	bf08      	it	eq
 8005acc:	f042 0201 	orreq.w	r2, r2, #1
 8005ad0:	3128      	adds	r1, #40	; 0x28
 8005ad2:	4284      	cmp	r4, r0
 8005ad4:	bf08      	it	eq
 8005ad6:	f042 0201 	orreq.w	r2, r2, #1
 8005ada:	3028      	adds	r0, #40	; 0x28
 8005adc:	428c      	cmp	r4, r1
 8005ade:	bf08      	it	eq
 8005ae0:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005ae4:	6821      	ldr	r1, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005ae6:	4284      	cmp	r4, r0
 8005ae8:	bf08      	it	eq
 8005aea:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005aee:	f021 010e 	bic.w	r1, r1, #14
 8005af2:	6021      	str	r1, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005af4:	b91a      	cbnz	r2, 8005afe <HAL_DMA_Abort+0x23e>
 8005af6:	4a14      	ldr	r2, [pc, #80]	; (8005b48 <HAL_DMA_Abort+0x288>)
 8005af8:	4294      	cmp	r4, r2
 8005afa:	f47f af55 	bne.w	80059a8 <HAL_DMA_Abort+0xe8>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005afe:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8005b00:	680a      	ldr	r2, [r1, #0]
 8005b02:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b06:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8005b08:	e74e      	b.n	80059a8 <HAL_DMA_Abort+0xe8>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b0a:	2120      	movs	r1, #32
        __HAL_UNLOCK(hdma);
 8005b0c:	2200      	movs	r2, #0
        hdma->State = HAL_DMA_STATE_ERROR;
 8005b0e:	2303      	movs	r3, #3
        return HAL_ERROR;
 8005b10:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b12:	6569      	str	r1, [r5, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 8005b14:	f885 2034 	strb.w	r2, [r5, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 8005b18:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 8005b1c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005b1e:	2001      	movs	r0, #1
}
 8005b20:	bd70      	pop	{r4, r5, r6, pc}
 8005b22:	bf00      	nop
 8005b24:	40020058 	.word	0x40020058
 8005b28:	40020040 	.word	0x40020040
 8005b2c:	40020070 	.word	0x40020070
 8005b30:	400200a0 	.word	0x400200a0
 8005b34:	40020088 	.word	0x40020088
 8005b38:	40020028 	.word	0x40020028
 8005b3c:	5802541c 	.word	0x5802541c
 8005b40:	58025408 	.word	0x58025408
 8005b44:	58025430 	.word	0x58025430
 8005b48:	58025494 	.word	0x58025494
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005b4c:	f104 54c0 	add.w	r4, r4, #402653184	; 0x18000000
 8005b50:	4b18      	ldr	r3, [pc, #96]	; (8005bb4 <HAL_DMA_Abort+0x2f4>)
 8005b52:	4819      	ldr	r0, [pc, #100]	; (8005bb8 <HAL_DMA_Abort+0x2f8>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005b54:	2101      	movs	r1, #1
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005b56:	f504 449f 	add.w	r4, r4, #20352	; 0x4f80
 8005b5a:	42a2      	cmp	r2, r4
 8005b5c:	bf18      	it	ne
 8005b5e:	429a      	cmpne	r2, r3
 8005b60:	f104 043c 	add.w	r4, r4, #60	; 0x3c
 8005b64:	bf0c      	ite	eq
 8005b66:	2301      	moveq	r3, #1
 8005b68:	2300      	movne	r3, #0
 8005b6a:	4282      	cmp	r2, r0
 8005b6c:	bf08      	it	eq
 8005b6e:	f043 0301 	orreq.w	r3, r3, #1
 8005b72:	3028      	adds	r0, #40	; 0x28
 8005b74:	42a2      	cmp	r2, r4
 8005b76:	bf08      	it	eq
 8005b78:	f043 0301 	orreq.w	r3, r3, #1
 8005b7c:	3428      	adds	r4, #40	; 0x28
 8005b7e:	4282      	cmp	r2, r0
 8005b80:	bf08      	it	eq
 8005b82:	f043 0301 	orreq.w	r3, r3, #1
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005b86:	6de8      	ldr	r0, [r5, #92]	; 0x5c
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005b88:	42a2      	cmp	r2, r4
 8005b8a:	bf08      	it	eq
 8005b8c:	f043 0301 	orreq.w	r3, r3, #1
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005b90:	f000 001f 	and.w	r0, r0, #31
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005b94:	3414      	adds	r4, #20
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005b96:	4081      	lsls	r1, r0
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005b98:	42a2      	cmp	r2, r4
 8005b9a:	bf08      	it	eq
 8005b9c:	f043 0301 	orreq.w	r3, r3, #1
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ba0:	6dac      	ldr	r4, [r5, #88]	; 0x58
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005ba2:	6061      	str	r1, [r4, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	f47f af65 	bne.w	8005a74 <HAL_DMA_Abort+0x1b4>
 8005baa:	4b04      	ldr	r3, [pc, #16]	; (8005bbc <HAL_DMA_Abort+0x2fc>)
 8005bac:	429a      	cmp	r2, r3
 8005bae:	f43f af61 	beq.w	8005a74 <HAL_DMA_Abort+0x1b4>
 8005bb2:	e76b      	b.n	8005a8c <HAL_DMA_Abort+0x1cc>
 8005bb4:	5802541c 	.word	0x5802541c
 8005bb8:	58025430 	.word	0x58025430
 8005bbc:	58025494 	.word	0x58025494

08005bc0 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	d060      	beq.n	8005c86 <HAL_DMA_Abort_IT+0xc6>
{
 8005bc4:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005bc6:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8005bca:	4603      	mov	r3, r0
 8005bcc:	2a02      	cmp	r2, #2
 8005bce:	d156      	bne.n	8005c7e <HAL_DMA_Abort_IT+0xbe>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005bd0:	6801      	ldr	r1, [r0, #0]
 8005bd2:	4a59      	ldr	r2, [pc, #356]	; (8005d38 <HAL_DMA_Abort_IT+0x178>)
 8005bd4:	4291      	cmp	r1, r2
 8005bd6:	d049      	beq.n	8005c6c <HAL_DMA_Abort_IT+0xac>
 8005bd8:	3218      	adds	r2, #24
 8005bda:	4291      	cmp	r1, r2
 8005bdc:	d046      	beq.n	8005c6c <HAL_DMA_Abort_IT+0xac>
 8005bde:	3230      	adds	r2, #48	; 0x30
 8005be0:	4856      	ldr	r0, [pc, #344]	; (8005d3c <HAL_DMA_Abort_IT+0x17c>)
 8005be2:	4c57      	ldr	r4, [pc, #348]	; (8005d40 <HAL_DMA_Abort_IT+0x180>)
 8005be4:	4281      	cmp	r1, r0
 8005be6:	bf18      	it	ne
 8005be8:	4291      	cmpne	r1, r2
 8005bea:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8005bee:	4d55      	ldr	r5, [pc, #340]	; (8005d44 <HAL_DMA_Abort_IT+0x184>)
 8005bf0:	bf0c      	ite	eq
 8005bf2:	2201      	moveq	r2, #1
 8005bf4:	2200      	movne	r2, #0
 8005bf6:	42a1      	cmp	r1, r4
 8005bf8:	bf08      	it	eq
 8005bfa:	f042 0201 	orreq.w	r2, r2, #1
 8005bfe:	3448      	adds	r4, #72	; 0x48
 8005c00:	4281      	cmp	r1, r0
 8005c02:	bf08      	it	eq
 8005c04:	f042 0201 	orreq.w	r2, r2, #1
 8005c08:	f500 7062 	add.w	r0, r0, #904	; 0x388
 8005c0c:	42a9      	cmp	r1, r5
 8005c0e:	bf08      	it	eq
 8005c10:	f042 0201 	orreq.w	r2, r2, #1
 8005c14:	f505 7562 	add.w	r5, r5, #904	; 0x388
 8005c18:	42a1      	cmp	r1, r4
 8005c1a:	bf08      	it	eq
 8005c1c:	f042 0201 	orreq.w	r2, r2, #1
 8005c20:	f504 7462 	add.w	r4, r4, #904	; 0x388
 8005c24:	4281      	cmp	r1, r0
 8005c26:	bf08      	it	eq
 8005c28:	f042 0201 	orreq.w	r2, r2, #1
 8005c2c:	3048      	adds	r0, #72	; 0x48
 8005c2e:	42a9      	cmp	r1, r5
 8005c30:	bf08      	it	eq
 8005c32:	f042 0201 	orreq.w	r2, r2, #1
 8005c36:	3548      	adds	r5, #72	; 0x48
 8005c38:	42a1      	cmp	r1, r4
 8005c3a:	bf08      	it	eq
 8005c3c:	f042 0201 	orreq.w	r2, r2, #1
 8005c40:	3448      	adds	r4, #72	; 0x48
 8005c42:	4281      	cmp	r1, r0
 8005c44:	bf08      	it	eq
 8005c46:	f042 0201 	orreq.w	r2, r2, #1
 8005c4a:	3048      	adds	r0, #72	; 0x48
 8005c4c:	42a9      	cmp	r1, r5
 8005c4e:	bf08      	it	eq
 8005c50:	f042 0201 	orreq.w	r2, r2, #1
 8005c54:	42a1      	cmp	r1, r4
 8005c56:	bf08      	it	eq
 8005c58:	f042 0201 	orreq.w	r2, r2, #1
 8005c5c:	4281      	cmp	r1, r0
 8005c5e:	bf08      	it	eq
 8005c60:	f042 0201 	orreq.w	r2, r2, #1
 8005c64:	b912      	cbnz	r2, 8005c6c <HAL_DMA_Abort_IT+0xac>
 8005c66:	4a38      	ldr	r2, [pc, #224]	; (8005d48 <HAL_DMA_Abort_IT+0x188>)
 8005c68:	4291      	cmp	r1, r2
 8005c6a:	d10e      	bne.n	8005c8a <HAL_DMA_Abort_IT+0xca>
      hdma->State = HAL_DMA_STATE_ABORT;
 8005c6c:	2204      	movs	r2, #4
  return HAL_OK;
 8005c6e:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 8005c70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8005c74:	680b      	ldr	r3, [r1, #0]
 8005c76:	f023 0301 	bic.w	r3, r3, #1
 8005c7a:	600b      	str	r3, [r1, #0]
}
 8005c7c:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c7e:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 8005c80:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c82:	655a      	str	r2, [r3, #84]	; 0x54
}
 8005c84:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8005c86:	2001      	movs	r0, #1
}
 8005c88:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c8a:	f104 54c0 	add.w	r4, r4, #402653184	; 0x18000000
 8005c8e:	4a2f      	ldr	r2, [pc, #188]	; (8005d4c <HAL_DMA_Abort_IT+0x18c>)
 8005c90:	482f      	ldr	r0, [pc, #188]	; (8005d50 <HAL_DMA_Abort_IT+0x190>)
 8005c92:	f504 449f 	add.w	r4, r4, #20352	; 0x4f80
 8005c96:	4d2f      	ldr	r5, [pc, #188]	; (8005d54 <HAL_DMA_Abort_IT+0x194>)
 8005c98:	42a1      	cmp	r1, r4
 8005c9a:	bf18      	it	ne
 8005c9c:	4291      	cmpne	r1, r2
 8005c9e:	f104 0450 	add.w	r4, r4, #80	; 0x50
 8005ca2:	bf0c      	ite	eq
 8005ca4:	2201      	moveq	r2, #1
 8005ca6:	2200      	movne	r2, #0
 8005ca8:	4281      	cmp	r1, r0
 8005caa:	bf08      	it	eq
 8005cac:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005cb0:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005cb2:	42a9      	cmp	r1, r5
 8005cb4:	bf08      	it	eq
 8005cb6:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005cba:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005cbe:	3528      	adds	r5, #40	; 0x28
 8005cc0:	42a1      	cmp	r1, r4
 8005cc2:	bf08      	it	eq
 8005cc4:	f042 0201 	orreq.w	r2, r2, #1
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005cc8:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005cca:	3428      	adds	r4, #40	; 0x28
      __HAL_DMA_DISABLE(hdma);
 8005ccc:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005cce:	42a9      	cmp	r1, r5
 8005cd0:	bf08      	it	eq
 8005cd2:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8005cd6:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005cda:	42a1      	cmp	r1, r4
 8005cdc:	bf08      	it	eq
 8005cde:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8005ce2:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005ce4:	b912      	cbnz	r2, 8005cec <HAL_DMA_Abort_IT+0x12c>
 8005ce6:	4a1c      	ldr	r2, [pc, #112]	; (8005d58 <HAL_DMA_Abort_IT+0x198>)
 8005ce8:	4291      	cmp	r1, r2
 8005cea:	d117      	bne.n	8005d1c <HAL_DMA_Abort_IT+0x15c>
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005cec:	6e1c      	ldr	r4, [r3, #96]	; 0x60
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005cee:	2101      	movs	r1, #1
 8005cf0:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005cf2:	6822      	ldr	r2, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005cf4:	f000 001f 	and.w	r0, r0, #31
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005cf8:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005cfa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005cfe:	4081      	lsls	r1, r0
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d00:	6e58      	ldr	r0, [r3, #100]	; 0x64
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005d02:	6022      	str	r2, [r4, #0]
        if(hdma->DMAmuxRequestGen != 0U)
 8005d04:	e9d3 421a 	ldrd	r4, r2, [r3, #104]	; 0x68
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005d08:	6069      	str	r1, [r5, #4]
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d0a:	6044      	str	r4, [r0, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8005d0c:	b132      	cbz	r2, 8005d1c <HAL_DMA_Abort_IT+0x15c>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005d0e:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d10:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8005d12:	6f5c      	ldr	r4, [r3, #116]	; 0x74
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005d14:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8005d18:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d1a:	6044      	str	r4, [r0, #4]
      __HAL_UNLOCK(hdma);
 8005d1c:	2400      	movs	r4, #0
      hdma->State = HAL_DMA_STATE_READY;
 8005d1e:	2101      	movs	r1, #1
      if(hdma->XferAbortCallback != NULL)
 8005d20:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      __HAL_UNLOCK(hdma);
 8005d22:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8005d26:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      if(hdma->XferAbortCallback != NULL)
 8005d2a:	b11a      	cbz	r2, 8005d34 <HAL_DMA_Abort_IT+0x174>
        hdma->XferAbortCallback(hdma);
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	4790      	blx	r2
  return HAL_OK;
 8005d30:	4620      	mov	r0, r4
}
 8005d32:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8005d34:	4610      	mov	r0, r2
}
 8005d36:	bd38      	pop	{r3, r4, r5, pc}
 8005d38:	40020010 	.word	0x40020010
 8005d3c:	40020040 	.word	0x40020040
 8005d40:	40020070 	.word	0x40020070
 8005d44:	400200a0 	.word	0x400200a0
 8005d48:	400204b8 	.word	0x400204b8
 8005d4c:	5802541c 	.word	0x5802541c
 8005d50:	58025430 	.word	0x58025430
 8005d54:	58025444 	.word	0x58025444
 8005d58:	58025494 	.word	0x58025494

08005d5c <HAL_DMA_IRQHandler>:
{
 8005d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005d60:	4a9f      	ldr	r2, [pc, #636]	; (8005fe0 <HAL_DMA_IRQHandler+0x284>)
  __IO uint32_t count = 0U;
 8005d62:	2500      	movs	r5, #0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005d64:	4e9f      	ldr	r6, [pc, #636]	; (8005fe4 <HAL_DMA_IRQHandler+0x288>)
{
 8005d66:	b082      	sub	sp, #8
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005d68:	6803      	ldr	r3, [r0, #0]
{
 8005d6a:	4682      	mov	sl, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8005d6c:	499e      	ldr	r1, [pc, #632]	; (8005fe8 <HAL_DMA_IRQHandler+0x28c>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d6e:	6d84      	ldr	r4, [r0, #88]	; 0x58
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005d70:	4293      	cmp	r3, r2
 8005d72:	bf18      	it	ne
 8005d74:	42b3      	cmpne	r3, r6
  __IO uint32_t count = 0U;
 8005d76:	9501      	str	r5, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005d78:	bf08      	it	eq
 8005d7a:	2601      	moveq	r6, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8005d7c:	680d      	ldr	r5, [r1, #0]
  tmpisr_dma  = regs_dma->ISR;
 8005d7e:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005d80:	bf18      	it	ne
 8005d82:	2600      	movne	r6, #0
  tmpisr_bdma = regs_bdma->ISR;
 8005d84:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005d86:	d04a      	beq.n	8005e1e <HAL_DMA_IRQHandler+0xc2>
 8005d88:	3230      	adds	r2, #48	; 0x30
 8005d8a:	f8df e26c 	ldr.w	lr, [pc, #620]	; 8005ff8 <HAL_DMA_IRQHandler+0x29c>
 8005d8e:	4897      	ldr	r0, [pc, #604]	; (8005fec <HAL_DMA_IRQHandler+0x290>)
 8005d90:	4573      	cmp	r3, lr
 8005d92:	bf18      	it	ne
 8005d94:	4293      	cmpne	r3, r2
 8005d96:	f10e 0e48 	add.w	lr, lr, #72	; 0x48
 8005d9a:	bf0c      	ite	eq
 8005d9c:	2201      	moveq	r2, #1
 8005d9e:	2200      	movne	r2, #0
 8005da0:	4283      	cmp	r3, r0
 8005da2:	bf08      	it	eq
 8005da4:	f042 0201 	orreq.w	r2, r2, #1
 8005da8:	3030      	adds	r0, #48	; 0x30
 8005daa:	4573      	cmp	r3, lr
 8005dac:	bf08      	it	eq
 8005dae:	f042 0201 	orreq.w	r2, r2, #1
 8005db2:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8005db6:	4283      	cmp	r3, r0
 8005db8:	bf08      	it	eq
 8005dba:	f042 0201 	orreq.w	r2, r2, #1
 8005dbe:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8005dc2:	4573      	cmp	r3, lr
 8005dc4:	bf08      	it	eq
 8005dc6:	f042 0201 	orreq.w	r2, r2, #1
 8005dca:	f50e 7e5c 	add.w	lr, lr, #880	; 0x370
 8005dce:	4283      	cmp	r3, r0
 8005dd0:	bf08      	it	eq
 8005dd2:	f042 0201 	orreq.w	r2, r2, #1
 8005dd6:	3030      	adds	r0, #48	; 0x30
 8005dd8:	4573      	cmp	r3, lr
 8005dda:	bf08      	it	eq
 8005ddc:	f042 0201 	orreq.w	r2, r2, #1
 8005de0:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8005de4:	4283      	cmp	r3, r0
 8005de6:	bf08      	it	eq
 8005de8:	f042 0201 	orreq.w	r2, r2, #1
 8005dec:	3030      	adds	r0, #48	; 0x30
 8005dee:	4573      	cmp	r3, lr
 8005df0:	bf08      	it	eq
 8005df2:	f042 0201 	orreq.w	r2, r2, #1
 8005df6:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 8005dfa:	4283      	cmp	r3, r0
 8005dfc:	bf08      	it	eq
 8005dfe:	f042 0201 	orreq.w	r2, r2, #1
 8005e02:	3030      	adds	r0, #48	; 0x30
 8005e04:	4573      	cmp	r3, lr
 8005e06:	bf08      	it	eq
 8005e08:	f042 0201 	orreq.w	r2, r2, #1
 8005e0c:	4283      	cmp	r3, r0
 8005e0e:	bf08      	it	eq
 8005e10:	f042 0201 	orreq.w	r2, r2, #1
 8005e14:	b91a      	cbnz	r2, 8005e1e <HAL_DMA_IRQHandler+0xc2>
 8005e16:	4a76      	ldr	r2, [pc, #472]	; (8005ff0 <HAL_DMA_IRQHandler+0x294>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	f040 820b 	bne.w	8006234 <HAL_DMA_IRQHandler+0x4d8>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005e1e:	f8da 105c 	ldr.w	r1, [sl, #92]	; 0x5c
 8005e22:	2208      	movs	r2, #8
 8005e24:	f001 0c1f 	and.w	ip, r1, #31
 8005e28:	fa02 f20c 	lsl.w	r2, r2, ip
 8005e2c:	4217      	tst	r7, r2
 8005e2e:	f040 818d 	bne.w	800614c <HAL_DMA_IRQHandler+0x3f0>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005e32:	fa27 f20c 	lsr.w	r2, r7, ip
 8005e36:	07d2      	lsls	r2, r2, #31
 8005e38:	d50c      	bpl.n	8005e54 <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005e3a:	695a      	ldr	r2, [r3, #20]
 8005e3c:	0610      	lsls	r0, r2, #24
 8005e3e:	d509      	bpl.n	8005e54 <HAL_DMA_IRQHandler+0xf8>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005e40:	2201      	movs	r2, #1
 8005e42:	fa02 f20c 	lsl.w	r2, r2, ip
 8005e46:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005e48:	f8da 2054 	ldr.w	r2, [sl, #84]	; 0x54
 8005e4c:	f042 0202 	orr.w	r2, r2, #2
 8005e50:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005e54:	f04f 0e04 	mov.w	lr, #4
 8005e58:	fa0e f00c 	lsl.w	r0, lr, ip
 8005e5c:	4238      	tst	r0, r7
 8005e5e:	d05b      	beq.n	8005f18 <HAL_DMA_IRQHandler+0x1bc>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8005e60:	2e00      	cmp	r6, #0
 8005e62:	d14f      	bne.n	8005f04 <HAL_DMA_IRQHandler+0x1a8>
 8005e64:	4a63      	ldr	r2, [pc, #396]	; (8005ff4 <HAL_DMA_IRQHandler+0x298>)
 8005e66:	f8df 9190 	ldr.w	r9, [pc, #400]	; 8005ff8 <HAL_DMA_IRQHandler+0x29c>
 8005e6a:	f8df 8180 	ldr.w	r8, [pc, #384]	; 8005fec <HAL_DMA_IRQHandler+0x290>
 8005e6e:	454b      	cmp	r3, r9
 8005e70:	bf18      	it	ne
 8005e72:	4293      	cmpne	r3, r2
 8005e74:	f109 0948 	add.w	r9, r9, #72	; 0x48
 8005e78:	bf0c      	ite	eq
 8005e7a:	2201      	moveq	r2, #1
 8005e7c:	2200      	movne	r2, #0
 8005e7e:	4543      	cmp	r3, r8
 8005e80:	bf08      	it	eq
 8005e82:	f042 0201 	orreq.w	r2, r2, #1
 8005e86:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8005e8a:	454b      	cmp	r3, r9
 8005e8c:	bf08      	it	eq
 8005e8e:	f042 0201 	orreq.w	r2, r2, #1
 8005e92:	f109 0930 	add.w	r9, r9, #48	; 0x30
 8005e96:	4543      	cmp	r3, r8
 8005e98:	bf08      	it	eq
 8005e9a:	f042 0201 	orreq.w	r2, r2, #1
 8005e9e:	f508 785c 	add.w	r8, r8, #880	; 0x370
 8005ea2:	454b      	cmp	r3, r9
 8005ea4:	bf08      	it	eq
 8005ea6:	f042 0201 	orreq.w	r2, r2, #1
 8005eaa:	f509 795c 	add.w	r9, r9, #880	; 0x370
 8005eae:	4543      	cmp	r3, r8
 8005eb0:	bf08      	it	eq
 8005eb2:	f042 0201 	orreq.w	r2, r2, #1
 8005eb6:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8005eba:	454b      	cmp	r3, r9
 8005ebc:	bf08      	it	eq
 8005ebe:	f042 0201 	orreq.w	r2, r2, #1
 8005ec2:	f109 0930 	add.w	r9, r9, #48	; 0x30
 8005ec6:	4543      	cmp	r3, r8
 8005ec8:	bf08      	it	eq
 8005eca:	f042 0201 	orreq.w	r2, r2, #1
 8005ece:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8005ed2:	454b      	cmp	r3, r9
 8005ed4:	bf08      	it	eq
 8005ed6:	f042 0201 	orreq.w	r2, r2, #1
 8005eda:	f109 0930 	add.w	r9, r9, #48	; 0x30
 8005ede:	4543      	cmp	r3, r8
 8005ee0:	bf08      	it	eq
 8005ee2:	f042 0201 	orreq.w	r2, r2, #1
 8005ee6:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8005eea:	454b      	cmp	r3, r9
 8005eec:	bf08      	it	eq
 8005eee:	f042 0201 	orreq.w	r2, r2, #1
 8005ef2:	4543      	cmp	r3, r8
 8005ef4:	bf08      	it	eq
 8005ef6:	f042 0201 	orreq.w	r2, r2, #1
 8005efa:	b91a      	cbnz	r2, 8005f04 <HAL_DMA_IRQHandler+0x1a8>
 8005efc:	4a3c      	ldr	r2, [pc, #240]	; (8005ff0 <HAL_DMA_IRQHandler+0x294>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	f040 822f 	bne.w	8006362 <HAL_DMA_IRQHandler+0x606>
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	0792      	lsls	r2, r2, #30
 8005f08:	d506      	bpl.n	8005f18 <HAL_DMA_IRQHandler+0x1bc>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005f0a:	60a0      	str	r0, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005f0c:	f8da 2054 	ldr.w	r2, [sl, #84]	; 0x54
 8005f10:	f042 0204 	orr.w	r2, r2, #4
 8005f14:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005f18:	2210      	movs	r2, #16
 8005f1a:	fa02 fc0c 	lsl.w	ip, r2, ip
 8005f1e:	ea1c 0f07 	tst.w	ip, r7
 8005f22:	d06f      	beq.n	8006004 <HAL_DMA_IRQHandler+0x2a8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005f24:	2e00      	cmp	r6, #0
 8005f26:	d146      	bne.n	8005fb6 <HAL_DMA_IRQHandler+0x25a>
 8005f28:	4a32      	ldr	r2, [pc, #200]	; (8005ff4 <HAL_DMA_IRQHandler+0x298>)
 8005f2a:	4833      	ldr	r0, [pc, #204]	; (8005ff8 <HAL_DMA_IRQHandler+0x29c>)
 8005f2c:	4e2f      	ldr	r6, [pc, #188]	; (8005fec <HAL_DMA_IRQHandler+0x290>)
 8005f2e:	4283      	cmp	r3, r0
 8005f30:	bf18      	it	ne
 8005f32:	4293      	cmpne	r3, r2
 8005f34:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8005f38:	bf0c      	ite	eq
 8005f3a:	2201      	moveq	r2, #1
 8005f3c:	2200      	movne	r2, #0
 8005f3e:	42b3      	cmp	r3, r6
 8005f40:	bf08      	it	eq
 8005f42:	f042 0201 	orreq.w	r2, r2, #1
 8005f46:	3630      	adds	r6, #48	; 0x30
 8005f48:	4283      	cmp	r3, r0
 8005f4a:	bf08      	it	eq
 8005f4c:	f042 0201 	orreq.w	r2, r2, #1
 8005f50:	3030      	adds	r0, #48	; 0x30
 8005f52:	42b3      	cmp	r3, r6
 8005f54:	bf08      	it	eq
 8005f56:	f042 0201 	orreq.w	r2, r2, #1
 8005f5a:	f506 765c 	add.w	r6, r6, #880	; 0x370
 8005f5e:	4283      	cmp	r3, r0
 8005f60:	bf08      	it	eq
 8005f62:	f042 0201 	orreq.w	r2, r2, #1
 8005f66:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8005f6a:	42b3      	cmp	r3, r6
 8005f6c:	bf08      	it	eq
 8005f6e:	f042 0201 	orreq.w	r2, r2, #1
 8005f72:	3630      	adds	r6, #48	; 0x30
 8005f74:	4283      	cmp	r3, r0
 8005f76:	bf08      	it	eq
 8005f78:	f042 0201 	orreq.w	r2, r2, #1
 8005f7c:	3030      	adds	r0, #48	; 0x30
 8005f7e:	42b3      	cmp	r3, r6
 8005f80:	bf08      	it	eq
 8005f82:	f042 0201 	orreq.w	r2, r2, #1
 8005f86:	3630      	adds	r6, #48	; 0x30
 8005f88:	4283      	cmp	r3, r0
 8005f8a:	bf08      	it	eq
 8005f8c:	f042 0201 	orreq.w	r2, r2, #1
 8005f90:	3030      	adds	r0, #48	; 0x30
 8005f92:	42b3      	cmp	r3, r6
 8005f94:	bf08      	it	eq
 8005f96:	f042 0201 	orreq.w	r2, r2, #1
 8005f9a:	3630      	adds	r6, #48	; 0x30
 8005f9c:	4283      	cmp	r3, r0
 8005f9e:	bf08      	it	eq
 8005fa0:	f042 0201 	orreq.w	r2, r2, #1
 8005fa4:	42b3      	cmp	r3, r6
 8005fa6:	bf08      	it	eq
 8005fa8:	f042 0201 	orreq.w	r2, r2, #1
 8005fac:	b91a      	cbnz	r2, 8005fb6 <HAL_DMA_IRQHandler+0x25a>
 8005fae:	4a10      	ldr	r2, [pc, #64]	; (8005ff0 <HAL_DMA_IRQHandler+0x294>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	f040 81de 	bne.w	8006372 <HAL_DMA_IRQHandler+0x616>
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 8005fbc:	b312      	cbz	r2, 8006004 <HAL_DMA_IRQHandler+0x2a8>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005fbe:	f8c4 c008 	str.w	ip, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	0352      	lsls	r2, r2, #13
 8005fc6:	f100 818b 	bmi.w	80062e0 <HAL_DMA_IRQHandler+0x584>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	05d6      	lsls	r6, r2, #23
 8005fce:	d403      	bmi.n	8005fd8 <HAL_DMA_IRQHandler+0x27c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	f022 0208 	bic.w	r2, r2, #8
 8005fd6:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8005fd8:	f8da 3040 	ldr.w	r3, [sl, #64]	; 0x40
 8005fdc:	b193      	cbz	r3, 8006004 <HAL_DMA_IRQHandler+0x2a8>
 8005fde:	e00d      	b.n	8005ffc <HAL_DMA_IRQHandler+0x2a0>
 8005fe0:	40020028 	.word	0x40020028
 8005fe4:	40020010 	.word	0x40020010
 8005fe8:	240001f4 	.word	0x240001f4
 8005fec:	40020070 	.word	0x40020070
 8005ff0:	400204b8 	.word	0x400204b8
 8005ff4:	40020058 	.word	0x40020058
 8005ff8:	40020040 	.word	0x40020040
            hdma->XferHalfCpltCallback(hdma);
 8005ffc:	4650      	mov	r0, sl
 8005ffe:	4798      	blx	r3
 8006000:	f8da 105c 	ldr.w	r1, [sl, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006004:	f001 011f 	and.w	r1, r1, #31
 8006008:	2620      	movs	r6, #32
 800600a:	408e      	lsls	r6, r1
 800600c:	423e      	tst	r6, r7
 800600e:	d06a      	beq.n	80060e6 <HAL_DMA_IRQHandler+0x38a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006010:	f8da 2000 	ldr.w	r2, [sl]
 8006014:	4ba7      	ldr	r3, [pc, #668]	; (80062b4 <HAL_DMA_IRQHandler+0x558>)
 8006016:	48a8      	ldr	r0, [pc, #672]	; (80062b8 <HAL_DMA_IRQHandler+0x55c>)
 8006018:	4fa8      	ldr	r7, [pc, #672]	; (80062bc <HAL_DMA_IRQHandler+0x560>)
 800601a:	4282      	cmp	r2, r0
 800601c:	bf18      	it	ne
 800601e:	429a      	cmpne	r2, r3
 8006020:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8006024:	bf0c      	ite	eq
 8006026:	2301      	moveq	r3, #1
 8006028:	2300      	movne	r3, #0
 800602a:	42ba      	cmp	r2, r7
 800602c:	bf08      	it	eq
 800602e:	f043 0301 	orreq.w	r3, r3, #1
 8006032:	3730      	adds	r7, #48	; 0x30
 8006034:	4282      	cmp	r2, r0
 8006036:	bf08      	it	eq
 8006038:	f043 0301 	orreq.w	r3, r3, #1
 800603c:	3030      	adds	r0, #48	; 0x30
 800603e:	42ba      	cmp	r2, r7
 8006040:	bf08      	it	eq
 8006042:	f043 0301 	orreq.w	r3, r3, #1
 8006046:	3730      	adds	r7, #48	; 0x30
 8006048:	4282      	cmp	r2, r0
 800604a:	bf08      	it	eq
 800604c:	f043 0301 	orreq.w	r3, r3, #1
 8006050:	3030      	adds	r0, #48	; 0x30
 8006052:	42ba      	cmp	r2, r7
 8006054:	bf08      	it	eq
 8006056:	f043 0301 	orreq.w	r3, r3, #1
 800605a:	f507 775c 	add.w	r7, r7, #880	; 0x370
 800605e:	4282      	cmp	r2, r0
 8006060:	bf08      	it	eq
 8006062:	f043 0301 	orreq.w	r3, r3, #1
 8006066:	f500 705c 	add.w	r0, r0, #880	; 0x370
 800606a:	42ba      	cmp	r2, r7
 800606c:	bf08      	it	eq
 800606e:	f043 0301 	orreq.w	r3, r3, #1
 8006072:	3730      	adds	r7, #48	; 0x30
 8006074:	4282      	cmp	r2, r0
 8006076:	bf08      	it	eq
 8006078:	f043 0301 	orreq.w	r3, r3, #1
 800607c:	3030      	adds	r0, #48	; 0x30
 800607e:	42ba      	cmp	r2, r7
 8006080:	bf08      	it	eq
 8006082:	f043 0301 	orreq.w	r3, r3, #1
 8006086:	3730      	adds	r7, #48	; 0x30
 8006088:	4282      	cmp	r2, r0
 800608a:	bf08      	it	eq
 800608c:	f043 0301 	orreq.w	r3, r3, #1
 8006090:	3030      	adds	r0, #48	; 0x30
 8006092:	42ba      	cmp	r2, r7
 8006094:	bf08      	it	eq
 8006096:	f043 0301 	orreq.w	r3, r3, #1
 800609a:	3730      	adds	r7, #48	; 0x30
 800609c:	4282      	cmp	r2, r0
 800609e:	bf08      	it	eq
 80060a0:	f043 0301 	orreq.w	r3, r3, #1
 80060a4:	42ba      	cmp	r2, r7
 80060a6:	bf08      	it	eq
 80060a8:	f043 0301 	orreq.w	r3, r3, #1
 80060ac:	b91b      	cbnz	r3, 80060b6 <HAL_DMA_IRQHandler+0x35a>
 80060ae:	4b84      	ldr	r3, [pc, #528]	; (80062c0 <HAL_DMA_IRQHandler+0x564>)
 80060b0:	429a      	cmp	r2, r3
 80060b2:	f040 8173 	bne.w	800639c <HAL_DMA_IRQHandler+0x640>
 80060b6:	6813      	ldr	r3, [r2, #0]
 80060b8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80060bc:	b19b      	cbz	r3, 80060e6 <HAL_DMA_IRQHandler+0x38a>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80060be:	60a6      	str	r6, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 80060c0:	f89a 3035 	ldrb.w	r3, [sl, #53]	; 0x35
 80060c4:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80060c6:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 80060c8:	f000 8114 	beq.w	80062f4 <HAL_DMA_IRQHandler+0x598>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80060cc:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80060d0:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80060d2:	f000 812d 	beq.w	8006330 <HAL_DMA_IRQHandler+0x5d4>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80060d6:	031c      	lsls	r4, r3, #12
 80060d8:	f140 8138 	bpl.w	800634c <HAL_DMA_IRQHandler+0x5f0>
          if(hdma->XferCpltCallback != NULL)
 80060dc:	f8da 303c 	ldr.w	r3, [sl, #60]	; 0x3c
 80060e0:	b10b      	cbz	r3, 80060e6 <HAL_DMA_IRQHandler+0x38a>
            hdma->XferCpltCallback(hdma);
 80060e2:	4650      	mov	r0, sl
 80060e4:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80060e6:	f8da 3054 	ldr.w	r3, [sl, #84]	; 0x54
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	f000 80df 	beq.w	80062ae <HAL_DMA_IRQHandler+0x552>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80060f0:	f8da 3054 	ldr.w	r3, [sl, #84]	; 0x54
 80060f4:	07d8      	lsls	r0, r3, #31
 80060f6:	d51f      	bpl.n	8006138 <HAL_DMA_IRQHandler+0x3dc>
        __HAL_DMA_DISABLE(hdma);
 80060f8:	f8da 2000 	ldr.w	r2, [sl]
        hdma->State = HAL_DMA_STATE_ABORT;
 80060fc:	2404      	movs	r4, #4
 80060fe:	f88a 4035 	strb.w	r4, [sl, #53]	; 0x35
        __HAL_DMA_DISABLE(hdma);
 8006102:	6813      	ldr	r3, [r2, #0]
 8006104:	f023 0301 	bic.w	r3, r3, #1
 8006108:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800610a:	4b6e      	ldr	r3, [pc, #440]	; (80062c4 <HAL_DMA_IRQHandler+0x568>)
 800610c:	fba3 3505 	umull	r3, r5, r3, r5
 8006110:	0aad      	lsrs	r5, r5, #10
 8006112:	e002      	b.n	800611a <HAL_DMA_IRQHandler+0x3be>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006114:	6813      	ldr	r3, [r2, #0]
 8006116:	07d9      	lsls	r1, r3, #31
 8006118:	d504      	bpl.n	8006124 <HAL_DMA_IRQHandler+0x3c8>
          if (++count > timeout)
 800611a:	9b01      	ldr	r3, [sp, #4]
 800611c:	3301      	adds	r3, #1
 800611e:	42ab      	cmp	r3, r5
 8006120:	9301      	str	r3, [sp, #4]
 8006122:	d9f7      	bls.n	8006114 <HAL_DMA_IRQHandler+0x3b8>
        __HAL_UNLOCK(hdma);
 8006124:	2300      	movs	r3, #0
 8006126:	f88a 3034 	strb.w	r3, [sl, #52]	; 0x34
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800612a:	6813      	ldr	r3, [r2, #0]
 800612c:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 800612e:	bf4c      	ite	mi
 8006130:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8006132:	2301      	movpl	r3, #1
 8006134:	f88a 3035 	strb.w	r3, [sl, #53]	; 0x35
      if(hdma->XferErrorCallback != NULL)
 8006138:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
 800613c:	2b00      	cmp	r3, #0
 800613e:	f000 80b6 	beq.w	80062ae <HAL_DMA_IRQHandler+0x552>
        hdma->XferErrorCallback(hdma);
 8006142:	4650      	mov	r0, sl
}
 8006144:	b002      	add	sp, #8
 8006146:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        hdma->XferErrorCallback(hdma);
 800614a:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800614c:	6818      	ldr	r0, [r3, #0]
 800614e:	0740      	lsls	r0, r0, #29
 8006150:	d50a      	bpl.n	8006168 <HAL_DMA_IRQHandler+0x40c>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006152:	6818      	ldr	r0, [r3, #0]
 8006154:	f020 0004 	bic.w	r0, r0, #4
 8006158:	6018      	str	r0, [r3, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800615a:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800615c:	f8da 2054 	ldr.w	r2, [sl, #84]	; 0x54
 8006160:	f042 0201 	orr.w	r2, r2, #1
 8006164:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006168:	fa27 f20c 	lsr.w	r2, r7, ip
 800616c:	07d2      	lsls	r2, r2, #31
 800616e:	f57f ae71 	bpl.w	8005e54 <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006172:	4a55      	ldr	r2, [pc, #340]	; (80062c8 <HAL_DMA_IRQHandler+0x56c>)
 8006174:	4851      	ldr	r0, [pc, #324]	; (80062bc <HAL_DMA_IRQHandler+0x560>)
 8006176:	f8df 8164 	ldr.w	r8, [pc, #356]	; 80062dc <HAL_DMA_IRQHandler+0x580>
 800617a:	4283      	cmp	r3, r0
 800617c:	bf18      	it	ne
 800617e:	4293      	cmpne	r3, r2
 8006180:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8006184:	bf0c      	ite	eq
 8006186:	2201      	moveq	r2, #1
 8006188:	2200      	movne	r2, #0
 800618a:	4543      	cmp	r3, r8
 800618c:	bf08      	it	eq
 800618e:	f042 0201 	orreq.w	r2, r2, #1
 8006192:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006196:	4283      	cmp	r3, r0
 8006198:	bf08      	it	eq
 800619a:	f042 0201 	orreq.w	r2, r2, #1
 800619e:	3030      	adds	r0, #48	; 0x30
 80061a0:	4543      	cmp	r3, r8
 80061a2:	bf08      	it	eq
 80061a4:	f042 0201 	orreq.w	r2, r2, #1
 80061a8:	f508 785c 	add.w	r8, r8, #880	; 0x370
 80061ac:	4283      	cmp	r3, r0
 80061ae:	bf08      	it	eq
 80061b0:	f042 0201 	orreq.w	r2, r2, #1
 80061b4:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80061b8:	4543      	cmp	r3, r8
 80061ba:	bf08      	it	eq
 80061bc:	f042 0201 	orreq.w	r2, r2, #1
 80061c0:	f108 0830 	add.w	r8, r8, #48	; 0x30
 80061c4:	4283      	cmp	r3, r0
 80061c6:	bf08      	it	eq
 80061c8:	f042 0201 	orreq.w	r2, r2, #1
 80061cc:	3030      	adds	r0, #48	; 0x30
 80061ce:	4543      	cmp	r3, r8
 80061d0:	bf08      	it	eq
 80061d2:	f042 0201 	orreq.w	r2, r2, #1
 80061d6:	f108 0830 	add.w	r8, r8, #48	; 0x30
 80061da:	4283      	cmp	r3, r0
 80061dc:	bf08      	it	eq
 80061de:	f042 0201 	orreq.w	r2, r2, #1
 80061e2:	3030      	adds	r0, #48	; 0x30
 80061e4:	4543      	cmp	r3, r8
 80061e6:	bf08      	it	eq
 80061e8:	f042 0201 	orreq.w	r2, r2, #1
 80061ec:	f108 0830 	add.w	r8, r8, #48	; 0x30
 80061f0:	4283      	cmp	r3, r0
 80061f2:	bf08      	it	eq
 80061f4:	f042 0201 	orreq.w	r2, r2, #1
 80061f8:	3030      	adds	r0, #48	; 0x30
 80061fa:	4543      	cmp	r3, r8
 80061fc:	bf08      	it	eq
 80061fe:	f042 0201 	orreq.w	r2, r2, #1
 8006202:	4283      	cmp	r3, r0
 8006204:	bf08      	it	eq
 8006206:	f042 0201 	orreq.w	r2, r2, #1
 800620a:	2a00      	cmp	r2, #0
 800620c:	f47f ae15 	bne.w	8005e3a <HAL_DMA_IRQHandler+0xde>
 8006210:	2e00      	cmp	r6, #0
 8006212:	f47f ae12 	bne.w	8005e3a <HAL_DMA_IRQHandler+0xde>
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006216:	2204      	movs	r2, #4
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006218:	681e      	ldr	r6, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800621a:	fa02 f20c 	lsl.w	r2, r2, ip
 800621e:	423a      	tst	r2, r7
 8006220:	f040 809f 	bne.w	8006362 <HAL_DMA_IRQHandler+0x606>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006224:	2210      	movs	r2, #16
 8006226:	fa02 fc0c 	lsl.w	ip, r2, ip
 800622a:	ea17 0f0c 	tst.w	r7, ip
 800622e:	f43f aee9 	beq.w	8006004 <HAL_DMA_IRQHandler+0x2a8>
 8006232:	e679      	b.n	8005f28 <HAL_DMA_IRQHandler+0x1cc>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006234:	4a25      	ldr	r2, [pc, #148]	; (80062cc <HAL_DMA_IRQHandler+0x570>)
 8006236:	4e26      	ldr	r6, [pc, #152]	; (80062d0 <HAL_DMA_IRQHandler+0x574>)
 8006238:	4d26      	ldr	r5, [pc, #152]	; (80062d4 <HAL_DMA_IRQHandler+0x578>)
 800623a:	42b3      	cmp	r3, r6
 800623c:	bf18      	it	ne
 800623e:	4293      	cmpne	r3, r2
 8006240:	f106 0628 	add.w	r6, r6, #40	; 0x28
 8006244:	bf0c      	ite	eq
 8006246:	2201      	moveq	r2, #1
 8006248:	2200      	movne	r2, #0
 800624a:	42ab      	cmp	r3, r5
 800624c:	bf08      	it	eq
 800624e:	f042 0201 	orreq.w	r2, r2, #1
 8006252:	3528      	adds	r5, #40	; 0x28
 8006254:	42b3      	cmp	r3, r6
 8006256:	bf08      	it	eq
 8006258:	f042 0201 	orreq.w	r2, r2, #1
 800625c:	3628      	adds	r6, #40	; 0x28
 800625e:	42ab      	cmp	r3, r5
 8006260:	bf08      	it	eq
 8006262:	f042 0201 	orreq.w	r2, r2, #1
 8006266:	3528      	adds	r5, #40	; 0x28
 8006268:	42b3      	cmp	r3, r6
 800626a:	bf08      	it	eq
 800626c:	f042 0201 	orreq.w	r2, r2, #1
 8006270:	42ab      	cmp	r3, r5
 8006272:	bf08      	it	eq
 8006274:	f042 0201 	orreq.w	r2, r2, #1
 8006278:	b912      	cbnz	r2, 8006280 <HAL_DMA_IRQHandler+0x524>
 800627a:	4a17      	ldr	r2, [pc, #92]	; (80062d8 <HAL_DMA_IRQHandler+0x57c>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d116      	bne.n	80062ae <HAL_DMA_IRQHandler+0x552>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006280:	f8da 505c 	ldr.w	r5, [sl, #92]	; 0x5c
 8006284:	2604      	movs	r6, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006286:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006288:	f005 051f 	and.w	r5, r5, #31
 800628c:	40ae      	lsls	r6, r5
 800628e:	420e      	tst	r6, r1
 8006290:	d073      	beq.n	800637a <HAL_DMA_IRQHandler+0x61e>
 8006292:	0757      	lsls	r7, r2, #29
 8006294:	d571      	bpl.n	800637a <HAL_DMA_IRQHandler+0x61e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006296:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006298:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800629a:	f140 809f 	bpl.w	80063dc <HAL_DMA_IRQHandler+0x680>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800629e:	03d1      	lsls	r1, r2, #15
 80062a0:	f100 80a2 	bmi.w	80063e8 <HAL_DMA_IRQHandler+0x68c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80062a4:	f8da 3048 	ldr.w	r3, [sl, #72]	; 0x48
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	f47f af4a 	bne.w	8006142 <HAL_DMA_IRQHandler+0x3e6>
}
 80062ae:	b002      	add	sp, #8
 80062b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062b4:	40020010 	.word	0x40020010
 80062b8:	40020028 	.word	0x40020028
 80062bc:	40020040 	.word	0x40020040
 80062c0:	400204b8 	.word	0x400204b8
 80062c4:	1b4e81b5 	.word	0x1b4e81b5
 80062c8:	40020058 	.word	0x40020058
 80062cc:	58025408 	.word	0x58025408
 80062d0:	5802541c 	.word	0x5802541c
 80062d4:	58025430 	.word	0x58025430
 80062d8:	58025494 	.word	0x58025494
 80062dc:	40020070 	.word	0x40020070
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	031b      	lsls	r3, r3, #12
 80062e4:	f57f ae78 	bpl.w	8005fd8 <HAL_DMA_IRQHandler+0x27c>
            if(hdma->XferM1HalfCpltCallback != NULL)
 80062e8:	f8da 3048 	ldr.w	r3, [sl, #72]	; 0x48
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	f47f ae85 	bne.w	8005ffc <HAL_DMA_IRQHandler+0x2a0>
 80062f2:	e687      	b.n	8006004 <HAL_DMA_IRQHandler+0x2a8>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80062f4:	f023 0316 	bic.w	r3, r3, #22
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80062f8:	f8da 5040 	ldr.w	r5, [sl, #64]	; 0x40
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80062fc:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80062fe:	6953      	ldr	r3, [r2, #20]
 8006300:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006304:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006306:	b33d      	cbz	r5, 8006358 <HAL_DMA_IRQHandler+0x5fc>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006308:	6813      	ldr	r3, [r2, #0]
 800630a:	f023 0308 	bic.w	r3, r3, #8
 800630e:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006310:	233f      	movs	r3, #63	; 0x3f
          __HAL_UNLOCK(hdma);
 8006312:	2500      	movs	r5, #0
          hdma->State = HAL_DMA_STATE_READY;
 8006314:	2201      	movs	r2, #1
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006316:	fa03 f101 	lsl.w	r1, r3, r1
          if(hdma->XferAbortCallback != NULL)
 800631a:	f8da 3050 	ldr.w	r3, [sl, #80]	; 0x50
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800631e:	60a1      	str	r1, [r4, #8]
          __HAL_UNLOCK(hdma);
 8006320:	f88a 5034 	strb.w	r5, [sl, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8006324:	f88a 2035 	strb.w	r2, [sl, #53]	; 0x35
          if(hdma->XferAbortCallback != NULL)
 8006328:	2b00      	cmp	r3, #0
 800632a:	f47f af0a 	bne.w	8006142 <HAL_DMA_IRQHandler+0x3e6>
 800632e:	e7be      	b.n	80062ae <HAL_DMA_IRQHandler+0x552>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006330:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8006334:	f47f aed2 	bne.w	80060dc <HAL_DMA_IRQHandler+0x380>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006338:	6811      	ldr	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 800633a:	2401      	movs	r4, #1
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800633c:	f021 0110 	bic.w	r1, r1, #16
 8006340:	6011      	str	r1, [r2, #0]
            __HAL_UNLOCK(hdma);
 8006342:	f88a 3034 	strb.w	r3, [sl, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8006346:	f88a 4035 	strb.w	r4, [sl, #53]	; 0x35
 800634a:	e6c7      	b.n	80060dc <HAL_DMA_IRQHandler+0x380>
            if(hdma->XferM1CpltCallback != NULL)
 800634c:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
 8006350:	2b00      	cmp	r3, #0
 8006352:	f47f aec6 	bne.w	80060e2 <HAL_DMA_IRQHandler+0x386>
 8006356:	e6c6      	b.n	80060e6 <HAL_DMA_IRQHandler+0x38a>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006358:	f8da 3048 	ldr.w	r3, [sl, #72]	; 0x48
 800635c:	2b00      	cmp	r3, #0
 800635e:	d1d3      	bne.n	8006308 <HAL_DMA_IRQHandler+0x5ac>
 8006360:	e7d6      	b.n	8006310 <HAL_DMA_IRQHandler+0x5b4>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006362:	2210      	movs	r2, #16
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006364:	681e      	ldr	r6, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006366:	fa02 fc0c 	lsl.w	ip, r2, ip
 800636a:	ea17 0f0c 	tst.w	r7, ip
 800636e:	f43f ae49 	beq.w	8006004 <HAL_DMA_IRQHandler+0x2a8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	f3c2 0280 	ubfx	r2, r2, #2, #1
 8006378:	e620      	b.n	8005fbc <HAL_DMA_IRQHandler+0x260>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800637a:	2602      	movs	r6, #2
 800637c:	40ae      	lsls	r6, r5
 800637e:	420e      	tst	r6, r1
 8006380:	d010      	beq.n	80063a4 <HAL_DMA_IRQHandler+0x648>
 8006382:	0797      	lsls	r7, r2, #30
 8006384:	d50e      	bpl.n	80063a4 <HAL_DMA_IRQHandler+0x648>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006386:	6066      	str	r6, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006388:	0414      	lsls	r4, r2, #16
 800638a:	d533      	bpl.n	80063f4 <HAL_DMA_IRQHandler+0x698>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800638c:	03d0      	lsls	r0, r2, #15
 800638e:	d43d      	bmi.n	800640c <HAL_DMA_IRQHandler+0x6b0>
          if(hdma->XferM1CpltCallback != NULL)
 8006390:	f8da 3044 	ldr.w	r3, [sl, #68]	; 0x44
 8006394:	2b00      	cmp	r3, #0
 8006396:	f47f aed4 	bne.w	8006142 <HAL_DMA_IRQHandler+0x3e6>
 800639a:	e788      	b.n	80062ae <HAL_DMA_IRQHandler+0x552>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800639c:	6813      	ldr	r3, [r2, #0]
 800639e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80063a2:	e68b      	b.n	80060bc <HAL_DMA_IRQHandler+0x360>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80063a4:	2608      	movs	r6, #8
 80063a6:	40ae      	lsls	r6, r5
 80063a8:	420e      	tst	r6, r1
 80063aa:	d080      	beq.n	80062ae <HAL_DMA_IRQHandler+0x552>
 80063ac:	0711      	lsls	r1, r2, #28
 80063ae:	f57f af7e 	bpl.w	80062ae <HAL_DMA_IRQHandler+0x552>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80063b2:	6819      	ldr	r1, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80063b4:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 80063b6:	2600      	movs	r6, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80063b8:	f021 010e 	bic.w	r1, r1, #14
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80063bc:	fa02 f505 	lsl.w	r5, r2, r5
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80063c0:	6019      	str	r1, [r3, #0]
      if (hdma->XferErrorCallback != NULL)
 80063c2:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80063c6:	6065      	str	r5, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80063c8:	f8ca 2054 	str.w	r2, [sl, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 80063cc:	f88a 6034 	strb.w	r6, [sl, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 80063d0:	f88a 2035 	strb.w	r2, [sl, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	f47f aeb4 	bne.w	8006142 <HAL_DMA_IRQHandler+0x3e6>
 80063da:	e768      	b.n	80062ae <HAL_DMA_IRQHandler+0x552>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80063dc:	0692      	lsls	r2, r2, #26
 80063de:	d403      	bmi.n	80063e8 <HAL_DMA_IRQHandler+0x68c>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80063e0:	681a      	ldr	r2, [r3, #0]
 80063e2:	f022 0204 	bic.w	r2, r2, #4
 80063e6:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 80063e8:	f8da 3040 	ldr.w	r3, [sl, #64]	; 0x40
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	f47f aea8 	bne.w	8006142 <HAL_DMA_IRQHandler+0x3e6>
 80063f2:	e75c      	b.n	80062ae <HAL_DMA_IRQHandler+0x552>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80063f4:	f012 0220 	ands.w	r2, r2, #32
 80063f8:	d108      	bne.n	800640c <HAL_DMA_IRQHandler+0x6b0>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80063fa:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80063fc:	2401      	movs	r4, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80063fe:	f021 010a 	bic.w	r1, r1, #10
 8006402:	6019      	str	r1, [r3, #0]
          __HAL_UNLOCK(hdma);
 8006404:	f88a 2034 	strb.w	r2, [sl, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8006408:	f88a 4035 	strb.w	r4, [sl, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 800640c:	f8da 303c 	ldr.w	r3, [sl, #60]	; 0x3c
 8006410:	2b00      	cmp	r3, #0
 8006412:	f47f ae96 	bne.w	8006142 <HAL_DMA_IRQHandler+0x3e6>
 8006416:	e74a      	b.n	80062ae <HAL_DMA_IRQHandler+0x552>

08006418 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800641c:	680e      	ldr	r6, [r1, #0]
{
 800641e:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006420:	2e00      	cmp	r6, #0
 8006422:	f000 80d3 	beq.w	80065cc <HAL_GPIO_Init+0x1b4>
  uint32_t position = 0x00U;
 8006426:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006428:	f8df a220 	ldr.w	sl, [pc, #544]	; 800664c <HAL_GPIO_Init+0x234>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800642c:	f8df b220 	ldr.w	fp, [pc, #544]	; 8006650 <HAL_GPIO_Init+0x238>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006430:	46b1      	mov	r9, r6
 8006432:	e020      	b.n	8006476 <HAL_GPIO_Init+0x5e>
        temp = GPIOx->AFR[position >> 3U];
 8006434:	08da      	lsrs	r2, r3, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006436:	f003 0c07 	and.w	ip, r3, #7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800643a:	f004 0403 	and.w	r4, r4, #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800643e:	f04f 0e0f 	mov.w	lr, #15
 8006442:	eb00 0282 	add.w	r2, r0, r2, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006446:	690e      	ldr	r6, [r1, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006448:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800644c:	fa04 f707 	lsl.w	r7, r4, r7
        temp = GPIOx->AFR[position >> 3U];
 8006450:	6a14      	ldr	r4, [r2, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006452:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006456:	fa06 f60c 	lsl.w	r6, r6, ip
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800645a:	ea24 0c0e 	bic.w	ip, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800645e:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3U] = temp;
 8006462:	6216      	str	r6, [r2, #32]
      temp = GPIOx->MODER;
 8006464:	6802      	ldr	r2, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006466:	4015      	ands	r5, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006468:	433d      	orrs	r5, r7
      GPIOx->MODER = temp;
 800646a:	6005      	str	r5, [r0, #0]
        }
        EXTI->FTSR1 = temp;
      }
    }

    position++;
 800646c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800646e:	fa39 f203 	lsrs.w	r2, r9, r3
 8006472:	f000 80ab 	beq.w	80065cc <HAL_GPIO_Init+0x1b4>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006476:	2201      	movs	r2, #1
 8006478:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 800647a:	ea12 0809 	ands.w	r8, r2, r9
 800647e:	d0f5      	beq.n	800646c <HAL_GPIO_Init+0x54>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006480:	684c      	ldr	r4, [r1, #4]
 8006482:	005f      	lsls	r7, r3, #1
 8006484:	f024 0c10 	bic.w	ip, r4, #16
 8006488:	f10c 35ff 	add.w	r5, ip, #4294967295
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800648c:	2d01      	cmp	r5, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800648e:	f04f 0503 	mov.w	r5, #3
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006492:	f200 809e 	bhi.w	80065d2 <HAL_GPIO_Init+0x1ba>
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006496:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp = GPIOx->OSPEEDR;
 800649a:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800649e:	40bd      	lsls	r5, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80064a0:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80064a2:	ea2e 0e05 	bic.w	lr, lr, r5
 80064a6:	43ed      	mvns	r5, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80064a8:	9601      	str	r6, [sp, #4]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80064aa:	68ce      	ldr	r6, [r1, #12]
 80064ac:	40be      	lsls	r6, r7
 80064ae:	ea46 0e0e 	orr.w	lr, r6, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80064b2:	9e01      	ldr	r6, [sp, #4]
        GPIOx->OSPEEDR = temp;
 80064b4:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 80064b8:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80064bc:	ea2e 0202 	bic.w	r2, lr, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80064c0:	4316      	orrs	r6, r2
        GPIOx->OTYPER = temp;
 80064c2:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 80064c4:	68c6      	ldr	r6, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80064c6:	f1bc 0f02 	cmp.w	ip, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80064ca:	688a      	ldr	r2, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80064cc:	ea06 0605 	and.w	r6, r6, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80064d0:	fa02 f207 	lsl.w	r2, r2, r7
 80064d4:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->PUPDR = temp;
 80064d8:	60c2      	str	r2, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80064da:	d0ab      	beq.n	8006434 <HAL_GPIO_Init+0x1c>
      temp = GPIOx->MODER;
 80064dc:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80064de:	f004 0203 	and.w	r2, r4, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80064e2:	402e      	ands	r6, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80064e4:	fa02 f707 	lsl.w	r7, r2, r7
 80064e8:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 80064ea:	6006      	str	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80064ec:	00e6      	lsls	r6, r4, #3
 80064ee:	d5bd      	bpl.n	800646c <HAL_GPIO_Init+0x54>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064f0:	f8da 60f4 	ldr.w	r6, [sl, #244]	; 0xf4
 80064f4:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80064f8:	f003 0203 	and.w	r2, r3, #3
 80064fc:	250f      	movs	r5, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064fe:	f046 0602 	orr.w	r6, r6, #2
 8006502:	f107 47b0 	add.w	r7, r7, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006506:	0092      	lsls	r2, r2, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006508:	f8ca 60f4 	str.w	r6, [sl, #244]	; 0xf4
 800650c:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8006510:	f8da 60f4 	ldr.w	r6, [sl, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006514:	fa05 fc02 	lsl.w	ip, r5, r2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006518:	f006 0602 	and.w	r6, r6, #2
 800651c:	9603      	str	r6, [sp, #12]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800651e:	4e42      	ldr	r6, [pc, #264]	; (8006628 <HAL_GPIO_Init+0x210>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006520:	9d03      	ldr	r5, [sp, #12]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006522:	42b0      	cmp	r0, r6
        temp = SYSCFG->EXTICR[position >> 2U];
 8006524:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006526:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800652a:	d020      	beq.n	800656e <HAL_GPIO_Init+0x156>
 800652c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8006530:	42b0      	cmp	r0, r6
 8006532:	d056      	beq.n	80065e2 <HAL_GPIO_Init+0x1ca>
 8006534:	4e3d      	ldr	r6, [pc, #244]	; (800662c <HAL_GPIO_Init+0x214>)
 8006536:	42b0      	cmp	r0, r6
 8006538:	d058      	beq.n	80065ec <HAL_GPIO_Init+0x1d4>
 800653a:	4e3d      	ldr	r6, [pc, #244]	; (8006630 <HAL_GPIO_Init+0x218>)
 800653c:	42b0      	cmp	r0, r6
 800653e:	d04b      	beq.n	80065d8 <HAL_GPIO_Init+0x1c0>
 8006540:	4e3c      	ldr	r6, [pc, #240]	; (8006634 <HAL_GPIO_Init+0x21c>)
 8006542:	42b0      	cmp	r0, r6
 8006544:	d05c      	beq.n	8006600 <HAL_GPIO_Init+0x1e8>
 8006546:	4e3c      	ldr	r6, [pc, #240]	; (8006638 <HAL_GPIO_Init+0x220>)
 8006548:	42b0      	cmp	r0, r6
 800654a:	d05e      	beq.n	800660a <HAL_GPIO_Init+0x1f2>
 800654c:	4e3b      	ldr	r6, [pc, #236]	; (800663c <HAL_GPIO_Init+0x224>)
 800654e:	42b0      	cmp	r0, r6
 8006550:	d051      	beq.n	80065f6 <HAL_GPIO_Init+0x1de>
 8006552:	4e3b      	ldr	r6, [pc, #236]	; (8006640 <HAL_GPIO_Init+0x228>)
 8006554:	42b0      	cmp	r0, r6
 8006556:	d05d      	beq.n	8006614 <HAL_GPIO_Init+0x1fc>
 8006558:	4e3a      	ldr	r6, [pc, #232]	; (8006644 <HAL_GPIO_Init+0x22c>)
 800655a:	42b0      	cmp	r0, r6
 800655c:	d05f      	beq.n	800661e <HAL_GPIO_Init+0x206>
 800655e:	4e3a      	ldr	r6, [pc, #232]	; (8006648 <HAL_GPIO_Init+0x230>)
 8006560:	42b0      	cmp	r0, r6
 8006562:	bf0c      	ite	eq
 8006564:	2609      	moveq	r6, #9
 8006566:	260a      	movne	r6, #10
 8006568:	fa06 f202 	lsl.w	r2, r6, r2
 800656c:	4315      	orrs	r5, r2
        SYSCFG->EXTICR[position >> 2U] = temp;
 800656e:	60bd      	str	r5, [r7, #8]
        temp &= ~(iocurrent);
 8006570:	ea6f 0608 	mvn.w	r6, r8
        temp = EXTI_CurrentCPU->IMR1;
 8006574:	f8db 2000 	ldr.w	r2, [fp]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006578:	03e5      	lsls	r5, r4, #15
    position++;
 800657a:	f103 0301 	add.w	r3, r3, #1
        temp &= ~(iocurrent);
 800657e:	bf54      	ite	pl
 8006580:	4032      	andpl	r2, r6
          temp |= iocurrent;
 8006582:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI_CurrentCPU->IMR1 = temp;
 8006586:	f8cb 2000 	str.w	r2, [fp]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800658a:	03a2      	lsls	r2, r4, #14
        temp = EXTI_CurrentCPU->EMR1;
 800658c:	f8db 5004 	ldr.w	r5, [fp, #4]
        temp = EXTI->RTSR1;
 8006590:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 8006594:	bf54      	ite	pl
 8006596:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8006598:	ea48 0505 	orrmi.w	r5, r8, r5
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800659c:	02e7      	lsls	r7, r4, #11
        EXTI_CurrentCPU->EMR1 = temp;
 800659e:	f8cb 5004 	str.w	r5, [fp, #4]
        temp = EXTI->RTSR1;
 80065a2:	6815      	ldr	r5, [r2, #0]
        EXTI->RTSR1 = temp;
 80065a4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 80065a8:	bf54      	ite	pl
 80065aa:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80065ac:	ea48 0505 	orrmi.w	r5, r8, r5
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80065b0:	02a4      	lsls	r4, r4, #10
        EXTI->FTSR1 = temp;
 80065b2:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
        EXTI->RTSR1 = temp;
 80065b6:	6015      	str	r5, [r2, #0]
        temp = EXTI->FTSR1;
 80065b8:	6852      	ldr	r2, [r2, #4]
        temp &= ~(iocurrent);
 80065ba:	bf54      	ite	pl
 80065bc:	4032      	andpl	r2, r6
          temp |= iocurrent;
 80065be:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR1 = temp;
 80065c2:	6062      	str	r2, [r4, #4]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80065c4:	fa39 f203 	lsrs.w	r2, r9, r3
 80065c8:	f47f af55 	bne.w	8006476 <HAL_GPIO_Init+0x5e>
  }
}
 80065cc:	b005      	add	sp, #20
 80065ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065d2:	40bd      	lsls	r5, r7
 80065d4:	43ed      	mvns	r5, r5
 80065d6:	e775      	b.n	80064c4 <HAL_GPIO_Init+0xac>
 80065d8:	2603      	movs	r6, #3
 80065da:	fa06 f202 	lsl.w	r2, r6, r2
 80065de:	4315      	orrs	r5, r2
 80065e0:	e7c5      	b.n	800656e <HAL_GPIO_Init+0x156>
 80065e2:	2601      	movs	r6, #1
 80065e4:	fa06 f202 	lsl.w	r2, r6, r2
 80065e8:	4315      	orrs	r5, r2
 80065ea:	e7c0      	b.n	800656e <HAL_GPIO_Init+0x156>
 80065ec:	2602      	movs	r6, #2
 80065ee:	fa06 f202 	lsl.w	r2, r6, r2
 80065f2:	4315      	orrs	r5, r2
 80065f4:	e7bb      	b.n	800656e <HAL_GPIO_Init+0x156>
 80065f6:	2606      	movs	r6, #6
 80065f8:	fa06 f202 	lsl.w	r2, r6, r2
 80065fc:	4315      	orrs	r5, r2
 80065fe:	e7b6      	b.n	800656e <HAL_GPIO_Init+0x156>
 8006600:	2604      	movs	r6, #4
 8006602:	fa06 f202 	lsl.w	r2, r6, r2
 8006606:	4315      	orrs	r5, r2
 8006608:	e7b1      	b.n	800656e <HAL_GPIO_Init+0x156>
 800660a:	2605      	movs	r6, #5
 800660c:	fa06 f202 	lsl.w	r2, r6, r2
 8006610:	4315      	orrs	r5, r2
 8006612:	e7ac      	b.n	800656e <HAL_GPIO_Init+0x156>
 8006614:	2607      	movs	r6, #7
 8006616:	fa06 f202 	lsl.w	r2, r6, r2
 800661a:	4315      	orrs	r5, r2
 800661c:	e7a7      	b.n	800656e <HAL_GPIO_Init+0x156>
 800661e:	2608      	movs	r6, #8
 8006620:	fa06 f202 	lsl.w	r2, r6, r2
 8006624:	4315      	orrs	r5, r2
 8006626:	e7a2      	b.n	800656e <HAL_GPIO_Init+0x156>
 8006628:	58020000 	.word	0x58020000
 800662c:	58020800 	.word	0x58020800
 8006630:	58020c00 	.word	0x58020c00
 8006634:	58021000 	.word	0x58021000
 8006638:	58021400 	.word	0x58021400
 800663c:	58021800 	.word	0x58021800
 8006640:	58021c00 	.word	0x58021c00
 8006644:	58022000 	.word	0x58022000
 8006648:	58022400 	.word	0x58022400
 800664c:	58024400 	.word	0x58024400
 8006650:	58000080 	.word	0x58000080

08006654 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006654:	b902      	cbnz	r2, 8006658 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006656:	0409      	lsls	r1, r1, #16
 8006658:	6181      	str	r1, [r0, #24]
  }
}
 800665a:	4770      	bx	lr

0800665c <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800665c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006660:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8006664:	4201      	tst	r1, r0
 8006666:	d100      	bne.n	800666a <HAL_GPIO_EXTI_IRQHandler+0xe>
 8006668:	4770      	bx	lr
{
 800666a:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800666c:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006670:	f7fa fbda 	bl	8000e28 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8006674:	bd08      	pop	{r3, pc}
 8006676:	bf00      	nop

08006678 <HAL_LPTIM_Init>:
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8006678:	2800      	cmp	r0, #0
 800667a:	d061      	beq.n	8006740 <HAL_LPTIM_Init+0xc8>
{
 800667c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800667e:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
 8006682:	4604      	mov	r4, r0
 8006684:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006688:	2b00      	cmp	r3, #0
 800668a:	d054      	beq.n	8006736 <HAL_LPTIM_Init+0xbe>
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800668c:	2302      	movs	r3, #2
 800668e:	6aa5      	ldr	r5, [r4, #40]	; 0x28

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8006690:	e9d4 1700 	ldrd	r1, r7, [r4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8006694:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 8006698:	2f01      	cmp	r7, #1
  tmpcfgr = hlptim->Instance->CFGR;
 800669a:	68c8      	ldr	r0, [r1, #12]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 800669c:	d03f      	beq.n	800671e <HAL_LPTIM_Init+0xa6>
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800669e:	f5b5 0f00 	cmp.w	r5, #8388608	; 0x800000
 80066a2:	d03c      	beq.n	800671e <HAL_LPTIM_Init+0xa6>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80066a4:	6962      	ldr	r2, [r4, #20]
 80066a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80066aa:	429a      	cmp	r2, r3
 80066ac:	d003      	beq.n	80066b6 <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 80066ae:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 80066b2:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80066b6:	68a3      	ldr	r3, [r4, #8]
              hlptim->Init.Clock.Prescaler |
 80066b8:	6a26      	ldr	r6, [r4, #32]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80066ba:	433b      	orrs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80066bc:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 8006760 <HAL_LPTIM_Init+0xe8>
              hlptim->Init.Clock.Prescaler |
 80066c0:	4333      	orrs	r3, r6
              hlptim->Init.OutputPolarity  |
 80066c2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 80066c4:	ea0c 0c00 	and.w	ip, ip, r0
              hlptim->Init.OutputPolarity  |
 80066c8:	4333      	orrs	r3, r6
              hlptim->Init.UpdateMode      |
 80066ca:	432b      	orrs	r3, r5
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 80066cc:	ea43 030c 	orr.w	r3, r3, ip
              hlptim->Init.CounterSource);

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 80066d0:	b1ef      	cbz	r7, 800670e <HAL_LPTIM_Init+0x96>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) 
 80066d2:	2f01      	cmp	r7, #1
 80066d4:	d11f      	bne.n	8006716 <HAL_LPTIM_Init+0x9e>
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80066d6:	e9d4 0503 	ldrd	r0, r5, [r4, #12]
 80066da:	4328      	orrs	r0, r5
 80066dc:	4303      	orrs	r3, r0
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80066de:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80066e2:	4282      	cmp	r2, r0
 80066e4:	d004      	beq.n	80066f0 <HAL_LPTIM_Init+0x78>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
                hlptim->Init.Trigger.ActiveEdge |
 80066e6:	e9d4 5006 	ldrd	r5, r0, [r4, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80066ea:	432a      	orrs	r2, r5
                hlptim->Init.Trigger.ActiveEdge |
 80066ec:	4302      	orrs	r2, r0
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80066ee:	4313      	orrs	r3, r2

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 80066f0:	4a18      	ldr	r2, [pc, #96]	; (8006754 <HAL_LPTIM_Init+0xdc>)
  hlptim->Instance->CFGR = tmpcfgr;
 80066f2:	60cb      	str	r3, [r1, #12]
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 80066f4:	4291      	cmp	r1, r2
 80066f6:	d015      	beq.n	8006724 <HAL_LPTIM_Init+0xac>
 80066f8:	4b17      	ldr	r3, [pc, #92]	; (8006758 <HAL_LPTIM_Init+0xe0>)
 80066fa:	4299      	cmp	r1, r3
 80066fc:	d012      	beq.n	8006724 <HAL_LPTIM_Init+0xac>
    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 80066fe:	4b17      	ldr	r3, [pc, #92]	; (800675c <HAL_LPTIM_Init+0xe4>)
 8006700:	4299      	cmp	r1, r3
 8006702:	d01f      	beq.n	8006744 <HAL_LPTIM_Init+0xcc>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006704:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 8006706:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 8006708:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800670c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800670e:	69e0      	ldr	r0, [r4, #28]
 8006710:	6926      	ldr	r6, [r4, #16]
 8006712:	4330      	orrs	r0, r6
 8006714:	4303      	orrs	r3, r0
   || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8006716:	f5b5 0f00 	cmp.w	r5, #8388608	; 0x800000
 800671a:	d1e0      	bne.n	80066de <HAL_LPTIM_Init+0x66>
 800671c:	e7db      	b.n	80066d6 <HAL_LPTIM_Init+0x5e>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 800671e:	f020 001e 	bic.w	r0, r0, #30
 8006722:	e7bf      	b.n	80066a4 <HAL_LPTIM_Init+0x2c>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8006724:	e9d4 320b 	ldrd	r3, r2, [r4, #44]	; 0x2c
  return HAL_OK;
 8006728:	2000      	movs	r0, #0
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800672a:	4313      	orrs	r3, r2
 800672c:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 800672e:	2301      	movs	r3, #1
 8006730:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8006734:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hlptim->Lock = HAL_UNLOCKED;
 8006736:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    HAL_LPTIM_MspInit(hlptim);
 800673a:	f7fc fd4d 	bl	80031d8 <HAL_LPTIM_MspInit>
 800673e:	e7a5      	b.n	800668c <HAL_LPTIM_Init+0x14>
    return HAL_ERROR;
 8006740:	2001      	movs	r0, #1
}
 8006742:	4770      	bx	lr
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8006744:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 8006746:	2000      	movs	r0, #0
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8006748:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 800674a:	2301      	movs	r3, #1
 800674c:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 8006750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006752:	bf00      	nop
 8006754:	40002400 	.word	0x40002400
 8006758:	58002400 	.word	0x58002400
 800675c:	58002800 	.word	0x58002800
 8006760:	ff19f1fe 	.word	0xff19f1fe

08006764 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006764:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006766:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006768:	2800      	cmp	r0, #0
 800676a:	f000 8088 	beq.w	800687e <HAL_PCD_Init+0x11a>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800676e:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 8006772:	4605      	mov	r5, r0
  USBx = hpcd->Instance;
 8006774:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006776:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800677a:	2b00      	cmp	r3, #0
 800677c:	d079      	beq.n	8006872 <HAL_PCD_Init+0x10e>
 800677e:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006780:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006782:	462e      	mov	r6, r5
 8006784:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8006786:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800678a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800678c:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800678e:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 8006792:	bf08      	it	eq
 8006794:	612b      	streq	r3, [r5, #16]
  __HAL_PCD_DISABLE(hpcd);
 8006796:	f003 fea9 	bl	800a4ec <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800679a:	f856 eb10 	ldr.w	lr, [r6], #16
 800679e:	46b4      	mov	ip, r6
 80067a0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80067a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80067a6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80067aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80067ac:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80067b0:	e884 0003 	stmia.w	r4, {r0, r1}
 80067b4:	4670      	mov	r0, lr
 80067b6:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80067ba:	f003 fd9f 	bl	800a2fc <USB_CoreInit>
 80067be:	4604      	mov	r4, r0
 80067c0:	b130      	cbz	r0, 80067d0 <HAL_PCD_Init+0x6c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 80067c2:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 80067c4:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 80067c6:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 80067c8:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
}
 80067cc:	b00b      	add	sp, #44	; 0x2c
 80067ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80067d0:	4601      	mov	r1, r0
 80067d2:	6828      	ldr	r0, [r5, #0]
 80067d4:	f003 fe92 	bl	800a4fc <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80067d8:	6868      	ldr	r0, [r5, #4]
 80067da:	b358      	cbz	r0, 8006834 <HAL_PCD_Init+0xd0>
 80067dc:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 80067de:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80067e2:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 80067e4:	ebc2 03c2 	rsb	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80067e8:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 80067ec:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 80067f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 80067f4:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80067f8:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 80067fc:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006800:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006802:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
    hpcd->IN_ep[i].xfer_len = 0U;
 8006806:	6519      	str	r1, [r3, #80]	; 0x50
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006808:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800680c:	d3ea      	bcc.n	80067e4 <HAL_PCD_Init+0x80>
    hpcd->OUT_ep[i].is_in = 0U;
 800680e:	2200      	movs	r2, #0
 8006810:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006814:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 8006816:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 800681a:	f883 41fc 	strb.w	r4, [r3, #508]	; 0x1fc
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800681e:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 8006820:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006824:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006826:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].xfer_len = 0U;
 800682a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800682e:	e9c3 2281 	strd	r2, r2, [r3, #516]	; 0x204
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006832:	d3ed      	bcc.n	8006810 <HAL_PCD_Init+0xac>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006834:	466c      	mov	r4, sp
 8006836:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8006838:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800683a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800683c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800683e:	e896 0003 	ldmia.w	r6, {r0, r1}
 8006842:	e884 0003 	stmia.w	r4, {r0, r1}
 8006846:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800684a:	6828      	ldr	r0, [r5, #0]
 800684c:	f003 fe6e 	bl	800a52c <USB_DevInit>
 8006850:	4604      	mov	r4, r0
 8006852:	2800      	cmp	r0, #0
 8006854:	d1b5      	bne.n	80067c2 <HAL_PCD_Init+0x5e>
  hpcd->State = HAL_PCD_STATE_READY;
 8006856:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 8006858:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 800685a:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 800685e:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 8006860:	f885 23bd 	strb.w	r2, [r5, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
 8006864:	d00f      	beq.n	8006886 <HAL_PCD_Init+0x122>
  (void)USB_DevDisconnect(hpcd->Instance);
 8006866:	6828      	ldr	r0, [r5, #0]
 8006868:	f004 fa80 	bl	800ad6c <USB_DevDisconnect>
}
 800686c:	4620      	mov	r0, r4
 800686e:	b00b      	add	sp, #44	; 0x2c
 8006870:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8006872:	f880 23bc 	strb.w	r2, [r0, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 8006876:	f005 fad9 	bl	800be2c <HAL_PCD_MspInit>
 800687a:	6828      	ldr	r0, [r5, #0]
 800687c:	e780      	b.n	8006780 <HAL_PCD_Init+0x1c>
    return HAL_ERROR;
 800687e:	2401      	movs	r4, #1
}
 8006880:	4620      	mov	r0, r4
 8006882:	b00b      	add	sp, #44	; 0x2c
 8006884:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006886:	4628      	mov	r0, r5
 8006888:	f000 fcd0 	bl	800722c <HAL_PCDEx_ActivateLPM>
 800688c:	e7eb      	b.n	8006866 <HAL_PCD_Init+0x102>
 800688e:	bf00      	nop

08006890 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006890:	b510      	push	{r4, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  __HAL_LOCK(hpcd);
 8006892:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
{
 8006896:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006898:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 800689a:	2b01      	cmp	r3, #1
 800689c:	d016      	beq.n	80068cc <HAL_PCD_Start+0x3c>
 800689e:	2201      	movs	r2, #1

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80068a0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80068a2:	4293      	cmp	r3, r2
  __HAL_LOCK(hpcd);
 80068a4:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80068a8:	d008      	beq.n	80068bc <HAL_PCD_Start+0x2c>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }

  __HAL_PCD_ENABLE(hpcd);
 80068aa:	f003 fe17 	bl	800a4dc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80068ae:	6820      	ldr	r0, [r4, #0]
 80068b0:	f004 fa4c 	bl	800ad4c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80068b4:	2000      	movs	r0, #0
 80068b6:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc

  return HAL_OK;
}
 80068ba:	bd10      	pop	{r4, pc}
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80068bc:	69a3      	ldr	r3, [r4, #24]
 80068be:	4293      	cmp	r3, r2
 80068c0:	d0f3      	beq.n	80068aa <HAL_PCD_Start+0x1a>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80068c2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80068c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80068c8:	6383      	str	r3, [r0, #56]	; 0x38
 80068ca:	e7ee      	b.n	80068aa <HAL_PCD_Start+0x1a>
  __HAL_LOCK(hpcd);
 80068cc:	2002      	movs	r0, #2
}
 80068ce:	bd10      	pop	{r4, pc}

080068d0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80068d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80068d4:	6806      	ldr	r6, [r0, #0]
{
 80068d6:	b087      	sub	sp, #28
 80068d8:	4604      	mov	r4, r0
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80068da:	4630      	mov	r0, r6
 80068dc:	f004 fa86 	bl	800adec <USB_GetMode>
 80068e0:	b110      	cbz	r0, 80068e8 <HAL_PCD_IRQHandler+0x18>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
    }
  }
}
 80068e2:	b007      	add	sp, #28
 80068e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80068e8:	4683      	mov	fp, r0
 80068ea:	6820      	ldr	r0, [r4, #0]
 80068ec:	f004 fa4e 	bl	800ad8c <USB_ReadInterrupts>
 80068f0:	2800      	cmp	r0, #0
 80068f2:	d0f6      	beq.n	80068e2 <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80068f4:	6820      	ldr	r0, [r4, #0]
 80068f6:	f004 fa49 	bl	800ad8c <USB_ReadInterrupts>
 80068fa:	f010 0f02 	tst.w	r0, #2
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80068fe:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006900:	d003      	beq.n	800690a <HAL_PCD_IRQHandler+0x3a>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006902:	6943      	ldr	r3, [r0, #20]
 8006904:	f003 0302 	and.w	r3, r3, #2
 8006908:	6143      	str	r3, [r0, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800690a:	f004 fa3f 	bl	800ad8c <USB_ReadInterrupts>
 800690e:	f010 0f10 	tst.w	r0, #16
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006912:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006914:	d012      	beq.n	800693c <HAL_PCD_IRQHandler+0x6c>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006916:	6983      	ldr	r3, [r0, #24]
 8006918:	f023 0310 	bic.w	r3, r3, #16
 800691c:	6183      	str	r3, [r0, #24]
      temp = USBx->GRXSTSP;
 800691e:	6a35      	ldr	r5, [r6, #32]
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006920:	f3c5 4343 	ubfx	r3, r5, #17, #4
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8006924:	f005 070f 	and.w	r7, r5, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006928:	2b02      	cmp	r3, #2
 800692a:	f000 826c 	beq.w	8006e06 <HAL_PCD_IRQHandler+0x536>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800692e:	2b06      	cmp	r3, #6
 8006930:	f000 81cb 	beq.w	8006cca <HAL_PCD_IRQHandler+0x3fa>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006934:	6983      	ldr	r3, [r0, #24]
 8006936:	f043 0310 	orr.w	r3, r3, #16
 800693a:	6183      	str	r3, [r0, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800693c:	f004 fa26 	bl	800ad8c <USB_ReadInterrupts>
 8006940:	f410 2f00 	tst.w	r0, #524288	; 0x80000
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006944:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006946:	f040 80df 	bne.w	8006b08 <HAL_PCD_IRQHandler+0x238>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800694a:	f004 fa1f 	bl	800ad8c <USB_ReadInterrupts>
 800694e:	0342      	lsls	r2, r0, #13
 8006950:	d478      	bmi.n	8006a44 <HAL_PCD_IRQHandler+0x174>
 8006952:	f8d4 8000 	ldr.w	r8, [r4]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006956:	4640      	mov	r0, r8
 8006958:	f004 fa18 	bl	800ad8c <USB_ReadInterrupts>
 800695c:	2800      	cmp	r0, #0
 800695e:	db5d      	blt.n	8006a1c <HAL_PCD_IRQHandler+0x14c>
 8006960:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006962:	f004 fa13 	bl	800ad8c <USB_ReadInterrupts>
 8006966:	0500      	lsls	r0, r0, #20
 8006968:	d44d      	bmi.n	8006a06 <HAL_PCD_IRQHandler+0x136>
 800696a:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800696c:	f004 fa0e 	bl	800ad8c <USB_ReadInterrupts>
 8006970:	0102      	lsls	r2, r0, #4
 8006972:	d514      	bpl.n	800699e <HAL_PCD_IRQHandler+0xce>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8006974:	6822      	ldr	r2, [r4, #0]
 8006976:	6953      	ldr	r3, [r2, #20]
 8006978:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800697c:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 800697e:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8006982:	2b00      	cmp	r3, #0
 8006984:	f040 818b 	bne.w	8006c9e <HAL_PCD_IRQHandler+0x3ce>
        hpcd->LPM_State = LPM_L1;
 8006988:	2101      	movs	r1, #1
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800698a:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L1;
 800698c:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8006990:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8006992:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8006996:	f8c4 33f8 	str.w	r3, [r4, #1016]	; 0x3f8
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800699a:	f000 fc5d 	bl	8007258 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800699e:	6820      	ldr	r0, [r4, #0]
 80069a0:	f004 f9f4 	bl	800ad8c <USB_ReadInterrupts>
 80069a4:	04c3      	lsls	r3, r0, #19
 80069a6:	f100 8129 	bmi.w	8006bfc <HAL_PCD_IRQHandler+0x32c>
 80069aa:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80069ac:	f004 f9ee 	bl	800ad8c <USB_ReadInterrupts>
 80069b0:	f410 5f00 	tst.w	r0, #8192	; 0x2000
      (void)USB_ActivateSetup(hpcd->Instance);
 80069b4:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80069b6:	f040 810a 	bne.w	8006bce <HAL_PCD_IRQHandler+0x2fe>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80069ba:	f004 f9e7 	bl	800ad8c <USB_ReadInterrupts>
 80069be:	0707      	lsls	r7, r0, #28
 80069c0:	f100 80fc 	bmi.w	8006bbc <HAL_PCD_IRQHandler+0x2ec>
 80069c4:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80069c6:	f004 f9e1 	bl	800ad8c <USB_ReadInterrupts>
 80069ca:	02c6      	lsls	r6, r0, #11
 80069cc:	f100 80ec 	bmi.w	8006ba8 <HAL_PCD_IRQHandler+0x2d8>
 80069d0:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80069d2:	f004 f9db 	bl	800ad8c <USB_ReadInterrupts>
 80069d6:	0285      	lsls	r5, r0, #10
 80069d8:	f100 80dc 	bmi.w	8006b94 <HAL_PCD_IRQHandler+0x2c4>
 80069dc:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80069de:	f004 f9d5 	bl	800ad8c <USB_ReadInterrupts>
 80069e2:	0040      	lsls	r0, r0, #1
 80069e4:	f100 80cd 	bmi.w	8006b82 <HAL_PCD_IRQHandler+0x2b2>
 80069e8:	6820      	ldr	r0, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80069ea:	f004 f9cf 	bl	800ad8c <USB_ReadInterrupts>
 80069ee:	0741      	lsls	r1, r0, #29
 80069f0:	f57f af77 	bpl.w	80068e2 <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 80069f4:	6823      	ldr	r3, [r4, #0]
 80069f6:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80069f8:	076a      	lsls	r2, r5, #29
 80069fa:	f100 8225 	bmi.w	8006e48 <HAL_PCD_IRQHandler+0x578>
      hpcd->Instance->GOTGINT |= temp;
 80069fe:	685a      	ldr	r2, [r3, #4]
 8006a00:	432a      	orrs	r2, r5
 8006a02:	605a      	str	r2, [r3, #4]
 8006a04:	e76d      	b.n	80068e2 <HAL_PCD_IRQHandler+0x12>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006a06:	f8d6 3808 	ldr.w	r3, [r6, #2056]	; 0x808
 8006a0a:	07d9      	lsls	r1, r3, #31
 8006a0c:	f100 8218 	bmi.w	8006e40 <HAL_PCD_IRQHandler+0x570>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006a10:	6820      	ldr	r0, [r4, #0]
 8006a12:	6943      	ldr	r3, [r0, #20]
 8006a14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a18:	6143      	str	r3, [r0, #20]
 8006a1a:	e7a7      	b.n	800696c <HAL_PCD_IRQHandler+0x9c>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006a1c:	f8d6 3804 	ldr.w	r3, [r6, #2052]	; 0x804
 8006a20:	f023 0301 	bic.w	r3, r3, #1
 8006a24:	f8c6 3804 	str.w	r3, [r6, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 8006a28:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	f000 8145 	beq.w	8006cbc <HAL_PCD_IRQHandler+0x3ec>
        HAL_PCD_ResumeCallback(hpcd);
 8006a32:	4620      	mov	r0, r4
 8006a34:	f005 faa6 	bl	800bf84 <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006a38:	6820      	ldr	r0, [r4, #0]
 8006a3a:	6943      	ldr	r3, [r0, #20]
 8006a3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006a40:	6143      	str	r3, [r0, #20]
 8006a42:	e78e      	b.n	8006962 <HAL_PCD_IRQHandler+0x92>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006a44:	6820      	ldr	r0, [r4, #0]
 8006a46:	f004 f9ad 	bl	800ada4 <USB_ReadDevAllInEpInterrupt>
      while (ep_intr != 0U)
 8006a4a:	f8d4 8000 	ldr.w	r8, [r4]
 8006a4e:	4681      	mov	r9, r0
 8006a50:	2800      	cmp	r0, #0
 8006a52:	d080      	beq.n	8006956 <HAL_PCD_IRQHandler+0x86>
 8006a54:	f506 6310 	add.w	r3, r6, #2304	; 0x900
 8006a58:	4625      	mov	r5, r4
      epnum = 0U;
 8006a5a:	f04f 0a00 	mov.w	sl, #0
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006a5e:	f8cd b010 	str.w	fp, [sp, #16]
 8006a62:	e9cd 3602 	strd	r3, r6, [sp, #8]
 8006a66:	e007      	b.n	8006a78 <HAL_PCD_IRQHandler+0x1a8>
      while (ep_intr != 0U)
 8006a68:	ea5f 0959 	movs.w	r9, r9, lsr #1
        epnum++;
 8006a6c:	f10a 0a01 	add.w	sl, sl, #1
      while (ep_intr != 0U)
 8006a70:	f105 051c 	add.w	r5, r5, #28
 8006a74:	f000 813e 	beq.w	8006cf4 <HAL_PCD_IRQHandler+0x424>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006a78:	f019 0f01 	tst.w	r9, #1
 8006a7c:	d0f4      	beq.n	8006a68 <HAL_PCD_IRQHandler+0x198>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006a7e:	fa5f f78a 	uxtb.w	r7, sl
 8006a82:	4640      	mov	r0, r8
 8006a84:	4639      	mov	r1, r7
 8006a86:	f004 f99f 	bl	800adc8 <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006a8a:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006a8c:	4606      	mov	r6, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006a8e:	d519      	bpl.n	8006ac4 <HAL_PCD_IRQHandler+0x1f4>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006a90:	f04f 0c01 	mov.w	ip, #1
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006a94:	9b03      	ldr	r3, [sp, #12]
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006a96:	f00a 010f 	and.w	r1, sl, #15
 8006a9a:	9a02      	ldr	r2, [sp, #8]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006a9c:	f8d3 0834 	ldr.w	r0, [r3, #2100]	; 0x834
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006aa0:	fa0c f101 	lsl.w	r1, ip, r1
 8006aa4:	eb02 124a 	add.w	r2, r2, sl, lsl #5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006aa8:	ea20 0001 	bic.w	r0, r0, r1
            if (hpcd->Init.dma_enable == 1U)
 8006aac:	6921      	ldr	r1, [r4, #16]
 8006aae:	4561      	cmp	r1, ip
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006ab0:	f8c3 0834 	str.w	r0, [r3, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006ab4:	f8c2 c008 	str.w	ip, [r2, #8]
            if (hpcd->Init.dma_enable == 1U)
 8006ab8:	f000 81cb 	beq.w	8006e52 <HAL_PCD_IRQHandler+0x582>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006abc:	4639      	mov	r1, r7
 8006abe:	4620      	mov	r0, r4
 8006ac0:	f005 fa24 	bl	800bf0c <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006ac4:	0730      	lsls	r0, r6, #28
 8006ac6:	d504      	bpl.n	8006ad2 <HAL_PCD_IRQHandler+0x202>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006ac8:	9b02      	ldr	r3, [sp, #8]
 8006aca:	2208      	movs	r2, #8
 8006acc:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8006ad0:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006ad2:	06f1      	lsls	r1, r6, #27
 8006ad4:	d504      	bpl.n	8006ae0 <HAL_PCD_IRQHandler+0x210>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006ad6:	9b02      	ldr	r3, [sp, #8]
 8006ad8:	2210      	movs	r2, #16
 8006ada:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8006ade:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006ae0:	0672      	lsls	r2, r6, #25
 8006ae2:	d504      	bpl.n	8006aee <HAL_PCD_IRQHandler+0x21e>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006ae4:	9b02      	ldr	r3, [sp, #8]
 8006ae6:	2240      	movs	r2, #64	; 0x40
 8006ae8:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8006aec:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006aee:	07b3      	lsls	r3, r6, #30
 8006af0:	d504      	bpl.n	8006afc <HAL_PCD_IRQHandler+0x22c>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006af2:	9b02      	ldr	r3, [sp, #8]
 8006af4:	2202      	movs	r2, #2
 8006af6:	eb03 134a 	add.w	r3, r3, sl, lsl #5
 8006afa:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006afc:	0636      	lsls	r6, r6, #24
 8006afe:	f100 80fc 	bmi.w	8006cfa <HAL_PCD_IRQHandler+0x42a>
 8006b02:	f8d4 8000 	ldr.w	r8, [r4]
 8006b06:	e7af      	b.n	8006a68 <HAL_PCD_IRQHandler+0x198>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006b08:	f004 f944 	bl	800ad94 <USB_ReadDevAllOutEpInterrupt>
      while (ep_intr != 0U)
 8006b0c:	4605      	mov	r5, r0
 8006b0e:	6820      	ldr	r0, [r4, #0]
 8006b10:	2d00      	cmp	r5, #0
 8006b12:	f43f af1a 	beq.w	800694a <HAL_PCD_IRQHandler+0x7a>
 8006b16:	f506 6330 	add.w	r3, r6, #2816	; 0xb00
 8006b1a:	f504 7901 	add.w	r9, r4, #516	; 0x204
      epnum = 0U;
 8006b1e:	2700      	movs	r7, #0
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006b20:	9602      	str	r6, [sp, #8]
 8006b22:	469a      	mov	sl, r3
 8006b24:	e006      	b.n	8006b34 <HAL_PCD_IRQHandler+0x264>
      while (ep_intr != 0U)
 8006b26:	086d      	lsrs	r5, r5, #1
        epnum++;
 8006b28:	f107 0701 	add.w	r7, r7, #1
      while (ep_intr != 0U)
 8006b2c:	f109 091c 	add.w	r9, r9, #28
 8006b30:	f000 80de 	beq.w	8006cf0 <HAL_PCD_IRQHandler+0x420>
        if ((ep_intr & 0x1U) != 0U)
 8006b34:	07ee      	lsls	r6, r5, #31
 8006b36:	d5f6      	bpl.n	8006b26 <HAL_PCD_IRQHandler+0x256>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006b38:	b2fe      	uxtb	r6, r7
 8006b3a:	4631      	mov	r1, r6
 8006b3c:	f004 f93a 	bl	800adb4 <USB_ReadDevOutEPInterrupt>
 8006b40:	4680      	mov	r8, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006b42:	6820      	ldr	r0, [r4, #0]
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006b44:	f018 0f01 	tst.w	r8, #1
 8006b48:	f040 813e 	bne.w	8006dc8 <HAL_PCD_IRQHandler+0x4f8>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006b4c:	f018 0f08 	tst.w	r8, #8
 8006b50:	f040 8120 	bne.w	8006d94 <HAL_PCD_IRQHandler+0x4c4>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006b54:	f018 0f10 	tst.w	r8, #16
 8006b58:	d003      	beq.n	8006b62 <HAL_PCD_IRQHandler+0x292>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006b5a:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 8006b5e:	2210      	movs	r2, #16
 8006b60:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006b62:	f018 0f20 	tst.w	r8, #32
 8006b66:	d003      	beq.n	8006b70 <HAL_PCD_IRQHandler+0x2a0>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006b68:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 8006b6c:	2220      	movs	r2, #32
 8006b6e:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006b70:	f418 5f00 	tst.w	r8, #8192	; 0x2000
 8006b74:	d0d7      	beq.n	8006b26 <HAL_PCD_IRQHandler+0x256>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006b76:	eb0a 1347 	add.w	r3, sl, r7, lsl #5
 8006b7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006b7e:	609a      	str	r2, [r3, #8]
 8006b80:	e7d1      	b.n	8006b26 <HAL_PCD_IRQHandler+0x256>
      HAL_PCD_ConnectCallback(hpcd);
 8006b82:	4620      	mov	r0, r4
 8006b84:	f005 fa0a 	bl	800bf9c <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006b88:	6820      	ldr	r0, [r4, #0]
 8006b8a:	6943      	ldr	r3, [r0, #20]
 8006b8c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006b90:	6143      	str	r3, [r0, #20]
 8006b92:	e72a      	b.n	80069ea <HAL_PCD_IRQHandler+0x11a>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006b94:	4620      	mov	r0, r4
 8006b96:	2100      	movs	r1, #0
 8006b98:	f005 f9f8 	bl	800bf8c <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006b9c:	6820      	ldr	r0, [r4, #0]
 8006b9e:	6943      	ldr	r3, [r0, #20]
 8006ba0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006ba4:	6143      	str	r3, [r0, #20]
 8006ba6:	e71a      	b.n	80069de <HAL_PCD_IRQHandler+0x10e>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006ba8:	4620      	mov	r0, r4
 8006baa:	2100      	movs	r1, #0
 8006bac:	f005 f9f2 	bl	800bf94 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006bb0:	6820      	ldr	r0, [r4, #0]
 8006bb2:	6943      	ldr	r3, [r0, #20]
 8006bb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006bb8:	6143      	str	r3, [r0, #20]
 8006bba:	e70a      	b.n	80069d2 <HAL_PCD_IRQHandler+0x102>
      HAL_PCD_SOFCallback(hpcd);
 8006bbc:	4620      	mov	r0, r4
 8006bbe:	f005 f9af 	bl	800bf20 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006bc2:	6820      	ldr	r0, [r4, #0]
 8006bc4:	6943      	ldr	r3, [r0, #20]
 8006bc6:	f003 0308 	and.w	r3, r3, #8
 8006bca:	6143      	str	r3, [r0, #20]
 8006bcc:	e6fb      	b.n	80069c6 <HAL_PCD_IRQHandler+0xf6>
      (void)USB_ActivateSetup(hpcd->Instance);
 8006bce:	f004 f911 	bl	800adf4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006bd2:	6820      	ldr	r0, [r4, #0]
 8006bd4:	f003 fd9c 	bl	800a710 <USB_GetDevSpeed>
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006bd8:	6825      	ldr	r5, [r4, #0]
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006bda:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006bdc:	f001 f90c 	bl	8007df8 <HAL_RCC_GetHCLKFreq>
 8006be0:	7b22      	ldrb	r2, [r4, #12]
 8006be2:	4601      	mov	r1, r0
 8006be4:	4628      	mov	r0, r5
 8006be6:	f003 fbfd 	bl	800a3e4 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 8006bea:	4620      	mov	r0, r4
 8006bec:	f005 f99c 	bl	800bf28 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006bf0:	6820      	ldr	r0, [r4, #0]
 8006bf2:	6943      	ldr	r3, [r0, #20]
 8006bf4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006bf8:	6143      	str	r3, [r0, #20]
 8006bfa:	e6de      	b.n	80069ba <HAL_PCD_IRQHandler+0xea>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006bfc:	f8d6 3804 	ldr.w	r3, [r6, #2052]	; 0x804
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006c00:	2110      	movs	r1, #16
 8006c02:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006c04:	f506 6500 	add.w	r5, r6, #2048	; 0x800
 8006c08:	f023 0301 	bic.w	r3, r3, #1
 8006c0c:	606b      	str	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006c0e:	f003 fd6d 	bl	800a6ec <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c12:	6860      	ldr	r0, [r4, #4]
 8006c14:	b310      	cbz	r0, 8006c5c <HAL_PCD_IRQHandler+0x38c>
 8006c16:	f506 6310 	add.w	r3, r6, #2304	; 0x900
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006c1a:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 8006c1e:	6099      	str	r1, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c20:	f10b 0b01 	add.w	fp, fp, #1
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	3320      	adds	r3, #32
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c28:	4583      	cmp	fp, r0
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006c2a:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8006c2e:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006c32:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8006c36:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8006c3a:	f843 2c20 	str.w	r2, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006c3e:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006c42:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 8006c46:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8006c4a:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006c4e:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 8006c52:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8006c56:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c5a:	d1e0      	bne.n	8006c1e <HAL_PCD_IRQHandler+0x34e>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006c5c:	69eb      	ldr	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006c5e:	6b22      	ldr	r2, [r4, #48]	; 0x30
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006c60:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8006c64:	61eb      	str	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006c66:	b9f2      	cbnz	r2, 8006ca6 <HAL_PCD_IRQHandler+0x3d6>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006c68:	696a      	ldr	r2, [r5, #20]
 8006c6a:	f242 032b 	movw	r3, #8235	; 0x202b
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	616b      	str	r3, [r5, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006c72:	692b      	ldr	r3, [r5, #16]
 8006c74:	f043 030b 	orr.w	r3, r3, #11
 8006c78:	612b      	str	r3, [r5, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006c7a:	f8d6 3800 	ldr.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006c7e:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8006c82:	7c21      	ldrb	r1, [r4, #16]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006c84:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006c88:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006c8a:	f8c6 3800 	str.w	r3, [r6, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006c8e:	f004 f8c7 	bl	800ae20 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006c92:	6820      	ldr	r0, [r4, #0]
 8006c94:	6943      	ldr	r3, [r0, #20]
 8006c96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006c9a:	6143      	str	r3, [r0, #20]
 8006c9c:	e686      	b.n	80069ac <HAL_PCD_IRQHandler+0xdc>
        HAL_PCD_SuspendCallback(hpcd);
 8006c9e:	4620      	mov	r0, r4
 8006ca0:	f005 f958 	bl	800bf54 <HAL_PCD_SuspendCallback>
 8006ca4:	e67b      	b.n	800699e <HAL_PCD_IRQHandler+0xce>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006ca6:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
 8006caa:	f043 030b 	orr.w	r3, r3, #11
 8006cae:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006cb2:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8006cb4:	f043 030b 	orr.w	r3, r3, #11
 8006cb8:	646b      	str	r3, [r5, #68]	; 0x44
 8006cba:	e7de      	b.n	8006c7a <HAL_PCD_IRQHandler+0x3aa>
        hpcd->LPM_State = LPM_L0;
 8006cbc:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006cbe:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
 8006cc0:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006cc4:	f000 fac8 	bl	8007258 <HAL_PCDEx_LPM_Callback>
 8006cc8:	e6b6      	b.n	8006a38 <HAL_PCD_IRQHandler+0x168>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006cca:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006cce:	2208      	movs	r2, #8
 8006cd0:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 8006cd4:	4630      	mov	r0, r6
 8006cd6:	f003 ffa3 	bl	800ac20 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006cda:	f3c5 130a 	ubfx	r3, r5, #4, #11
 8006cde:	eb04 0287 	add.w	r2, r4, r7, lsl #2
 8006ce2:	6820      	ldr	r0, [r4, #0]
 8006ce4:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 8006ce8:	440b      	add	r3, r1
 8006cea:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 8006cee:	e621      	b.n	8006934 <HAL_PCD_IRQHandler+0x64>
 8006cf0:	9e02      	ldr	r6, [sp, #8]
 8006cf2:	e62a      	b.n	800694a <HAL_PCD_IRQHandler+0x7a>
 8006cf4:	e9dd 6b03 	ldrd	r6, fp, [sp, #12]
 8006cf8:	e62d      	b.n	8006956 <HAL_PCD_IRQHandler+0x86>
  if (ep->xfer_count > ep->xfer_len)
 8006cfa:	e9d5 1314 	ldrd	r1, r3, [r5, #80]	; 0x50
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006cfe:	f8d4 8000 	ldr.w	r8, [r4]
  if (ep->xfer_count > ep->xfer_len)
 8006d02:	428b      	cmp	r3, r1
 8006d04:	f63f aeb0 	bhi.w	8006a68 <HAL_PCD_IRQHandler+0x198>
  len = ep->xfer_len - ep->xfer_count;
 8006d08:	1aca      	subs	r2, r1, r3
  len32b = (len + 3U) / 4U;
 8006d0a:	6c68      	ldr	r0, [r5, #68]	; 0x44
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006d0c:	f508 6b10 	add.w	fp, r8, #2304	; 0x900
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d10:	f8cd 8014 	str.w	r8, [sp, #20]
  len32b = (len + 3U) / 4U;
 8006d14:	4282      	cmp	r2, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006d16:	eb0b 1b4a 	add.w	fp, fp, sl, lsl #5
  len32b = (len + 3U) / 4U;
 8006d1a:	bf28      	it	cs
 8006d1c:	4602      	movcs	r2, r0
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006d1e:	f8db 0018 	ldr.w	r0, [fp, #24]
  len32b = (len + 3U) / 4U;
 8006d22:	3203      	adds	r2, #3
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006d24:	b280      	uxth	r0, r0
 8006d26:	ebb0 0f92 	cmp.w	r0, r2, lsr #2
 8006d2a:	d21b      	bcs.n	8006d64 <HAL_PCD_IRQHandler+0x494>
 8006d2c:	e022      	b.n	8006d74 <HAL_PCD_IRQHandler+0x4a4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006d2e:	b1f9      	cbz	r1, 8006d70 <HAL_PCD_IRQHandler+0x4a0>
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006d30:	f894 c010 	ldrb.w	ip, [r4, #16]
 8006d34:	e9d5 3111 	ldrd	r3, r1, [r5, #68]	; 0x44
 8006d38:	f8cd c000 	str.w	ip, [sp]
 8006d3c:	429e      	cmp	r6, r3
 8006d3e:	bf28      	it	cs
 8006d40:	461e      	movcs	r6, r3
 8006d42:	b2b3      	uxth	r3, r6
 8006d44:	f003 ff56 	bl	800abf4 <USB_WritePacket>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006d48:	f8db 2018 	ldr.w	r2, [fp, #24]
    ep->xfer_buff  += len;
 8006d4c:	6ca9      	ldr	r1, [r5, #72]	; 0x48
    len32b = (len + 3U) / 4U;
 8006d4e:	1cf0      	adds	r0, r6, #3
    ep->xfer_count += len;
 8006d50:	6d6b      	ldr	r3, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006d52:	b292      	uxth	r2, r2
    ep->xfer_buff  += len;
 8006d54:	4431      	add	r1, r6
    ep->xfer_count += len;
 8006d56:	4433      	add	r3, r6
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006d58:	ebb2 0f90 	cmp.w	r2, r0, lsr #2
    ep->xfer_buff  += len;
 8006d5c:	64a9      	str	r1, [r5, #72]	; 0x48
    ep->xfer_count += len;
 8006d5e:	656b      	str	r3, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006d60:	6d29      	ldr	r1, [r5, #80]	; 0x50
 8006d62:	d305      	bcc.n	8006d70 <HAL_PCD_IRQHandler+0x4a0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006d64:	4299      	cmp	r1, r3
    len = ep->xfer_len - ep->xfer_count;
 8006d66:	eba1 0603 	sub.w	r6, r1, r3
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006d6a:	463a      	mov	r2, r7
 8006d6c:	4640      	mov	r0, r8
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006d6e:	d8de      	bhi.n	8006d2e <HAL_PCD_IRQHandler+0x45e>
 8006d70:	f8d4 8000 	ldr.w	r8, [r4]
  if (ep->xfer_len <= ep->xfer_count)
 8006d74:	4299      	cmp	r1, r3
 8006d76:	f63f ae77 	bhi.w	8006a68 <HAL_PCD_IRQHandler+0x198>
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006d7a:	9b05      	ldr	r3, [sp, #20]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006d7c:	f00a 010f 	and.w	r1, sl, #15
 8006d80:	2001      	movs	r0, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006d82:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006d86:	fa00 f101 	lsl.w	r1, r0, r1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006d8a:	ea22 0201 	bic.w	r2, r2, r1
 8006d8e:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
 8006d92:	e669      	b.n	8006a68 <HAL_PCD_IRQHandler+0x198>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006d94:	eb0a 1247 	add.w	r2, sl, r7, lsl #5
 8006d98:	2108      	movs	r1, #8
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006d9a:	eb00 1347 	add.w	r3, r0, r7, lsl #5
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006d9e:	6091      	str	r1, [r2, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006da0:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006da2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006da6:	485e      	ldr	r0, [pc, #376]	; (8006f20 <HAL_PCD_IRQHandler+0x650>)
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006da8:	6899      	ldr	r1, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006daa:	4282      	cmp	r2, r0
 8006dac:	d963      	bls.n	8006e76 <HAL_PCD_IRQHandler+0x5a6>
 8006dae:	0409      	lsls	r1, r1, #16
 8006db0:	d502      	bpl.n	8006db8 <HAL_PCD_IRQHandler+0x4e8>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006db2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006db6:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006db8:	4620      	mov	r0, r4
 8006dba:	f005 f897 	bl	800beec <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006dbe:	6921      	ldr	r1, [r4, #16]
 8006dc0:	2901      	cmp	r1, #1
 8006dc2:	d07b      	beq.n	8006ebc <HAL_PCD_IRQHandler+0x5ec>
 8006dc4:	6820      	ldr	r0, [r4, #0]
 8006dc6:	e6c5      	b.n	8006b54 <HAL_PCD_IRQHandler+0x284>
  if (hpcd->Init.dma_enable == 1U)
 8006dc8:	f8d4 c010 	ldr.w	ip, [r4, #16]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006dcc:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	eb0a 1147 	add.w	r1, sl, r7, lsl #5
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006dd6:	eb02 1247 	add.w	r2, r2, r7, lsl #5
  if (hpcd->Init.dma_enable == 1U)
 8006dda:	f1bc 0f01 	cmp.w	ip, #1
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006dde:	608b      	str	r3, [r1, #8]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006de0:	6c03      	ldr	r3, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006de2:	f8d2 e008 	ldr.w	lr, [r2, #8]
  if (hpcd->Init.dma_enable == 1U)
 8006de6:	d04b      	beq.n	8006e80 <HAL_PCD_IRQHandler+0x5b0>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006de8:	494e      	ldr	r1, [pc, #312]	; (8006f24 <HAL_PCD_IRQHandler+0x654>)
 8006dea:	428b      	cmp	r3, r1
 8006dec:	d057      	beq.n	8006e9e <HAL_PCD_IRQHandler+0x5ce>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006dee:	b927      	cbnz	r7, 8006dfa <HAL_PCD_IRQHandler+0x52a>
 8006df0:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 8006df4:	2a00      	cmp	r2, #0
 8006df6:	f000 808c 	beq.w	8006f12 <HAL_PCD_IRQHandler+0x642>
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	4631      	mov	r1, r6
 8006dfe:	f005 f87b 	bl	800bef8 <HAL_PCD_DataOutStageCallback>
 8006e02:	6820      	ldr	r0, [r4, #0]
 8006e04:	e6a2      	b.n	8006b4c <HAL_PCD_IRQHandler+0x27c>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006e06:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8006e0a:	421d      	tst	r5, r3
 8006e0c:	f43f ad92 	beq.w	8006934 <HAL_PCD_IRQHandler+0x64>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006e10:	ebc7 07c7 	rsb	r7, r7, r7, lsl #3
 8006e14:	f3c5 120a 	ubfx	r2, r5, #4, #11
 8006e18:	4630      	mov	r0, r6
 8006e1a:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 8006e1e:	4615      	mov	r5, r2
 8006e20:	f8d7 1208 	ldr.w	r1, [r7, #520]	; 0x208
 8006e24:	f003 fefc 	bl	800ac20 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006e28:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006e2c:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006e30:	442a      	add	r2, r5
 8006e32:	6820      	ldr	r0, [r4, #0]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006e34:	441d      	add	r5, r3
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006e36:	f8c7 2208 	str.w	r2, [r7, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006e3a:	f8c7 5214 	str.w	r5, [r7, #532]	; 0x214
 8006e3e:	e579      	b.n	8006934 <HAL_PCD_IRQHandler+0x64>
        HAL_PCD_SuspendCallback(hpcd);
 8006e40:	4620      	mov	r0, r4
 8006e42:	f005 f887 	bl	800bf54 <HAL_PCD_SuspendCallback>
 8006e46:	e5e3      	b.n	8006a10 <HAL_PCD_IRQHandler+0x140>
        HAL_PCD_DisconnectCallback(hpcd);
 8006e48:	4620      	mov	r0, r4
 8006e4a:	f005 f8ab 	bl	800bfa4 <HAL_PCD_DisconnectCallback>
 8006e4e:	6823      	ldr	r3, [r4, #0]
 8006e50:	e5d5      	b.n	80069fe <HAL_PCD_IRQHandler+0x12e>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006e52:	e9d5 2311 	ldrd	r2, r3, [r5, #68]	; 0x44
 8006e56:	4413      	add	r3, r2
 8006e58:	64ab      	str	r3, [r5, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006e5a:	f1ba 0f00 	cmp.w	sl, #0
 8006e5e:	f47f ae2d 	bne.w	8006abc <HAL_PCD_IRQHandler+0x1ec>
 8006e62:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	f47f ae29 	bne.w	8006abc <HAL_PCD_IRQHandler+0x1ec>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006e6a:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8006e6e:	6820      	ldr	r0, [r4, #0]
 8006e70:	f003 ffd6 	bl	800ae20 <USB_EP0_OutStart>
 8006e74:	e622      	b.n	8006abc <HAL_PCD_IRQHandler+0x1ec>
  HAL_PCD_SetupStageCallback(hpcd);
 8006e76:	4620      	mov	r0, r4
 8006e78:	f005 f838 	bl	800beec <HAL_PCD_SetupStageCallback>
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006e7c:	6820      	ldr	r0, [r4, #0]
 8006e7e:	e669      	b.n	8006b54 <HAL_PCD_IRQHandler+0x284>
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006e80:	f01e 0f08 	tst.w	lr, #8
 8006e84:	d014      	beq.n	8006eb0 <HAL_PCD_IRQHandler+0x5e0>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006e86:	4926      	ldr	r1, [pc, #152]	; (8006f20 <HAL_PCD_IRQHandler+0x650>)
 8006e88:	428b      	cmp	r3, r1
 8006e8a:	f67f ae5f 	bls.w	8006b4c <HAL_PCD_IRQHandler+0x27c>
 8006e8e:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 8006e92:	f43f ae5b 	beq.w	8006b4c <HAL_PCD_IRQHandler+0x27c>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006e96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e9a:	6093      	str	r3, [r2, #8]
 8006e9c:	e656      	b.n	8006b4c <HAL_PCD_IRQHandler+0x27c>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006e9e:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 8006ea2:	d1f8      	bne.n	8006e96 <HAL_PCD_IRQHandler+0x5c6>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006ea4:	f01e 0f20 	tst.w	lr, #32
 8006ea8:	d0a7      	beq.n	8006dfa <HAL_PCD_IRQHandler+0x52a>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006eaa:	2120      	movs	r1, #32
 8006eac:	6091      	str	r1, [r2, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006eae:	e7a4      	b.n	8006dfa <HAL_PCD_IRQHandler+0x52a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006eb0:	f01e 0f20 	tst.w	lr, #32
 8006eb4:	d008      	beq.n	8006ec8 <HAL_PCD_IRQHandler+0x5f8>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006eb6:	2320      	movs	r3, #32
 8006eb8:	6093      	str	r3, [r2, #8]
 8006eba:	e647      	b.n	8006b4c <HAL_PCD_IRQHandler+0x27c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006ebc:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8006ec0:	6820      	ldr	r0, [r4, #0]
 8006ec2:	f003 ffad 	bl	800ae20 <USB_EP0_OutStart>
 8006ec6:	e77d      	b.n	8006dc4 <HAL_PCD_IRQHandler+0x4f4>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006ec8:	f01e 0f28 	tst.w	lr, #40	; 0x28
 8006ecc:	f47f ae3e 	bne.w	8006b4c <HAL_PCD_IRQHandler+0x27c>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006ed0:	4913      	ldr	r1, [pc, #76]	; (8006f20 <HAL_PCD_IRQHandler+0x650>)
 8006ed2:	428b      	cmp	r3, r1
 8006ed4:	d902      	bls.n	8006edc <HAL_PCD_IRQHandler+0x60c>
 8006ed6:	f41e 4f00 	tst.w	lr, #32768	; 0x8000
 8006eda:	d1dc      	bne.n	8006e96 <HAL_PCD_IRQHandler+0x5c6>
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006edc:	6912      	ldr	r2, [r2, #16]
          hpcd->OUT_ep[epnum].maxpacket -
 8006ede:	f8d9 3000 	ldr.w	r3, [r9]
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8006ee2:	f8d9 1004 	ldr.w	r1, [r9, #4]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006ee6:	f3c2 0212 	ubfx	r2, r2, #0, #19
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8006eea:	4419      	add	r1, r3
          hpcd->OUT_ep[epnum].maxpacket -
 8006eec:	1a9a      	subs	r2, r3, r2
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8006eee:	f8c9 1004 	str.w	r1, [r9, #4]
        hpcd->OUT_ep[epnum].xfer_count =
 8006ef2:	f8c9 2010 	str.w	r2, [r9, #16]
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006ef6:	2f00      	cmp	r7, #0
 8006ef8:	f47f af7f 	bne.w	8006dfa <HAL_PCD_IRQHandler+0x52a>
 8006efc:	f8d4 2210 	ldr.w	r2, [r4, #528]	; 0x210
 8006f00:	2a00      	cmp	r2, #0
 8006f02:	f47f af7a 	bne.w	8006dfa <HAL_PCD_IRQHandler+0x52a>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006f06:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8006f0a:	2101      	movs	r1, #1
 8006f0c:	f003 ff88 	bl	800ae20 <USB_EP0_OutStart>
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006f10:	e773      	b.n	8006dfa <HAL_PCD_IRQHandler+0x52a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006f12:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8006f16:	4639      	mov	r1, r7
 8006f18:	f003 ff82 	bl	800ae20 <USB_EP0_OutStart>
 8006f1c:	e76d      	b.n	8006dfa <HAL_PCD_IRQHandler+0x52a>
 8006f1e:	bf00      	nop
 8006f20:	4f54300a 	.word	0x4f54300a
 8006f24:	4f54310a 	.word	0x4f54310a

08006f28 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8006f28:	f890 23bc 	ldrb.w	r2, [r0, #956]	; 0x3bc
 8006f2c:	2a01      	cmp	r2, #1
 8006f2e:	d00d      	beq.n	8006f4c <HAL_PCD_SetAddress+0x24>
 8006f30:	2201      	movs	r2, #1
{
 8006f32:	b510      	push	{r4, lr}
 8006f34:	4604      	mov	r4, r0
  hpcd->USB_Address = address;
 8006f36:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006f3a:	6800      	ldr	r0, [r0, #0]
  __HAL_LOCK(hpcd);
 8006f3c:	f884 23bc 	strb.w	r2, [r4, #956]	; 0x3bc
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006f40:	f003 fef2 	bl	800ad28 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006f44:	2000      	movs	r0, #0
 8006f46:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8006f4a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8006f4c:	2002      	movs	r0, #2
}
 8006f4e:	4770      	bx	lr

08006f50 <HAL_PCD_EP_Open>:
{
 8006f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f52:	f001 050f 	and.w	r5, r1, #15
  if ((ep_addr & 0x80U) == 0x80U)
 8006f56:	0609      	lsls	r1, r1, #24
{
 8006f58:	4606      	mov	r6, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006f5a:	f04f 041c 	mov.w	r4, #28
  if ((ep_addr & 0x80U) == 0x80U)
 8006f5e:	d422      	bmi.n	8006fa6 <HAL_PCD_EP_Open+0x56>
    ep->is_in = 0U;
 8006f60:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006f64:	fb04 6405 	mla	r4, r4, r5, r6
    ep->is_in = 0U;
 8006f68:	2700      	movs	r7, #0
 8006f6a:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006f6e:	f504 71fe 	add.w	r1, r4, #508	; 0x1fc
    ep->is_in = 0U;
 8006f72:	f880 71fd 	strb.w	r7, [r0, #509]	; 0x1fd
  if (ep->is_in != 0U)
 8006f76:	7848      	ldrb	r0, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006f78:	700d      	strb	r5, [r1, #0]
  ep->maxpacket = ep_mps;
 8006f7a:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8006f7c:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8006f7e:	b100      	cbz	r0, 8006f82 <HAL_PCD_EP_Open+0x32>
    ep->tx_fifo_num = ep->num;
 8006f80:	80cd      	strh	r5, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 8006f82:	2b02      	cmp	r3, #2
 8006f84:	d101      	bne.n	8006f8a <HAL_PCD_EP_Open+0x3a>
    ep->data_pid_start = 0U;
 8006f86:	2300      	movs	r3, #0
 8006f88:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 8006f8a:	f896 33bc 	ldrb.w	r3, [r6, #956]	; 0x3bc
 8006f8e:	2b01      	cmp	r3, #1
 8006f90:	d015      	beq.n	8006fbe <HAL_PCD_EP_Open+0x6e>
 8006f92:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006f94:	6830      	ldr	r0, [r6, #0]
  __HAL_LOCK(hpcd);
 8006f96:	f886 33bc 	strb.w	r3, [r6, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006f9a:	f003 fbc5 	bl	800a728 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006f9e:	2000      	movs	r0, #0
 8006fa0:	f886 03bc 	strb.w	r0, [r6, #956]	; 0x3bc
}
 8006fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ep->is_in = 1U;
 8006fa6:	ebc5 00c5 	rsb	r0, r5, r5, lsl #3
 8006faa:	2701      	movs	r7, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006fac:	fb04 6405 	mla	r4, r4, r5, r6
    ep->is_in = 1U;
 8006fb0:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006fb4:	f104 013c 	add.w	r1, r4, #60	; 0x3c
    ep->is_in = 1U;
 8006fb8:	f880 703d 	strb.w	r7, [r0, #61]	; 0x3d
 8006fbc:	e7db      	b.n	8006f76 <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 8006fbe:	2002      	movs	r0, #2
}
 8006fc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fc2:	bf00      	nop

08006fc4 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 8006fc4:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006fc8:	f001 030f 	and.w	r3, r1, #15
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006fcc:	f04f 011c 	mov.w	r1, #28
{
 8006fd0:	b510      	push	{r4, lr}
 8006fd2:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8006fd4:	d119      	bne.n	800700a <HAL_PCD_EP_Close+0x46>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006fd6:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 8006fda:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 8006fde:	2000      	movs	r0, #0
 8006fe0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006fe4:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 8006fe8:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006fec:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8006fee:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d018      	beq.n	8007028 <HAL_PCD_EP_Close+0x64>
 8006ff6:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006ff8:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8006ffa:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006ffe:	f003 fbdb 	bl	800a7b8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007002:	2000      	movs	r0, #0
 8007004:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8007008:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800700a:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 800700e:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 8007012:	2001      	movs	r0, #1
 8007014:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007018:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 800701a:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num   = ep_addr & EP_ADDR_MSK;
 800701e:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8007020:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007024:	2b01      	cmp	r3, #1
 8007026:	d1e6      	bne.n	8006ff6 <HAL_PCD_EP_Close+0x32>
 8007028:	2002      	movs	r0, #2
}
 800702a:	bd10      	pop	{r4, pc}

0800702c <HAL_PCD_EP_Receive>:
{
 800702c:	b570      	push	{r4, r5, r6, lr}
 800702e:	f001 050f 	and.w	r5, r1, #15
  ep->xfer_count = 0U;
 8007032:	2600      	movs	r6, #0
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007034:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 8007036:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800703a:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 800703e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007042:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
  ep->xfer_buff = pBuf;
 8007046:	f8c4 2208 	str.w	r2, [r4, #520]	; 0x208
  ep->xfer_len = len;
 800704a:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->num = ep_addr & EP_ADDR_MSK;
 800704e:	f884 51fc 	strb.w	r5, [r4, #508]	; 0x1fc
  ep->xfer_count = 0U;
 8007052:	f8c4 6214 	str.w	r6, [r4, #532]	; 0x214
  ep->is_in = 0U;
 8007056:	f884 61fd 	strb.w	r6, [r4, #509]	; 0x1fd
  if (hpcd->Init.dma_enable == 1U)
 800705a:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800705c:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 800705e:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;
 8007060:	bf08      	it	eq
 8007062:	f8c4 220c 	streq.w	r2, [r4, #524]	; 0x20c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007066:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007068:	b91d      	cbnz	r5, 8007072 <HAL_PCD_EP_Receive+0x46>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800706a:	f003 fd1b 	bl	800aaa4 <USB_EP0StartXfer>
}
 800706e:	2000      	movs	r0, #0
 8007070:	bd70      	pop	{r4, r5, r6, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007072:	f003 fc03 	bl	800a87c <USB_EPStartXfer>
}
 8007076:	2000      	movs	r0, #0
 8007078:	bd70      	pop	{r4, r5, r6, pc}
 800707a:	bf00      	nop

0800707c <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800707c:	f001 010f 	and.w	r1, r1, #15
 8007080:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8007084:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 8007088:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 800708c:	4770      	bx	lr
 800708e:	bf00      	nop

08007090 <HAL_PCD_EP_Transmit>:
{
 8007090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007092:	f001 050f 	and.w	r5, r1, #15
  ep->is_in = 1U;
 8007096:	2601      	movs	r6, #1
  ep->xfer_count = 0U;
 8007098:	2700      	movs	r7, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800709a:	211c      	movs	r1, #28
  ep->xfer_buff = pBuf;
 800709c:	ebc5 04c5 	rsb	r4, r5, r5, lsl #3
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80070a0:	fb01 0105 	mla	r1, r1, r5, r0
  ep->xfer_buff = pBuf;
 80070a4:	eb00 0484 	add.w	r4, r0, r4, lsl #2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80070a8:	313c      	adds	r1, #60	; 0x3c
  ep->xfer_buff = pBuf;
 80070aa:	64a2      	str	r2, [r4, #72]	; 0x48
  ep->xfer_len = len;
 80070ac:	6523      	str	r3, [r4, #80]	; 0x50
  ep->num = ep_addr & EP_ADDR_MSK;
 80070ae:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 80070b2:	6567      	str	r7, [r4, #84]	; 0x54
  ep->is_in = 1U;
 80070b4:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  if (hpcd->Init.dma_enable == 1U)
 80070b8:	6903      	ldr	r3, [r0, #16]
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80070ba:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 80070bc:	42b3      	cmp	r3, r6
    ep->dma_addr = (uint32_t)pBuf;
 80070be:	bf08      	it	eq
 80070c0:	64e2      	streq	r2, [r4, #76]	; 0x4c
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80070c2:	b2da      	uxtb	r2, r3
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80070c4:	b91d      	cbnz	r5, 80070ce <HAL_PCD_EP_Transmit+0x3e>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80070c6:	f003 fced 	bl	800aaa4 <USB_EP0StartXfer>
}
 80070ca:	2000      	movs	r0, #0
 80070cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80070ce:	f003 fbd5 	bl	800a87c <USB_EPStartXfer>
}
 80070d2:	2000      	movs	r0, #0
 80070d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070d6:	bf00      	nop

080070d8 <HAL_PCD_EP_SetStall>:
{
 80070d8:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80070da:	6843      	ldr	r3, [r0, #4]
 80070dc:	f001 050f 	and.w	r5, r1, #15
 80070e0:	429d      	cmp	r5, r3
 80070e2:	d833      	bhi.n	800714c <HAL_PCD_EP_SetStall+0x74>
  if ((0x80U & ep_addr) == 0x80U)
 80070e4:	060b      	lsls	r3, r1, #24
 80070e6:	4604      	mov	r4, r0
 80070e8:	d41c      	bmi.n	8007124 <HAL_PCD_EP_SetStall+0x4c>
    ep->is_in = 0U;
 80070ea:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
    ep = &hpcd->OUT_ep[ep_addr];
 80070ee:	201c      	movs	r0, #28
    ep->is_in = 0U;
 80070f0:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 80070f2:	fb00 4101 	mla	r1, r0, r1, r4
    ep->is_in = 0U;
 80070f6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    ep = &hpcd->OUT_ep[ep_addr];
 80070fa:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 80070fe:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 8007102:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8007104:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8007106:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8007108:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 800710c:	429a      	cmp	r2, r3
 800710e:	d01b      	beq.n	8007148 <HAL_PCD_EP_SetStall+0x70>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007110:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007112:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007116:	f003 fda7 	bl	800ac68 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800711a:	b1cd      	cbz	r5, 8007150 <HAL_PCD_EP_SetStall+0x78>
  __HAL_UNLOCK(hpcd);
 800711c:	2000      	movs	r0, #0
 800711e:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8007122:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007124:	211c      	movs	r1, #28
    ep->is_in = 1U;
 8007126:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 800712a:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800712c:	fb01 0105 	mla	r1, r1, r5, r0
    ep->is_in = 1U;
 8007130:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007134:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 8007136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  ep->is_stall = 1U;
 800713a:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 800713c:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 800713e:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8007140:	f894 23bc 	ldrb.w	r2, [r4, #956]	; 0x3bc
 8007144:	429a      	cmp	r2, r3
 8007146:	d1e3      	bne.n	8007110 <HAL_PCD_EP_SetStall+0x38>
 8007148:	2002      	movs	r0, #2
}
 800714a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800714c:	2001      	movs	r0, #1
}
 800714e:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007150:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8007154:	7c21      	ldrb	r1, [r4, #16]
 8007156:	6820      	ldr	r0, [r4, #0]
 8007158:	f003 fe62 	bl	800ae20 <USB_EP0_OutStart>
 800715c:	e7de      	b.n	800711c <HAL_PCD_EP_SetStall+0x44>
 800715e:	bf00      	nop

08007160 <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007160:	6842      	ldr	r2, [r0, #4]
{
 8007162:	b538      	push	{r3, r4, r5, lr}
 8007164:	f001 030f 	and.w	r3, r1, #15
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007168:	4293      	cmp	r3, r2
 800716a:	d832      	bhi.n	80071d2 <HAL_PCD_EP_ClrStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 800716c:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007170:	4604      	mov	r4, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007172:	f04f 011c 	mov.w	r1, #28
    ep->is_in = 1U;
 8007176:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
  if ((0x80U & ep_addr) == 0x80U)
 800717a:	d119      	bne.n	80071b0 <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800717c:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 0U;
 8007180:	2000      	movs	r0, #0
 8007182:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 8007186:	2500      	movs	r5, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007188:	f501 71fe 	add.w	r1, r1, #508	; 0x1fc
    ep->is_in = 0U;
 800718c:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 8007190:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 8007192:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 8007194:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8007198:	2b01      	cmp	r3, #1
 800719a:	d018      	beq.n	80071ce <HAL_PCD_EP_ClrStall+0x6e>
 800719c:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800719e:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80071a0:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80071a4:	f003 fd94 	bl	800acd0 <USB_EPClearStall>
  return HAL_OK;
 80071a8:	4628      	mov	r0, r5
  __HAL_UNLOCK(hpcd);
 80071aa:	f884 53bc 	strb.w	r5, [r4, #956]	; 0x3bc
}
 80071ae:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80071b0:	fb01 4103 	mla	r1, r1, r3, r4
    ep->is_in = 1U;
 80071b4:	2001      	movs	r0, #1
 80071b6:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  ep->is_stall = 0U;
 80071ba:	2500      	movs	r5, #0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80071bc:	313c      	adds	r1, #60	; 0x3c
    ep->is_in = 1U;
 80071be:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 80071c2:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 80071c4:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 80071c6:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d1e6      	bne.n	800719c <HAL_PCD_EP_ClrStall+0x3c>
 80071ce:	2002      	movs	r0, #2
}
 80071d0:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80071d2:	2001      	movs	r0, #1
}
 80071d4:	bd38      	pop	{r3, r4, r5, pc}
 80071d6:	bf00      	nop

080071d8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80071d8:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80071da:	6805      	ldr	r5, [r0, #0]
 80071dc:	6a6b      	ldr	r3, [r5, #36]	; 0x24

  if (fifo == 0U)
 80071de:	b929      	cbnz	r1, 80071ec <HAL_PCDEx_SetTxFiFo+0x14>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80071e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 80071e4:	2000      	movs	r0, #0
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80071e6:	62ab      	str	r3, [r5, #40]	; 0x28
}
 80071e8:	bc30      	pop	{r4, r5}
 80071ea:	4770      	bx	lr
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80071ec:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    for (i = 0U; i < (fifo - 1U); i++)
 80071ee:	1e4c      	subs	r4, r1, #1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80071f0:	eb03 4010 	add.w	r0, r3, r0, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 80071f4:	d00b      	beq.n	800720e <HAL_PCDEx_SetTxFiFo+0x36>
 80071f6:	2300      	movs	r3, #0
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80071f8:	f103 0140 	add.w	r1, r3, #64	; 0x40
    for (i = 0U; i < (fifo - 1U); i++)
 80071fc:	3301      	adds	r3, #1
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80071fe:	eb05 0181 	add.w	r1, r5, r1, lsl #2
    for (i = 0U; i < (fifo - 1U); i++)
 8007202:	b2db      	uxtb	r3, r3
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007204:	6849      	ldr	r1, [r1, #4]
    for (i = 0U; i < (fifo - 1U); i++)
 8007206:	42a3      	cmp	r3, r4
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007208:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800720c:	d3f4      	bcc.n	80071f8 <HAL_PCDEx_SetTxFiFo+0x20>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800720e:	3440      	adds	r4, #64	; 0x40
 8007210:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8007214:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 8007218:	6060      	str	r0, [r4, #4]
}
 800721a:	2000      	movs	r0, #0
 800721c:	bc30      	pop	{r4, r5}
 800721e:	4770      	bx	lr

08007220 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007220:	4603      	mov	r3, r0
  hpcd->Instance->GRXFSIZ = size;

  return HAL_OK;
}
 8007222:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	6259      	str	r1, [r3, #36]	; 0x24
}
 8007228:	4770      	bx	lr
 800722a:	bf00      	nop

0800722c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800722c:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800722e:	4909      	ldr	r1, [pc, #36]	; (8007254 <HAL_PCDEx_ActivateLPM+0x28>)
{
 8007230:	b430      	push	{r4, r5}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007232:	681a      	ldr	r2, [r3, #0]
  hpcd->LPM_State = LPM_L0;
 8007234:	2400      	movs	r4, #0
  hpcd->lpm_active = 1U;
 8007236:	2501      	movs	r5, #1
  hpcd->LPM_State = LPM_L0;
 8007238:	f883 43f4 	strb.w	r4, [r3, #1012]	; 0x3f4

  return HAL_OK;
}
 800723c:	4620      	mov	r0, r4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800723e:	6994      	ldr	r4, [r2, #24]
  hpcd->lpm_active = 1U;
 8007240:	f8c3 53fc 	str.w	r5, [r3, #1020]	; 0x3fc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007244:	f044 6400 	orr.w	r4, r4, #134217728	; 0x8000000
 8007248:	6194      	str	r4, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800724a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800724c:	4319      	orrs	r1, r3
}
 800724e:	bc30      	pop	{r4, r5}
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007250:	6551      	str	r1, [r2, #84]	; 0x54
}
 8007252:	4770      	bx	lr
 8007254:	10000003 	.word	0x10000003

08007258 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007258:	4770      	bx	lr
 800725a:	bf00      	nop

0800725c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800725c:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800725e:	4b11      	ldr	r3, [pc, #68]	; (80072a4 <HAL_PWREx_ConfigSupply+0x48>)
 8007260:	68da      	ldr	r2, [r3, #12]
 8007262:	0752      	lsls	r2, r2, #29
 8007264:	d406      	bmi.n	8007274 <HAL_PWREx_ConfigSupply+0x18>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007266:	68db      	ldr	r3, [r3, #12]
 8007268:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800726c:	1a18      	subs	r0, r3, r0
 800726e:	bf18      	it	ne
 8007270:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8007272:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007274:	68da      	ldr	r2, [r3, #12]
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007276:	461d      	mov	r5, r3
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007278:	f022 0207 	bic.w	r2, r2, #7
 800727c:	4310      	orrs	r0, r2
 800727e:	60d8      	str	r0, [r3, #12]
  tickstart = HAL_GetTick ();
 8007280:	f7fc fa24 	bl	80036cc <HAL_GetTick>
 8007284:	4604      	mov	r4, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007286:	e005      	b.n	8007294 <HAL_PWREx_ConfigSupply+0x38>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007288:	f7fc fa20 	bl	80036cc <HAL_GetTick>
 800728c:	1b00      	subs	r0, r0, r4
 800728e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8007292:	d804      	bhi.n	800729e <HAL_PWREx_ConfigSupply+0x42>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007294:	686b      	ldr	r3, [r5, #4]
 8007296:	049b      	lsls	r3, r3, #18
 8007298:	d5f6      	bpl.n	8007288 <HAL_PWREx_ConfigSupply+0x2c>
  return HAL_OK;
 800729a:	2000      	movs	r0, #0
}
 800729c:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800729e:	2001      	movs	r0, #1
}
 80072a0:	bd38      	pop	{r3, r4, r5, pc}
 80072a2:	bf00      	nop
 80072a4:	58024800 	.word	0x58024800

080072a8 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80072a8:	4a02      	ldr	r2, [pc, #8]	; (80072b4 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 80072aa:	68d3      	ldr	r3, [r2, #12]
 80072ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80072b0:	60d3      	str	r3, [r2, #12]
}
 80072b2:	4770      	bx	lr
 80072b4:	58024800 	.word	0x58024800

080072b8 <HAL_RCC_GetSysClockFreq.part.0>:
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80072b8:	4b3b      	ldr	r3, [pc, #236]	; (80073a8 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 80072ba:	b430      	push	{r4, r5}
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80072bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80072be:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80072c0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));

    if (pllm != 0U)
 80072c2:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80072c6:	f3c4 1005 	ubfx	r0, r4, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80072ca:	6b5d      	ldr	r5, [r3, #52]	; 0x34
    if (pllm != 0U)
 80072cc:	d038      	beq.n	8007340 <HAL_RCC_GetSysClockFreq.part.0+0x88>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80072ce:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80072d2:	f001 0101 	and.w	r1, r1, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80072d6:	f002 0203 	and.w	r2, r2, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80072da:	fb01 f105 	mul.w	r1, r1, r5
 80072de:	2a01      	cmp	r2, #1
 80072e0:	ee07 1a90 	vmov	s15, r1
 80072e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    {
      switch (pllsource)
 80072e8:	d002      	beq.n	80072f0 <HAL_RCC_GetSysClockFreq.part.0+0x38>
 80072ea:	2a02      	cmp	r2, #2
 80072ec:	d04e      	beq.n	800738c <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 80072ee:	b34a      	cbz	r2, 8007344 <HAL_RCC_GetSysClockFreq.part.0+0x8c>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80072f0:	ee07 0a90 	vmov	s15, r0
 80072f4:	eddf 6a2d 	vldr	s13, [pc, #180]	; 80073ac <HAL_RCC_GetSysClockFreq.part.0+0xf4>
 80072f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80072fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072fe:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8007302:	eddf 5a2b 	vldr	s11, [pc, #172]	; 80073b0 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 8007306:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800730a:	ee06 3a90 	vmov	s13, r3
 800730e:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8007312:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007316:	ee76 6a85 	vadd.f32	s13, s13, s10
 800731a:	eee7 6a25 	vfma.f32	s13, s14, s11
 800731e:	ee66 6a26 	vmul.f32	s13, s12, s13
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007322:	4b21      	ldr	r3, [pc, #132]	; (80073a8 <HAL_RCC_GetSysClockFreq.part.0+0xf0>)
 8007324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007326:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800732a:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800732c:	ee07 3a90 	vmov	s15, r3
 8007330:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007334:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007338:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800733c:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8007340:	bc30      	pop	{r4, r5}
 8007342:	4770      	bx	lr
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	0692      	lsls	r2, r2, #26
 8007348:	d527      	bpl.n	800739a <HAL_RCC_GetSysClockFreq.part.0+0xe2>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800734a:	6819      	ldr	r1, [r3, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800734c:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007350:	4a18      	ldr	r2, [pc, #96]	; (80073b4 <HAL_RCC_GetSysClockFreq.part.0+0xfc>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007352:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007356:	f3c1 01c1 	ubfx	r1, r1, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800735a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800735e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007360:	40ca      	lsrs	r2, r1
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007362:	ed9f 5a13 	vldr	s10, [pc, #76]	; 80073b0 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 8007366:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800736a:	ee06 2a10 	vmov	s12, r2
 800736e:	ee06 3a90 	vmov	s13, r3
 8007372:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 8007376:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800737a:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800737e:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8007382:	eee7 6a05 	vfma.f32	s13, s14, s10
 8007386:	ee66 6a26 	vmul.f32	s13, s12, s13
 800738a:	e7ca      	b.n	8007322 <HAL_RCC_GetSysClockFreq.part.0+0x6a>
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800738c:	ee07 0a90 	vmov	s15, r0
 8007390:	eddf 6a09 	vldr	s13, [pc, #36]	; 80073b8 <HAL_RCC_GetSysClockFreq.part.0+0x100>
 8007394:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007398:	e7b0      	b.n	80072fc <HAL_RCC_GetSysClockFreq.part.0+0x44>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800739a:	ee07 0a90 	vmov	s15, r0
 800739e:	eddf 6a07 	vldr	s13, [pc, #28]	; 80073bc <HAL_RCC_GetSysClockFreq.part.0+0x104>
 80073a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80073a6:	e7a9      	b.n	80072fc <HAL_RCC_GetSysClockFreq.part.0+0x44>
 80073a8:	58024400 	.word	0x58024400
 80073ac:	4a742400 	.word	0x4a742400
 80073b0:	39000000 	.word	0x39000000
 80073b4:	03d09000 	.word	0x03d09000
 80073b8:	4bbebc20 	.word	0x4bbebc20
 80073bc:	4c742400 	.word	0x4c742400

080073c0 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 80073c0:	2800      	cmp	r0, #0
 80073c2:	f000 81f7 	beq.w	80077b4 <HAL_RCC_OscConfig+0x3f4>
{
 80073c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80073c8:	6803      	ldr	r3, [r0, #0]
 80073ca:	4604      	mov	r4, r0
 80073cc:	07d9      	lsls	r1, r3, #31
 80073ce:	d52e      	bpl.n	800742e <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80073d0:	49b4      	ldr	r1, [pc, #720]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
 80073d2:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80073d4:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80073d6:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80073da:	2a10      	cmp	r2, #16
 80073dc:	f000 812c 	beq.w	8007638 <HAL_RCC_OscConfig+0x278>
 80073e0:	2a18      	cmp	r2, #24
 80073e2:	f000 8124 	beq.w	800762e <HAL_RCC_OscConfig+0x26e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80073e6:	6863      	ldr	r3, [r4, #4]
 80073e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073ec:	f000 8167 	beq.w	80076be <HAL_RCC_OscConfig+0x2fe>
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	f000 817f 	beq.w	80076f4 <HAL_RCC_OscConfig+0x334>
 80073f6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80073fa:	4baa      	ldr	r3, [pc, #680]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	f000 8278 	beq.w	80078f2 <HAL_RCC_OscConfig+0x532>
 8007402:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007406:	601a      	str	r2, [r3, #0]
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800740e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007410:	f7fc f95c 	bl	80036cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007414:	4ea3      	ldr	r6, [pc, #652]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
        tickstart = HAL_GetTick();
 8007416:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007418:	e005      	b.n	8007426 <HAL_RCC_OscConfig+0x66>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800741a:	f7fc f957 	bl	80036cc <HAL_GetTick>
 800741e:	1b40      	subs	r0, r0, r5
 8007420:	2864      	cmp	r0, #100	; 0x64
 8007422:	f200 8165 	bhi.w	80076f0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007426:	6833      	ldr	r3, [r6, #0]
 8007428:	039f      	lsls	r7, r3, #14
 800742a:	d5f6      	bpl.n	800741a <HAL_RCC_OscConfig+0x5a>
 800742c:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800742e:	0799      	lsls	r1, r3, #30
 8007430:	d521      	bpl.n	8007476 <HAL_RCC_OscConfig+0xb6>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007432:	4a9c      	ldr	r2, [pc, #624]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
 8007434:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007436:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007438:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 800743c:	f040 80a8 	bne.w	8007590 <HAL_RCC_OscConfig+0x1d0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007440:	4b98      	ldr	r3, [pc, #608]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	075b      	lsls	r3, r3, #29
 8007446:	d503      	bpl.n	8007450 <HAL_RCC_OscConfig+0x90>
 8007448:	68e3      	ldr	r3, [r4, #12]
 800744a:	2b00      	cmp	r3, #0
 800744c:	f000 80ed 	beq.w	800762a <HAL_RCC_OscConfig+0x26a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007450:	f7fc f954 	bl	80036fc <HAL_GetREVID>
 8007454:	f241 0303 	movw	r3, #4099	; 0x1003
 8007458:	4298      	cmp	r0, r3
 800745a:	f200 8189 	bhi.w	8007770 <HAL_RCC_OscConfig+0x3b0>
 800745e:	6922      	ldr	r2, [r4, #16]
 8007460:	2a40      	cmp	r2, #64	; 0x40
 8007462:	f000 824e 	beq.w	8007902 <HAL_RCC_OscConfig+0x542>
 8007466:	498f      	ldr	r1, [pc, #572]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
 8007468:	684b      	ldr	r3, [r1, #4]
 800746a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800746e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8007472:	604b      	str	r3, [r1, #4]
 8007474:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007476:	06d9      	lsls	r1, r3, #27
 8007478:	d456      	bmi.n	8007528 <HAL_RCC_OscConfig+0x168>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800747a:	071d      	lsls	r5, r3, #28
 800747c:	d517      	bpl.n	80074ae <HAL_RCC_OscConfig+0xee>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800747e:	6963      	ldr	r3, [r4, #20]
 8007480:	2b00      	cmp	r3, #0
 8007482:	f000 80b4 	beq.w	80075ee <HAL_RCC_OscConfig+0x22e>
      __HAL_RCC_LSI_ENABLE();
 8007486:	4b87      	ldr	r3, [pc, #540]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
 8007488:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800748a:	461e      	mov	r6, r3
      __HAL_RCC_LSI_ENABLE();
 800748c:	f042 0201 	orr.w	r2, r2, #1
 8007490:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 8007492:	f7fc f91b 	bl	80036cc <HAL_GetTick>
 8007496:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007498:	e005      	b.n	80074a6 <HAL_RCC_OscConfig+0xe6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800749a:	f7fc f917 	bl	80036cc <HAL_GetTick>
 800749e:	1b40      	subs	r0, r0, r5
 80074a0:	2802      	cmp	r0, #2
 80074a2:	f200 8125 	bhi.w	80076f0 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80074a6:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80074a8:	0798      	lsls	r0, r3, #30
 80074aa:	d5f6      	bpl.n	800749a <HAL_RCC_OscConfig+0xda>
 80074ac:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80074ae:	069a      	lsls	r2, r3, #26
 80074b0:	d517      	bpl.n	80074e2 <HAL_RCC_OscConfig+0x122>
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80074b2:	69a3      	ldr	r3, [r4, #24]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	f000 8134 	beq.w	8007722 <HAL_RCC_OscConfig+0x362>
      __HAL_RCC_HSI48_ENABLE();
 80074ba:	4b7a      	ldr	r3, [pc, #488]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
 80074bc:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80074be:	461e      	mov	r6, r3
      __HAL_RCC_HSI48_ENABLE();
 80074c0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80074c4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80074c6:	f7fc f901 	bl	80036cc <HAL_GetTick>
 80074ca:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80074cc:	e005      	b.n	80074da <HAL_RCC_OscConfig+0x11a>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80074ce:	f7fc f8fd 	bl	80036cc <HAL_GetTick>
 80074d2:	1b40      	subs	r0, r0, r5
 80074d4:	2802      	cmp	r0, #2
 80074d6:	f200 810b 	bhi.w	80076f0 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80074da:	6833      	ldr	r3, [r6, #0]
 80074dc:	049f      	lsls	r7, r3, #18
 80074de:	d5f6      	bpl.n	80074ce <HAL_RCC_OscConfig+0x10e>
 80074e0:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074e2:	0759      	lsls	r1, r3, #29
 80074e4:	f100 80b2 	bmi.w	800764c <HAL_RCC_OscConfig+0x28c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80074e8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80074ea:	b1d8      	cbz	r0, 8007524 <HAL_RCC_OscConfig+0x164>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80074ec:	4b6d      	ldr	r3, [pc, #436]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
 80074ee:	691a      	ldr	r2, [r3, #16]
 80074f0:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80074f4:	2a18      	cmp	r2, #24
 80074f6:	f000 81ce 	beq.w	8007896 <HAL_RCC_OscConfig+0x4d6>
        __HAL_RCC_PLL_DISABLE();
 80074fa:	681a      	ldr	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80074fc:	2802      	cmp	r0, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80074fe:	461d      	mov	r5, r3
        __HAL_RCC_PLL_DISABLE();
 8007500:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8007504:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007506:	f000 8161 	beq.w	80077cc <HAL_RCC_OscConfig+0x40c>
        tickstart = HAL_GetTick();
 800750a:	f7fc f8df 	bl	80036cc <HAL_GetTick>
 800750e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007510:	e005      	b.n	800751e <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007512:	f7fc f8db 	bl	80036cc <HAL_GetTick>
 8007516:	1b00      	subs	r0, r0, r4
 8007518:	2802      	cmp	r0, #2
 800751a:	f200 80e9 	bhi.w	80076f0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800751e:	682b      	ldr	r3, [r5, #0]
 8007520:	019b      	lsls	r3, r3, #6
 8007522:	d4f6      	bmi.n	8007512 <HAL_RCC_OscConfig+0x152>
  return HAL_OK;
 8007524:	2000      	movs	r0, #0
}
 8007526:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007528:	4a5e      	ldr	r2, [pc, #376]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
 800752a:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800752c:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800752e:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007532:	2b08      	cmp	r3, #8
 8007534:	d072      	beq.n	800761c <HAL_RCC_OscConfig+0x25c>
 8007536:	2b18      	cmp	r3, #24
 8007538:	d06c      	beq.n	8007614 <HAL_RCC_OscConfig+0x254>
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800753a:	69e3      	ldr	r3, [r4, #28]
 800753c:	2b00      	cmp	r3, #0
 800753e:	f000 8103 	beq.w	8007748 <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_CSI_ENABLE();
 8007542:	4b58      	ldr	r3, [pc, #352]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
 8007544:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007546:	461e      	mov	r6, r3
        __HAL_RCC_CSI_ENABLE();
 8007548:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800754c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800754e:	f7fc f8bd 	bl	80036cc <HAL_GetTick>
 8007552:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007554:	e005      	b.n	8007562 <HAL_RCC_OscConfig+0x1a2>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8007556:	f7fc f8b9 	bl	80036cc <HAL_GetTick>
 800755a:	1b40      	subs	r0, r0, r5
 800755c:	2802      	cmp	r0, #2
 800755e:	f200 80c7 	bhi.w	80076f0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007562:	6833      	ldr	r3, [r6, #0]
 8007564:	05db      	lsls	r3, r3, #23
 8007566:	d5f6      	bpl.n	8007556 <HAL_RCC_OscConfig+0x196>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007568:	f7fc f8c8 	bl	80036fc <HAL_GetREVID>
 800756c:	f241 0303 	movw	r3, #4099	; 0x1003
 8007570:	4298      	cmp	r0, r3
 8007572:	f200 81e9 	bhi.w	8007948 <HAL_RCC_OscConfig+0x588>
 8007576:	6a22      	ldr	r2, [r4, #32]
 8007578:	6873      	ldr	r3, [r6, #4]
 800757a:	2a20      	cmp	r2, #32
 800757c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007580:	bf0c      	ite	eq
 8007582:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8007586:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 800758a:	6073      	str	r3, [r6, #4]
 800758c:	6823      	ldr	r3, [r4, #0]
 800758e:	e774      	b.n	800747a <HAL_RCC_OscConfig+0xba>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007590:	2b18      	cmp	r3, #24
 8007592:	f000 810b 	beq.w	80077ac <HAL_RCC_OscConfig+0x3ec>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007596:	68e2      	ldr	r2, [r4, #12]
 8007598:	2a00      	cmp	r2, #0
 800759a:	f000 80f3 	beq.w	8007784 <HAL_RCC_OscConfig+0x3c4>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800759e:	4941      	ldr	r1, [pc, #260]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
 80075a0:	680b      	ldr	r3, [r1, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80075a2:	460e      	mov	r6, r1
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80075a4:	f023 0319 	bic.w	r3, r3, #25
 80075a8:	4313      	orrs	r3, r2
 80075aa:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 80075ac:	f7fc f88e 	bl	80036cc <HAL_GetTick>
 80075b0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80075b2:	e005      	b.n	80075c0 <HAL_RCC_OscConfig+0x200>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80075b4:	f7fc f88a 	bl	80036cc <HAL_GetTick>
 80075b8:	1b40      	subs	r0, r0, r5
 80075ba:	2802      	cmp	r0, #2
 80075bc:	f200 8098 	bhi.w	80076f0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80075c0:	6833      	ldr	r3, [r6, #0]
 80075c2:	075f      	lsls	r7, r3, #29
 80075c4:	d5f6      	bpl.n	80075b4 <HAL_RCC_OscConfig+0x1f4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075c6:	f7fc f899 	bl	80036fc <HAL_GetREVID>
 80075ca:	f241 0303 	movw	r3, #4099	; 0x1003
 80075ce:	4298      	cmp	r0, r3
 80075d0:	f200 81c3 	bhi.w	800795a <HAL_RCC_OscConfig+0x59a>
 80075d4:	6922      	ldr	r2, [r4, #16]
 80075d6:	6873      	ldr	r3, [r6, #4]
 80075d8:	2a40      	cmp	r2, #64	; 0x40
 80075da:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80075de:	bf0c      	ite	eq
 80075e0:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 80075e4:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 80075e8:	6073      	str	r3, [r6, #4]
 80075ea:	6823      	ldr	r3, [r4, #0]
 80075ec:	e743      	b.n	8007476 <HAL_RCC_OscConfig+0xb6>
      __HAL_RCC_LSI_DISABLE();
 80075ee:	4b2d      	ldr	r3, [pc, #180]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
 80075f0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80075f2:	461e      	mov	r6, r3
      __HAL_RCC_LSI_DISABLE();
 80075f4:	f022 0201 	bic.w	r2, r2, #1
 80075f8:	675a      	str	r2, [r3, #116]	; 0x74
      tickstart = HAL_GetTick();
 80075fa:	f7fc f867 	bl	80036cc <HAL_GetTick>
 80075fe:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007600:	e004      	b.n	800760c <HAL_RCC_OscConfig+0x24c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007602:	f7fc f863 	bl	80036cc <HAL_GetTick>
 8007606:	1b40      	subs	r0, r0, r5
 8007608:	2802      	cmp	r0, #2
 800760a:	d871      	bhi.n	80076f0 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800760c:	6f73      	ldr	r3, [r6, #116]	; 0x74
 800760e:	0799      	lsls	r1, r3, #30
 8007610:	d4f7      	bmi.n	8007602 <HAL_RCC_OscConfig+0x242>
 8007612:	e74b      	b.n	80074ac <HAL_RCC_OscConfig+0xec>
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8007614:	f002 0203 	and.w	r2, r2, #3
 8007618:	2a01      	cmp	r2, #1
 800761a:	d18e      	bne.n	800753a <HAL_RCC_OscConfig+0x17a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800761c:	4b21      	ldr	r3, [pc, #132]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	05da      	lsls	r2, r3, #23
 8007622:	d552      	bpl.n	80076ca <HAL_RCC_OscConfig+0x30a>
 8007624:	69e3      	ldr	r3, [r4, #28]
 8007626:	2b80      	cmp	r3, #128	; 0x80
 8007628:	d04f      	beq.n	80076ca <HAL_RCC_OscConfig+0x30a>
        return HAL_ERROR;
 800762a:	2001      	movs	r0, #1
}
 800762c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800762e:	f001 0103 	and.w	r1, r1, #3
 8007632:	2902      	cmp	r1, #2
 8007634:	f47f aed7 	bne.w	80073e6 <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007638:	4a1a      	ldr	r2, [pc, #104]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
 800763a:	6812      	ldr	r2, [r2, #0]
 800763c:	0392      	lsls	r2, r2, #14
 800763e:	f57f aef6 	bpl.w	800742e <HAL_RCC_OscConfig+0x6e>
 8007642:	6862      	ldr	r2, [r4, #4]
 8007644:	2a00      	cmp	r2, #0
 8007646:	f47f aef2 	bne.w	800742e <HAL_RCC_OscConfig+0x6e>
 800764a:	e7ee      	b.n	800762a <HAL_RCC_OscConfig+0x26a>
    PWR->CR1 |= PWR_CR1_DBP;
 800764c:	4b16      	ldr	r3, [pc, #88]	; (80076a8 <HAL_RCC_OscConfig+0x2e8>)
 800764e:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007650:	461e      	mov	r6, r3
    PWR->CR1 |= PWR_CR1_DBP;
 8007652:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007656:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8007658:	f7fc f838 	bl	80036cc <HAL_GetTick>
 800765c:	4605      	mov	r5, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800765e:	e004      	b.n	800766a <HAL_RCC_OscConfig+0x2aa>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007660:	f7fc f834 	bl	80036cc <HAL_GetTick>
 8007664:	1b40      	subs	r0, r0, r5
 8007666:	2864      	cmp	r0, #100	; 0x64
 8007668:	d842      	bhi.n	80076f0 <HAL_RCC_OscConfig+0x330>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800766a:	6833      	ldr	r3, [r6, #0]
 800766c:	05da      	lsls	r2, r3, #23
 800766e:	d5f7      	bpl.n	8007660 <HAL_RCC_OscConfig+0x2a0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007670:	68a3      	ldr	r3, [r4, #8]
 8007672:	2b01      	cmp	r3, #1
 8007674:	f000 817a 	beq.w	800796c <HAL_RCC_OscConfig+0x5ac>
 8007678:	2b00      	cmp	r3, #0
 800767a:	f000 814b 	beq.w	8007914 <HAL_RCC_OscConfig+0x554>
 800767e:	2b05      	cmp	r3, #5
 8007680:	4b08      	ldr	r3, [pc, #32]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
 8007682:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007684:	f000 8187 	beq.w	8007996 <HAL_RCC_OscConfig+0x5d6>
 8007688:	f022 0201 	bic.w	r2, r2, #1
 800768c:	671a      	str	r2, [r3, #112]	; 0x70
 800768e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007690:	f022 0204 	bic.w	r2, r2, #4
 8007694:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8007696:	f7fc f819 	bl	80036cc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800769a:	4e02      	ldr	r6, [pc, #8]	; (80076a4 <HAL_RCC_OscConfig+0x2e4>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800769c:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80076a0:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80076a2:	e008      	b.n	80076b6 <HAL_RCC_OscConfig+0x2f6>
 80076a4:	58024400 	.word	0x58024400
 80076a8:	58024800 	.word	0x58024800
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80076ac:	f7fc f80e 	bl	80036cc <HAL_GetTick>
 80076b0:	1b40      	subs	r0, r0, r5
 80076b2:	42b8      	cmp	r0, r7
 80076b4:	d81c      	bhi.n	80076f0 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80076b6:	6f33      	ldr	r3, [r6, #112]	; 0x70
 80076b8:	079b      	lsls	r3, r3, #30
 80076ba:	d5f7      	bpl.n	80076ac <HAL_RCC_OscConfig+0x2ec>
 80076bc:	e714      	b.n	80074e8 <HAL_RCC_OscConfig+0x128>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80076be:	4aae      	ldr	r2, [pc, #696]	; (8007978 <HAL_RCC_OscConfig+0x5b8>)
 80076c0:	6813      	ldr	r3, [r2, #0]
 80076c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076c6:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80076c8:	e6a2      	b.n	8007410 <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80076ca:	f7fc f817 	bl	80036fc <HAL_GetREVID>
 80076ce:	f241 0303 	movw	r3, #4099	; 0x1003
 80076d2:	4298      	cmp	r0, r3
 80076d4:	d870      	bhi.n	80077b8 <HAL_RCC_OscConfig+0x3f8>
 80076d6:	6a22      	ldr	r2, [r4, #32]
 80076d8:	2a20      	cmp	r2, #32
 80076da:	f000 8153 	beq.w	8007984 <HAL_RCC_OscConfig+0x5c4>
 80076de:	49a6      	ldr	r1, [pc, #664]	; (8007978 <HAL_RCC_OscConfig+0x5b8>)
 80076e0:	684b      	ldr	r3, [r1, #4]
 80076e2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80076e6:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 80076ea:	604b      	str	r3, [r1, #4]
 80076ec:	6823      	ldr	r3, [r4, #0]
 80076ee:	e6c4      	b.n	800747a <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 80076f0:	2003      	movs	r0, #3
}
 80076f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80076f4:	4ba0      	ldr	r3, [pc, #640]	; (8007978 <HAL_RCC_OscConfig+0x5b8>)
 80076f6:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80076f8:	461e      	mov	r6, r3
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80076fa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80076fe:	601a      	str	r2, [r3, #0]
 8007700:	681a      	ldr	r2, [r3, #0]
 8007702:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007706:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007708:	f7fb ffe0 	bl	80036cc <HAL_GetTick>
 800770c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800770e:	e004      	b.n	800771a <HAL_RCC_OscConfig+0x35a>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007710:	f7fb ffdc 	bl	80036cc <HAL_GetTick>
 8007714:	1b40      	subs	r0, r0, r5
 8007716:	2864      	cmp	r0, #100	; 0x64
 8007718:	d8ea      	bhi.n	80076f0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800771a:	6833      	ldr	r3, [r6, #0]
 800771c:	0398      	lsls	r0, r3, #14
 800771e:	d4f7      	bmi.n	8007710 <HAL_RCC_OscConfig+0x350>
 8007720:	e684      	b.n	800742c <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_HSI48_DISABLE();
 8007722:	4b95      	ldr	r3, [pc, #596]	; (8007978 <HAL_RCC_OscConfig+0x5b8>)
 8007724:	681a      	ldr	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007726:	461e      	mov	r6, r3
      __HAL_RCC_HSI48_DISABLE();
 8007728:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800772c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800772e:	f7fb ffcd 	bl	80036cc <HAL_GetTick>
 8007732:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007734:	e004      	b.n	8007740 <HAL_RCC_OscConfig+0x380>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007736:	f7fb ffc9 	bl	80036cc <HAL_GetTick>
 800773a:	1b40      	subs	r0, r0, r5
 800773c:	2802      	cmp	r0, #2
 800773e:	d8d7      	bhi.n	80076f0 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007740:	6833      	ldr	r3, [r6, #0]
 8007742:	0498      	lsls	r0, r3, #18
 8007744:	d4f7      	bmi.n	8007736 <HAL_RCC_OscConfig+0x376>
 8007746:	e6cb      	b.n	80074e0 <HAL_RCC_OscConfig+0x120>
        __HAL_RCC_CSI_DISABLE();
 8007748:	4b8b      	ldr	r3, [pc, #556]	; (8007978 <HAL_RCC_OscConfig+0x5b8>)
 800774a:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800774c:	461e      	mov	r6, r3
        __HAL_RCC_CSI_DISABLE();
 800774e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007752:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007754:	f7fb ffba 	bl	80036cc <HAL_GetTick>
 8007758:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800775a:	e004      	b.n	8007766 <HAL_RCC_OscConfig+0x3a6>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800775c:	f7fb ffb6 	bl	80036cc <HAL_GetTick>
 8007760:	1b40      	subs	r0, r0, r5
 8007762:	2802      	cmp	r0, #2
 8007764:	d8c4      	bhi.n	80076f0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007766:	6833      	ldr	r3, [r6, #0]
 8007768:	05df      	lsls	r7, r3, #23
 800776a:	d4f7      	bmi.n	800775c <HAL_RCC_OscConfig+0x39c>
 800776c:	6823      	ldr	r3, [r4, #0]
 800776e:	e684      	b.n	800747a <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007770:	4a81      	ldr	r2, [pc, #516]	; (8007978 <HAL_RCC_OscConfig+0x5b8>)
 8007772:	6921      	ldr	r1, [r4, #16]
 8007774:	6853      	ldr	r3, [r2, #4]
 8007776:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800777a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800777e:	6053      	str	r3, [r2, #4]
 8007780:	6823      	ldr	r3, [r4, #0]
 8007782:	e678      	b.n	8007476 <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_DISABLE();
 8007784:	4b7c      	ldr	r3, [pc, #496]	; (8007978 <HAL_RCC_OscConfig+0x5b8>)
 8007786:	681a      	ldr	r2, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007788:	461e      	mov	r6, r3
        __HAL_RCC_HSI_DISABLE();
 800778a:	f022 0201 	bic.w	r2, r2, #1
 800778e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8007790:	f7fb ff9c 	bl	80036cc <HAL_GetTick>
 8007794:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007796:	e004      	b.n	80077a2 <HAL_RCC_OscConfig+0x3e2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007798:	f7fb ff98 	bl	80036cc <HAL_GetTick>
 800779c:	1b40      	subs	r0, r0, r5
 800779e:	2802      	cmp	r0, #2
 80077a0:	d8a6      	bhi.n	80076f0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80077a2:	6833      	ldr	r3, [r6, #0]
 80077a4:	0758      	lsls	r0, r3, #29
 80077a6:	d4f7      	bmi.n	8007798 <HAL_RCC_OscConfig+0x3d8>
 80077a8:	6823      	ldr	r3, [r4, #0]
 80077aa:	e664      	b.n	8007476 <HAL_RCC_OscConfig+0xb6>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80077ac:	0792      	lsls	r2, r2, #30
 80077ae:	f47f aef2 	bne.w	8007596 <HAL_RCC_OscConfig+0x1d6>
 80077b2:	e645      	b.n	8007440 <HAL_RCC_OscConfig+0x80>
    return HAL_ERROR;
 80077b4:	2001      	movs	r0, #1
}
 80077b6:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80077b8:	4a6f      	ldr	r2, [pc, #444]	; (8007978 <HAL_RCC_OscConfig+0x5b8>)
 80077ba:	6a21      	ldr	r1, [r4, #32]
 80077bc:	68d3      	ldr	r3, [r2, #12]
 80077be:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 80077c2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80077c6:	60d3      	str	r3, [r2, #12]
 80077c8:	6823      	ldr	r3, [r4, #0]
 80077ca:	e656      	b.n	800747a <HAL_RCC_OscConfig+0xba>
        tickstart = HAL_GetTick();
 80077cc:	f7fb ff7e 	bl	80036cc <HAL_GetTick>
 80077d0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80077d2:	e004      	b.n	80077de <HAL_RCC_OscConfig+0x41e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80077d4:	f7fb ff7a 	bl	80036cc <HAL_GetTick>
 80077d8:	1b80      	subs	r0, r0, r6
 80077da:	2802      	cmp	r0, #2
 80077dc:	d888      	bhi.n	80076f0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80077de:	682b      	ldr	r3, [r5, #0]
 80077e0:	0199      	lsls	r1, r3, #6
 80077e2:	d4f7      	bmi.n	80077d4 <HAL_RCC_OscConfig+0x414>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80077e4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80077e6:	4b65      	ldr	r3, [pc, #404]	; (800797c <HAL_RCC_OscConfig+0x5bc>)
 80077e8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80077ea:	4013      	ands	r3, r2
 80077ec:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80077ee:	4964      	ldr	r1, [pc, #400]	; (8007980 <HAL_RCC_OscConfig+0x5c0>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80077f0:	4303      	orrs	r3, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80077f2:	4e61      	ldr	r6, [pc, #388]	; (8007978 <HAL_RCC_OscConfig+0x5b8>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80077f4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80077f8:	62ab      	str	r3, [r5, #40]	; 0x28
 80077fa:	6b27      	ldr	r7, [r4, #48]	; 0x30
 80077fc:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8007800:	3f01      	subs	r7, #1
 8007802:	1e50      	subs	r0, r2, #1
 8007804:	3b01      	subs	r3, #1
 8007806:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8007808:	f3c7 0708 	ubfx	r7, r7, #0, #9
 800780c:	025b      	lsls	r3, r3, #9
 800780e:	0400      	lsls	r0, r0, #16
 8007810:	3a01      	subs	r2, #1
 8007812:	b29b      	uxth	r3, r3
 8007814:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8007818:	0612      	lsls	r2, r2, #24
 800781a:	4303      	orrs	r3, r0
 800781c:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8007820:	433b      	orrs	r3, r7
 8007822:	4313      	orrs	r3, r2
 8007824:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8007826:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007828:	f023 0301 	bic.w	r3, r3, #1
 800782c:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800782e:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8007830:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8007832:	4011      	ands	r1, r2
 8007834:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8007838:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800783a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800783c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800783e:	f023 030c 	bic.w	r3, r3, #12
 8007842:	4313      	orrs	r3, r2
 8007844:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007846:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007848:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800784a:	f023 0302 	bic.w	r3, r3, #2
 800784e:	4313      	orrs	r3, r2
 8007850:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007852:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007854:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007858:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800785a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800785c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007860:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007862:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8007864:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007868:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 800786a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800786c:	f043 0301 	orr.w	r3, r3, #1
 8007870:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8007872:	682b      	ldr	r3, [r5, #0]
 8007874:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007878:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800787a:	f7fb ff27 	bl	80036cc <HAL_GetTick>
 800787e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007880:	e005      	b.n	800788e <HAL_RCC_OscConfig+0x4ce>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007882:	f7fb ff23 	bl	80036cc <HAL_GetTick>
 8007886:	1b00      	subs	r0, r0, r4
 8007888:	2802      	cmp	r0, #2
 800788a:	f63f af31 	bhi.w	80076f0 <HAL_RCC_OscConfig+0x330>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800788e:	6833      	ldr	r3, [r6, #0]
 8007890:	019a      	lsls	r2, r3, #6
 8007892:	d5f6      	bpl.n	8007882 <HAL_RCC_OscConfig+0x4c2>
 8007894:	e646      	b.n	8007524 <HAL_RCC_OscConfig+0x164>
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007896:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007898:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800789a:	6b1d      	ldr	r5, [r3, #48]	; 0x30
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800789c:	f43f ae43 	beq.w	8007526 <HAL_RCC_OscConfig+0x166>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078a0:	f002 0303 	and.w	r3, r2, #3
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80078a4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80078a6:	428b      	cmp	r3, r1
 80078a8:	f47f aebf 	bne.w	800762a <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80078ac:	f3c2 1205 	ubfx	r2, r2, #4, #6
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80078b2:	429a      	cmp	r2, r3
 80078b4:	f47f aeb9 	bne.w	800762a <HAL_RCC_OscConfig+0x26a>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80078b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80078ba:	f3c5 0208 	ubfx	r2, r5, #0, #9
 80078be:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80078c0:	429a      	cmp	r2, r3
 80078c2:	f47f aeb2 	bne.w	800762a <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80078c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80078c8:	f3c5 2246 	ubfx	r2, r5, #9, #7
 80078cc:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80078ce:	429a      	cmp	r2, r3
 80078d0:	f47f aeab 	bne.w	800762a <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80078d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80078d6:	f3c5 4206 	ubfx	r2, r5, #16, #7
 80078da:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80078dc:	429a      	cmp	r2, r3
 80078de:	f47f aea4 	bne.w	800762a <HAL_RCC_OscConfig+0x26a>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80078e2:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80078e4:	f3c5 6506 	ubfx	r5, r5, #24, #7
 80078e8:	3801      	subs	r0, #1
  return HAL_OK;
 80078ea:	1a28      	subs	r0, r5, r0
 80078ec:	bf18      	it	ne
 80078ee:	2001      	movne	r0, #1
}
 80078f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80078f2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80078f6:	601a      	str	r2, [r3, #0]
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80078fe:	601a      	str	r2, [r3, #0]
 8007900:	e586      	b.n	8007410 <HAL_RCC_OscConfig+0x50>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007902:	4a1d      	ldr	r2, [pc, #116]	; (8007978 <HAL_RCC_OscConfig+0x5b8>)
 8007904:	6853      	ldr	r3, [r2, #4]
 8007906:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800790a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800790e:	6053      	str	r3, [r2, #4]
 8007910:	6823      	ldr	r3, [r4, #0]
 8007912:	e5b0      	b.n	8007476 <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007914:	4b18      	ldr	r3, [pc, #96]	; (8007978 <HAL_RCC_OscConfig+0x5b8>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007916:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800791a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800791c:	461e      	mov	r6, r3
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800791e:	f022 0201 	bic.w	r2, r2, #1
 8007922:	671a      	str	r2, [r3, #112]	; 0x70
 8007924:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007926:	f022 0204 	bic.w	r2, r2, #4
 800792a:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800792c:	f7fb fece 	bl	80036cc <HAL_GetTick>
 8007930:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007932:	e005      	b.n	8007940 <HAL_RCC_OscConfig+0x580>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007934:	f7fb feca 	bl	80036cc <HAL_GetTick>
 8007938:	1b40      	subs	r0, r0, r5
 800793a:	42b8      	cmp	r0, r7
 800793c:	f63f aed8 	bhi.w	80076f0 <HAL_RCC_OscConfig+0x330>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007940:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8007942:	0798      	lsls	r0, r3, #30
 8007944:	d4f6      	bmi.n	8007934 <HAL_RCC_OscConfig+0x574>
 8007946:	e5cf      	b.n	80074e8 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007948:	68f3      	ldr	r3, [r6, #12]
 800794a:	6a22      	ldr	r2, [r4, #32]
 800794c:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8007950:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007954:	60f3      	str	r3, [r6, #12]
 8007956:	6823      	ldr	r3, [r4, #0]
 8007958:	e58f      	b.n	800747a <HAL_RCC_OscConfig+0xba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800795a:	6873      	ldr	r3, [r6, #4]
 800795c:	6922      	ldr	r2, [r4, #16]
 800795e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007962:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007966:	6073      	str	r3, [r6, #4]
 8007968:	6823      	ldr	r3, [r4, #0]
 800796a:	e584      	b.n	8007476 <HAL_RCC_OscConfig+0xb6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800796c:	4a02      	ldr	r2, [pc, #8]	; (8007978 <HAL_RCC_OscConfig+0x5b8>)
 800796e:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8007970:	f043 0301 	orr.w	r3, r3, #1
 8007974:	6713      	str	r3, [r2, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007976:	e68e      	b.n	8007696 <HAL_RCC_OscConfig+0x2d6>
 8007978:	58024400 	.word	0x58024400
 800797c:	fffffc0c 	.word	0xfffffc0c
 8007980:	ffff0007 	.word	0xffff0007
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007984:	4a08      	ldr	r2, [pc, #32]	; (80079a8 <HAL_RCC_OscConfig+0x5e8>)
 8007986:	6853      	ldr	r3, [r2, #4]
 8007988:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800798c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007990:	6053      	str	r3, [r2, #4]
 8007992:	6823      	ldr	r3, [r4, #0]
 8007994:	e571      	b.n	800747a <HAL_RCC_OscConfig+0xba>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007996:	f042 0204 	orr.w	r2, r2, #4
 800799a:	671a      	str	r2, [r3, #112]	; 0x70
 800799c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800799e:	f042 0201 	orr.w	r2, r2, #1
 80079a2:	671a      	str	r2, [r3, #112]	; 0x70
 80079a4:	e677      	b.n	8007696 <HAL_RCC_OscConfig+0x2d6>
 80079a6:	bf00      	nop
 80079a8:	58024400 	.word	0x58024400

080079ac <HAL_RCC_MCOConfig>:
{
 80079ac:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 80079b0:	460d      	mov	r5, r1
 80079b2:	b088      	sub	sp, #32
 80079b4:	4614      	mov	r4, r2
  if(RCC_MCOx == RCC_MCO1)
 80079b6:	bb28      	cbnz	r0, 8007a04 <HAL_RCC_MCOConfig+0x58>
    MCO1_CLK_ENABLE();
 80079b8:	4e27      	ldr	r6, [pc, #156]	; (8007a58 <HAL_RCC_MCOConfig+0xac>)
 80079ba:	4603      	mov	r3, r0
    GPIO_InitStruct.Pin = MCO1_PIN;
 80079bc:	f44f 7880 	mov.w	r8, #256	; 0x100
 80079c0:	f04f 0902 	mov.w	r9, #2
    MCO1_CLK_ENABLE();
 80079c4:	f8d6 20e0 	ldr.w	r2, [r6, #224]	; 0xe0
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80079c8:	a902      	add	r1, sp, #8
 80079ca:	4824      	ldr	r0, [pc, #144]	; (8007a5c <HAL_RCC_MCOConfig+0xb0>)
    MCO1_CLK_ENABLE();
 80079cc:	f042 0201 	orr.w	r2, r2, #1
 80079d0:	f8c6 20e0 	str.w	r2, [r6, #224]	; 0xe0
 80079d4:	f8d6 20e0 	ldr.w	r2, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80079d8:	9306      	str	r3, [sp, #24]
    MCO1_CLK_ENABLE();
 80079da:	f002 0201 	and.w	r2, r2, #1
 80079de:	9200      	str	r2, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 80079e0:	2200      	movs	r2, #0
    MCO1_CLK_ENABLE();
 80079e2:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 80079e4:	2303      	movs	r3, #3
 80079e6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80079ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80079ee:	f7fe fd13 	bl	8006418 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 80079f2:	6932      	ldr	r2, [r6, #16]
 80079f4:	f022 72fe 	bic.w	r2, r2, #33292288	; 0x1fc0000
 80079f8:	432a      	orrs	r2, r5
 80079fa:	4322      	orrs	r2, r4
 80079fc:	6132      	str	r2, [r6, #16]
}
 80079fe:	b008      	add	sp, #32
 8007a00:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    MCO2_CLK_ENABLE();
 8007a04:	4e14      	ldr	r6, [pc, #80]	; (8007a58 <HAL_RCC_MCOConfig+0xac>)
    GPIO_InitStruct.Pin = MCO2_PIN;
 8007a06:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007a0a:	2102      	movs	r1, #2
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007a0c:	2200      	movs	r2, #0
    MCO2_CLK_ENABLE();
 8007a0e:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Pin = MCO2_PIN;
 8007a12:	f04f 0800 	mov.w	r8, #0
 8007a16:	f04f 0903 	mov.w	r9, #3
    MCO2_CLK_ENABLE();
 8007a1a:	f043 0304 	orr.w	r3, r3, #4
 8007a1e:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 8007a22:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007a26:	9206      	str	r2, [sp, #24]
    MCO2_CLK_ENABLE();
 8007a28:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Pin = MCO2_PIN;
 8007a2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
    MCO2_CLK_ENABLE();
 8007a30:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8007a32:	a902      	add	r1, sp, #8
 8007a34:	480a      	ldr	r0, [pc, #40]	; (8007a60 <HAL_RCC_MCOConfig+0xb4>)
    MCO2_CLK_ENABLE();
 8007a36:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8007a38:	e9cd 8904 	strd	r8, r9, [sp, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8007a3c:	f7fe fcec 	bl	8006418 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8007a40:	6933      	ldr	r3, [r6, #16]
 8007a42:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 8007a46:	ea43 0105 	orr.w	r1, r3, r5
 8007a4a:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 8007a4e:	6131      	str	r1, [r6, #16]
}
 8007a50:	b008      	add	sp, #32
 8007a52:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007a56:	bf00      	nop
 8007a58:	58024400 	.word	0x58024400
 8007a5c:	58020000 	.word	0x58020000
 8007a60:	58020800 	.word	0x58020800

08007a64 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007a64:	4a47      	ldr	r2, [pc, #284]	; (8007b84 <HAL_RCC_GetSysClockFreq+0x120>)
 8007a66:	6913      	ldr	r3, [r2, #16]
 8007a68:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007a6c:	2b10      	cmp	r3, #16
 8007a6e:	d004      	beq.n	8007a7a <HAL_RCC_GetSysClockFreq+0x16>
 8007a70:	2b18      	cmp	r3, #24
 8007a72:	d00d      	beq.n	8007a90 <HAL_RCC_GetSysClockFreq+0x2c>
 8007a74:	b11b      	cbz	r3, 8007a7e <HAL_RCC_GetSysClockFreq+0x1a>
    sysclockfreq = CSI_VALUE;
 8007a76:	4844      	ldr	r0, [pc, #272]	; (8007b88 <HAL_RCC_GetSysClockFreq+0x124>)
 8007a78:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007a7a:	4844      	ldr	r0, [pc, #272]	; (8007b8c <HAL_RCC_GetSysClockFreq+0x128>)
 8007a7c:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a7e:	6813      	ldr	r3, [r2, #0]
 8007a80:	0699      	lsls	r1, r3, #26
 8007a82:	d54a      	bpl.n	8007b1a <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007a84:	6813      	ldr	r3, [r2, #0]
 8007a86:	4842      	ldr	r0, [pc, #264]	; (8007b90 <HAL_RCC_GetSysClockFreq+0x12c>)
 8007a88:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007a8c:	40d8      	lsrs	r0, r3
 8007a8e:	4770      	bx	lr
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007a90:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 8007a92:	b430      	push	{r4, r5}
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007a94:	6a94      	ldr	r4, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007a96:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    if (pllm != 0U)
 8007a98:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007a9c:	f3c4 1005 	ubfx	r0, r4, #4, #6
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007aa0:	6b55      	ldr	r5, [r2, #52]	; 0x34
    if (pllm != 0U)
 8007aa2:	d038      	beq.n	8007b16 <HAL_RCC_GetSysClockFreq+0xb2>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007aa4:	f3c5 05cc 	ubfx	r5, r5, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007aa8:	f001 0101 	and.w	r1, r1, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007aac:	f003 0303 	and.w	r3, r3, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007ab0:	fb01 f105 	mul.w	r1, r1, r5
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	ee07 1a90 	vmov	s15, r1
 8007aba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      switch (pllsource)
 8007abe:	d002      	beq.n	8007ac6 <HAL_RCC_GetSysClockFreq+0x62>
 8007ac0:	2b02      	cmp	r3, #2
 8007ac2:	d02c      	beq.n	8007b1e <HAL_RCC_GetSysClockFreq+0xba>
 8007ac4:	b393      	cbz	r3, 8007b2c <HAL_RCC_GetSysClockFreq+0xc8>
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007ac6:	ee07 0a90 	vmov	s15, r0
 8007aca:	eddf 6a32 	vldr	s13, [pc, #200]	; 8007b94 <HAL_RCC_GetSysClockFreq+0x130>
 8007ace:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ad2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8007ad4:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8007ad8:	eddf 5a2f 	vldr	s11, [pc, #188]	; 8007b98 <HAL_RCC_GetSysClockFreq+0x134>
 8007adc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ae0:	ee06 3a90 	vmov	s13, r3
 8007ae4:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8007ae8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007aec:	ee76 6a85 	vadd.f32	s13, s13, s10
 8007af0:	eee7 6a25 	vfma.f32	s13, s14, s11
 8007af4:	ee66 6a26 	vmul.f32	s13, s12, s13
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007af8:	4b22      	ldr	r3, [pc, #136]	; (8007b84 <HAL_RCC_GetSysClockFreq+0x120>)
 8007afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007afc:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8007b00:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8007b02:	ee07 3a90 	vmov	s15, r3
 8007b06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007b0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b12:	ee17 0a90 	vmov	r0, s15
}
 8007b16:	bc30      	pop	{r4, r5}
 8007b18:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007b1a:	481d      	ldr	r0, [pc, #116]	; (8007b90 <HAL_RCC_GetSysClockFreq+0x12c>)
}
 8007b1c:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007b1e:	ee07 0a90 	vmov	s15, r0
 8007b22:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8007b9c <HAL_RCC_GetSysClockFreq+0x138>
 8007b26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007b2a:	e7d2      	b.n	8007ad2 <HAL_RCC_GetSysClockFreq+0x6e>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b2c:	6813      	ldr	r3, [r2, #0]
 8007b2e:	069b      	lsls	r3, r3, #26
 8007b30:	d520      	bpl.n	8007b74 <HAL_RCC_GetSysClockFreq+0x110>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007b32:	6813      	ldr	r3, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007b34:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007b38:	4915      	ldr	r1, [pc, #84]	; (8007b90 <HAL_RCC_GetSysClockFreq+0x12c>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007b3a:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007b3e:	f3c3 00c1 	ubfx	r0, r3, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007b42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007b46:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007b48:	40c1      	lsrs	r1, r0
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007b4a:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8007b98 <HAL_RCC_GetSysClockFreq+0x134>
 8007b4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b52:	ee06 1a10 	vmov	s12, r1
 8007b56:	ee06 3a90 	vmov	s13, r3
 8007b5a:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 8007b5e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8007b62:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8007b66:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8007b6a:	eee7 6a05 	vfma.f32	s13, s14, s10
 8007b6e:	ee66 6a26 	vmul.f32	s13, s12, s13
 8007b72:	e7c1      	b.n	8007af8 <HAL_RCC_GetSysClockFreq+0x94>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007b74:	ee07 0a90 	vmov	s15, r0
 8007b78:	eddf 6a09 	vldr	s13, [pc, #36]	; 8007ba0 <HAL_RCC_GetSysClockFreq+0x13c>
 8007b7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007b80:	e7a7      	b.n	8007ad2 <HAL_RCC_GetSysClockFreq+0x6e>
 8007b82:	bf00      	nop
 8007b84:	58024400 	.word	0x58024400
 8007b88:	003d0900 	.word	0x003d0900
 8007b8c:	017d7840 	.word	0x017d7840
 8007b90:	03d09000 	.word	0x03d09000
 8007b94:	4a742400 	.word	0x4a742400
 8007b98:	39000000 	.word	0x39000000
 8007b9c:	4bbebc20 	.word	0x4bbebc20
 8007ba0:	4c742400 	.word	0x4c742400

08007ba4 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8007ba4:	2800      	cmp	r0, #0
 8007ba6:	f000 810e 	beq.w	8007dc6 <HAL_RCC_ClockConfig+0x222>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007baa:	4a8d      	ldr	r2, [pc, #564]	; (8007de0 <HAL_RCC_ClockConfig+0x23c>)
 8007bac:	6813      	ldr	r3, [r2, #0]
 8007bae:	f003 030f 	and.w	r3, r3, #15
 8007bb2:	428b      	cmp	r3, r1
{
 8007bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bb8:	4604      	mov	r4, r0
 8007bba:	460d      	mov	r5, r1
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007bbc:	d20c      	bcs.n	8007bd8 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bbe:	6813      	ldr	r3, [r2, #0]
 8007bc0:	f023 030f 	bic.w	r3, r3, #15
 8007bc4:	430b      	orrs	r3, r1
 8007bc6:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bc8:	6813      	ldr	r3, [r2, #0]
 8007bca:	f003 030f 	and.w	r3, r3, #15
 8007bce:	428b      	cmp	r3, r1
 8007bd0:	d002      	beq.n	8007bd8 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8007bd2:	2001      	movs	r0, #1
}
 8007bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007bd8:	6823      	ldr	r3, [r4, #0]
 8007bda:	075f      	lsls	r7, r3, #29
 8007bdc:	d50b      	bpl.n	8007bf6 <HAL_RCC_ClockConfig+0x52>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007bde:	4981      	ldr	r1, [pc, #516]	; (8007de4 <HAL_RCC_ClockConfig+0x240>)
 8007be0:	6920      	ldr	r0, [r4, #16]
 8007be2:	698a      	ldr	r2, [r1, #24]
 8007be4:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8007be8:	4290      	cmp	r0, r2
 8007bea:	d904      	bls.n	8007bf6 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007bec:	698a      	ldr	r2, [r1, #24]
 8007bee:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007bf2:	4302      	orrs	r2, r0
 8007bf4:	618a      	str	r2, [r1, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007bf6:	071e      	lsls	r6, r3, #28
 8007bf8:	d50b      	bpl.n	8007c12 <HAL_RCC_ClockConfig+0x6e>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007bfa:	497a      	ldr	r1, [pc, #488]	; (8007de4 <HAL_RCC_ClockConfig+0x240>)
 8007bfc:	6960      	ldr	r0, [r4, #20]
 8007bfe:	69ca      	ldr	r2, [r1, #28]
 8007c00:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8007c04:	4290      	cmp	r0, r2
 8007c06:	d904      	bls.n	8007c12 <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007c08:	69ca      	ldr	r2, [r1, #28]
 8007c0a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007c0e:	4302      	orrs	r2, r0
 8007c10:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c12:	06d8      	lsls	r0, r3, #27
 8007c14:	d50b      	bpl.n	8007c2e <HAL_RCC_ClockConfig+0x8a>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007c16:	4973      	ldr	r1, [pc, #460]	; (8007de4 <HAL_RCC_ClockConfig+0x240>)
 8007c18:	69a0      	ldr	r0, [r4, #24]
 8007c1a:	69ca      	ldr	r2, [r1, #28]
 8007c1c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8007c20:	4290      	cmp	r0, r2
 8007c22:	d904      	bls.n	8007c2e <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007c24:	69ca      	ldr	r2, [r1, #28]
 8007c26:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007c2a:	4302      	orrs	r2, r0
 8007c2c:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007c2e:	0699      	lsls	r1, r3, #26
 8007c30:	d50b      	bpl.n	8007c4a <HAL_RCC_ClockConfig+0xa6>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007c32:	496c      	ldr	r1, [pc, #432]	; (8007de4 <HAL_RCC_ClockConfig+0x240>)
 8007c34:	69e0      	ldr	r0, [r4, #28]
 8007c36:	6a0a      	ldr	r2, [r1, #32]
 8007c38:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8007c3c:	4290      	cmp	r0, r2
 8007c3e:	d904      	bls.n	8007c4a <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007c40:	6a0a      	ldr	r2, [r1, #32]
 8007c42:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007c46:	4302      	orrs	r2, r0
 8007c48:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c4a:	079a      	lsls	r2, r3, #30
 8007c4c:	f140 80ad 	bpl.w	8007daa <HAL_RCC_ClockConfig+0x206>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007c50:	4864      	ldr	r0, [pc, #400]	; (8007de4 <HAL_RCC_ClockConfig+0x240>)
 8007c52:	68e1      	ldr	r1, [r4, #12]
 8007c54:	6982      	ldr	r2, [r0, #24]
 8007c56:	f002 020f 	and.w	r2, r2, #15
 8007c5a:	4291      	cmp	r1, r2
 8007c5c:	d904      	bls.n	8007c68 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007c5e:	6982      	ldr	r2, [r0, #24]
 8007c60:	f022 020f 	bic.w	r2, r2, #15
 8007c64:	430a      	orrs	r2, r1
 8007c66:	6182      	str	r2, [r0, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007c68:	07d8      	lsls	r0, r3, #31
 8007c6a:	d531      	bpl.n	8007cd0 <HAL_RCC_ClockConfig+0x12c>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007c6c:	4a5d      	ldr	r2, [pc, #372]	; (8007de4 <HAL_RCC_ClockConfig+0x240>)
 8007c6e:	68a1      	ldr	r1, [r4, #8]
 8007c70:	6993      	ldr	r3, [r2, #24]
 8007c72:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007c76:	430b      	orrs	r3, r1
 8007c78:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007c7a:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007c7c:	6813      	ldr	r3, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007c7e:	2902      	cmp	r1, #2
 8007c80:	f000 80a3 	beq.w	8007dca <HAL_RCC_ClockConfig+0x226>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007c84:	2903      	cmp	r1, #3
 8007c86:	f000 809a 	beq.w	8007dbe <HAL_RCC_ClockConfig+0x21a>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007c8a:	2901      	cmp	r1, #1
 8007c8c:	f000 80a3 	beq.w	8007dd6 <HAL_RCC_ClockConfig+0x232>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007c90:	0758      	lsls	r0, r3, #29
 8007c92:	d59e      	bpl.n	8007bd2 <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007c94:	4a53      	ldr	r2, [pc, #332]	; (8007de4 <HAL_RCC_ClockConfig+0x240>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c96:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007c9a:	6913      	ldr	r3, [r2, #16]
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007c9c:	4617      	mov	r7, r2
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007c9e:	f023 0307 	bic.w	r3, r3, #7
 8007ca2:	430b      	orrs	r3, r1
 8007ca4:	6113      	str	r3, [r2, #16]
      tickstart = HAL_GetTick();
 8007ca6:	f7fb fd11 	bl	80036cc <HAL_GetTick>
 8007caa:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007cac:	e005      	b.n	8007cba <HAL_RCC_ClockConfig+0x116>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007cae:	f7fb fd0d 	bl	80036cc <HAL_GetTick>
 8007cb2:	1b80      	subs	r0, r0, r6
 8007cb4:	4540      	cmp	r0, r8
 8007cb6:	f200 808c 	bhi.w	8007dd2 <HAL_RCC_ClockConfig+0x22e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	6862      	ldr	r2, [r4, #4]
 8007cbe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007cc2:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8007cc6:	d1f2      	bne.n	8007cae <HAL_RCC_ClockConfig+0x10a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007cc8:	6823      	ldr	r3, [r4, #0]
 8007cca:	0799      	lsls	r1, r3, #30
 8007ccc:	d506      	bpl.n	8007cdc <HAL_RCC_ClockConfig+0x138>
 8007cce:	68e1      	ldr	r1, [r4, #12]
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007cd0:	4844      	ldr	r0, [pc, #272]	; (8007de4 <HAL_RCC_ClockConfig+0x240>)
 8007cd2:	6982      	ldr	r2, [r0, #24]
 8007cd4:	f002 020f 	and.w	r2, r2, #15
 8007cd8:	428a      	cmp	r2, r1
 8007cda:	d86a      	bhi.n	8007db2 <HAL_RCC_ClockConfig+0x20e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007cdc:	4940      	ldr	r1, [pc, #256]	; (8007de0 <HAL_RCC_ClockConfig+0x23c>)
 8007cde:	680a      	ldr	r2, [r1, #0]
 8007ce0:	f002 020f 	and.w	r2, r2, #15
 8007ce4:	42aa      	cmp	r2, r5
 8007ce6:	d90a      	bls.n	8007cfe <HAL_RCC_ClockConfig+0x15a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ce8:	680a      	ldr	r2, [r1, #0]
 8007cea:	f022 020f 	bic.w	r2, r2, #15
 8007cee:	432a      	orrs	r2, r5
 8007cf0:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cf2:	680a      	ldr	r2, [r1, #0]
 8007cf4:	f002 020f 	and.w	r2, r2, #15
 8007cf8:	42aa      	cmp	r2, r5
 8007cfa:	f47f af6a 	bne.w	8007bd2 <HAL_RCC_ClockConfig+0x2e>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007cfe:	075a      	lsls	r2, r3, #29
 8007d00:	d50b      	bpl.n	8007d1a <HAL_RCC_ClockConfig+0x176>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007d02:	4938      	ldr	r1, [pc, #224]	; (8007de4 <HAL_RCC_ClockConfig+0x240>)
 8007d04:	6920      	ldr	r0, [r4, #16]
 8007d06:	698a      	ldr	r2, [r1, #24]
 8007d08:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8007d0c:	4290      	cmp	r0, r2
 8007d0e:	d204      	bcs.n	8007d1a <HAL_RCC_ClockConfig+0x176>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007d10:	698a      	ldr	r2, [r1, #24]
 8007d12:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007d16:	4302      	orrs	r2, r0
 8007d18:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d1a:	071f      	lsls	r7, r3, #28
 8007d1c:	d50b      	bpl.n	8007d36 <HAL_RCC_ClockConfig+0x192>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007d1e:	4931      	ldr	r1, [pc, #196]	; (8007de4 <HAL_RCC_ClockConfig+0x240>)
 8007d20:	6960      	ldr	r0, [r4, #20]
 8007d22:	69ca      	ldr	r2, [r1, #28]
 8007d24:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8007d28:	4290      	cmp	r0, r2
 8007d2a:	d204      	bcs.n	8007d36 <HAL_RCC_ClockConfig+0x192>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007d2c:	69ca      	ldr	r2, [r1, #28]
 8007d2e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007d32:	4302      	orrs	r2, r0
 8007d34:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d36:	06de      	lsls	r6, r3, #27
 8007d38:	d50b      	bpl.n	8007d52 <HAL_RCC_ClockConfig+0x1ae>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007d3a:	492a      	ldr	r1, [pc, #168]	; (8007de4 <HAL_RCC_ClockConfig+0x240>)
 8007d3c:	69a0      	ldr	r0, [r4, #24]
 8007d3e:	69ca      	ldr	r2, [r1, #28]
 8007d40:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8007d44:	4290      	cmp	r0, r2
 8007d46:	d204      	bcs.n	8007d52 <HAL_RCC_ClockConfig+0x1ae>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007d48:	69ca      	ldr	r2, [r1, #28]
 8007d4a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007d4e:	4302      	orrs	r2, r0
 8007d50:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007d52:	069d      	lsls	r5, r3, #26
 8007d54:	d50b      	bpl.n	8007d6e <HAL_RCC_ClockConfig+0x1ca>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007d56:	4a23      	ldr	r2, [pc, #140]	; (8007de4 <HAL_RCC_ClockConfig+0x240>)
 8007d58:	69e1      	ldr	r1, [r4, #28]
 8007d5a:	6a13      	ldr	r3, [r2, #32]
 8007d5c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007d60:	4299      	cmp	r1, r3
 8007d62:	d204      	bcs.n	8007d6e <HAL_RCC_ClockConfig+0x1ca>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8007d64:	6a13      	ldr	r3, [r2, #32]
 8007d66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d6a:	430b      	orrs	r3, r1
 8007d6c:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007d6e:	f7ff fe79 	bl	8007a64 <HAL_RCC_GetSysClockFreq>
 8007d72:	4b1c      	ldr	r3, [pc, #112]	; (8007de4 <HAL_RCC_ClockConfig+0x240>)
 8007d74:	4602      	mov	r2, r0
 8007d76:	481c      	ldr	r0, [pc, #112]	; (8007de8 <HAL_RCC_ClockConfig+0x244>)
 8007d78:	6999      	ldr	r1, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007d7a:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007d7c:	f3c1 2103 	ubfx	r1, r1, #8, #4
  halstatus = HAL_InitTick (uwTickPrio);
 8007d80:	4d1a      	ldr	r5, [pc, #104]	; (8007dec <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007d82:	f003 030f 	and.w	r3, r3, #15
 8007d86:	4c1a      	ldr	r4, [pc, #104]	; (8007df0 <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007d88:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007d8a:	5cc3      	ldrb	r3, [r0, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007d8c:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick (uwTickPrio);
 8007d90:	6828      	ldr	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007d92:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = common_system_clock;
 8007d96:	4d17      	ldr	r5, [pc, #92]	; (8007df4 <HAL_RCC_ClockConfig+0x250>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007d98:	40ca      	lsrs	r2, r1
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007d9a:	fa22 f303 	lsr.w	r3, r2, r3
  SystemCoreClock = common_system_clock;
 8007d9e:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007da0:	6023      	str	r3, [r4, #0]
}
 8007da2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick (uwTickPrio);
 8007da6:	f7fb bc2f 	b.w	8003608 <HAL_InitTick>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007daa:	07da      	lsls	r2, r3, #31
 8007dac:	f53f af5e 	bmi.w	8007c6c <HAL_RCC_ClockConfig+0xc8>
 8007db0:	e794      	b.n	8007cdc <HAL_RCC_ClockConfig+0x138>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007db2:	6982      	ldr	r2, [r0, #24]
 8007db4:	f022 020f 	bic.w	r2, r2, #15
 8007db8:	4311      	orrs	r1, r2
 8007dba:	6181      	str	r1, [r0, #24]
 8007dbc:	e78e      	b.n	8007cdc <HAL_RCC_ClockConfig+0x138>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007dbe:	019f      	lsls	r7, r3, #6
 8007dc0:	f53f af68 	bmi.w	8007c94 <HAL_RCC_ClockConfig+0xf0>
 8007dc4:	e705      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8007dc6:	2001      	movs	r0, #1
}
 8007dc8:	4770      	bx	lr
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007dca:	039b      	lsls	r3, r3, #14
 8007dcc:	f53f af62 	bmi.w	8007c94 <HAL_RCC_ClockConfig+0xf0>
 8007dd0:	e6ff      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x2e>
            return HAL_TIMEOUT;
 8007dd2:	2003      	movs	r0, #3
 8007dd4:	e6fe      	b.n	8007bd4 <HAL_RCC_ClockConfig+0x30>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007dd6:	05de      	lsls	r6, r3, #23
 8007dd8:	f53f af5c 	bmi.w	8007c94 <HAL_RCC_ClockConfig+0xf0>
 8007ddc:	e6f9      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x2e>
 8007dde:	bf00      	nop
 8007de0:	52002000 	.word	0x52002000
 8007de4:	58024400 	.word	0x58024400
 8007de8:	080173bc 	.word	0x080173bc
 8007dec:	24000200 	.word	0x24000200
 8007df0:	240001f8 	.word	0x240001f8
 8007df4:	240001f4 	.word	0x240001f4

08007df8 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007df8:	4a18      	ldr	r2, [pc, #96]	; (8007e5c <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007dfa:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007dfc:	6913      	ldr	r3, [r2, #16]
 8007dfe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007e02:	2b10      	cmp	r3, #16
 8007e04:	d01a      	beq.n	8007e3c <HAL_RCC_GetHCLKFreq+0x44>
 8007e06:	2b18      	cmp	r3, #24
 8007e08:	d023      	beq.n	8007e52 <HAL_RCC_GetHCLKFreq+0x5a>
 8007e0a:	b1cb      	cbz	r3, 8007e40 <HAL_RCC_GetHCLKFreq+0x48>
    sysclockfreq = CSI_VALUE;
 8007e0c:	4814      	ldr	r0, [pc, #80]	; (8007e60 <HAL_RCC_GetHCLKFreq+0x68>)
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007e0e:	4b13      	ldr	r3, [pc, #76]	; (8007e5c <HAL_RCC_GetHCLKFreq+0x64>)
 8007e10:	4914      	ldr	r1, [pc, #80]	; (8007e64 <HAL_RCC_GetHCLKFreq+0x6c>)
 8007e12:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007e14:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007e16:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007e1a:	4c13      	ldr	r4, [pc, #76]	; (8007e68 <HAL_RCC_GetHCLKFreq+0x70>)
 8007e1c:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007e20:	4d12      	ldr	r5, [pc, #72]	; (8007e6c <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007e22:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007e24:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007e26:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007e2a:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007e2e:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007e32:	fa22 f003 	lsr.w	r0, r2, r3
  SystemCoreClock = common_system_clock;
 8007e36:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007e38:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8007e3a:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e3c:	480c      	ldr	r0, [pc, #48]	; (8007e70 <HAL_RCC_GetHCLKFreq+0x78>)
 8007e3e:	e7e6      	b.n	8007e0e <HAL_RCC_GetHCLKFreq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e40:	6813      	ldr	r3, [r2, #0]
 8007e42:	069b      	lsls	r3, r3, #26
 8007e44:	d508      	bpl.n	8007e58 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007e46:	6812      	ldr	r2, [r2, #0]
 8007e48:	480a      	ldr	r0, [pc, #40]	; (8007e74 <HAL_RCC_GetHCLKFreq+0x7c>)
 8007e4a:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8007e4e:	40d0      	lsrs	r0, r2
 8007e50:	e7dd      	b.n	8007e0e <HAL_RCC_GetHCLKFreq+0x16>
 8007e52:	f7ff fa31 	bl	80072b8 <HAL_RCC_GetSysClockFreq.part.0>
 8007e56:	e7da      	b.n	8007e0e <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007e58:	4806      	ldr	r0, [pc, #24]	; (8007e74 <HAL_RCC_GetHCLKFreq+0x7c>)
 8007e5a:	e7d8      	b.n	8007e0e <HAL_RCC_GetHCLKFreq+0x16>
 8007e5c:	58024400 	.word	0x58024400
 8007e60:	003d0900 	.word	0x003d0900
 8007e64:	080173bc 	.word	0x080173bc
 8007e68:	240001f8 	.word	0x240001f8
 8007e6c:	240001f4 	.word	0x240001f4
 8007e70:	017d7840 	.word	0x017d7840
 8007e74:	03d09000 	.word	0x03d09000

08007e78 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e78:	4a1c      	ldr	r2, [pc, #112]	; (8007eec <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e7a:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e7c:	6913      	ldr	r3, [r2, #16]
 8007e7e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007e82:	2b10      	cmp	r3, #16
 8007e84:	d021      	beq.n	8007eca <HAL_RCC_GetPCLK1Freq+0x52>
 8007e86:	2b18      	cmp	r3, #24
 8007e88:	d02a      	beq.n	8007ee0 <HAL_RCC_GetPCLK1Freq+0x68>
 8007e8a:	b303      	cbz	r3, 8007ece <HAL_RCC_GetPCLK1Freq+0x56>
    sysclockfreq = CSI_VALUE;
 8007e8c:	4818      	ldr	r0, [pc, #96]	; (8007ef0 <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007e8e:	4a17      	ldr	r2, [pc, #92]	; (8007eec <HAL_RCC_GetPCLK1Freq+0x74>)
 8007e90:	4918      	ldr	r1, [pc, #96]	; (8007ef4 <HAL_RCC_GetPCLK1Freq+0x7c>)
 8007e92:	6994      	ldr	r4, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007e94:	6993      	ldr	r3, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007e96:	f3c4 2403 	ubfx	r4, r4, #8, #4
  SystemCoreClock = common_system_clock;
 8007e9a:	4d17      	ldr	r5, [pc, #92]	; (8007ef8 <HAL_RCC_GetPCLK1Freq+0x80>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007e9c:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007ea0:	5d0c      	ldrb	r4, [r1, r4]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007ea2:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007ea4:	f004 041f 	and.w	r4, r4, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007ea8:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007eac:	40e0      	lsrs	r0, r4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007eae:	4c13      	ldr	r4, [pc, #76]	; (8007efc <HAL_RCC_GetPCLK1Freq+0x84>)
 8007eb0:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8007eb4:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007eb6:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007eb8:	69d2      	ldr	r2, [r2, #28]
 8007eba:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8007ebe:	5c88      	ldrb	r0, [r1, r2]
 8007ec0:	f000 001f 	and.w	r0, r0, #31
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007ec4:	fa23 f000 	lsr.w	r0, r3, r0
 8007ec8:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007eca:	480d      	ldr	r0, [pc, #52]	; (8007f00 <HAL_RCC_GetPCLK1Freq+0x88>)
 8007ecc:	e7df      	b.n	8007e8e <HAL_RCC_GetPCLK1Freq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007ece:	6813      	ldr	r3, [r2, #0]
 8007ed0:	069b      	lsls	r3, r3, #26
 8007ed2:	d508      	bpl.n	8007ee6 <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007ed4:	6813      	ldr	r3, [r2, #0]
 8007ed6:	480b      	ldr	r0, [pc, #44]	; (8007f04 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8007ed8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007edc:	40d8      	lsrs	r0, r3
 8007ede:	e7d6      	b.n	8007e8e <HAL_RCC_GetPCLK1Freq+0x16>
 8007ee0:	f7ff f9ea 	bl	80072b8 <HAL_RCC_GetSysClockFreq.part.0>
 8007ee4:	e7d3      	b.n	8007e8e <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007ee6:	4807      	ldr	r0, [pc, #28]	; (8007f04 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8007ee8:	e7d1      	b.n	8007e8e <HAL_RCC_GetPCLK1Freq+0x16>
 8007eea:	bf00      	nop
 8007eec:	58024400 	.word	0x58024400
 8007ef0:	003d0900 	.word	0x003d0900
 8007ef4:	080173bc 	.word	0x080173bc
 8007ef8:	240001f4 	.word	0x240001f4
 8007efc:	240001f8 	.word	0x240001f8
 8007f00:	017d7840 	.word	0x017d7840
 8007f04:	03d09000 	.word	0x03d09000

08007f08 <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007f08:	4a1c      	ldr	r2, [pc, #112]	; (8007f7c <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007f0a:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007f0c:	6913      	ldr	r3, [r2, #16]
 8007f0e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007f12:	2b10      	cmp	r3, #16
 8007f14:	d021      	beq.n	8007f5a <HAL_RCC_GetPCLK2Freq+0x52>
 8007f16:	2b18      	cmp	r3, #24
 8007f18:	d02a      	beq.n	8007f70 <HAL_RCC_GetPCLK2Freq+0x68>
 8007f1a:	b303      	cbz	r3, 8007f5e <HAL_RCC_GetPCLK2Freq+0x56>
    sysclockfreq = CSI_VALUE;
 8007f1c:	4818      	ldr	r0, [pc, #96]	; (8007f80 <HAL_RCC_GetPCLK2Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007f1e:	4a17      	ldr	r2, [pc, #92]	; (8007f7c <HAL_RCC_GetPCLK2Freq+0x74>)
 8007f20:	4918      	ldr	r1, [pc, #96]	; (8007f84 <HAL_RCC_GetPCLK2Freq+0x7c>)
 8007f22:	6994      	ldr	r4, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007f24:	6993      	ldr	r3, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007f26:	f3c4 2403 	ubfx	r4, r4, #8, #4
  SystemCoreClock = common_system_clock;
 8007f2a:	4d17      	ldr	r5, [pc, #92]	; (8007f88 <HAL_RCC_GetPCLK2Freq+0x80>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007f2c:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007f30:	5d0c      	ldrb	r4, [r1, r4]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007f32:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007f34:	f004 041f 	and.w	r4, r4, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007f38:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007f3c:	40e0      	lsrs	r0, r4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007f3e:	4c13      	ldr	r4, [pc, #76]	; (8007f8c <HAL_RCC_GetPCLK2Freq+0x84>)
 8007f40:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8007f44:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007f46:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007f48:	69d2      	ldr	r2, [r2, #28]
 8007f4a:	f3c2 2202 	ubfx	r2, r2, #8, #3
 8007f4e:	5c88      	ldrb	r0, [r1, r2]
 8007f50:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007f54:	fa23 f000 	lsr.w	r0, r3, r0
 8007f58:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007f5a:	480d      	ldr	r0, [pc, #52]	; (8007f90 <HAL_RCC_GetPCLK2Freq+0x88>)
 8007f5c:	e7df      	b.n	8007f1e <HAL_RCC_GetPCLK2Freq+0x16>
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f5e:	6813      	ldr	r3, [r2, #0]
 8007f60:	069b      	lsls	r3, r3, #26
 8007f62:	d508      	bpl.n	8007f76 <HAL_RCC_GetPCLK2Freq+0x6e>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007f64:	6813      	ldr	r3, [r2, #0]
 8007f66:	480b      	ldr	r0, [pc, #44]	; (8007f94 <HAL_RCC_GetPCLK2Freq+0x8c>)
 8007f68:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007f6c:	40d8      	lsrs	r0, r3
 8007f6e:	e7d6      	b.n	8007f1e <HAL_RCC_GetPCLK2Freq+0x16>
 8007f70:	f7ff f9a2 	bl	80072b8 <HAL_RCC_GetSysClockFreq.part.0>
 8007f74:	e7d3      	b.n	8007f1e <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007f76:	4807      	ldr	r0, [pc, #28]	; (8007f94 <HAL_RCC_GetPCLK2Freq+0x8c>)
 8007f78:	e7d1      	b.n	8007f1e <HAL_RCC_GetPCLK2Freq+0x16>
 8007f7a:	bf00      	nop
 8007f7c:	58024400 	.word	0x58024400
 8007f80:	003d0900 	.word	0x003d0900
 8007f84:	080173bc 	.word	0x080173bc
 8007f88:	240001f4 	.word	0x240001f4
 8007f8c:	240001f8 	.word	0x240001f8
 8007f90:	017d7840 	.word	0x017d7840
 8007f94:	03d09000 	.word	0x03d09000

08007f98 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007f98:	4a3b      	ldr	r2, [pc, #236]	; (8008088 <RCCEx_PLL2_Config+0xf0>)
{
 8007f9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007f9c:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8007f9e:	f003 0303 	and.w	r3, r3, #3
 8007fa2:	2b03      	cmp	r3, #3
 8007fa4:	d069      	beq.n	800807a <RCCEx_PLL2_Config+0xe2>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007fa6:	6813      	ldr	r3, [r2, #0]
 8007fa8:	4606      	mov	r6, r0
 8007faa:	460f      	mov	r7, r1

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007fac:	4614      	mov	r4, r2
    __HAL_RCC_PLL2_DISABLE();
 8007fae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007fb2:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8007fb4:	f7fb fb8a 	bl	80036cc <HAL_GetTick>
 8007fb8:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007fba:	e004      	b.n	8007fc6 <RCCEx_PLL2_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007fbc:	f7fb fb86 	bl	80036cc <HAL_GetTick>
 8007fc0:	1b43      	subs	r3, r0, r5
 8007fc2:	2b02      	cmp	r3, #2
 8007fc4:	d857      	bhi.n	8008076 <RCCEx_PLL2_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007fc6:	6823      	ldr	r3, [r4, #0]
 8007fc8:	011a      	lsls	r2, r3, #4
 8007fca:	d4f7      	bmi.n	8007fbc <RCCEx_PLL2_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007fcc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007fce:	6832      	ldr	r2, [r6, #0]
 8007fd0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007fd4:	492d      	ldr	r1, [pc, #180]	; (800808c <RCCEx_PLL2_Config+0xf4>)
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007fd6:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8007fda:	62a3      	str	r3, [r4, #40]	; 0x28
 8007fdc:	6875      	ldr	r5, [r6, #4]
 8007fde:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8007fe2:	3d01      	subs	r5, #1
 8007fe4:	1e50      	subs	r0, r2, #1
 8007fe6:	3b01      	subs	r3, #1
 8007fe8:	6932      	ldr	r2, [r6, #16]
 8007fea:	f3c5 0508 	ubfx	r5, r5, #0, #9
 8007fee:	025b      	lsls	r3, r3, #9
 8007ff0:	0400      	lsls	r0, r0, #16
 8007ff2:	3a01      	subs	r2, #1
 8007ff4:	b29b      	uxth	r3, r3
 8007ff6:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 8007ffa:	0612      	lsls	r2, r2, #24
 8007ffc:	4303      	orrs	r3, r0
 8007ffe:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8008002:	432b      	orrs	r3, r5
 8008004:	4313      	orrs	r3, r2
 8008006:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008008:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800800a:	6972      	ldr	r2, [r6, #20]
 800800c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008010:	4313      	orrs	r3, r2
 8008012:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008014:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008016:	69b2      	ldr	r2, [r6, #24]
 8008018:	f023 0320 	bic.w	r3, r3, #32
 800801c:	4313      	orrs	r3, r2
 800801e:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008020:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008022:	f023 0310 	bic.w	r3, r3, #16
 8008026:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008028:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800802a:	69f3      	ldr	r3, [r6, #28]
 800802c:	4011      	ands	r1, r2
 800802e:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8008032:	63e1      	str	r1, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008034:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008036:	f043 0310 	orr.w	r3, r3, #16
 800803a:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800803c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 800803e:	b1f7      	cbz	r7, 800807e <RCCEx_PLL2_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008040:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008042:	bf0c      	ite	eq
 8008044:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008048:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 800804c:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800804e:	4b0e      	ldr	r3, [pc, #56]	; (8008088 <RCCEx_PLL2_Config+0xf0>)
 8008050:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008052:	461d      	mov	r5, r3
    __HAL_RCC_PLL2_ENABLE();
 8008054:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8008058:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800805a:	f7fb fb37 	bl	80036cc <HAL_GetTick>
 800805e:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008060:	e004      	b.n	800806c <RCCEx_PLL2_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008062:	f7fb fb33 	bl	80036cc <HAL_GetTick>
 8008066:	1b00      	subs	r0, r0, r4
 8008068:	2802      	cmp	r0, #2
 800806a:	d804      	bhi.n	8008076 <RCCEx_PLL2_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800806c:	682b      	ldr	r3, [r5, #0]
 800806e:	011b      	lsls	r3, r3, #4
 8008070:	d5f7      	bpl.n	8008062 <RCCEx_PLL2_Config+0xca>
    }

  }


  return status;
 8008072:	2000      	movs	r0, #0
}
 8008074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8008076:	2003      	movs	r0, #3
}
 8008078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800807a:	2001      	movs	r0, #1
}
 800807c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800807e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008082:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008084:	e7e3      	b.n	800804e <RCCEx_PLL2_Config+0xb6>
 8008086:	bf00      	nop
 8008088:	58024400 	.word	0x58024400
 800808c:	ffff0007 	.word	0xffff0007

08008090 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008090:	4a3b      	ldr	r2, [pc, #236]	; (8008180 <RCCEx_PLL3_Config+0xf0>)
{
 8008092:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008094:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8008096:	f003 0303 	and.w	r3, r3, #3
 800809a:	2b03      	cmp	r3, #3
 800809c:	d069      	beq.n	8008172 <RCCEx_PLL3_Config+0xe2>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800809e:	6813      	ldr	r3, [r2, #0]
 80080a0:	4606      	mov	r6, r0
 80080a2:	460f      	mov	r7, r1

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80080a4:	4614      	mov	r4, r2
    __HAL_RCC_PLL3_DISABLE();
 80080a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80080aa:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80080ac:	f7fb fb0e 	bl	80036cc <HAL_GetTick>
 80080b0:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80080b2:	e004      	b.n	80080be <RCCEx_PLL3_Config+0x2e>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80080b4:	f7fb fb0a 	bl	80036cc <HAL_GetTick>
 80080b8:	1b43      	subs	r3, r0, r5
 80080ba:	2b02      	cmp	r3, #2
 80080bc:	d857      	bhi.n	800816e <RCCEx_PLL3_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80080be:	6823      	ldr	r3, [r4, #0]
 80080c0:	009a      	lsls	r2, r3, #2
 80080c2:	d4f7      	bmi.n	80080b4 <RCCEx_PLL3_Config+0x24>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80080c4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80080c6:	6832      	ldr	r2, [r6, #0]
 80080c8:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80080cc:	492d      	ldr	r1, [pc, #180]	; (8008184 <RCCEx_PLL3_Config+0xf4>)
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80080ce:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 80080d2:	62a3      	str	r3, [r4, #40]	; 0x28
 80080d4:	6875      	ldr	r5, [r6, #4]
 80080d6:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 80080da:	3d01      	subs	r5, #1
 80080dc:	1e50      	subs	r0, r2, #1
 80080de:	3b01      	subs	r3, #1
 80080e0:	6932      	ldr	r2, [r6, #16]
 80080e2:	f3c5 0508 	ubfx	r5, r5, #0, #9
 80080e6:	025b      	lsls	r3, r3, #9
 80080e8:	0400      	lsls	r0, r0, #16
 80080ea:	3a01      	subs	r2, #1
 80080ec:	b29b      	uxth	r3, r3
 80080ee:	f400 00fe 	and.w	r0, r0, #8323072	; 0x7f0000
 80080f2:	0612      	lsls	r2, r2, #24
 80080f4:	4303      	orrs	r3, r0
 80080f6:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 80080fa:	432b      	orrs	r3, r5
 80080fc:	4313      	orrs	r3, r2
 80080fe:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008100:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008102:	6972      	ldr	r2, [r6, #20]
 8008104:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008108:	4313      	orrs	r3, r2
 800810a:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800810c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800810e:	69b2      	ldr	r2, [r6, #24]
 8008110:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008114:	4313      	orrs	r3, r2
 8008116:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008118:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800811a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800811e:	62e3      	str	r3, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008120:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8008122:	69f3      	ldr	r3, [r6, #28]
 8008124:	4011      	ands	r1, r2
 8008126:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 800812a:	6461      	str	r1, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800812c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800812e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008132:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008134:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8008136:	b1f7      	cbz	r7, 8008176 <RCCEx_PLL3_Config+0xe6>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8008138:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800813a:	bf0c      	ite	eq
 800813c:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008140:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8008144:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008146:	4b0e      	ldr	r3, [pc, #56]	; (8008180 <RCCEx_PLL3_Config+0xf0>)
 8008148:	681a      	ldr	r2, [r3, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800814a:	461d      	mov	r5, r3
    __HAL_RCC_PLL3_ENABLE();
 800814c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008150:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8008152:	f7fb fabb 	bl	80036cc <HAL_GetTick>
 8008156:	4604      	mov	r4, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008158:	e004      	b.n	8008164 <RCCEx_PLL3_Config+0xd4>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800815a:	f7fb fab7 	bl	80036cc <HAL_GetTick>
 800815e:	1b00      	subs	r0, r0, r4
 8008160:	2802      	cmp	r0, #2
 8008162:	d804      	bhi.n	800816e <RCCEx_PLL3_Config+0xde>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008164:	682b      	ldr	r3, [r5, #0]
 8008166:	009b      	lsls	r3, r3, #2
 8008168:	d5f7      	bpl.n	800815a <RCCEx_PLL3_Config+0xca>
    }

  }


  return status;
 800816a:	2000      	movs	r0, #0
}
 800816c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800816e:	2003      	movs	r0, #3
}
 8008170:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8008172:	2001      	movs	r0, #1
}
 8008174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008176:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800817a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800817c:	e7e3      	b.n	8008146 <RCCEx_PLL3_Config+0xb6>
 800817e:	bf00      	nop
 8008180:	58024400 	.word	0x58024400
 8008184:	ffff0007 	.word	0xffff0007

08008188 <HAL_RCCEx_PeriphCLKConfig>:
{
 8008188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800818c:	6803      	ldr	r3, [r0, #0]
{
 800818e:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008190:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 8008194:	d01c      	beq.n	80081d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8008196:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8008198:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 800819c:	f000 84ba 	beq.w	8008b14 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80081a0:	d823      	bhi.n	80081ea <HAL_RCCEx_PeriphCLKConfig+0x62>
 80081a2:	2a00      	cmp	r2, #0
 80081a4:	f000 83dc 	beq.w	8008960 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
 80081a8:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80081ac:	d120      	bne.n	80081f0 <HAL_RCCEx_PeriphCLKConfig+0x68>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80081ae:	2102      	movs	r1, #2
 80081b0:	3004      	adds	r0, #4
 80081b2:	f7ff fef1 	bl	8007f98 <RCCEx_PLL2_Config>
 80081b6:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80081b8:	2e00      	cmp	r6, #0
 80081ba:	f040 849f 	bne.w	8008afc <HAL_RCCEx_PeriphCLKConfig+0x974>
 80081be:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80081c0:	6823      	ldr	r3, [r4, #0]
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80081c2:	48ab      	ldr	r0, [pc, #684]	; (8008470 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80081c4:	2600      	movs	r6, #0
 80081c6:	6d01      	ldr	r1, [r0, #80]	; 0x50
 80081c8:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 80081cc:	430a      	orrs	r2, r1
 80081ce:	6502      	str	r2, [r0, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80081d0:	05dd      	lsls	r5, r3, #23
 80081d2:	d511      	bpl.n	80081f8 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Sai1ClockSelection)
 80081d4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80081d6:	2a04      	cmp	r2, #4
 80081d8:	f200 851c 	bhi.w	8008c14 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
 80081dc:	e8df f012 	tbh	[pc, r2, lsl #1]
 80081e0:	0476046f 	.word	0x0476046f
 80081e4:	02d40486 	.word	0x02d40486
 80081e8:	02d4      	.short	0x02d4
    switch(PeriphClkInit->SpdifrxClockSelection)
 80081ea:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 80081ee:	d0e8      	beq.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x3a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80081f0:	05dd      	lsls	r5, r3, #23
    switch(PeriphClkInit->SpdifrxClockSelection)
 80081f2:	f04f 0601 	mov.w	r6, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80081f6:	d4ed      	bmi.n	80081d4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    switch(PeriphClkInit->Sai1ClockSelection)
 80081f8:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80081fa:	0598      	lsls	r0, r3, #22
 80081fc:	d51b      	bpl.n	8008236 <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch(PeriphClkInit->Sai23ClockSelection)
 80081fe:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8008200:	2a80      	cmp	r2, #128	; 0x80
 8008202:	f000 8453 	beq.w	8008aac <HAL_RCCEx_PeriphCLKConfig+0x924>
 8008206:	f200 80ec 	bhi.w	80083e2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 800820a:	2a00      	cmp	r2, #0
 800820c:	f000 83a2 	beq.w	8008954 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 8008210:	2a40      	cmp	r2, #64	; 0x40
 8008212:	f040 80ed 	bne.w	80083f0 <HAL_RCCEx_PeriphCLKConfig+0x268>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008216:	2100      	movs	r1, #0
 8008218:	1d20      	adds	r0, r4, #4
 800821a:	f7ff febd 	bl	8007f98 <RCCEx_PLL2_Config>
 800821e:	6823      	ldr	r3, [r4, #0]
 8008220:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008222:	2d00      	cmp	r5, #0
 8008224:	f040 8386 	bne.w	8008934 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8008228:	4991      	ldr	r1, [pc, #580]	; (8008470 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800822a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800822c:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800822e:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
 8008232:	4302      	orrs	r2, r0
 8008234:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8008236:	0559      	lsls	r1, r3, #21
 8008238:	d51f      	bpl.n	800827a <HAL_RCCEx_PeriphCLKConfig+0xf2>
    switch(PeriphClkInit->Sai4AClockSelection)
 800823a:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 800823e:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8008242:	f000 844a 	beq.w	8008ada <HAL_RCCEx_PeriphCLKConfig+0x952>
 8008246:	f200 80d6 	bhi.w	80083f6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800824a:	2a00      	cmp	r2, #0
 800824c:	f000 837c 	beq.w	8008948 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8008250:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008254:	f040 80d7 	bne.w	8008406 <HAL_RCCEx_PeriphCLKConfig+0x27e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008258:	2100      	movs	r1, #0
 800825a:	1d20      	adds	r0, r4, #4
 800825c:	f7ff fe9c 	bl	8007f98 <RCCEx_PLL2_Config>
 8008260:	6823      	ldr	r3, [r4, #0]
 8008262:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008264:	2d00      	cmp	r5, #0
 8008266:	f040 8367 	bne.w	8008938 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800826a:	4981      	ldr	r1, [pc, #516]	; (8008470 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800826c:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 8008270:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008272:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 8008276:	4302      	orrs	r2, r0
 8008278:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800827a:	051a      	lsls	r2, r3, #20
 800827c:	d51f      	bpl.n	80082be <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->Sai4BClockSelection)
 800827e:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 8008282:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 8008286:	f000 843c 	beq.w	8008b02 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 800828a:	f200 80bf 	bhi.w	800840c <HAL_RCCEx_PeriphCLKConfig+0x284>
 800828e:	2a00      	cmp	r2, #0
 8008290:	f000 836c 	beq.w	800896c <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8008294:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 8008298:	f040 80c0 	bne.w	800841c <HAL_RCCEx_PeriphCLKConfig+0x294>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800829c:	2100      	movs	r1, #0
 800829e:	1d20      	adds	r0, r4, #4
 80082a0:	f7ff fe7a 	bl	8007f98 <RCCEx_PLL2_Config>
 80082a4:	6823      	ldr	r3, [r4, #0]
 80082a6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80082a8:	2d00      	cmp	r5, #0
 80082aa:	f040 833f 	bne.w	800892c <HAL_RCCEx_PeriphCLKConfig+0x7a4>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80082ae:	4970      	ldr	r1, [pc, #448]	; (8008470 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80082b0:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 80082b4:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80082b6:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80082ba:	4302      	orrs	r2, r0
 80082bc:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80082be:	019f      	lsls	r7, r3, #6
 80082c0:	d518      	bpl.n	80082f4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->QspiClockSelection)
 80082c2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80082c4:	2a20      	cmp	r2, #32
 80082c6:	f000 8392 	beq.w	80089ee <HAL_RCCEx_PeriphCLKConfig+0x866>
 80082ca:	f200 80aa 	bhi.w	8008422 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 80082ce:	b13a      	cbz	r2, 80082e0 <HAL_RCCEx_PeriphCLKConfig+0x158>
 80082d0:	2a10      	cmp	r2, #16
 80082d2:	f040 80a9 	bne.w	8008428 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80082d6:	4966      	ldr	r1, [pc, #408]	; (8008470 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80082d8:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80082da:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80082de:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 80082e0:	2d00      	cmp	r5, #0
 80082e2:	f040 8366 	bne.w	80089b2 <HAL_RCCEx_PeriphCLKConfig+0x82a>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80082e6:	4962      	ldr	r1, [pc, #392]	; (8008470 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80082e8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80082ea:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80082ec:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80082f0:	4302      	orrs	r2, r0
 80082f2:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80082f4:	04d8      	lsls	r0, r3, #19
 80082f6:	d51d      	bpl.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch(PeriphClkInit->Spi123ClockSelection)
 80082f8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80082fa:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80082fe:	f000 83cd 	beq.w	8008a9c <HAL_RCCEx_PeriphCLKConfig+0x914>
 8008302:	f200 8094 	bhi.w	800842e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8008306:	2a00      	cmp	r2, #0
 8008308:	f000 8318 	beq.w	800893c <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 800830c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8008310:	f040 8095 	bne.w	800843e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008314:	2100      	movs	r1, #0
 8008316:	1d20      	adds	r0, r4, #4
 8008318:	f7ff fe3e 	bl	8007f98 <RCCEx_PLL2_Config>
 800831c:	6823      	ldr	r3, [r4, #0]
 800831e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008320:	2d00      	cmp	r5, #0
 8008322:	f040 8305 	bne.w	8008930 <HAL_RCCEx_PeriphCLKConfig+0x7a8>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008326:	4952      	ldr	r1, [pc, #328]	; (8008470 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008328:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800832a:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800832c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008330:	4302      	orrs	r2, r0
 8008332:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008334:	0499      	lsls	r1, r3, #18
 8008336:	d51a      	bpl.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    switch(PeriphClkInit->Spi45ClockSelection)
 8008338:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800833a:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 800833e:	f000 8398 	beq.w	8008a72 <HAL_RCCEx_PeriphCLKConfig+0x8ea>
 8008342:	d87f      	bhi.n	8008444 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8008344:	b14a      	cbz	r2, 800835a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8008346:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800834a:	f040 8083 	bne.w	8008454 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800834e:	2101      	movs	r1, #1
 8008350:	1d20      	adds	r0, r4, #4
 8008352:	f7ff fe21 	bl	8007f98 <RCCEx_PLL2_Config>
 8008356:	6823      	ldr	r3, [r4, #0]
 8008358:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800835a:	2d00      	cmp	r5, #0
 800835c:	f040 832b 	bne.w	80089b6 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008360:	4943      	ldr	r1, [pc, #268]	; (8008470 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8008362:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8008364:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008366:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 800836a:	4302      	orrs	r2, r0
 800836c:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800836e:	045a      	lsls	r2, r3, #17
 8008370:	d51b      	bpl.n	80083aa <HAL_RCCEx_PeriphCLKConfig+0x222>
    switch(PeriphClkInit->Spi6ClockSelection)
 8008372:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 8008376:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 800837a:	f000 834a 	beq.w	8008a12 <HAL_RCCEx_PeriphCLKConfig+0x88a>
 800837e:	d86c      	bhi.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008380:	b142      	cbz	r2, 8008394 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8008382:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008386:	d170      	bne.n	800846a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008388:	2101      	movs	r1, #1
 800838a:	1d20      	adds	r0, r4, #4
 800838c:	f7ff fe04 	bl	8007f98 <RCCEx_PLL2_Config>
 8008390:	6823      	ldr	r3, [r4, #0]
 8008392:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008394:	2d00      	cmp	r5, #0
 8008396:	f040 8302 	bne.w	800899e <HAL_RCCEx_PeriphCLKConfig+0x816>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800839a:	4935      	ldr	r1, [pc, #212]	; (8008470 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800839c:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 80083a0:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80083a2:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 80083a6:	4302      	orrs	r2, r0
 80083a8:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80083aa:	041f      	lsls	r7, r3, #16
 80083ac:	d50d      	bpl.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x242>
    switch(PeriphClkInit->FdcanClockSelection)
 80083ae:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80083b0:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 80083b4:	f000 834b 	beq.w	8008a4e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
 80083b8:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80083bc:	f000 81f0 	beq.w	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x618>
 80083c0:	2a00      	cmp	r2, #0
 80083c2:	f000 81f3 	beq.w	80087ac <HAL_RCCEx_PeriphCLKConfig+0x624>
 80083c6:	2601      	movs	r6, #1
 80083c8:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80083ca:	01d8      	lsls	r0, r3, #7
 80083cc:	d55c      	bpl.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->FmcClockSelection)
 80083ce:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80083d0:	2a03      	cmp	r2, #3
 80083d2:	f200 8425 	bhi.w	8008c20 <HAL_RCCEx_PeriphCLKConfig+0xa98>
 80083d6:	e8df f012 	tbh	[pc, r2, lsl #1]
 80083da:	0053      	.short	0x0053
 80083dc:	004d0313 	.word	0x004d0313
 80083e0:	0053      	.short	0x0053
    switch(PeriphClkInit->Sai23ClockSelection)
 80083e2:	2ac0      	cmp	r2, #192	; 0xc0
 80083e4:	f43f af1d 	beq.w	8008222 <HAL_RCCEx_PeriphCLKConfig+0x9a>
 80083e8:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80083ec:	f43f af19 	beq.w	8008222 <HAL_RCCEx_PeriphCLKConfig+0x9a>
 80083f0:	2601      	movs	r6, #1
 80083f2:	4635      	mov	r5, r6
 80083f4:	e71f      	b.n	8008236 <HAL_RCCEx_PeriphCLKConfig+0xae>
    switch(PeriphClkInit->Sai4AClockSelection)
 80083f6:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 80083fa:	f43f af33 	beq.w	8008264 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 80083fe:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8008402:	f43f af2f 	beq.w	8008264 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8008406:	2601      	movs	r6, #1
 8008408:	4635      	mov	r5, r6
 800840a:	e736      	b.n	800827a <HAL_RCCEx_PeriphCLKConfig+0xf2>
    switch(PeriphClkInit->Sai4BClockSelection)
 800840c:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 8008410:	f43f af4a 	beq.w	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x120>
 8008414:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8008418:	f43f af46 	beq.w	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x120>
 800841c:	2601      	movs	r6, #1
 800841e:	4635      	mov	r5, r6
 8008420:	e74d      	b.n	80082be <HAL_RCCEx_PeriphCLKConfig+0x136>
    switch(PeriphClkInit->QspiClockSelection)
 8008422:	2a30      	cmp	r2, #48	; 0x30
 8008424:	f43f af5c 	beq.w	80082e0 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8008428:	2601      	movs	r6, #1
 800842a:	4635      	mov	r5, r6
 800842c:	e762      	b.n	80082f4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    switch(PeriphClkInit->Spi123ClockSelection)
 800842e:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8008432:	f43f af75 	beq.w	8008320 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8008436:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800843a:	f43f af71 	beq.w	8008320 <HAL_RCCEx_PeriphCLKConfig+0x198>
 800843e:	2601      	movs	r6, #1
 8008440:	4635      	mov	r5, r6
 8008442:	e777      	b.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    switch(PeriphClkInit->Spi45ClockSelection)
 8008444:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8008448:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 800844c:	d085      	beq.n	800835a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 800844e:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8008452:	d082      	beq.n	800835a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8008454:	2601      	movs	r6, #1
 8008456:	4635      	mov	r5, r6
 8008458:	e789      	b.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    switch(PeriphClkInit->Spi6ClockSelection)
 800845a:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 800845e:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8008462:	d097      	beq.n	8008394 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8008464:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8008468:	d094      	beq.n	8008394 <HAL_RCCEx_PeriphCLKConfig+0x20c>
 800846a:	2601      	movs	r6, #1
 800846c:	4635      	mov	r5, r6
 800846e:	e79c      	b.n	80083aa <HAL_RCCEx_PeriphCLKConfig+0x222>
 8008470:	58024400 	.word	0x58024400
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008474:	2102      	movs	r1, #2
 8008476:	1d20      	adds	r0, r4, #4
 8008478:	f7ff fd8e 	bl	8007f98 <RCCEx_PLL2_Config>
 800847c:	6823      	ldr	r3, [r4, #0]
 800847e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008480:	2d00      	cmp	r5, #0
 8008482:	f000 828e 	beq.w	80089a2 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8008486:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008488:	0259      	lsls	r1, r3, #9
 800848a:	f100 8208 	bmi.w	800889e <HAL_RCCEx_PeriphCLKConfig+0x716>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800848e:	07df      	lsls	r7, r3, #31
 8008490:	d539      	bpl.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x37e>
    switch(PeriphClkInit->Usart16ClockSelection)
 8008492:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8008494:	2a28      	cmp	r2, #40	; 0x28
 8008496:	f200 8174 	bhi.w	8008782 <HAL_RCCEx_PeriphCLKConfig+0x5fa>
 800849a:	e8df f012 	tbh	[pc, r2, lsl #1]
 800849e:	0030      	.short	0x0030
 80084a0:	01720172 	.word	0x01720172
 80084a4:	01720172 	.word	0x01720172
 80084a8:	01720172 	.word	0x01720172
 80084ac:	03580172 	.word	0x03580172
 80084b0:	01720172 	.word	0x01720172
 80084b4:	01720172 	.word	0x01720172
 80084b8:	01720172 	.word	0x01720172
 80084bc:	00290172 	.word	0x00290172
 80084c0:	01720172 	.word	0x01720172
 80084c4:	01720172 	.word	0x01720172
 80084c8:	01720172 	.word	0x01720172
 80084cc:	00300172 	.word	0x00300172
 80084d0:	01720172 	.word	0x01720172
 80084d4:	01720172 	.word	0x01720172
 80084d8:	01720172 	.word	0x01720172
 80084dc:	00300172 	.word	0x00300172
 80084e0:	01720172 	.word	0x01720172
 80084e4:	01720172 	.word	0x01720172
 80084e8:	01720172 	.word	0x01720172
 80084ec:	00300172 	.word	0x00300172
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80084f0:	2101      	movs	r1, #1
 80084f2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80084f6:	f7ff fdcb 	bl	8008090 <RCCEx_PLL3_Config>
 80084fa:	6823      	ldr	r3, [r4, #0]
 80084fc:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80084fe:	2d00      	cmp	r5, #0
 8008500:	f000 826b 	beq.w	80089da <HAL_RCCEx_PeriphCLKConfig+0x852>
 8008504:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008506:	0798      	lsls	r0, r3, #30
 8008508:	d516      	bpl.n	8008538 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800850a:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800850c:	2a05      	cmp	r2, #5
 800850e:	f200 8384 	bhi.w	8008c1a <HAL_RCCEx_PeriphCLKConfig+0xa92>
 8008512:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008516:	000d      	.short	0x000d
 8008518:	00060308 	.word	0x00060308
 800851c:	000d000d 	.word	0x000d000d
 8008520:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008522:	2101      	movs	r1, #1
 8008524:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008528:	f7ff fdb2 	bl	8008090 <RCCEx_PLL3_Config>
 800852c:	6823      	ldr	r3, [r4, #0]
 800852e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008530:	2d00      	cmp	r5, #0
 8008532:	f000 822c 	beq.w	800898e <HAL_RCCEx_PeriphCLKConfig+0x806>
 8008536:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008538:	0759      	lsls	r1, r3, #29
 800853a:	d517      	bpl.n	800856c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800853c:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8008540:	2a05      	cmp	r2, #5
 8008542:	f200 8370 	bhi.w	8008c26 <HAL_RCCEx_PeriphCLKConfig+0xa9e>
 8008546:	e8df f012 	tbh	[pc, r2, lsl #1]
 800854a:	000d      	.short	0x000d
 800854c:	000602f8 	.word	0x000602f8
 8008550:	000d000d 	.word	0x000d000d
 8008554:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008556:	2101      	movs	r1, #1
 8008558:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800855c:	f7ff fd98 	bl	8008090 <RCCEx_PLL3_Config>
 8008560:	6823      	ldr	r3, [r4, #0]
 8008562:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008564:	2d00      	cmp	r5, #0
 8008566:	f000 8209 	beq.w	800897c <HAL_RCCEx_PeriphCLKConfig+0x7f4>
 800856a:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800856c:	069a      	lsls	r2, r3, #26
 800856e:	d51d      	bpl.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0x424>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008570:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8008574:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8008578:	f000 8271 	beq.w	8008a5e <HAL_RCCEx_PeriphCLKConfig+0x8d6>
 800857c:	f200 8121 	bhi.w	80087c2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
 8008580:	b14a      	cbz	r2, 8008596 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8008582:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 8008586:	f040 8126 	bne.w	80087d6 <HAL_RCCEx_PeriphCLKConfig+0x64e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800858a:	2100      	movs	r1, #0
 800858c:	1d20      	adds	r0, r4, #4
 800858e:	f7ff fd03 	bl	8007f98 <RCCEx_PLL2_Config>
 8008592:	6823      	ldr	r3, [r4, #0]
 8008594:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008596:	2d00      	cmp	r5, #0
 8008598:	f040 8213 	bne.w	80089c2 <HAL_RCCEx_PeriphCLKConfig+0x83a>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800859c:	49b9      	ldr	r1, [pc, #740]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 800859e:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 80085a2:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80085a4:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 80085a8:	4302      	orrs	r2, r0
 80085aa:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80085ac:	065f      	lsls	r7, r3, #25
 80085ae:	d51d      	bpl.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x464>
    switch(PeriphClkInit->Lptim2ClockSelection)
 80085b0:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 80085b4:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80085b8:	f000 823f 	beq.w	8008a3a <HAL_RCCEx_PeriphCLKConfig+0x8b2>
 80085bc:	f200 8129 	bhi.w	8008812 <HAL_RCCEx_PeriphCLKConfig+0x68a>
 80085c0:	b14a      	cbz	r2, 80085d6 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 80085c2:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80085c6:	f040 812e 	bne.w	8008826 <HAL_RCCEx_PeriphCLKConfig+0x69e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80085ca:	2100      	movs	r1, #0
 80085cc:	1d20      	adds	r0, r4, #4
 80085ce:	f7ff fce3 	bl	8007f98 <RCCEx_PLL2_Config>
 80085d2:	6823      	ldr	r3, [r4, #0]
 80085d4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80085d6:	2d00      	cmp	r5, #0
 80085d8:	f040 81ef 	bne.w	80089ba <HAL_RCCEx_PeriphCLKConfig+0x832>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80085dc:	49a9      	ldr	r1, [pc, #676]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 80085de:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 80085e2:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80085e4:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 80085e8:	4302      	orrs	r2, r0
 80085ea:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80085ec:	0618      	lsls	r0, r3, #24
 80085ee:	d51d      	bpl.n	800862c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80085f0:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 80085f4:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 80085f8:	f000 8215 	beq.w	8008a26 <HAL_RCCEx_PeriphCLKConfig+0x89e>
 80085fc:	f200 80fc 	bhi.w	80087f8 <HAL_RCCEx_PeriphCLKConfig+0x670>
 8008600:	b14a      	cbz	r2, 8008616 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8008602:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8008606:	f040 8101 	bne.w	800880c <HAL_RCCEx_PeriphCLKConfig+0x684>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800860a:	2100      	movs	r1, #0
 800860c:	1d20      	adds	r0, r4, #4
 800860e:	f7ff fcc3 	bl	8007f98 <RCCEx_PLL2_Config>
 8008612:	6823      	ldr	r3, [r4, #0]
 8008614:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008616:	2d00      	cmp	r5, #0
 8008618:	f040 81d1 	bne.w	80089be <HAL_RCCEx_PeriphCLKConfig+0x836>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800861c:	4999      	ldr	r1, [pc, #612]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 800861e:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 8008622:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008624:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8008628:	4302      	orrs	r2, r0
 800862a:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800862c:	0719      	lsls	r1, r3, #28
 800862e:	d50b      	bpl.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8008630:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8008634:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8008638:	f000 8225 	beq.w	8008a86 <HAL_RCCEx_PeriphCLKConfig+0x8fe>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800863c:	4891      	ldr	r0, [pc, #580]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 800863e:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8008640:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8008644:	430a      	orrs	r2, r1
 8008646:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008648:	06da      	lsls	r2, r3, #27
 800864a:	d50b      	bpl.n	8008664 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800864c:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8008650:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8008654:	f000 82b2 	beq.w	8008bbc <HAL_RCCEx_PeriphCLKConfig+0xa34>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008658:	488a      	ldr	r0, [pc, #552]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 800865a:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800865c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8008660:	430a      	orrs	r2, r1
 8008662:	6582      	str	r2, [r0, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008664:	031f      	lsls	r7, r3, #12
 8008666:	d50e      	bpl.n	8008686 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    switch(PeriphClkInit->AdcClockSelection)
 8008668:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 800866c:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8008670:	f000 80f2 	beq.w	8008858 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 8008674:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8008678:	f000 80f5 	beq.w	8008866 <HAL_RCCEx_PeriphCLKConfig+0x6de>
 800867c:	2900      	cmp	r1, #0
 800867e:	f000 828b 	beq.w	8008b98 <HAL_RCCEx_PeriphCLKConfig+0xa10>
 8008682:	2601      	movs	r6, #1
 8008684:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008686:	0358      	lsls	r0, r3, #13
 8008688:	d50f      	bpl.n	80086aa <HAL_RCCEx_PeriphCLKConfig+0x522>
    switch(PeriphClkInit->UsbClockSelection)
 800868a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800868e:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8008692:	f000 80cb 	beq.w	800882c <HAL_RCCEx_PeriphCLKConfig+0x6a4>
 8008696:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 800869a:	f000 80ce 	beq.w	800883a <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 800869e:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80086a2:	f000 8282 	beq.w	8008baa <HAL_RCCEx_PeriphCLKConfig+0xa22>
 80086a6:	2601      	movs	r6, #1
 80086a8:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80086aa:	03d9      	lsls	r1, r3, #15
 80086ac:	d517      	bpl.n	80086de <HAL_RCCEx_PeriphCLKConfig+0x556>
    switch(PeriphClkInit->SdmmcClockSelection)
 80086ae:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80086b0:	2a00      	cmp	r2, #0
 80086b2:	f000 825f 	beq.w	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x9ec>
 80086b6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80086ba:	f040 8132 	bne.w	8008922 <HAL_RCCEx_PeriphCLKConfig+0x79a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80086be:	2102      	movs	r1, #2
 80086c0:	1d20      	adds	r0, r4, #4
 80086c2:	f7ff fc69 	bl	8007f98 <RCCEx_PLL2_Config>
 80086c6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80086c8:	6823      	ldr	r3, [r4, #0]
 80086ca:	2d00      	cmp	r5, #0
 80086cc:	f040 818d 	bne.w	80089ea <HAL_RCCEx_PeriphCLKConfig+0x862>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80086d0:	496c      	ldr	r1, [pc, #432]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 80086d2:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80086d4:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80086d6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80086da:	4302      	orrs	r2, r0
 80086dc:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80086de:	009a      	lsls	r2, r3, #2
 80086e0:	f100 80d2 	bmi.w	8008888 <HAL_RCCEx_PeriphCLKConfig+0x700>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80086e4:	039f      	lsls	r7, r3, #14
 80086e6:	d43f      	bmi.n	8008768 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
 80086e8:	1e30      	subs	r0, r6, #0
 80086ea:	bf18      	it	ne
 80086ec:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80086ee:	02de      	lsls	r6, r3, #11
 80086f0:	d506      	bpl.n	8008700 <HAL_RCCEx_PeriphCLKConfig+0x578>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80086f2:	4964      	ldr	r1, [pc, #400]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 80086f4:	6f25      	ldr	r5, [r4, #112]	; 0x70
 80086f6:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80086f8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80086fc:	432a      	orrs	r2, r5
 80086fe:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008700:	00dd      	lsls	r5, r3, #3
 8008702:	d507      	bpl.n	8008714 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008704:	495f      	ldr	r1, [pc, #380]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008706:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 800870a:	690a      	ldr	r2, [r1, #16]
 800870c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008710:	432a      	orrs	r2, r5
 8008712:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008714:	0299      	lsls	r1, r3, #10
 8008716:	d506      	bpl.n	8008726 <HAL_RCCEx_PeriphCLKConfig+0x59e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008718:	495a      	ldr	r1, [pc, #360]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 800871a:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 800871c:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800871e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008722:	432a      	orrs	r2, r5
 8008724:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008726:	005a      	lsls	r2, r3, #1
 8008728:	d509      	bpl.n	800873e <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800872a:	4a56      	ldr	r2, [pc, #344]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 800872c:	6911      	ldr	r1, [r2, #16]
 800872e:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8008732:	6111      	str	r1, [r2, #16]
 8008734:	6911      	ldr	r1, [r2, #16]
 8008736:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 800873a:	4329      	orrs	r1, r5
 800873c:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800873e:	2b00      	cmp	r3, #0
 8008740:	da06      	bge.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008742:	4950      	ldr	r1, [pc, #320]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008744:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8008746:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8008748:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800874c:	432a      	orrs	r2, r5
 800874e:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008750:	021b      	lsls	r3, r3, #8
 8008752:	d507      	bpl.n	8008764 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008754:	4a4b      	ldr	r2, [pc, #300]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008756:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800875a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800875c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8008760:	430b      	orrs	r3, r1
 8008762:	6553      	str	r3, [r2, #84]	; 0x54
}
 8008764:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->RngClockSelection)
 8008768:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800876a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800876e:	f000 820a 	beq.w	8008b86 <HAL_RCCEx_PeriphCLKConfig+0x9fe>
 8008772:	d933      	bls.n	80087dc <HAL_RCCEx_PeriphCLKConfig+0x654>
 8008774:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 8008778:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800877c:	d030      	beq.n	80087e0 <HAL_RCCEx_PeriphCLKConfig+0x658>
 800877e:	2001      	movs	r0, #1
 8008780:	e7b5      	b.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0x566>
    switch(PeriphClkInit->Usart16ClockSelection)
 8008782:	2601      	movs	r6, #1
 8008784:	4635      	mov	r5, r6
 8008786:	e6be      	b.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x37e>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008788:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 800878a:	2d00      	cmp	r5, #0
 800878c:	f040 80cc 	bne.w	8008928 <HAL_RCCEx_PeriphCLKConfig+0x7a0>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008790:	493c      	ldr	r1, [pc, #240]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008792:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008794:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8008796:	f022 0207 	bic.w	r2, r2, #7
 800879a:	4302      	orrs	r2, r0
 800879c:	650a      	str	r2, [r1, #80]	; 0x50
 800879e:	e52c      	b.n	80081fa <HAL_RCCEx_PeriphCLKConfig+0x72>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80087a0:	2101      	movs	r1, #1
 80087a2:	1d20      	adds	r0, r4, #4
 80087a4:	f7ff fbf8 	bl	8007f98 <RCCEx_PLL2_Config>
 80087a8:	6823      	ldr	r3, [r4, #0]
 80087aa:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80087ac:	2d00      	cmp	r5, #0
 80087ae:	f040 80e3 	bne.w	8008978 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80087b2:	4934      	ldr	r1, [pc, #208]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 80087b4:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80087b6:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80087b8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80087bc:	4302      	orrs	r2, r0
 80087be:	650a      	str	r2, [r1, #80]	; 0x50
 80087c0:	e603      	b.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x242>
    switch(PeriphClkInit->Lptim1ClockSelection)
 80087c2:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 80087c6:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 80087ca:	f43f aee4 	beq.w	8008596 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80087ce:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 80087d2:	f43f aee0 	beq.w	8008596 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80087d6:	2601      	movs	r6, #1
 80087d8:	4635      	mov	r5, r6
 80087da:	e6e7      	b.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0x424>
    switch(PeriphClkInit->RngClockSelection)
 80087dc:	2a00      	cmp	r2, #0
 80087de:	d1ce      	bne.n	800877e <HAL_RCCEx_PeriphCLKConfig+0x5f6>
    if(ret == HAL_OK)
 80087e0:	2d00      	cmp	r5, #0
 80087e2:	d1cc      	bne.n	800877e <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80087e4:	4d27      	ldr	r5, [pc, #156]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 80087e6:	1e30      	subs	r0, r6, #0
 80087e8:	6d69      	ldr	r1, [r5, #84]	; 0x54
 80087ea:	bf18      	it	ne
 80087ec:	2001      	movne	r0, #1
 80087ee:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80087f2:	430a      	orrs	r2, r1
 80087f4:	656a      	str	r2, [r5, #84]	; 0x54
 80087f6:	e77a      	b.n	80086ee <HAL_RCCEx_PeriphCLKConfig+0x566>
    switch(PeriphClkInit->Lptim345ClockSelection)
 80087f8:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 80087fc:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8008800:	f43f af09 	beq.w	8008616 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8008804:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 8008808:	f43f af05 	beq.w	8008616 <HAL_RCCEx_PeriphCLKConfig+0x48e>
 800880c:	2601      	movs	r6, #1
 800880e:	4635      	mov	r5, r6
 8008810:	e70c      	b.n	800862c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008812:	f422 6180 	bic.w	r1, r2, #1024	; 0x400
 8008816:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800881a:	f43f aedc 	beq.w	80085d6 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 800881e:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8008822:	f43f aed8 	beq.w	80085d6 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8008826:	2601      	movs	r6, #1
 8008828:	4635      	mov	r5, r6
 800882a:	e6df      	b.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x464>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800882c:	2101      	movs	r1, #1
 800882e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008832:	f7ff fc2d 	bl	8008090 <RCCEx_PLL3_Config>
 8008836:	6823      	ldr	r3, [r4, #0]
 8008838:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800883a:	2d00      	cmp	r5, #0
 800883c:	f040 80c8 	bne.w	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x848>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008840:	4910      	ldr	r1, [pc, #64]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 8008842:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8008846:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8008848:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800884c:	4302      	orrs	r2, r0
 800884e:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008850:	03d9      	lsls	r1, r3, #15
 8008852:	f57f af44 	bpl.w	80086de <HAL_RCCEx_PeriphCLKConfig+0x556>
 8008856:	e72a      	b.n	80086ae <HAL_RCCEx_PeriphCLKConfig+0x526>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008858:	2102      	movs	r1, #2
 800885a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800885e:	f7ff fc17 	bl	8008090 <RCCEx_PLL3_Config>
 8008862:	6823      	ldr	r3, [r4, #0]
 8008864:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008866:	2d00      	cmp	r5, #0
 8008868:	f040 80ad 	bne.w	80089c6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800886c:	4905      	ldr	r1, [pc, #20]	; (8008884 <HAL_RCCEx_PeriphCLKConfig+0x6fc>)
 800886e:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 8008872:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008874:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8008878:	4302      	orrs	r2, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800887a:	0358      	lsls	r0, r3, #13
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800887c:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800887e:	f57f af14 	bpl.w	80086aa <HAL_RCCEx_PeriphCLKConfig+0x522>
 8008882:	e702      	b.n	800868a <HAL_RCCEx_PeriphCLKConfig+0x502>
 8008884:	58024400 	.word	0x58024400
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8008888:	2102      	movs	r1, #2
 800888a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800888e:	f7ff fbff 	bl	8008090 <RCCEx_PLL3_Config>
 8008892:	6823      	ldr	r3, [r4, #0]
 8008894:	2800      	cmp	r0, #0
 8008896:	f43f af25 	beq.w	80086e4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
      status=HAL_ERROR;
 800889a:	2601      	movs	r6, #1
 800889c:	e722      	b.n	80086e4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800889e:	4bb3      	ldr	r3, [pc, #716]	; (8008b6c <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 80088a0:	681a      	ldr	r2, [r3, #0]
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80088a2:	4698      	mov	r8, r3
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80088a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80088a8:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80088aa:	f7fa ff0f 	bl	80036cc <HAL_GetTick>
 80088ae:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80088b0:	e005      	b.n	80088be <HAL_RCCEx_PeriphCLKConfig+0x736>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80088b2:	f7fa ff0b 	bl	80036cc <HAL_GetTick>
 80088b6:	1bc0      	subs	r0, r0, r7
 80088b8:	2864      	cmp	r0, #100	; 0x64
 80088ba:	f200 8152 	bhi.w	8008b62 <HAL_RCCEx_PeriphCLKConfig+0x9da>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80088be:	f8d8 3000 	ldr.w	r3, [r8]
 80088c2:	05da      	lsls	r2, r3, #23
 80088c4:	d5f5      	bpl.n	80088b2 <HAL_RCCEx_PeriphCLKConfig+0x72a>
    if(ret == HAL_OK)
 80088c6:	2d00      	cmp	r5, #0
 80088c8:	f040 81a1 	bne.w	8008c0e <HAL_RCCEx_PeriphCLKConfig+0xa86>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80088cc:	4aa8      	ldr	r2, [pc, #672]	; (8008b70 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80088ce:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 80088d2:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80088d4:	4059      	eors	r1, r3
 80088d6:	f411 7f40 	tst.w	r1, #768	; 0x300
 80088da:	d00b      	beq.n	80088f4 <HAL_RCCEx_PeriphCLKConfig+0x76c>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80088dc:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 80088de:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80088e0:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80088e4:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 80088e8:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80088ea:	6f10      	ldr	r0, [r2, #112]	; 0x70
 80088ec:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80088f0:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 80088f2:	6711      	str	r1, [r2, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80088f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088f8:	f000 816b 	beq.w	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0xa4a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80088fc:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8008900:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8008904:	f000 8179 	beq.w	8008bfa <HAL_RCCEx_PeriphCLKConfig+0xa72>
 8008908:	4999      	ldr	r1, [pc, #612]	; (8008b70 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800890a:	690a      	ldr	r2, [r1, #16]
 800890c:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8008910:	610a      	str	r2, [r1, #16]
 8008912:	4a97      	ldr	r2, [pc, #604]	; (8008b70 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008914:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008918:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800891a:	430b      	orrs	r3, r1
 800891c:	6713      	str	r3, [r2, #112]	; 0x70
 800891e:	6823      	ldr	r3, [r4, #0]
 8008920:	e5b5      	b.n	800848e <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->SdmmcClockSelection)
 8008922:	2601      	movs	r6, #1
 8008924:	4635      	mov	r5, r6
 8008926:	e6da      	b.n	80086de <HAL_RCCEx_PeriphCLKConfig+0x556>
 8008928:	462e      	mov	r6, r5
 800892a:	e466      	b.n	80081fa <HAL_RCCEx_PeriphCLKConfig+0x72>
 800892c:	462e      	mov	r6, r5
 800892e:	e4c6      	b.n	80082be <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008930:	462e      	mov	r6, r5
 8008932:	e4ff      	b.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8008934:	462e      	mov	r6, r5
 8008936:	e47e      	b.n	8008236 <HAL_RCCEx_PeriphCLKConfig+0xae>
 8008938:	462e      	mov	r6, r5
 800893a:	e49e      	b.n	800827a <HAL_RCCEx_PeriphCLKConfig+0xf2>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800893c:	498c      	ldr	r1, [pc, #560]	; (8008b70 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800893e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008940:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008944:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008946:	e4eb      	b.n	8008320 <HAL_RCCEx_PeriphCLKConfig+0x198>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008948:	4989      	ldr	r1, [pc, #548]	; (8008b70 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800894a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800894c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008950:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008952:	e487      	b.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008954:	4986      	ldr	r1, [pc, #536]	; (8008b70 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008956:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008958:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800895c:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 800895e:	e460      	b.n	8008222 <HAL_RCCEx_PeriphCLKConfig+0x9a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008960:	4883      	ldr	r0, [pc, #524]	; (8008b70 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008962:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8008964:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8008968:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 800896a:	e42a      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x3a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800896c:	4980      	ldr	r1, [pc, #512]	; (8008b70 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800896e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008970:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008974:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008976:	e497      	b.n	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x120>
 8008978:	462e      	mov	r6, r5
 800897a:	e526      	b.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x242>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800897c:	497c      	ldr	r1, [pc, #496]	; (8008b70 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800897e:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 8008982:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8008984:	f022 0207 	bic.w	r2, r2, #7
 8008988:	4302      	orrs	r2, r0
 800898a:	658a      	str	r2, [r1, #88]	; 0x58
 800898c:	e5ee      	b.n	800856c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800898e:	4978      	ldr	r1, [pc, #480]	; (8008b70 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008990:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8008992:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8008994:	f022 0207 	bic.w	r2, r2, #7
 8008998:	4302      	orrs	r2, r0
 800899a:	654a      	str	r2, [r1, #84]	; 0x54
 800899c:	e5cc      	b.n	8008538 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 800899e:	462e      	mov	r6, r5
 80089a0:	e503      	b.n	80083aa <HAL_RCCEx_PeriphCLKConfig+0x222>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80089a2:	4973      	ldr	r1, [pc, #460]	; (8008b70 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80089a4:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80089a6:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80089a8:	f022 0203 	bic.w	r2, r2, #3
 80089ac:	4302      	orrs	r2, r0
 80089ae:	64ca      	str	r2, [r1, #76]	; 0x4c
 80089b0:	e56a      	b.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0x300>
 80089b2:	462e      	mov	r6, r5
 80089b4:	e49e      	b.n	80082f4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80089b6:	462e      	mov	r6, r5
 80089b8:	e4d9      	b.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
 80089ba:	462e      	mov	r6, r5
 80089bc:	e616      	b.n	80085ec <HAL_RCCEx_PeriphCLKConfig+0x464>
 80089be:	462e      	mov	r6, r5
 80089c0:	e634      	b.n	800862c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80089c2:	462e      	mov	r6, r5
 80089c4:	e5f2      	b.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0x424>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80089c6:	0358      	lsls	r0, r3, #13
 80089c8:	462e      	mov	r6, r5
 80089ca:	f57f ae6e 	bpl.w	80086aa <HAL_RCCEx_PeriphCLKConfig+0x522>
 80089ce:	e65c      	b.n	800868a <HAL_RCCEx_PeriphCLKConfig+0x502>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80089d0:	03d9      	lsls	r1, r3, #15
 80089d2:	462e      	mov	r6, r5
 80089d4:	f57f ae83 	bpl.w	80086de <HAL_RCCEx_PeriphCLKConfig+0x556>
 80089d8:	e669      	b.n	80086ae <HAL_RCCEx_PeriphCLKConfig+0x526>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80089da:	4965      	ldr	r1, [pc, #404]	; (8008b70 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 80089dc:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 80089de:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80089e0:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 80089e4:	4302      	orrs	r2, r0
 80089e6:	654a      	str	r2, [r1, #84]	; 0x54
 80089e8:	e58d      	b.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80089ea:	462e      	mov	r6, r5
 80089ec:	e677      	b.n	80086de <HAL_RCCEx_PeriphCLKConfig+0x556>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80089ee:	2102      	movs	r1, #2
 80089f0:	1d20      	adds	r0, r4, #4
 80089f2:	f7ff fad1 	bl	8007f98 <RCCEx_PLL2_Config>
 80089f6:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80089f8:	6823      	ldr	r3, [r4, #0]
 80089fa:	2d00      	cmp	r5, #0
 80089fc:	d1d9      	bne.n	80089b2 <HAL_RCCEx_PeriphCLKConfig+0x82a>
 80089fe:	e472      	b.n	80082e6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a00:	495b      	ldr	r1, [pc, #364]	; (8008b70 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008a02:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008a04:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008a08:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008a0a:	2d00      	cmp	r5, #0
 8008a0c:	f47f ad3b 	bne.w	8008486 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8008a10:	e7c7      	b.n	80089a2 <HAL_RCCEx_PeriphCLKConfig+0x81a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008a12:	2101      	movs	r1, #1
 8008a14:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008a18:	f7ff fb3a 	bl	8008090 <RCCEx_PLL3_Config>
 8008a1c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008a1e:	6823      	ldr	r3, [r4, #0]
 8008a20:	2d00      	cmp	r5, #0
 8008a22:	d1bc      	bne.n	800899e <HAL_RCCEx_PeriphCLKConfig+0x816>
 8008a24:	e4b9      	b.n	800839a <HAL_RCCEx_PeriphCLKConfig+0x212>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008a26:	2102      	movs	r1, #2
 8008a28:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008a2c:	f7ff fb30 	bl	8008090 <RCCEx_PLL3_Config>
 8008a30:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008a32:	6823      	ldr	r3, [r4, #0]
 8008a34:	2d00      	cmp	r5, #0
 8008a36:	d1c2      	bne.n	80089be <HAL_RCCEx_PeriphCLKConfig+0x836>
 8008a38:	e5f0      	b.n	800861c <HAL_RCCEx_PeriphCLKConfig+0x494>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008a3a:	2102      	movs	r1, #2
 8008a3c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008a40:	f7ff fb26 	bl	8008090 <RCCEx_PLL3_Config>
 8008a44:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008a46:	6823      	ldr	r3, [r4, #0]
 8008a48:	2d00      	cmp	r5, #0
 8008a4a:	d1b6      	bne.n	80089ba <HAL_RCCEx_PeriphCLKConfig+0x832>
 8008a4c:	e5c6      	b.n	80085dc <HAL_RCCEx_PeriphCLKConfig+0x454>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a4e:	4948      	ldr	r1, [pc, #288]	; (8008b70 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 8008a50:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008a52:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008a56:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008a58:	2d00      	cmp	r5, #0
 8008a5a:	d18d      	bne.n	8008978 <HAL_RCCEx_PeriphCLKConfig+0x7f0>
 8008a5c:	e6a9      	b.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0x62a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008a5e:	2102      	movs	r1, #2
 8008a60:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008a64:	f7ff fb14 	bl	8008090 <RCCEx_PLL3_Config>
 8008a68:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008a6a:	6823      	ldr	r3, [r4, #0]
 8008a6c:	2d00      	cmp	r5, #0
 8008a6e:	d1a8      	bne.n	80089c2 <HAL_RCCEx_PeriphCLKConfig+0x83a>
 8008a70:	e594      	b.n	800859c <HAL_RCCEx_PeriphCLKConfig+0x414>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008a72:	2101      	movs	r1, #1
 8008a74:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008a78:	f7ff fb0a 	bl	8008090 <RCCEx_PLL3_Config>
 8008a7c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008a7e:	6823      	ldr	r3, [r4, #0]
 8008a80:	2d00      	cmp	r5, #0
 8008a82:	d198      	bne.n	80089b6 <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8008a84:	e46c      	b.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008a86:	2102      	movs	r1, #2
 8008a88:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008a8c:	f7ff fb00 	bl	8008090 <RCCEx_PLL3_Config>
 8008a90:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8008a94:	b100      	cbz	r0, 8008a98 <HAL_RCCEx_PeriphCLKConfig+0x910>
          status = HAL_ERROR;
 8008a96:	2601      	movs	r6, #1
 8008a98:	6823      	ldr	r3, [r4, #0]
 8008a9a:	e5cf      	b.n	800863c <HAL_RCCEx_PeriphCLKConfig+0x4b4>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008a9c:	2100      	movs	r1, #0
 8008a9e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008aa2:	f7ff faf5 	bl	8008090 <RCCEx_PLL3_Config>
 8008aa6:	6823      	ldr	r3, [r4, #0]
 8008aa8:	4605      	mov	r5, r0
      break;
 8008aaa:	e439      	b.n	8008320 <HAL_RCCEx_PeriphCLKConfig+0x198>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008aac:	2100      	movs	r1, #0
 8008aae:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008ab2:	f7ff faed 	bl	8008090 <RCCEx_PLL3_Config>
 8008ab6:	6823      	ldr	r3, [r4, #0]
 8008ab8:	4605      	mov	r5, r0
      break;
 8008aba:	f7ff bbb2 	b.w	8008222 <HAL_RCCEx_PeriphCLKConfig+0x9a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008abe:	492c      	ldr	r1, [pc, #176]	; (8008b70 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
      break;
 8008ac0:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ac2:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008ac4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008ac8:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8008aca:	e65e      	b.n	800878a <HAL_RCCEx_PeriphCLKConfig+0x602>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008acc:	2100      	movs	r1, #0
 8008ace:	1d20      	adds	r0, r4, #4
 8008ad0:	f7ff fa62 	bl	8007f98 <RCCEx_PLL2_Config>
 8008ad4:	6823      	ldr	r3, [r4, #0]
 8008ad6:	4605      	mov	r5, r0
      break;
 8008ad8:	e657      	b.n	800878a <HAL_RCCEx_PeriphCLKConfig+0x602>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008ada:	2100      	movs	r1, #0
 8008adc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008ae0:	f7ff fad6 	bl	8008090 <RCCEx_PLL3_Config>
 8008ae4:	6823      	ldr	r3, [r4, #0]
 8008ae6:	4605      	mov	r5, r0
      break;
 8008ae8:	f7ff bbbc 	b.w	8008264 <HAL_RCCEx_PeriphCLKConfig+0xdc>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008aec:	2100      	movs	r1, #0
 8008aee:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008af2:	f7ff facd 	bl	8008090 <RCCEx_PLL3_Config>
 8008af6:	6823      	ldr	r3, [r4, #0]
 8008af8:	4605      	mov	r5, r0
      break;
 8008afa:	e646      	b.n	800878a <HAL_RCCEx_PeriphCLKConfig+0x602>
 8008afc:	6823      	ldr	r3, [r4, #0]
 8008afe:	f7ff bb67 	b.w	80081d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008b02:	2100      	movs	r1, #0
 8008b04:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008b08:	f7ff fac2 	bl	8008090 <RCCEx_PLL3_Config>
 8008b0c:	6823      	ldr	r3, [r4, #0]
 8008b0e:	4605      	mov	r5, r0
      break;
 8008b10:	f7ff bbca 	b.w	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x120>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008b14:	2102      	movs	r1, #2
 8008b16:	3024      	adds	r0, #36	; 0x24
 8008b18:	f7ff faba 	bl	8008090 <RCCEx_PLL3_Config>
 8008b1c:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8008b1e:	2e00      	cmp	r6, #0
 8008b20:	f43f ab4d 	beq.w	80081be <HAL_RCCEx_PeriphCLKConfig+0x36>
 8008b24:	e7ea      	b.n	8008afc <HAL_RCCEx_PeriphCLKConfig+0x974>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008b26:	2101      	movs	r1, #1
 8008b28:	1d20      	adds	r0, r4, #4
 8008b2a:	f7ff fa35 	bl	8007f98 <RCCEx_PLL2_Config>
 8008b2e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008b30:	6823      	ldr	r3, [r4, #0]
 8008b32:	2d00      	cmp	r5, #0
 8008b34:	f47f acff 	bne.w	8008536 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8008b38:	e729      	b.n	800898e <HAL_RCCEx_PeriphCLKConfig+0x806>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008b3a:	2101      	movs	r1, #1
 8008b3c:	1d20      	adds	r0, r4, #4
 8008b3e:	f7ff fa2b 	bl	8007f98 <RCCEx_PLL2_Config>
 8008b42:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008b44:	6823      	ldr	r3, [r4, #0]
 8008b46:	2d00      	cmp	r5, #0
 8008b48:	f47f ad0f 	bne.w	800856a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8008b4c:	e716      	b.n	800897c <HAL_RCCEx_PeriphCLKConfig+0x7f4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008b4e:	2101      	movs	r1, #1
 8008b50:	1d20      	adds	r0, r4, #4
 8008b52:	f7ff fa21 	bl	8007f98 <RCCEx_PLL2_Config>
 8008b56:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008b58:	6823      	ldr	r3, [r4, #0]
 8008b5a:	2d00      	cmp	r5, #0
 8008b5c:	f47f acd2 	bne.w	8008504 <HAL_RCCEx_PeriphCLKConfig+0x37c>
 8008b60:	e73b      	b.n	80089da <HAL_RCCEx_PeriphCLKConfig+0x852>
            ret = HAL_TIMEOUT;
 8008b62:	2603      	movs	r6, #3
 8008b64:	6823      	ldr	r3, [r4, #0]
 8008b66:	4635      	mov	r5, r6
 8008b68:	e491      	b.n	800848e <HAL_RCCEx_PeriphCLKConfig+0x306>
 8008b6a:	bf00      	nop
 8008b6c:	58024800 	.word	0x58024800
 8008b70:	58024400 	.word	0x58024400
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008b74:	492d      	ldr	r1, [pc, #180]	; (8008c2c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008b76:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008b78:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008b7c:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008b7e:	2d00      	cmp	r5, #0
 8008b80:	f47f af33 	bne.w	80089ea <HAL_RCCEx_PeriphCLKConfig+0x862>
 8008b84:	e5a4      	b.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0x548>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008b86:	4829      	ldr	r0, [pc, #164]	; (8008c2c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008b88:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8008b8a:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8008b8e:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8008b90:	2d00      	cmp	r5, #0
 8008b92:	f47f adf4 	bne.w	800877e <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8008b96:	e625      	b.n	80087e4 <HAL_RCCEx_PeriphCLKConfig+0x65c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008b98:	1d20      	adds	r0, r4, #4
 8008b9a:	f7ff f9fd 	bl	8007f98 <RCCEx_PLL2_Config>
 8008b9e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8008ba0:	6823      	ldr	r3, [r4, #0]
 8008ba2:	2d00      	cmp	r5, #0
 8008ba4:	f47f af0f 	bne.w	80089c6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8008ba8:	e660      	b.n	800886c <HAL_RCCEx_PeriphCLKConfig+0x6e4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008baa:	4920      	ldr	r1, [pc, #128]	; (8008c2c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008bac:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8008bae:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008bb2:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8008bb4:	2d00      	cmp	r5, #0
 8008bb6:	f47f af0b 	bne.w	80089d0 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8008bba:	e641      	b.n	8008840 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8008bbc:	2102      	movs	r1, #2
 8008bbe:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008bc2:	f7ff fa65 	bl	8008090 <RCCEx_PLL3_Config>
 8008bc6:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8008bca:	b100      	cbz	r0, 8008bce <HAL_RCCEx_PeriphCLKConfig+0xa46>
        status = HAL_ERROR;
 8008bcc:	2601      	movs	r6, #1
 8008bce:	6823      	ldr	r3, [r4, #0]
 8008bd0:	e542      	b.n	8008658 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        tickstart = HAL_GetTick();
 8008bd2:	f7fa fd7b 	bl	80036cc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008bd6:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8008c2c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008bda:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8008bde:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008be0:	e004      	b.n	8008bec <HAL_RCCEx_PeriphCLKConfig+0xa64>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008be2:	f7fa fd73 	bl	80036cc <HAL_GetTick>
 8008be6:	1bc0      	subs	r0, r0, r7
 8008be8:	4548      	cmp	r0, r9
 8008bea:	d8ba      	bhi.n	8008b62 <HAL_RCCEx_PeriphCLKConfig+0x9da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008bec:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8008bf0:	079b      	lsls	r3, r3, #30
 8008bf2:	d5f6      	bpl.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0xa5a>
 8008bf4:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8008bf8:	e680      	b.n	80088fc <HAL_RCCEx_PeriphCLKConfig+0x774>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008bfa:	480c      	ldr	r0, [pc, #48]	; (8008c2c <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8008bfc:	4a0c      	ldr	r2, [pc, #48]	; (8008c30 <HAL_RCCEx_PeriphCLKConfig+0xaa8>)
 8008bfe:	6901      	ldr	r1, [r0, #16]
 8008c00:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8008c04:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 8008c08:	430a      	orrs	r2, r1
 8008c0a:	6102      	str	r2, [r0, #16]
 8008c0c:	e681      	b.n	8008912 <HAL_RCCEx_PeriphCLKConfig+0x78a>
 8008c0e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8008c10:	462e      	mov	r6, r5
 8008c12:	e43c      	b.n	800848e <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->Sai1ClockSelection)
 8008c14:	2601      	movs	r6, #1
 8008c16:	f7ff baef 	b.w	80081f8 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8008c1a:	2601      	movs	r6, #1
 8008c1c:	4635      	mov	r5, r6
 8008c1e:	e48b      	b.n	8008538 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    switch(PeriphClkInit->FmcClockSelection)
 8008c20:	2601      	movs	r6, #1
 8008c22:	4635      	mov	r5, r6
 8008c24:	e430      	b.n	8008488 <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8008c26:	2601      	movs	r6, #1
 8008c28:	4635      	mov	r5, r6
 8008c2a:	e49f      	b.n	800856c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8008c2c:	58024400 	.word	0x58024400
 8008c30:	00ffffcf 	.word	0x00ffffcf

08008c34 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8008c34:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008c36:	f7ff f8df 	bl	8007df8 <HAL_RCC_GetHCLKFreq>
 8008c3a:	4b05      	ldr	r3, [pc, #20]	; (8008c50 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8008c3c:	4a05      	ldr	r2, [pc, #20]	; (8008c54 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8008c3e:	6a1b      	ldr	r3, [r3, #32]
 8008c40:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8008c44:	5cd3      	ldrb	r3, [r2, r3]
 8008c46:	f003 031f 	and.w	r3, r3, #31
}
 8008c4a:	40d8      	lsrs	r0, r3
 8008c4c:	bd08      	pop	{r3, pc}
 8008c4e:	bf00      	nop
 8008c50:	58024400 	.word	0x58024400
 8008c54:	080173bc 	.word	0x080173bc

08008c58 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008c58:	4b4f      	ldr	r3, [pc, #316]	; (8008d98 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 8008c5a:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008c5c:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8008c5e:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008c60:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll2m != 0U)
 8008c62:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8008c66:	f3c5 3205 	ubfx	r2, r5, #12, #6
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008c6a:	6bde      	ldr	r6, [r3, #60]	; 0x3c
  if (pll2m != 0U)
 8008c6c:	d05c      	beq.n	8008d28 <HAL_RCCEx_GetPLL2ClockFreq+0xd0>
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008c6e:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008c72:	f3c4 1400 	ubfx	r4, r4, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008c76:	f001 0103 	and.w	r1, r1, #3
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008c7a:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 8008c7e:	2901      	cmp	r1, #1
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008c80:	ee07 4a90 	vmov	s15, r4
 8008c84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8008c88:	d003      	beq.n	8008c92 <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 8008c8a:	2902      	cmp	r1, #2
 8008c8c:	d075      	beq.n	8008d7a <HAL_RCCEx_GetPLL2ClockFreq+0x122>
 8008c8e:	2900      	cmp	r1, #0
 8008c90:	d04f      	beq.n	8008d32 <HAL_RCCEx_GetPLL2ClockFreq+0xda>
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008c92:	ee07 2a90 	vmov	s15, r2
 8008c96:	eddf 6a41 	vldr	s13, [pc, #260]	; 8008d9c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8008c9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008c9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ca0:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8008ca4:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8008da0 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8008ca8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cac:	ee06 3a90 	vmov	s13, r3
 8008cb0:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8008cb4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008cb8:	ee76 6a85 	vadd.f32	s13, s13, s10
 8008cbc:	eee7 6a25 	vfma.f32	s13, s14, s11
 8008cc0:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8008cc4:	4a34      	ldr	r2, [pc, #208]	; (8008d98 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 8008cc6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8008cca:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8008ccc:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8008cd0:	ee07 3a10 	vmov	s14, r3
 8008cd4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8008cd8:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8008cda:	ee37 7a06 	vadd.f32	s14, s14, s12
 8008cde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ce2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ce6:	edc0 7a00 	vstr	s15, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8008cea:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8008cec:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8008cf0:	ee07 3a10 	vmov	s14, r3
 8008cf4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008cf8:	ee37 7a06 	vadd.f32	s14, s14, s12
 8008cfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d04:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8008d08:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8008d0a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8008d0e:	ee07 3a90 	vmov	s15, r3
 8008d12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008d16:	ee77 7a86 	vadd.f32	s15, s15, s12
 8008d1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d1e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8008d22:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8008d26:	4770      	bx	lr
 8008d28:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008d2a:	e9c0 2200 	strd	r2, r2, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008d2e:	6082      	str	r2, [r0, #8]
}
 8008d30:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008d32:	6819      	ldr	r1, [r3, #0]
 8008d34:	0689      	lsls	r1, r1, #26
 8008d36:	d527      	bpl.n	8008d88 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008d38:	6819      	ldr	r1, [r3, #0]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008d3a:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008d3e:	4a19      	ldr	r2, [pc, #100]	; (8008da4 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>)
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008d40:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008d44:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008d48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008d4e:	40ca      	lsrs	r2, r1
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008d50:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8008da0 <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8008d54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d58:	ee06 2a10 	vmov	s12, r2
 8008d5c:	ee06 3a90 	vmov	s13, r3
 8008d60:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 8008d64:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008d68:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8008d6c:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8008d70:	eee7 6a05 	vfma.f32	s13, s14, s10
 8008d74:	ee66 6a26 	vmul.f32	s13, s12, s13
 8008d78:	e7a4      	b.n	8008cc4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008d7a:	ee07 2a90 	vmov	s15, r2
 8008d7e:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8008da8 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 8008d82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008d86:	e78a      	b.n	8008c9e <HAL_RCCEx_GetPLL2ClockFreq+0x46>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008d88:	ee07 2a90 	vmov	s15, r2
 8008d8c:	eddf 6a07 	vldr	s13, [pc, #28]	; 8008dac <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 8008d90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008d94:	e783      	b.n	8008c9e <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 8008d96:	bf00      	nop
 8008d98:	58024400 	.word	0x58024400
 8008d9c:	4a742400 	.word	0x4a742400
 8008da0:	39000000 	.word	0x39000000
 8008da4:	03d09000 	.word	0x03d09000
 8008da8:	4bbebc20 	.word	0x4bbebc20
 8008dac:	4c742400 	.word	0x4c742400

08008db0 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008db0:	4b4f      	ldr	r3, [pc, #316]	; (8008ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 8008db2:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008db4:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8008db6:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008db8:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll3m != 0U)
 8008dba:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8008dbe:	f3c5 5205 	ubfx	r2, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8008dc2:	6c5e      	ldr	r6, [r3, #68]	; 0x44
  if (pll3m != 0U)
 8008dc4:	d05c      	beq.n	8008e80 <HAL_RCCEx_GetPLL3ClockFreq+0xd0>
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8008dc6:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008dca:	f3c4 2400 	ubfx	r4, r4, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008dce:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8008dd2:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 8008dd6:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8008dd8:	ee07 4a90 	vmov	s15, r4
 8008ddc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8008de0:	d003      	beq.n	8008dea <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 8008de2:	2902      	cmp	r1, #2
 8008de4:	d075      	beq.n	8008ed2 <HAL_RCCEx_GetPLL3ClockFreq+0x122>
 8008de6:	2900      	cmp	r1, #0
 8008de8:	d04f      	beq.n	8008e8a <HAL_RCCEx_GetPLL3ClockFreq+0xda>
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008dea:	ee07 2a90 	vmov	s15, r2
 8008dee:	eddf 6a41 	vldr	s13, [pc, #260]	; 8008ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8008df2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008df8:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8008dfc:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8008ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 8008e00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e04:	ee06 3a90 	vmov	s13, r3
 8008e08:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8008e0c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008e10:	ee76 6a85 	vadd.f32	s13, s13, s10
 8008e14:	eee7 6a25 	vfma.f32	s13, s14, s11
 8008e18:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8008e1c:	4a34      	ldr	r2, [pc, #208]	; (8008ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 8008e1e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8008e22:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8008e24:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8008e28:	ee07 3a10 	vmov	s14, r3
 8008e2c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8008e30:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8008e32:	ee37 7a06 	vadd.f32	s14, s14, s12
 8008e36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e3e:	edc0 7a00 	vstr	s15, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8008e42:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8008e44:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8008e48:	ee07 3a10 	vmov	s14, r3
 8008e4c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008e50:	ee37 7a06 	vadd.f32	s14, s14, s12
 8008e54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e5c:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8008e60:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8008e62:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8008e66:	ee07 3a90 	vmov	s15, r3
 8008e6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008e6e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8008e72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e76:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8008e7a:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8008e7e:	4770      	bx	lr
 8008e80:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008e82:	e9c0 2200 	strd	r2, r2, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008e86:	6082      	str	r2, [r0, #8]
}
 8008e88:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e8a:	6819      	ldr	r1, [r3, #0]
 8008e8c:	0689      	lsls	r1, r1, #26
 8008e8e:	d527      	bpl.n	8008ee0 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008e90:	6819      	ldr	r1, [r3, #0]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008e92:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008e96:	4a19      	ldr	r2, [pc, #100]	; (8008efc <HAL_RCCEx_GetPLL3ClockFreq+0x14c>)
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008e98:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008e9c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008ea0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008ea6:	40ca      	lsrs	r2, r1
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008ea8:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8008ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 8008eac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008eb0:	ee06 2a10 	vmov	s12, r2
 8008eb4:	ee06 3a90 	vmov	s13, r3
 8008eb8:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 8008ebc:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008ec0:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8008ec4:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8008ec8:	eee7 6a05 	vfma.f32	s13, s14, s10
 8008ecc:	ee66 6a26 	vmul.f32	s13, s12, s13
 8008ed0:	e7a4      	b.n	8008e1c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008ed2:	ee07 2a90 	vmov	s15, r2
 8008ed6:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8008f00 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 8008eda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008ede:	e78a      	b.n	8008df6 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008ee0:	ee07 2a90 	vmov	s15, r2
 8008ee4:	eddf 6a07 	vldr	s13, [pc, #28]	; 8008f04 <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 8008ee8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008eec:	e783      	b.n	8008df6 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 8008eee:	bf00      	nop
 8008ef0:	58024400 	.word	0x58024400
 8008ef4:	4a742400 	.word	0x4a742400
 8008ef8:	39000000 	.word	0x39000000
 8008efc:	03d09000 	.word	0x03d09000
 8008f00:	4bbebc20 	.word	0x4bbebc20
 8008f04:	4c742400 	.word	0x4c742400

08008f08 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008f08:	4b4f      	ldr	r3, [pc, #316]	; (8009048 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
{
 8008f0a:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008f0c:	6a99      	ldr	r1, [r3, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8008f0e:	6a9d      	ldr	r5, [r3, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008f10:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  if (pll1m != 0U)
 8008f12:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8008f16:	f3c5 1205 	ubfx	r2, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008f1a:	6b5e      	ldr	r6, [r3, #52]	; 0x34
  if (pll1m != 0U)
 8008f1c:	d05c      	beq.n	8008fd8 <HAL_RCCEx_GetPLL1ClockFreq+0xd0>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008f1e:	f3c6 06cc 	ubfx	r6, r6, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8008f22:	f004 0401 	and.w	r4, r4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008f26:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008f2a:	fb04 f406 	mul.w	r4, r4, r6
    switch (pllsource)
 8008f2e:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8008f30:	ee07 4a90 	vmov	s15, r4
 8008f34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8008f38:	d07e      	beq.n	8009038 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 8008f3a:	2902      	cmp	r1, #2
 8008f3c:	d075      	beq.n	800902a <HAL_RCCEx_GetPLL1ClockFreq+0x122>
 8008f3e:	2900      	cmp	r1, #0
 8008f40:	d04f      	beq.n	8008fe2 <HAL_RCCEx_GetPLL1ClockFreq+0xda>
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008f42:	ee07 2a90 	vmov	s15, r2
 8008f46:	eddf 6a41 	vldr	s13, [pc, #260]	; 800904c <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8008f4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f50:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8008f54:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8009050 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 8008f58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f5c:	ee06 3a90 	vmov	s13, r3
 8008f60:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8008f64:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8008f68:	ee76 6a85 	vadd.f32	s13, s13, s10
 8008f6c:	eee7 6a25 	vfma.f32	s13, s14, s11
 8008f70:	ee66 6a26 	vmul.f32	s13, s12, s13
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8008f74:	4a34      	ldr	r2, [pc, #208]	; (8009048 <HAL_RCCEx_GetPLL1ClockFreq+0x140>)
 8008f76:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8008f7a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8008f7c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8008f80:	ee07 3a10 	vmov	s14, r3
 8008f84:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8008f88:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8008f8a:	ee37 7a06 	vadd.f32	s14, s14, s12
 8008f8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f96:	edc0 7a00 	vstr	s15, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8008f9a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8008f9c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8008fa0:	ee07 3a10 	vmov	s14, r3
 8008fa4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008fa8:	ee37 7a06 	vadd.f32	s14, s14, s12
 8008fac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008fb4:	edc0 7a01 	vstr	s15, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8008fb8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8008fba:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8008fbe:	ee07 3a90 	vmov	s15, r3
 8008fc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008fc6:	ee77 7a86 	vadd.f32	s15, s15, s12
 8008fca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fce:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8008fd2:	ed80 7a02 	vstr	s14, [r0, #8]
}
 8008fd6:	4770      	bx	lr
 8008fd8:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8008fda:	e9c0 2200 	strd	r2, r2, [r0]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008fde:	6082      	str	r2, [r0, #8]
}
 8008fe0:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008fe2:	6819      	ldr	r1, [r3, #0]
 8008fe4:	0689      	lsls	r1, r1, #26
 8008fe6:	d5ac      	bpl.n	8008f42 <HAL_RCCEx_GetPLL1ClockFreq+0x3a>
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008fe8:	6819      	ldr	r1, [r3, #0]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008fea:	ee07 2a90 	vmov	s15, r2
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008fee:	4a19      	ldr	r2, [pc, #100]	; (8009054 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>)
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008ff0:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008ff4:	f3c1 01c1 	ubfx	r1, r1, #3, #2
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8008ff8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008ffe:	40ca      	lsrs	r2, r1
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009000:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8009050 <HAL_RCCEx_GetPLL1ClockFreq+0x148>
 8009004:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009008:	ee06 2a10 	vmov	s12, r2
 800900c:	ee06 3a90 	vmov	s13, r3
 8009010:	eef8 5ac6 	vcvt.f32.s32	s11, s12
 8009014:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8009018:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 800901c:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8009020:	eee7 6a05 	vfma.f32	s13, s14, s10
 8009024:	ee66 6a26 	vmul.f32	s13, s12, s13
 8009028:	e7a4      	b.n	8008f74 <HAL_RCCEx_GetPLL1ClockFreq+0x6c>
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800902a:	ee07 2a90 	vmov	s15, r2
 800902e:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8009058 <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 8009032:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009036:	e78a      	b.n	8008f4e <HAL_RCCEx_GetPLL1ClockFreq+0x46>
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009038:	ee07 2a90 	vmov	s15, r2
 800903c:	eddf 6a07 	vldr	s13, [pc, #28]	; 800905c <HAL_RCCEx_GetPLL1ClockFreq+0x154>
 8009040:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009044:	e783      	b.n	8008f4e <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 8009046:	bf00      	nop
 8009048:	58024400 	.word	0x58024400
 800904c:	4c742400 	.word	0x4c742400
 8009050:	39000000 	.word	0x39000000
 8009054:	03d09000 	.word	0x03d09000
 8009058:	4bbebc20 	.word	0x4bbebc20
 800905c:	4a742400 	.word	0x4a742400

08009060 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009060:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
{
 8009064:	b500      	push	{lr}
 8009066:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8009068:	d077      	beq.n	800915a <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800906a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800906e:	d02e      	beq.n	80090ce <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8009070:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8009074:	f000 80cf 	beq.w	8009216 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009078:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 800907c:	f000 8080 	beq.w	8009180 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009080:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8009084:	d05a      	beq.n	800913c <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009086:	f5b0 2f00 	cmp.w	r0, #524288	; 0x80000
 800908a:	f000 8105 	beq.w	8009298 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800908e:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8009092:	f000 8110 	beq.w	80092b6 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009096:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 800909a:	f000 80e2 	beq.w	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800909e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80090a2:	d13a      	bne.n	800911a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 80090a4:	4ba9      	ldr	r3, [pc, #676]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80090a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090a8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
      switch (srcclk)
 80090ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80090b0:	f000 808e 	beq.w	80091d0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
 80090b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80090b8:	f000 812e 	beq.w	8009318 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80090bc:	bb6b      	cbnz	r3, 800911a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80090be:	4aa3      	ldr	r2, [pc, #652]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
            frequency = HSE_VALUE;
 80090c0:	4ba3      	ldr	r3, [pc, #652]	; (8009350 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80090c2:	6810      	ldr	r0, [r2, #0]
            frequency = HSE_VALUE;
 80090c4:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 80090c8:	bf18      	it	ne
 80090ca:	4618      	movne	r0, r3
 80090cc:	e042      	b.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 80090ce:	4a9f      	ldr	r2, [pc, #636]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80090d0:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80090d2:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
      switch (saiclocksource)
 80090d6:	2b80      	cmp	r3, #128	; 0x80
 80090d8:	f000 8098 	beq.w	800920c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 80090dc:	d921      	bls.n	8009122 <HAL_RCCEx_GetPeriphCLKFreq+0xc2>
 80090de:	2bc0      	cmp	r3, #192	; 0xc0
 80090e0:	d037      	beq.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 80090e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80090e6:	d118      	bne.n	800911a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80090e8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80090ea:	6811      	ldr	r1, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80090ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80090f0:	0749      	lsls	r1, r1, #29
 80090f2:	d502      	bpl.n	80090fa <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	f000 80ae 	beq.w	8009256 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80090fa:	4a94      	ldr	r2, [pc, #592]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80090fc:	6812      	ldr	r2, [r2, #0]
 80090fe:	05d0      	lsls	r0, r2, #23
 8009100:	d503      	bpl.n	800910a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 8009102:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009106:	f000 80fb 	beq.w	8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800910a:	4a90      	ldr	r2, [pc, #576]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800910c:	6812      	ldr	r2, [r2, #0]
 800910e:	0391      	lsls	r1, r2, #14
 8009110:	d503      	bpl.n	800911a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009112:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009116:	f000 80bd 	beq.w	8009294 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
      switch (srcclk)
 800911a:	2000      	movs	r0, #0
}
 800911c:	b005      	add	sp, #20
 800911e:	f85d fb04 	ldr.w	pc, [sp], #4
      switch (saiclocksource)
 8009122:	2b00      	cmp	r3, #0
 8009124:	d04b      	beq.n	80091be <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8009126:	2b40      	cmp	r3, #64	; 0x40
 8009128:	d1f7      	bne.n	800911a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800912a:	6810      	ldr	r0, [r2, #0]
 800912c:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009130:	d010      	beq.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009132:	a801      	add	r0, sp, #4
 8009134:	f7ff fd90 	bl	8008c58 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009138:	9801      	ldr	r0, [sp, #4]
 800913a:	e00b      	b.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 800913c:	4a83      	ldr	r2, [pc, #524]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800913e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8009140:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
      switch (srcclk)
 8009144:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009148:	d060      	beq.n	800920c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800914a:	d936      	bls.n	80091ba <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
 800914c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009150:	d178      	bne.n	8009244 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
          frequency = EXTERNAL_CLOCK_VALUE;
 8009152:	4880      	ldr	r0, [pc, #512]	; (8009354 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
}
 8009154:	b005      	add	sp, #20
 8009156:	f85d fb04 	ldr.w	pc, [sp], #4
      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 800915a:	4b7c      	ldr	r3, [pc, #496]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800915c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800915e:	f003 0307 	and.w	r3, r3, #7
 8009162:	2b04      	cmp	r3, #4
 8009164:	d8d9      	bhi.n	800911a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009166:	a201      	add	r2, pc, #4	; (adr r2, 800916c <HAL_RCCEx_GetPeriphCLKFreq+0x10c>)
 8009168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800916c:	080091d1 	.word	0x080091d1
 8009170:	080091f5 	.word	0x080091f5
 8009174:	080091e1 	.word	0x080091e1
 8009178:	08009153 	.word	0x08009153
 800917c:	080091dd 	.word	0x080091dd
      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8009180:	4a72      	ldr	r2, [pc, #456]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009182:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009184:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
      switch (saiclocksource)
 8009188:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800918c:	d03e      	beq.n	800920c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800918e:	d937      	bls.n	8009200 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 8009190:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009194:	d0dd      	beq.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8009196:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800919a:	d1be      	bne.n	800911a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800919c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800919e:	6812      	ldr	r2, [r2, #0]
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80091a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80091a4:	0752      	lsls	r2, r2, #29
 80091a6:	d5a8      	bpl.n	80090fa <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d1a6      	bne.n	80090fa <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80091ac:	4b67      	ldr	r3, [pc, #412]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80091ae:	486a      	ldr	r0, [pc, #424]	; (8009358 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80091b6:	40d8      	lsrs	r0, r3
 80091b8:	e7cc      	b.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      switch (srcclk)
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d146      	bne.n	800924c <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80091be:	6810      	ldr	r0, [r2, #0]
 80091c0:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 80091c4:	d0c6      	beq.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80091c6:	a801      	add	r0, sp, #4
 80091c8:	f7ff fe9e 	bl	8008f08 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 80091cc:	9802      	ldr	r0, [sp, #8]
 80091ce:	e7c1      	b.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80091d0:	4b5e      	ldr	r3, [pc, #376]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80091d2:	6818      	ldr	r0, [r3, #0]
 80091d4:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 80091d8:	d0bc      	beq.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80091da:	e7f4      	b.n	80091c6 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80091dc:	4a5b      	ldr	r2, [pc, #364]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80091de:	e783      	b.n	80090e8 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80091e0:	4b5a      	ldr	r3, [pc, #360]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80091e2:	6818      	ldr	r0, [r3, #0]
 80091e4:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 80091e8:	d0b4      	beq.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091ea:	a801      	add	r0, sp, #4
 80091ec:	f7ff fde0 	bl	8008db0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80091f0:	9801      	ldr	r0, [sp, #4]
 80091f2:	e7af      	b.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80091f4:	4b55      	ldr	r3, [pc, #340]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80091f6:	6818      	ldr	r0, [r3, #0]
 80091f8:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 80091fc:	d0aa      	beq.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 80091fe:	e798      	b.n	8009132 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      switch (saiclocksource)
 8009200:	2b00      	cmp	r3, #0
 8009202:	d0dc      	beq.n	80091be <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8009204:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009208:	d08f      	beq.n	800912a <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 800920a:	e786      	b.n	800911a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800920c:	6810      	ldr	r0, [r2, #0]
 800920e:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009212:	d09f      	beq.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8009214:	e7e9      	b.n	80091ea <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8009216:	4a4d      	ldr	r2, [pc, #308]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009218:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800921a:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
      switch (saiclocksource)
 800921e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009222:	d0f3      	beq.n	800920c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8009224:	d806      	bhi.n	8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
 8009226:	2b00      	cmp	r3, #0
 8009228:	d0c9      	beq.n	80091be <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 800922a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800922e:	f43f af7c 	beq.w	800912a <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 8009232:	e772      	b.n	800911a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 8009234:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009238:	d08b      	beq.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 800923a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800923e:	f43f af53 	beq.w	80090e8 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
 8009242:	e76a      	b.n	800911a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      switch (srcclk)
 8009244:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009248:	d0a8      	beq.n	800919c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 800924a:	e766      	b.n	800911a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 800924c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009250:	f43f af6b 	beq.w	800912a <HAL_RCCEx_GetPeriphCLKFreq+0xca>
 8009254:	e761      	b.n	800911a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009256:	6813      	ldr	r3, [r2, #0]
 8009258:	483f      	ldr	r0, [pc, #252]	; (8009358 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800925a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800925e:	40d8      	lsrs	r0, r3
 8009260:	e778      	b.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8009262:	4a3a      	ldr	r2, [pc, #232]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009264:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8009266:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
      switch (srcclk)
 800926a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800926e:	d066      	beq.n	800933e <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8009270:	d82f      	bhi.n	80092d2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8009272:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009276:	d04f      	beq.n	8009318 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8009278:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800927c:	d131      	bne.n	80092e2 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800927e:	4b33      	ldr	r3, [pc, #204]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8009280:	6818      	ldr	r0, [r3, #0]
 8009282:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8009286:	f43f af65 	beq.w	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800928a:	a801      	add	r0, sp, #4
 800928c:	f7ff fd90 	bl	8008db0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009290:	9802      	ldr	r0, [sp, #8]
 8009292:	e75f      	b.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
            frequency = HSE_VALUE;
 8009294:	482e      	ldr	r0, [pc, #184]	; (8009350 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8009296:	e75d      	b.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8009298:	4a2c      	ldr	r2, [pc, #176]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800929a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800929c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
      switch (srcclk)
 80092a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80092a4:	d02e      	beq.n	8009304 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 80092a6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80092aa:	f43f af77 	beq.w	800919c <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	f47f af33 	bne.w	800911a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 80092b4:	e739      	b.n	800912a <HAL_RCCEx_GetPeriphCLKFreq+0xca>
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 80092b6:	4b25      	ldr	r3, [pc, #148]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80092b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
      switch (srcclk)
 80092ba:	03d2      	lsls	r2, r2, #15
 80092bc:	d589      	bpl.n	80091d2 <HAL_RCCEx_GetPeriphCLKFreq+0x172>
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80092be:	6818      	ldr	r0, [r3, #0]
 80092c0:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 80092c4:	f43f af46 	beq.w	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80092c8:	a801      	add	r0, sp, #4
 80092ca:	f7ff fcc5 	bl	8008c58 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80092ce:	9803      	ldr	r0, [sp, #12]
 80092d0:	e740      	b.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
      switch (srcclk)
 80092d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092d6:	d02a      	beq.n	800932e <HAL_RCCEx_GetPeriphCLKFreq+0x2ce>
 80092d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80092dc:	f43f aeef 	beq.w	80090be <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 80092e0:	e71b      	b.n	800911a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	f47f af19 	bne.w	800911a <HAL_RCCEx_GetPeriphCLKFreq+0xba>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80092e8:	f7fe fd86 	bl	8007df8 <HAL_RCC_GetHCLKFreq>
 80092ec:	4b17      	ldr	r3, [pc, #92]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80092ee:	4a1b      	ldr	r2, [pc, #108]	; (800935c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80092f0:	6a1b      	ldr	r3, [r3, #32]
 80092f2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80092f6:	5cd3      	ldrb	r3, [r2, r3]
 80092f8:	f003 031f 	and.w	r3, r3, #31
 80092fc:	40d8      	lsrs	r0, r3
          break;
 80092fe:	e729      	b.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
            frequency = CSI_VALUE;
 8009300:	4817      	ldr	r0, [pc, #92]	; (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8009302:	e727      	b.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009304:	6810      	ldr	r0, [r2, #0]
 8009306:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800930a:	f43f af23 	beq.w	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800930e:	a801      	add	r0, sp, #4
 8009310:	f7ff fd4e 	bl	8008db0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009314:	9803      	ldr	r0, [sp, #12]
 8009316:	e71d      	b.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009318:	4b0c      	ldr	r3, [pc, #48]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 800931a:	6818      	ldr	r0, [r3, #0]
 800931c:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8009320:	f43f af18 	beq.w	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009324:	a801      	add	r0, sp, #4
 8009326:	f7ff fc97 	bl	8008c58 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800932a:	9802      	ldr	r0, [sp, #8]
 800932c:	e712      	b.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800932e:	4a07      	ldr	r2, [pc, #28]	; (800934c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
            frequency = CSI_VALUE;
 8009330:	4b0b      	ldr	r3, [pc, #44]	; (8009360 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009332:	6810      	ldr	r0, [r2, #0]
            frequency = CSI_VALUE;
 8009334:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8009338:	bf18      	it	ne
 800933a:	4618      	movne	r0, r3
 800933c:	e70a      	b.n	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800933e:	6810      	ldr	r0, [r2, #0]
 8009340:	f010 0004 	ands.w	r0, r0, #4
 8009344:	f43f af06 	beq.w	8009154 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8009348:	e730      	b.n	80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 800934a:	bf00      	nop
 800934c:	58024400 	.word	0x58024400
 8009350:	017d7840 	.word	0x017d7840
 8009354:	00bb8000 	.word	0x00bb8000
 8009358:	03d09000 	.word	0x03d09000
 800935c:	080173bc 	.word	0x080173bc
 8009360:	003d0900 	.word	0x003d0900

08009364 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009364:	2800      	cmp	r0, #0
 8009366:	f000 809c 	beq.w	80094a2 <HAL_TIM_Base_Init+0x13e>
{
 800936a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800936c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8009370:	4604      	mov	r4, r0
 8009372:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8009376:	2b00      	cmp	r3, #0
 8009378:	d075      	beq.n	8009466 <HAL_TIM_Base_Init+0x102>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800937a:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800937c:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800937e:	494a      	ldr	r1, [pc, #296]	; (80094a8 <HAL_TIM_Base_Init+0x144>)
 8009380:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 8009384:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009388:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 800938c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800938e:	fab1 f181 	clz	r1, r1
 8009392:	ea4f 1151 	mov.w	r1, r1, lsr #5
 8009396:	d026      	beq.n	80093e6 <HAL_TIM_Base_Init+0x82>
 8009398:	bb29      	cbnz	r1, 80093e6 <HAL_TIM_Base_Init+0x82>
 800939a:	4844      	ldr	r0, [pc, #272]	; (80094ac <HAL_TIM_Base_Init+0x148>)
 800939c:	4282      	cmp	r2, r0
 800939e:	d022      	beq.n	80093e6 <HAL_TIM_Base_Init+0x82>
 80093a0:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80093a4:	4282      	cmp	r2, r0
 80093a6:	d01e      	beq.n	80093e6 <HAL_TIM_Base_Init+0x82>
 80093a8:	4f41      	ldr	r7, [pc, #260]	; (80094b0 <HAL_TIM_Base_Init+0x14c>)
 80093aa:	4d42      	ldr	r5, [pc, #264]	; (80094b4 <HAL_TIM_Base_Init+0x150>)
 80093ac:	1bd7      	subs	r7, r2, r7
 80093ae:	42aa      	cmp	r2, r5
 80093b0:	fab7 f787 	clz	r7, r7
 80093b4:	ea4f 1757 	mov.w	r7, r7, lsr #5
 80093b8:	d05a      	beq.n	8009470 <HAL_TIM_Base_Init+0x10c>
 80093ba:	2f00      	cmp	r7, #0
 80093bc:	d158      	bne.n	8009470 <HAL_TIM_Base_Init+0x10c>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80093be:	483e      	ldr	r0, [pc, #248]	; (80094b8 <HAL_TIM_Base_Init+0x154>)
 80093c0:	493e      	ldr	r1, [pc, #248]	; (80094bc <HAL_TIM_Base_Init+0x158>)
 80093c2:	428a      	cmp	r2, r1
 80093c4:	bf18      	it	ne
 80093c6:	4282      	cmpne	r2, r0
 80093c8:	d05d      	beq.n	8009486 <HAL_TIM_Base_Init+0x122>
 80093ca:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80093ce:	428a      	cmp	r2, r1
 80093d0:	d059      	beq.n	8009486 <HAL_TIM_Base_Init+0x122>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80093d2:	69a1      	ldr	r1, [r4, #24]
 80093d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80093d8:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80093da:	430b      	orrs	r3, r1

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80093dc:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80093de:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80093e0:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80093e2:	6291      	str	r1, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80093e4:	e023      	b.n	800942e <HAL_TIM_Base_Init+0xca>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093e6:	4f32      	ldr	r7, [pc, #200]	; (80094b0 <HAL_TIM_Base_Init+0x14c>)
 80093e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80093ec:	68a5      	ldr	r5, [r4, #8]
 80093ee:	1bd7      	subs	r7, r2, r7
 80093f0:	432b      	orrs	r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80093f2:	fab7 f787 	clz	r7, r7
 80093f6:	097f      	lsrs	r7, r7, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80093f8:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80093fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80093fe:	69a5      	ldr	r5, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009400:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009402:	68e6      	ldr	r6, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8009404:	6860      	ldr	r0, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009406:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800940a:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800940c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800940e:	62d6      	str	r6, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8009410:	6290      	str	r0, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009412:	b951      	cbnz	r1, 800942a <HAL_TIM_Base_Init+0xc6>
 8009414:	b94f      	cbnz	r7, 800942a <HAL_TIM_Base_Init+0xc6>
 8009416:	4928      	ldr	r1, [pc, #160]	; (80094b8 <HAL_TIM_Base_Init+0x154>)
 8009418:	4b28      	ldr	r3, [pc, #160]	; (80094bc <HAL_TIM_Base_Init+0x158>)
 800941a:	429a      	cmp	r2, r3
 800941c:	bf18      	it	ne
 800941e:	428a      	cmpne	r2, r1
 8009420:	d003      	beq.n	800942a <HAL_TIM_Base_Init+0xc6>
 8009422:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009426:	429a      	cmp	r2, r3
 8009428:	d101      	bne.n	800942e <HAL_TIM_Base_Init+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800942a:	6963      	ldr	r3, [r4, #20]
 800942c:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800942e:	2301      	movs	r3, #1
  return HAL_OK;
 8009430:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 8009432:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009434:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009438:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800943c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8009440:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8009444:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8009448:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800944c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009450:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8009454:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009458:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800945c:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8009460:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8009464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 8009466:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800946a:	f7f9 fef3 	bl	8003254 <HAL_TIM_Base_MspInit>
 800946e:	e784      	b.n	800937a <HAL_TIM_Base_Init+0x16>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009470:	4810      	ldr	r0, [pc, #64]	; (80094b4 <HAL_TIM_Base_Init+0x150>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8009476:	68a5      	ldr	r5, [r4, #8]
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009478:	4282      	cmp	r2, r0
    tmpcr1 |= Structure->CounterMode;
 800947a:	ea43 0305 	orr.w	r3, r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800947e:	d0bb      	beq.n	80093f8 <HAL_TIM_Base_Init+0x94>
 8009480:	2f00      	cmp	r7, #0
 8009482:	d1b9      	bne.n	80093f8 <HAL_TIM_Base_Init+0x94>
 8009484:	e79b      	b.n	80093be <HAL_TIM_Base_Init+0x5a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009486:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8009488:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800948c:	69a5      	ldr	r5, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800948e:	430b      	orrs	r3, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009490:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8009492:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009494:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009498:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800949a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800949c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800949e:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80094a0:	e7b9      	b.n	8009416 <HAL_TIM_Base_Init+0xb2>
    return HAL_ERROR;
 80094a2:	2001      	movs	r0, #1
}
 80094a4:	4770      	bx	lr
 80094a6:	bf00      	nop
 80094a8:	40010000 	.word	0x40010000
 80094ac:	40000400 	.word	0x40000400
 80094b0:	40010400 	.word	0x40010400
 80094b4:	40000c00 	.word	0x40000c00
 80094b8:	40014000 	.word	0x40014000
 80094bc:	40014400 	.word	0x40014400

080094c0 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 80094c0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80094c4:	2b01      	cmp	r3, #1
 80094c6:	d138      	bne.n	800953a <HAL_TIM_Base_Start+0x7a>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094c8:	6802      	ldr	r2, [r0, #0]
 80094ca:	4b21      	ldr	r3, [pc, #132]	; (8009550 <HAL_TIM_Base_Start+0x90>)
 80094cc:	4921      	ldr	r1, [pc, #132]	; (8009554 <HAL_TIM_Base_Start+0x94>)
 80094ce:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80094d2:	bf18      	it	ne
 80094d4:	429a      	cmpne	r2, r3
 80094d6:	bf0c      	ite	eq
 80094d8:	2301      	moveq	r3, #1
 80094da:	2300      	movne	r3, #0
{
 80094dc:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094de:	428a      	cmp	r2, r1
 80094e0:	bf08      	it	eq
 80094e2:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80094e6:	2502      	movs	r5, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094e8:	4c1b      	ldr	r4, [pc, #108]	; (8009558 <HAL_TIM_Base_Start+0x98>)
 80094ea:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
  htim->State = HAL_TIM_STATE_BUSY;
 80094ee:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094f2:	42a2      	cmp	r2, r4
 80094f4:	bf08      	it	eq
 80094f6:	f043 0301 	orreq.w	r3, r3, #1
 80094fa:	4818      	ldr	r0, [pc, #96]	; (800955c <HAL_TIM_Base_Start+0x9c>)
 80094fc:	4282      	cmp	r2, r0
 80094fe:	bf08      	it	eq
 8009500:	f043 0301 	orreq.w	r3, r3, #1
 8009504:	428a      	cmp	r2, r1
 8009506:	bf08      	it	eq
 8009508:	f043 0301 	orreq.w	r3, r3, #1
 800950c:	b933      	cbnz	r3, 800951c <HAL_TIM_Base_Start+0x5c>
 800950e:	f500 6040 	add.w	r0, r0, #3072	; 0xc00
 8009512:	1a10      	subs	r0, r2, r0
 8009514:	fab0 f080 	clz	r0, r0
 8009518:	0940      	lsrs	r0, r0, #5
 800951a:	b198      	cbz	r0, 8009544 <HAL_TIM_Base_Start+0x84>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800951c:	6891      	ldr	r1, [r2, #8]
 800951e:	4b10      	ldr	r3, [pc, #64]	; (8009560 <HAL_TIM_Base_Start+0xa0>)
 8009520:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009522:	2b06      	cmp	r3, #6
 8009524:	d00b      	beq.n	800953e <HAL_TIM_Base_Start+0x7e>
 8009526:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800952a:	d008      	beq.n	800953e <HAL_TIM_Base_Start+0x7e>
      __HAL_TIM_ENABLE(htim);
 800952c:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800952e:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 8009530:	f043 0301 	orr.w	r3, r3, #1
 8009534:	6013      	str	r3, [r2, #0]
}
 8009536:	bc30      	pop	{r4, r5}
 8009538:	4770      	bx	lr
    return HAL_ERROR;
 800953a:	2001      	movs	r0, #1
}
 800953c:	4770      	bx	lr
  return HAL_OK;
 800953e:	2000      	movs	r0, #0
}
 8009540:	bc30      	pop	{r4, r5}
 8009542:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 8009544:	6813      	ldr	r3, [r2, #0]
 8009546:	f043 0301 	orr.w	r3, r3, #1
 800954a:	6013      	str	r3, [r2, #0]
 800954c:	e7f3      	b.n	8009536 <HAL_TIM_Base_Start+0x76>
 800954e:	bf00      	nop
 8009550:	40010000 	.word	0x40010000
 8009554:	40000400 	.word	0x40000400
 8009558:	40000800 	.word	0x40000800
 800955c:	40000c00 	.word	0x40000c00
 8009560:	00010007 	.word	0x00010007

08009564 <HAL_TIM_PeriodElapsedCallback>:
 8009564:	4770      	bx	lr
 8009566:	bf00      	nop

08009568 <HAL_TIM_OC_DelayElapsedCallback>:
 8009568:	4770      	bx	lr
 800956a:	bf00      	nop

0800956c <HAL_TIM_IC_CaptureCallback>:
 800956c:	4770      	bx	lr
 800956e:	bf00      	nop

08009570 <HAL_TIM_PWM_PulseFinishedCallback>:
 8009570:	4770      	bx	lr
 8009572:	bf00      	nop

08009574 <HAL_TIM_TriggerCallback>:
 8009574:	4770      	bx	lr
 8009576:	bf00      	nop

08009578 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009578:	6803      	ldr	r3, [r0, #0]
 800957a:	691a      	ldr	r2, [r3, #16]
 800957c:	0791      	lsls	r1, r2, #30
{
 800957e:	b510      	push	{r4, lr}
 8009580:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009582:	d502      	bpl.n	800958a <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009584:	68da      	ldr	r2, [r3, #12]
 8009586:	0792      	lsls	r2, r2, #30
 8009588:	d468      	bmi.n	800965c <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800958a:	691a      	ldr	r2, [r3, #16]
 800958c:	0752      	lsls	r2, r2, #29
 800958e:	d502      	bpl.n	8009596 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009590:	68da      	ldr	r2, [r3, #12]
 8009592:	0750      	lsls	r0, r2, #29
 8009594:	d44f      	bmi.n	8009636 <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009596:	691a      	ldr	r2, [r3, #16]
 8009598:	0711      	lsls	r1, r2, #28
 800959a:	d502      	bpl.n	80095a2 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800959c:	68da      	ldr	r2, [r3, #12]
 800959e:	0712      	lsls	r2, r2, #28
 80095a0:	d437      	bmi.n	8009612 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80095a2:	691a      	ldr	r2, [r3, #16]
 80095a4:	06d0      	lsls	r0, r2, #27
 80095a6:	d502      	bpl.n	80095ae <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80095a8:	68da      	ldr	r2, [r3, #12]
 80095aa:	06d1      	lsls	r1, r2, #27
 80095ac:	d41e      	bmi.n	80095ec <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80095ae:	691a      	ldr	r2, [r3, #16]
 80095b0:	07d2      	lsls	r2, r2, #31
 80095b2:	d502      	bpl.n	80095ba <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80095b4:	68da      	ldr	r2, [r3, #12]
 80095b6:	07d0      	lsls	r0, r2, #31
 80095b8:	d469      	bmi.n	800968e <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80095ba:	691a      	ldr	r2, [r3, #16]
 80095bc:	0611      	lsls	r1, r2, #24
 80095be:	d502      	bpl.n	80095c6 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80095c0:	68da      	ldr	r2, [r3, #12]
 80095c2:	0612      	lsls	r2, r2, #24
 80095c4:	d46b      	bmi.n	800969e <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80095c6:	691a      	ldr	r2, [r3, #16]
 80095c8:	05d0      	lsls	r0, r2, #23
 80095ca:	d502      	bpl.n	80095d2 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80095cc:	68da      	ldr	r2, [r3, #12]
 80095ce:	0611      	lsls	r1, r2, #24
 80095d0:	d46d      	bmi.n	80096ae <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80095d2:	691a      	ldr	r2, [r3, #16]
 80095d4:	0652      	lsls	r2, r2, #25
 80095d6:	d502      	bpl.n	80095de <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80095d8:	68da      	ldr	r2, [r3, #12]
 80095da:	0650      	lsls	r0, r2, #25
 80095dc:	d46f      	bmi.n	80096be <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80095de:	691a      	ldr	r2, [r3, #16]
 80095e0:	0691      	lsls	r1, r2, #26
 80095e2:	d502      	bpl.n	80095ea <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80095e4:	68da      	ldr	r2, [r3, #12]
 80095e6:	0692      	lsls	r2, r2, #26
 80095e8:	d449      	bmi.n	800967e <HAL_TIM_IRQHandler+0x106>
}
 80095ea:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80095ec:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80095f0:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 80095f2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80095f4:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80095f6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80095f8:	69db      	ldr	r3, [r3, #28]
 80095fa:	f413 7f40 	tst.w	r3, #768	; 0x300
 80095fe:	d16f      	bne.n	80096e0 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009600:	f7ff ffb2 	bl	8009568 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009604:	4620      	mov	r0, r4
 8009606:	f7ff ffb3 	bl	8009570 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800960a:	2200      	movs	r2, #0
 800960c:	6823      	ldr	r3, [r4, #0]
 800960e:	7722      	strb	r2, [r4, #28]
 8009610:	e7cd      	b.n	80095ae <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009612:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009616:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 8009618:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800961a:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800961c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800961e:	69db      	ldr	r3, [r3, #28]
 8009620:	079b      	lsls	r3, r3, #30
 8009622:	d15a      	bne.n	80096da <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009624:	f7ff ffa0 	bl	8009568 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009628:	4620      	mov	r0, r4
 800962a:	f7ff ffa1 	bl	8009570 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800962e:	2200      	movs	r2, #0
 8009630:	6823      	ldr	r3, [r4, #0]
 8009632:	7722      	strb	r2, [r4, #28]
 8009634:	e7b5      	b.n	80095a2 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009636:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800963a:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800963c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800963e:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009640:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009642:	699b      	ldr	r3, [r3, #24]
 8009644:	f413 7f40 	tst.w	r3, #768	; 0x300
 8009648:	d144      	bne.n	80096d4 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800964a:	f7ff ff8d 	bl	8009568 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800964e:	4620      	mov	r0, r4
 8009650:	f7ff ff8e 	bl	8009570 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009654:	2200      	movs	r2, #0
 8009656:	6823      	ldr	r3, [r4, #0]
 8009658:	7722      	strb	r2, [r4, #28]
 800965a:	e79c      	b.n	8009596 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800965c:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009660:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009662:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009664:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009666:	699b      	ldr	r3, [r3, #24]
 8009668:	0799      	lsls	r1, r3, #30
 800966a:	d130      	bne.n	80096ce <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800966c:	f7ff ff7c 	bl	8009568 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009670:	4620      	mov	r0, r4
 8009672:	f7ff ff7d 	bl	8009570 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009676:	2200      	movs	r2, #0
 8009678:	6823      	ldr	r3, [r4, #0]
 800967a:	7722      	strb	r2, [r4, #28]
 800967c:	e785      	b.n	800958a <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800967e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8009682:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009684:	611a      	str	r2, [r3, #16]
}
 8009686:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800968a:	f000 b881 	b.w	8009790 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800968e:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8009692:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009694:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8009696:	f7ff ff65 	bl	8009564 <HAL_TIM_PeriodElapsedCallback>
 800969a:	6823      	ldr	r3, [r4, #0]
 800969c:	e78d      	b.n	80095ba <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800969e:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80096a2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80096a4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80096a6:	f000 f875 	bl	8009794 <HAL_TIMEx_BreakCallback>
 80096aa:	6823      	ldr	r3, [r4, #0]
 80096ac:	e78b      	b.n	80095c6 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80096ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 80096b2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80096b4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80096b6:	f000 f86f 	bl	8009798 <HAL_TIMEx_Break2Callback>
 80096ba:	6823      	ldr	r3, [r4, #0]
 80096bc:	e789      	b.n	80095d2 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80096be:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80096c2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80096c4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80096c6:	f7ff ff55 	bl	8009574 <HAL_TIM_TriggerCallback>
 80096ca:	6823      	ldr	r3, [r4, #0]
 80096cc:	e787      	b.n	80095de <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 80096ce:	f7ff ff4d 	bl	800956c <HAL_TIM_IC_CaptureCallback>
 80096d2:	e7d0      	b.n	8009676 <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 80096d4:	f7ff ff4a 	bl	800956c <HAL_TIM_IC_CaptureCallback>
 80096d8:	e7bc      	b.n	8009654 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 80096da:	f7ff ff47 	bl	800956c <HAL_TIM_IC_CaptureCallback>
 80096de:	e7a6      	b.n	800962e <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 80096e0:	f7ff ff44 	bl	800956c <HAL_TIM_IC_CaptureCallback>
 80096e4:	e791      	b.n	800960a <HAL_TIM_IRQHandler+0x92>
 80096e6:	bf00      	nop

080096e8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80096e8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80096ec:	2b01      	cmp	r3, #1
 80096ee:	d042      	beq.n	8009776 <HAL_TIMEx_MasterConfigSynchronization+0x8e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096f0:	4602      	mov	r2, r0
 80096f2:	2002      	movs	r0, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80096f4:	6813      	ldr	r3, [r2, #0]
{
 80096f6:	b4f0      	push	{r4, r5, r6, r7}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80096f8:	4d20      	ldr	r5, [pc, #128]	; (800977c <HAL_TIMEx_MasterConfigSynchronization+0x94>)
  htim->State = HAL_TIM_STATE_BUSY;
 80096fa:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80096fe:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 8009700:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8009702:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009704:	d020      	beq.n	8009748 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8009706:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800970a:	42ab      	cmp	r3, r5
 800970c:	d01c      	beq.n	8009748 <HAL_TIMEx_MasterConfigSynchronization+0x60>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800970e:	4d1c      	ldr	r5, [pc, #112]	; (8009780 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8009710:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009714:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009716:	42ab      	cmp	r3, r5
 8009718:	bf18      	it	ne
 800971a:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800971e:	4f19      	ldr	r7, [pc, #100]	; (8009784 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009720:	ea40 0006 	orr.w	r0, r0, r6
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009724:	4e18      	ldr	r6, [pc, #96]	; (8009788 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8009726:	bf0c      	ite	eq
 8009728:	2501      	moveq	r5, #1
 800972a:	2500      	movne	r5, #0
  htim->Instance->CR2 = tmpcr2;
 800972c:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800972e:	42bb      	cmp	r3, r7
 8009730:	bf08      	it	eq
 8009732:	f045 0501 	orreq.w	r5, r5, #1
 8009736:	42b3      	cmp	r3, r6
 8009738:	bf08      	it	eq
 800973a:	f045 0501 	orreq.w	r5, r5, #1
 800973e:	b965      	cbnz	r5, 800975a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8009740:	4812      	ldr	r0, [pc, #72]	; (800978c <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8009742:	4283      	cmp	r3, r0
 8009744:	d009      	beq.n	800975a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8009746:	e00d      	b.n	8009764 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009748:	e9d1 5600 	ldrd	r5, r6, [r1]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800974c:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009750:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8009752:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009756:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 8009758:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800975a:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800975c:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009760:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009762:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8009764:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8009766:	2101      	movs	r1, #1

  return HAL_OK;
 8009768:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800976a:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800976e:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 8009772:	bcf0      	pop	{r4, r5, r6, r7}
 8009774:	4770      	bx	lr
  __HAL_LOCK(htim);
 8009776:	2002      	movs	r0, #2
}
 8009778:	4770      	bx	lr
 800977a:	bf00      	nop
 800977c:	40010000 	.word	0x40010000
 8009780:	40000400 	.word	0x40000400
 8009784:	40000800 	.word	0x40000800
 8009788:	40000c00 	.word	0x40000c00
 800978c:	40001800 	.word	0x40001800

08009790 <HAL_TIMEx_CommutCallback>:
 8009790:	4770      	bx	lr
 8009792:	bf00      	nop

08009794 <HAL_TIMEx_BreakCallback>:
 8009794:	4770      	bx	lr
 8009796:	bf00      	nop

08009798 <HAL_TIMEx_Break2Callback>:
 8009798:	4770      	bx	lr
 800979a:	bf00      	nop

0800979c <HAL_UART_TxCpltCallback>:
 800979c:	4770      	bx	lr
 800979e:	bf00      	nop

080097a0 <HAL_UART_ErrorCallback>:
 80097a0:	4770      	bx	lr
 80097a2:	bf00      	nop

080097a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80097a4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80097a6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 80097a8:	2300      	movs	r3, #0
 80097aa:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80097ae:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80097b2:	f7ff fff5 	bl	80097a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80097b6:	bd08      	pop	{r3, pc}

080097b8 <HAL_UARTEx_RxEventCallback>:
}
 80097b8:	4770      	bx	lr
 80097ba:	bf00      	nop

080097bc <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80097bc:	6802      	ldr	r2, [r0, #0]
{
 80097be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80097c2:	69d3      	ldr	r3, [r2, #28]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80097c4:	f640 060f 	movw	r6, #2063	; 0x80f
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80097c8:	6815      	ldr	r5, [r2, #0]
{
 80097ca:	4604      	mov	r4, r0
  if (errorflags == 0U)
 80097cc:	4233      	tst	r3, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80097ce:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 80097d0:	d027      	beq.n	8009822 <HAL_UART_IRQHandler+0x66>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80097d2:	48a8      	ldr	r0, [pc, #672]	; (8009a74 <HAL_UART_IRQHandler+0x2b8>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80097d4:	4ea8      	ldr	r6, [pc, #672]	; (8009a78 <HAL_UART_IRQHandler+0x2bc>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80097d6:	4008      	ands	r0, r1
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80097d8:	402e      	ands	r6, r5
 80097da:	4306      	orrs	r6, r0
 80097dc:	d16b      	bne.n	80098b6 <HAL_UART_IRQHandler+0xfa>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097de:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80097e0:	2801      	cmp	r0, #1
 80097e2:	d02c      	beq.n	800983e <HAL_UART_IRQHandler+0x82>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80097e4:	02de      	lsls	r6, r3, #11
 80097e6:	d502      	bpl.n	80097ee <HAL_UART_IRQHandler+0x32>
 80097e8:	0248      	lsls	r0, r1, #9
 80097ea:	f100 80ee 	bmi.w	80099ca <HAL_UART_IRQHandler+0x20e>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80097ee:	061f      	lsls	r7, r3, #24
 80097f0:	d506      	bpl.n	8009800 <HAL_UART_IRQHandler+0x44>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80097f2:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80097f6:	f005 0080 	and.w	r0, r5, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80097fa:	4301      	orrs	r1, r0
 80097fc:	f040 80dd 	bne.w	80099ba <HAL_UART_IRQHandler+0x1fe>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009800:	065e      	lsls	r6, r3, #25
 8009802:	d502      	bpl.n	800980a <HAL_UART_IRQHandler+0x4e>
 8009804:	0668      	lsls	r0, r5, #25
 8009806:	f100 80ec 	bmi.w	80099e2 <HAL_UART_IRQHandler+0x226>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800980a:	0219      	lsls	r1, r3, #8
 800980c:	d502      	bpl.n	8009814 <HAL_UART_IRQHandler+0x58>
 800980e:	006a      	lsls	r2, r5, #1
 8009810:	f100 80f4 	bmi.w	80099fc <HAL_UART_IRQHandler+0x240>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009814:	01db      	lsls	r3, r3, #7
 8009816:	d502      	bpl.n	800981e <HAL_UART_IRQHandler+0x62>
 8009818:	2d00      	cmp	r5, #0
 800981a:	f2c0 811f 	blt.w	8009a5c <HAL_UART_IRQHandler+0x2a0>
}
 800981e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009822:	069e      	lsls	r6, r3, #26
 8009824:	d5db      	bpl.n	80097de <HAL_UART_IRQHandler+0x22>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009826:	f005 0620 	and.w	r6, r5, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800982a:	f001 5780 	and.w	r7, r1, #268435456	; 0x10000000
 800982e:	433e      	orrs	r6, r7
 8009830:	d0d5      	beq.n	80097de <HAL_UART_IRQHandler+0x22>
      if (huart->RxISR != NULL)
 8009832:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8009834:	2b00      	cmp	r3, #0
 8009836:	d0f2      	beq.n	800981e <HAL_UART_IRQHandler+0x62>
}
 8009838:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800983c:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800983e:	06d8      	lsls	r0, r3, #27
 8009840:	d5d0      	bpl.n	80097e4 <HAL_UART_IRQHandler+0x28>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009842:	06ef      	lsls	r7, r5, #27
 8009844:	d5ce      	bpl.n	80097e4 <HAL_UART_IRQHandler+0x28>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009846:	2310      	movs	r3, #16
 8009848:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800984a:	6893      	ldr	r3, [r2, #8]
 800984c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8009850:	f000 80e0 	beq.w	8009a14 <HAL_UART_IRQHandler+0x258>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009854:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8009856:	6801      	ldr	r1, [r0, #0]
 8009858:	684b      	ldr	r3, [r1, #4]
 800985a:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 800985c:	2b00      	cmp	r3, #0
 800985e:	d0de      	beq.n	800981e <HAL_UART_IRQHandler+0x62>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009860:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8009864:	4299      	cmp	r1, r3
 8009866:	d9da      	bls.n	800981e <HAL_UART_IRQHandler+0x62>
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009868:	69c5      	ldr	r5, [r0, #28]
        huart->RxXferCount = nb_remaining_rx_data;
 800986a:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800986e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8009872:	d018      	beq.n	80098a6 <HAL_UART_IRQHandler+0xea>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009874:	6813      	ldr	r3, [r2, #0]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009876:	2100      	movs	r1, #0
          huart->RxState = HAL_UART_STATE_READY;
 8009878:	2520      	movs	r5, #32
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800987a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800987e:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009880:	6893      	ldr	r3, [r2, #8]
 8009882:	f023 0301 	bic.w	r3, r3, #1
 8009886:	6093      	str	r3, [r2, #8]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009888:	6893      	ldr	r3, [r2, #8]
 800988a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800988e:	6093      	str	r3, [r2, #8]
          huart->RxState = HAL_UART_STATE_READY;
 8009890:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009894:	66e1      	str	r1, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009896:	6813      	ldr	r3, [r2, #0]
 8009898:	f023 0310 	bic.w	r3, r3, #16
 800989c:	6013      	str	r3, [r2, #0]
          (void)HAL_DMA_Abort(huart->hdmarx);
 800989e:	f7fc f80f 	bl	80058c0 <HAL_DMA_Abort>
 80098a2:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80098a6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80098aa:	4620      	mov	r0, r4
 80098ac:	1ac9      	subs	r1, r1, r3
 80098ae:	b289      	uxth	r1, r1
 80098b0:	f7ff ff82 	bl	80097b8 <HAL_UARTEx_RxEventCallback>
 80098b4:	e7b3      	b.n	800981e <HAL_UART_IRQHandler+0x62>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80098b6:	07df      	lsls	r7, r3, #31
 80098b8:	d509      	bpl.n	80098ce <HAL_UART_IRQHandler+0x112>
 80098ba:	05ee      	lsls	r6, r5, #23
 80098bc:	d507      	bpl.n	80098ce <HAL_UART_IRQHandler+0x112>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80098be:	2601      	movs	r6, #1
 80098c0:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80098c2:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 80098c6:	f046 0601 	orr.w	r6, r6, #1
 80098ca:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80098ce:	079f      	lsls	r7, r3, #30
 80098d0:	d566      	bpl.n	80099a0 <HAL_UART_IRQHandler+0x1e4>
 80098d2:	07ce      	lsls	r6, r1, #31
 80098d4:	d509      	bpl.n	80098ea <HAL_UART_IRQHandler+0x12e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80098d6:	2602      	movs	r6, #2
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80098d8:	075f      	lsls	r7, r3, #29
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80098da:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80098dc:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 80098e0:	f046 0604 	orr.w	r6, r6, #4
 80098e4:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80098e8:	d45e      	bmi.n	80099a8 <HAL_UART_IRQHandler+0x1ec>
    if (((isrflags & USART_ISR_ORE) != 0U)
 80098ea:	071e      	lsls	r6, r3, #28
 80098ec:	d50b      	bpl.n	8009906 <HAL_UART_IRQHandler+0x14a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80098ee:	f005 0620 	and.w	r6, r5, #32
 80098f2:	4330      	orrs	r0, r6
 80098f4:	d007      	beq.n	8009906 <HAL_UART_IRQHandler+0x14a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80098f6:	2008      	movs	r0, #8
 80098f8:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80098fa:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 80098fe:	f040 0008 	orr.w	r0, r0, #8
 8009902:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009906:	0518      	lsls	r0, r3, #20
 8009908:	d50a      	bpl.n	8009920 <HAL_UART_IRQHandler+0x164>
 800990a:	016f      	lsls	r7, r5, #5
 800990c:	d508      	bpl.n	8009920 <HAL_UART_IRQHandler+0x164>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800990e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009912:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009914:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8009918:	f040 0020 	orr.w	r0, r0, #32
 800991c:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009920:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8009924:	2800      	cmp	r0, #0
 8009926:	f43f af7a 	beq.w	800981e <HAL_UART_IRQHandler+0x62>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800992a:	069e      	lsls	r6, r3, #26
 800992c:	d506      	bpl.n	800993c <HAL_UART_IRQHandler+0x180>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800992e:	f005 0520 	and.w	r5, r5, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009932:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8009936:	ea55 0301 	orrs.w	r3, r5, r1
 800993a:	d164      	bne.n	8009a06 <HAL_UART_IRQHandler+0x24a>
      errorcode = huart->ErrorCode;
 800993c:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009940:	6893      	ldr	r3, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009942:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800994a:	431d      	orrs	r5, r3
 800994c:	f000 808b 	beq.w	8009a66 <HAL_UART_IRQHandler+0x2aa>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009950:	6811      	ldr	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009952:	4b4a      	ldr	r3, [pc, #296]	; (8009a7c <HAL_UART_IRQHandler+0x2c0>)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009954:	f421 7190 	bic.w	r1, r1, #288	; 0x120
 8009958:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800995a:	6891      	ldr	r1, [r2, #8]
 800995c:	400b      	ands	r3, r1
 800995e:	6093      	str	r3, [r2, #8]
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009960:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8009962:	2b01      	cmp	r3, #1
 8009964:	d103      	bne.n	800996e <HAL_UART_IRQHandler+0x1b2>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009966:	6813      	ldr	r3, [r2, #0]
 8009968:	f023 0310 	bic.w	r3, r3, #16
 800996c:	6013      	str	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 800996e:	2120      	movs	r1, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009970:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8009972:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009976:	66e3      	str	r3, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009978:	6891      	ldr	r1, [r2, #8]
  huart->RxISR = NULL;
 800997a:	6723      	str	r3, [r4, #112]	; 0x70
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800997c:	064d      	lsls	r5, r1, #25
 800997e:	d52c      	bpl.n	80099da <HAL_UART_IRQHandler+0x21e>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009980:	6893      	ldr	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 8009982:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009984:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009988:	6093      	str	r3, [r2, #8]
          if (huart->hdmarx != NULL)
 800998a:	b330      	cbz	r0, 80099da <HAL_UART_IRQHandler+0x21e>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800998c:	4b3c      	ldr	r3, [pc, #240]	; (8009a80 <HAL_UART_IRQHandler+0x2c4>)
 800998e:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009990:	f7fc f916 	bl	8005bc0 <HAL_DMA_Abort_IT>
 8009994:	2800      	cmp	r0, #0
 8009996:	f43f af42 	beq.w	800981e <HAL_UART_IRQHandler+0x62>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800999a:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800999c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800999e:	e74b      	b.n	8009838 <HAL_UART_IRQHandler+0x7c>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80099a0:	075e      	lsls	r6, r3, #29
 80099a2:	d5a2      	bpl.n	80098ea <HAL_UART_IRQHandler+0x12e>
 80099a4:	07cf      	lsls	r7, r1, #31
 80099a6:	d5a0      	bpl.n	80098ea <HAL_UART_IRQHandler+0x12e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80099a8:	2604      	movs	r6, #4
 80099aa:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80099ac:	f8d4 608c 	ldr.w	r6, [r4, #140]	; 0x8c
 80099b0:	f046 0602 	orr.w	r6, r6, #2
 80099b4:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
 80099b8:	e797      	b.n	80098ea <HAL_UART_IRQHandler+0x12e>
    if (huart->TxISR != NULL)
 80099ba:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80099bc:	2b00      	cmp	r3, #0
 80099be:	f43f af2e 	beq.w	800981e <HAL_UART_IRQHandler+0x62>
      huart->TxISR(huart);
 80099c2:	4620      	mov	r0, r4
}
 80099c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 80099c8:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80099ca:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 80099ce:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80099d0:	6213      	str	r3, [r2, #32]
}
 80099d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 80099d6:	f000 bbf1 	b.w	800a1bc <HAL_UARTEx_WakeupCallback>
            HAL_UART_ErrorCallback(huart);
 80099da:	4620      	mov	r0, r4
 80099dc:	f7ff fee0 	bl	80097a0 <HAL_UART_ErrorCallback>
 80099e0:	e71d      	b.n	800981e <HAL_UART_IRQHandler+0x62>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80099e2:	6813      	ldr	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80099e4:	2520      	movs	r5, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80099e6:	2100      	movs	r1, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80099e8:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80099ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099ee:	6013      	str	r3, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 80099f0:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  huart->TxISR = NULL;
 80099f4:	6761      	str	r1, [r4, #116]	; 0x74
  HAL_UART_TxCpltCallback(huart);
 80099f6:	f7ff fed1 	bl	800979c <HAL_UART_TxCpltCallback>
    return;
 80099fa:	e710      	b.n	800981e <HAL_UART_IRQHandler+0x62>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80099fc:	4620      	mov	r0, r4
}
 80099fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009a02:	f000 bbdf 	b.w	800a1c4 <HAL_UARTEx_TxFifoEmptyCallback>
        if (huart->RxISR != NULL)
 8009a06:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d097      	beq.n	800993c <HAL_UART_IRQHandler+0x180>
          huart->RxISR(huart);
 8009a0c:	4620      	mov	r0, r4
 8009a0e:	4798      	blx	r3
 8009a10:	6822      	ldr	r2, [r4, #0]
 8009a12:	e793      	b.n	800993c <HAL_UART_IRQHandler+0x180>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009a14:	f8b4 505e 	ldrh.w	r5, [r4, #94]	; 0x5e
 8009a18:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 8009a1c:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009a20:	1b49      	subs	r1, r1, r5
      if ((huart->RxXferCount > 0U)
 8009a22:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009a24:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8009a26:	2800      	cmp	r0, #0
 8009a28:	f43f aef9 	beq.w	800981e <HAL_UART_IRQHandler+0x62>
 8009a2c:	2900      	cmp	r1, #0
 8009a2e:	f43f aef6 	beq.w	800981e <HAL_UART_IRQHandler+0x62>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a32:	6816      	ldr	r6, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8009a34:	2720      	movs	r7, #32
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009a36:	4d11      	ldr	r5, [pc, #68]	; (8009a7c <HAL_UART_IRQHandler+0x2c0>)
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009a38:	4620      	mov	r0, r4
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a3a:	f426 7690 	bic.w	r6, r6, #288	; 0x120
 8009a3e:	6016      	str	r6, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009a40:	6896      	ldr	r6, [r2, #8]
 8009a42:	4035      	ands	r5, r6
 8009a44:	6095      	str	r5, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8009a46:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a4a:	66e3      	str	r3, [r4, #108]	; 0x6c
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a4c:	6815      	ldr	r5, [r2, #0]
        huart->RxISR = NULL;
 8009a4e:	6723      	str	r3, [r4, #112]	; 0x70
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a50:	f025 0510 	bic.w	r5, r5, #16
 8009a54:	6015      	str	r5, [r2, #0]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009a56:	f7ff feaf 	bl	80097b8 <HAL_UARTEx_RxEventCallback>
 8009a5a:	e6e0      	b.n	800981e <HAL_UART_IRQHandler+0x62>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009a5c:	4620      	mov	r0, r4
}
 8009a5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009a62:	f000 bbad 	b.w	800a1c0 <HAL_UARTEx_RxFifoFullCallback>
        HAL_UART_ErrorCallback(huart);
 8009a66:	4620      	mov	r0, r4
 8009a68:	f7ff fe9a 	bl	80097a0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a6c:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
 8009a70:	e6d5      	b.n	800981e <HAL_UART_IRQHandler+0x62>
 8009a72:	bf00      	nop
 8009a74:	10000001 	.word	0x10000001
 8009a78:	04000120 	.word	0x04000120
 8009a7c:	effffffe 	.word	0xeffffffe
 8009a80:	080097a5 	.word	0x080097a5

08009a84 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009a84:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8009a86:	07da      	lsls	r2, r3, #31
{
 8009a88:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009a8a:	d506      	bpl.n	8009a9a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009a8c:	6801      	ldr	r1, [r0, #0]
 8009a8e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8009a90:	684a      	ldr	r2, [r1, #4]
 8009a92:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8009a96:	4322      	orrs	r2, r4
 8009a98:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009a9a:	079c      	lsls	r4, r3, #30
 8009a9c:	d506      	bpl.n	8009aac <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009a9e:	6801      	ldr	r1, [r0, #0]
 8009aa0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8009aa2:	684a      	ldr	r2, [r1, #4]
 8009aa4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009aa8:	4322      	orrs	r2, r4
 8009aaa:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009aac:	0759      	lsls	r1, r3, #29
 8009aae:	d506      	bpl.n	8009abe <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009ab0:	6801      	ldr	r1, [r0, #0]
 8009ab2:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8009ab4:	684a      	ldr	r2, [r1, #4]
 8009ab6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009aba:	4322      	orrs	r2, r4
 8009abc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009abe:	071a      	lsls	r2, r3, #28
 8009ac0:	d506      	bpl.n	8009ad0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009ac2:	6801      	ldr	r1, [r0, #0]
 8009ac4:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8009ac6:	684a      	ldr	r2, [r1, #4]
 8009ac8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009acc:	4322      	orrs	r2, r4
 8009ace:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009ad0:	06dc      	lsls	r4, r3, #27
 8009ad2:	d506      	bpl.n	8009ae2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009ad4:	6801      	ldr	r1, [r0, #0]
 8009ad6:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8009ad8:	688a      	ldr	r2, [r1, #8]
 8009ada:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009ade:	4322      	orrs	r2, r4
 8009ae0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009ae2:	0699      	lsls	r1, r3, #26
 8009ae4:	d506      	bpl.n	8009af4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009ae6:	6801      	ldr	r1, [r0, #0]
 8009ae8:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8009aea:	688a      	ldr	r2, [r1, #8]
 8009aec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009af0:	4322      	orrs	r2, r4
 8009af2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009af4:	065a      	lsls	r2, r3, #25
 8009af6:	d50a      	bpl.n	8009b0e <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009af8:	6801      	ldr	r1, [r0, #0]
 8009afa:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8009afc:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009afe:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009b02:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8009b06:	ea42 0204 	orr.w	r2, r2, r4
 8009b0a:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009b0c:	d00b      	beq.n	8009b26 <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009b0e:	061b      	lsls	r3, r3, #24
 8009b10:	d506      	bpl.n	8009b20 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009b12:	6802      	ldr	r2, [r0, #0]
 8009b14:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8009b16:	6853      	ldr	r3, [r2, #4]
 8009b18:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8009b1c:	430b      	orrs	r3, r1
 8009b1e:	6053      	str	r3, [r2, #4]
}
 8009b20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b24:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009b26:	684a      	ldr	r2, [r1, #4]
 8009b28:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8009b2a:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8009b2e:	4322      	orrs	r2, r4
 8009b30:	604a      	str	r2, [r1, #4]
 8009b32:	e7ec      	b.n	8009b0e <UART_AdvFeatureConfig+0x8a>

08009b34 <UART_CheckIdleState>:
{
 8009b34:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b36:	2300      	movs	r3, #0
{
 8009b38:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b3a:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8009b3e:	f7f9 fdc5 	bl	80036cc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009b42:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8009b44:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009b46:	681a      	ldr	r2, [r3, #0]
 8009b48:	0711      	lsls	r1, r2, #28
 8009b4a:	d40d      	bmi.n	8009b68 <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009b4c:	681a      	ldr	r2, [r3, #0]
 8009b4e:	0752      	lsls	r2, r2, #29
 8009b50:	d431      	bmi.n	8009bb6 <UART_CheckIdleState+0x82>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b52:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8009b54:	2220      	movs	r2, #32
  return HAL_OK;
 8009b56:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8009b58:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8009b5c:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8009b60:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b64:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8009b66:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b68:	69da      	ldr	r2, [r3, #28]
 8009b6a:	0292      	lsls	r2, r2, #10
 8009b6c:	d4ee      	bmi.n	8009b4c <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b6e:	f7f9 fdad 	bl	80036cc <HAL_GetTick>
 8009b72:	1b40      	subs	r0, r0, r5
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009b74:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b76:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 8009b7a:	d22d      	bcs.n	8009bd8 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009b7c:	681a      	ldr	r2, [r3, #0]
 8009b7e:	0750      	lsls	r0, r2, #29
 8009b80:	d5f2      	bpl.n	8009b68 <UART_CheckIdleState+0x34>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009b82:	69da      	ldr	r2, [r3, #28]
 8009b84:	0511      	lsls	r1, r2, #20
 8009b86:	d5ef      	bpl.n	8009b68 <UART_CheckIdleState+0x34>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b88:	f44f 6100 	mov.w	r1, #2048	; 0x800
          huart->gState = HAL_UART_STATE_READY;
 8009b8c:	2220      	movs	r2, #32
          __HAL_UNLOCK(huart);
 8009b8e:	2500      	movs	r5, #0
      return HAL_TIMEOUT;
 8009b90:	2003      	movs	r0, #3
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b92:	6219      	str	r1, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009b94:	6819      	ldr	r1, [r3, #0]
 8009b96:	f421 71d0 	bic.w	r1, r1, #416	; 0x1a0
 8009b9a:	6019      	str	r1, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b9c:	6899      	ldr	r1, [r3, #8]
 8009b9e:	f021 0101 	bic.w	r1, r1, #1
 8009ba2:	6099      	str	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 8009ba4:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8009ba8:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8009bac:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009bb0:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
}
 8009bb4:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009bb6:	69db      	ldr	r3, [r3, #28]
 8009bb8:	0258      	lsls	r0, r3, #9
 8009bba:	d4ca      	bmi.n	8009b52 <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009bbc:	f7f9 fd86 	bl	80036cc <HAL_GetTick>
 8009bc0:	1b40      	subs	r0, r0, r5
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009bc2:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009bc4:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
 8009bc8:	d206      	bcs.n	8009bd8 <UART_CheckIdleState+0xa4>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009bca:	681a      	ldr	r2, [r3, #0]
 8009bcc:	0751      	lsls	r1, r2, #29
 8009bce:	d5f2      	bpl.n	8009bb6 <UART_CheckIdleState+0x82>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009bd0:	69da      	ldr	r2, [r3, #28]
 8009bd2:	0512      	lsls	r2, r2, #20
 8009bd4:	d5ef      	bpl.n	8009bb6 <UART_CheckIdleState+0x82>
 8009bd6:	e7d7      	b.n	8009b88 <UART_CheckIdleState+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009bd8:	681a      	ldr	r2, [r3, #0]
        huart->gState = HAL_UART_STATE_READY;
 8009bda:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 8009bdc:	2500      	movs	r5, #0
      return HAL_TIMEOUT;
 8009bde:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8009be0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009be4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009be6:	689a      	ldr	r2, [r3, #8]
 8009be8:	f022 0201 	bic.w	r2, r2, #1
 8009bec:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8009bee:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
        __HAL_UNLOCK(huart);
 8009bf2:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8009bf6:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
}
 8009bfa:	bd38      	pop	{r3, r4, r5, pc}

08009bfc <HAL_UART_Init>:
  if (huart == NULL)
 8009bfc:	2800      	cmp	r0, #0
 8009bfe:	f000 8198 	beq.w	8009f32 <HAL_UART_Init+0x336>
  if (huart->gState == HAL_UART_STATE_RESET)
 8009c02:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 8009c06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c0a:	4604      	mov	r4, r0
 8009c0c:	b086      	sub	sp, #24
  if (huart->gState == HAL_UART_STATE_RESET)
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d05f      	beq.n	8009cd2 <HAL_UART_Init+0xd6>
  __HAL_UART_DISABLE(huart);
 8009c12:	6823      	ldr	r3, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009c14:	2124      	movs	r1, #36	; 0x24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009c16:	6925      	ldr	r5, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 8009c18:	f8c4 1084 	str.w	r1, [r4, #132]	; 0x84
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009c1c:	68a2      	ldr	r2, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8009c1e:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009c20:	432a      	orrs	r2, r5
 8009c22:	6965      	ldr	r5, [r4, #20]
  __HAL_UART_DISABLE(huart);
 8009c24:	f020 0001 	bic.w	r0, r0, #1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009c28:	49cb      	ldr	r1, [pc, #812]	; (8009f58 <HAL_UART_Init+0x35c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009c2a:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009c2c:	68e6      	ldr	r6, [r4, #12]
  __HAL_UART_DISABLE(huart);
 8009c2e:	6018      	str	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009c30:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009c32:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009c34:	4302      	orrs	r2, r0
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009c36:	69a7      	ldr	r7, [r4, #24]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009c38:	4029      	ands	r1, r5
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009c3a:	4dc8      	ldr	r5, [pc, #800]	; (8009f5c <HAL_UART_Init+0x360>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009c3c:	430a      	orrs	r2, r1
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009c3e:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009c40:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009c42:	685a      	ldr	r2, [r3, #4]
 8009c44:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8009c48:	ea42 0206 	orr.w	r2, r2, r6
 8009c4c:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009c4e:	d045      	beq.n	8009cdc <HAL_UART_Init+0xe0>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009c50:	689d      	ldr	r5, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8009c52:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009c54:	49c2      	ldr	r1, [pc, #776]	; (8009f60 <HAL_UART_Init+0x364>)
    tmpreg |= huart->Init.OneBitSampling;
 8009c56:	433a      	orrs	r2, r7
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009c58:	4ec2      	ldr	r6, [pc, #776]	; (8009f64 <HAL_UART_Init+0x368>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009c5a:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009c5c:	6a65      	ldr	r5, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009c5e:	42b3      	cmp	r3, r6
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009c60:	ea42 0201 	orr.w	r2, r2, r1
 8009c64:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009c66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c68:	f022 020f 	bic.w	r2, r2, #15
 8009c6c:	ea42 0205 	orr.w	r2, r2, r5
 8009c70:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009c72:	d025      	beq.n	8009cc0 <HAL_UART_Init+0xc4>
 8009c74:	4abc      	ldr	r2, [pc, #752]	; (8009f68 <HAL_UART_Init+0x36c>)
 8009c76:	4293      	cmp	r3, r2
 8009c78:	f000 808c 	beq.w	8009d94 <HAL_UART_Init+0x198>
 8009c7c:	4abb      	ldr	r2, [pc, #748]	; (8009f6c <HAL_UART_Init+0x370>)
 8009c7e:	4293      	cmp	r3, r2
 8009c80:	f000 8159 	beq.w	8009f36 <HAL_UART_Init+0x33a>
 8009c84:	4aba      	ldr	r2, [pc, #744]	; (8009f70 <HAL_UART_Init+0x374>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	f000 813f 	beq.w	8009f0a <HAL_UART_Init+0x30e>
 8009c8c:	4ab9      	ldr	r2, [pc, #740]	; (8009f74 <HAL_UART_Init+0x378>)
 8009c8e:	4293      	cmp	r3, r2
 8009c90:	f000 81fa 	beq.w	800a088 <HAL_UART_Init+0x48c>
 8009c94:	4ab8      	ldr	r2, [pc, #736]	; (8009f78 <HAL_UART_Init+0x37c>)
 8009c96:	4293      	cmp	r3, r2
 8009c98:	f000 8265 	beq.w	800a166 <HAL_UART_Init+0x56a>
 8009c9c:	4ab7      	ldr	r2, [pc, #732]	; (8009f7c <HAL_UART_Init+0x380>)
 8009c9e:	4293      	cmp	r3, r2
 8009ca0:	f000 826b 	beq.w	800a17a <HAL_UART_Init+0x57e>
 8009ca4:	4ab6      	ldr	r2, [pc, #728]	; (8009f80 <HAL_UART_Init+0x384>)
 8009ca6:	4293      	cmp	r3, r2
 8009ca8:	f000 8251 	beq.w	800a14e <HAL_UART_Init+0x552>
  huart->NbRxDataToProcess = 1;
 8009cac:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 8009cb0:	2300      	movs	r3, #0
    return HAL_ERROR;
 8009cb2:	2001      	movs	r0, #1
  huart->NbRxDataToProcess = 1;
 8009cb4:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8009cb6:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
}
 8009cba:	b006      	add	sp, #24
 8009cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009cc0:	4bb0      	ldr	r3, [pc, #704]	; (8009f84 <HAL_UART_Init+0x388>)
 8009cc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cc4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009cc8:	2b28      	cmp	r3, #40	; 0x28
 8009cca:	d8ef      	bhi.n	8009cac <HAL_UART_Init+0xb0>
 8009ccc:	4aae      	ldr	r2, [pc, #696]	; (8009f88 <HAL_UART_Init+0x38c>)
 8009cce:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 8009cd0:	e068      	b.n	8009da4 <HAL_UART_Init+0x1a8>
    huart->Lock = HAL_UNLOCKED;
 8009cd2:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 8009cd6:	f7f9 fae1 	bl	800329c <HAL_UART_MspInit>
 8009cda:	e79a      	b.n	8009c12 <HAL_UART_Init+0x16>
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009cdc:	6899      	ldr	r1, [r3, #8]
 8009cde:	4aa0      	ldr	r2, [pc, #640]	; (8009f60 <HAL_UART_Init+0x364>)
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009ce0:	48a8      	ldr	r0, [pc, #672]	; (8009f84 <HAL_UART_Init+0x388>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009ce2:	400a      	ands	r2, r1
 8009ce4:	433a      	orrs	r2, r7
 8009ce6:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009ce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009cea:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009cec:	f022 020f 	bic.w	r2, r2, #15
 8009cf0:	430a      	orrs	r2, r1
 8009cf2:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009cf4:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8009cf6:	f003 0307 	and.w	r3, r3, #7
 8009cfa:	2b05      	cmp	r3, #5
 8009cfc:	d8d6      	bhi.n	8009cac <HAL_UART_Init+0xb0>
 8009cfe:	4aa3      	ldr	r2, [pc, #652]	; (8009f8c <HAL_UART_Init+0x390>)
 8009d00:	5cd3      	ldrb	r3, [r2, r3]
    switch (clocksource)
 8009d02:	2b20      	cmp	r3, #32
 8009d04:	f200 8121 	bhi.w	8009f4a <HAL_UART_Init+0x34e>
 8009d08:	2b01      	cmp	r3, #1
 8009d0a:	d9cf      	bls.n	8009cac <HAL_UART_Init+0xb0>
 8009d0c:	3b02      	subs	r3, #2
 8009d0e:	2b1e      	cmp	r3, #30
 8009d10:	d8cc      	bhi.n	8009cac <HAL_UART_Init+0xb0>
 8009d12:	a201      	add	r2, pc, #4	; (adr r2, 8009d18 <HAL_UART_Init+0x11c>)
 8009d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d18:	0800a10f 	.word	0x0800a10f
 8009d1c:	08009cad 	.word	0x08009cad
 8009d20:	0800a105 	.word	0x0800a105
 8009d24:	08009cad 	.word	0x08009cad
 8009d28:	08009cad 	.word	0x08009cad
 8009d2c:	08009cad 	.word	0x08009cad
 8009d30:	0800a0f5 	.word	0x0800a0f5
 8009d34:	08009cad 	.word	0x08009cad
 8009d38:	08009cad 	.word	0x08009cad
 8009d3c:	08009cad 	.word	0x08009cad
 8009d40:	08009cad 	.word	0x08009cad
 8009d44:	08009cad 	.word	0x08009cad
 8009d48:	08009cad 	.word	0x08009cad
 8009d4c:	08009cad 	.word	0x08009cad
 8009d50:	0800a0e1 	.word	0x0800a0e1
 8009d54:	08009cad 	.word	0x08009cad
 8009d58:	08009cad 	.word	0x08009cad
 8009d5c:	08009cad 	.word	0x08009cad
 8009d60:	08009cad 	.word	0x08009cad
 8009d64:	08009cad 	.word	0x08009cad
 8009d68:	08009cad 	.word	0x08009cad
 8009d6c:	08009cad 	.word	0x08009cad
 8009d70:	08009cad 	.word	0x08009cad
 8009d74:	08009cad 	.word	0x08009cad
 8009d78:	08009cad 	.word	0x08009cad
 8009d7c:	08009cad 	.word	0x08009cad
 8009d80:	08009cad 	.word	0x08009cad
 8009d84:	08009cad 	.word	0x08009cad
 8009d88:	08009cad 	.word	0x08009cad
 8009d8c:	08009cad 	.word	0x08009cad
 8009d90:	08009ea7 	.word	0x08009ea7
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009d94:	4b7b      	ldr	r3, [pc, #492]	; (8009f84 <HAL_UART_Init+0x388>)
 8009d96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d98:	f003 0307 	and.w	r3, r3, #7
 8009d9c:	2b05      	cmp	r3, #5
 8009d9e:	d885      	bhi.n	8009cac <HAL_UART_Init+0xb0>
 8009da0:	4a7b      	ldr	r2, [pc, #492]	; (8009f90 <HAL_UART_Init+0x394>)
 8009da2:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009da4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009da8:	f000 80fe 	beq.w	8009fa8 <HAL_UART_Init+0x3ac>
    switch (clocksource)
 8009dac:	2b20      	cmp	r3, #32
 8009dae:	f200 80ba 	bhi.w	8009f26 <HAL_UART_Init+0x32a>
 8009db2:	2b20      	cmp	r3, #32
 8009db4:	f63f af7a 	bhi.w	8009cac <HAL_UART_Init+0xb0>
 8009db8:	a201      	add	r2, pc, #4	; (adr r2, 8009dc0 <HAL_UART_Init+0x1c4>)
 8009dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dbe:	bf00      	nop
 8009dc0:	0800a0db 	.word	0x0800a0db
 8009dc4:	0800a0d5 	.word	0x0800a0d5
 8009dc8:	08009cad 	.word	0x08009cad
 8009dcc:	08009cad 	.word	0x08009cad
 8009dd0:	0800a0cb 	.word	0x0800a0cb
 8009dd4:	08009cad 	.word	0x08009cad
 8009dd8:	08009cad 	.word	0x08009cad
 8009ddc:	08009cad 	.word	0x08009cad
 8009de0:	0800a0b1 	.word	0x0800a0b1
 8009de4:	08009cad 	.word	0x08009cad
 8009de8:	08009cad 	.word	0x08009cad
 8009dec:	08009cad 	.word	0x08009cad
 8009df0:	08009cad 	.word	0x08009cad
 8009df4:	08009cad 	.word	0x08009cad
 8009df8:	08009cad 	.word	0x08009cad
 8009dfc:	08009cad 	.word	0x08009cad
 8009e00:	0800a09d 	.word	0x0800a09d
 8009e04:	08009cad 	.word	0x08009cad
 8009e08:	08009cad 	.word	0x08009cad
 8009e0c:	08009cad 	.word	0x08009cad
 8009e10:	08009cad 	.word	0x08009cad
 8009e14:	08009cad 	.word	0x08009cad
 8009e18:	08009cad 	.word	0x08009cad
 8009e1c:	08009cad 	.word	0x08009cad
 8009e20:	08009cad 	.word	0x08009cad
 8009e24:	08009cad 	.word	0x08009cad
 8009e28:	08009cad 	.word	0x08009cad
 8009e2c:	08009cad 	.word	0x08009cad
 8009e30:	08009cad 	.word	0x08009cad
 8009e34:	08009cad 	.word	0x08009cad
 8009e38:	08009cad 	.word	0x08009cad
 8009e3c:	08009cad 	.word	0x08009cad
 8009e40:	08009e45 	.word	0x08009e45
        pclk = (uint32_t) CSI_VALUE;
 8009e44:	4853      	ldr	r0, [pc, #332]	; (8009f94 <HAL_UART_Init+0x398>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e46:	4b54      	ldr	r3, [pc, #336]	; (8009f98 <HAL_UART_Init+0x39c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e48:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e4c:	6862      	ldr	r2, [r4, #4]
 8009e4e:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 8009e52:	fbb0 f3f3 	udiv	r3, r0, r3
 8009e56:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8009e5a:	fbb3 f3f2 	udiv	r3, r3, r2
 8009e5e:	b29b      	uxth	r3, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e60:	f1a3 0210 	sub.w	r2, r3, #16
 8009e64:	428a      	cmp	r2, r1
 8009e66:	f63f af21 	bhi.w	8009cac <HAL_UART_Init+0xb0>
        huart->Instance->BRR = usartdiv;
 8009e6a:	6820      	ldr	r0, [r4, #0]
  huart->NbRxDataToProcess = 1;
 8009e6c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  huart->RxISR = NULL;
 8009e70:	2200      	movs	r2, #0
        huart->Instance->BRR = usartdiv;
 8009e72:	60c3      	str	r3, [r0, #12]
  huart->NbRxDataToProcess = 1;
 8009e74:	66a1      	str	r1, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8009e76:	e9c4 221c 	strd	r2, r2, [r4, #112]	; 0x70
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009e7a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d14e      	bne.n	8009f1e <HAL_UART_Init+0x322>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009e80:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8009e82:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009e84:	685a      	ldr	r2, [r3, #4]
 8009e86:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009e8a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009e8c:	689a      	ldr	r2, [r3, #8]
 8009e8e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009e92:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8009e94:	681a      	ldr	r2, [r3, #0]
 8009e96:	f042 0201 	orr.w	r2, r2, #1
 8009e9a:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8009e9c:	f7ff fe4a 	bl	8009b34 <UART_CheckIdleState>
}
 8009ea0:	b006      	add	sp, #24
 8009ea2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        pclk = (uint32_t) CSI_VALUE;
 8009ea6:	483b      	ldr	r0, [pc, #236]	; (8009f94 <HAL_UART_Init+0x398>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009ea8:	4b3b      	ldr	r3, [pc, #236]	; (8009f98 <HAL_UART_Init+0x39c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009eaa:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009eac:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009eb0:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009eb4:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009eb8:	428b      	cmp	r3, r1
 8009eba:	f4ff aef7 	bcc.w	8009cac <HAL_UART_Init+0xb0>
 8009ebe:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8009ec2:	f63f aef3 	bhi.w	8009cac <HAL_UART_Init+0xb0>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009ec6:	f04f 0800 	mov.w	r8, #0
 8009eca:	2300      	movs	r3, #0
 8009ecc:	4641      	mov	r1, r8
 8009ece:	f7f6 fabf 	bl	8000450 <__aeabi_uldivmod>
 8009ed2:	462a      	mov	r2, r5
 8009ed4:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 8009ed8:	4643      	mov	r3, r8
 8009eda:	020f      	lsls	r7, r1, #8
 8009edc:	0206      	lsls	r6, r0, #8
 8009ede:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8009ee2:	eb16 000c 	adds.w	r0, r6, ip
 8009ee6:	f147 0100 	adc.w	r1, r7, #0
 8009eea:	f7f6 fab1 	bl	8000450 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009eee:	4b2b      	ldr	r3, [pc, #172]	; (8009f9c <HAL_UART_Init+0x3a0>)
 8009ef0:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8009ef4:	429a      	cmp	r2, r3
 8009ef6:	f63f aed9 	bhi.w	8009cac <HAL_UART_Init+0xb0>
          huart->Instance->BRR = usartdiv;
 8009efa:	6822      	ldr	r2, [r4, #0]
  huart->NbRxDataToProcess = 1;
 8009efc:	f04f 1301 	mov.w	r3, #65537	; 0x10001
          huart->Instance->BRR = usartdiv;
 8009f00:	60d0      	str	r0, [r2, #12]
  huart->NbRxDataToProcess = 1;
 8009f02:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8009f04:	e9c4 881c 	strd	r8, r8, [r4, #112]	; 0x70
 8009f08:	e7b7      	b.n	8009e7a <HAL_UART_Init+0x27e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009f0a:	4b1e      	ldr	r3, [pc, #120]	; (8009f84 <HAL_UART_Init+0x388>)
 8009f0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f0e:	f003 0307 	and.w	r3, r3, #7
 8009f12:	2b05      	cmp	r3, #5
 8009f14:	f63f aeca 	bhi.w	8009cac <HAL_UART_Init+0xb0>
 8009f18:	4a21      	ldr	r2, [pc, #132]	; (8009fa0 <HAL_UART_Init+0x3a4>)
 8009f1a:	5cd3      	ldrb	r3, [r2, r3]
 8009f1c:	e742      	b.n	8009da4 <HAL_UART_Init+0x1a8>
    UART_AdvFeatureConfig(huart);
 8009f1e:	4620      	mov	r0, r4
 8009f20:	f7ff fdb0 	bl	8009a84 <UART_AdvFeatureConfig>
 8009f24:	e7ac      	b.n	8009e80 <HAL_UART_Init+0x284>
    switch (clocksource)
 8009f26:	2b40      	cmp	r3, #64	; 0x40
 8009f28:	f47f aec0 	bne.w	8009cac <HAL_UART_Init+0xb0>
 8009f2c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8009f30:	e789      	b.n	8009e46 <HAL_UART_Init+0x24a>
    return HAL_ERROR;
 8009f32:	2001      	movs	r0, #1
}
 8009f34:	4770      	bx	lr
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009f36:	4b13      	ldr	r3, [pc, #76]	; (8009f84 <HAL_UART_Init+0x388>)
 8009f38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f3a:	f003 0307 	and.w	r3, r3, #7
 8009f3e:	2b05      	cmp	r3, #5
 8009f40:	f63f aeb4 	bhi.w	8009cac <HAL_UART_Init+0xb0>
 8009f44:	4a17      	ldr	r2, [pc, #92]	; (8009fa4 <HAL_UART_Init+0x3a8>)
 8009f46:	5cd3      	ldrb	r3, [r2, r3]
 8009f48:	e72c      	b.n	8009da4 <HAL_UART_Init+0x1a8>
    switch (clocksource)
 8009f4a:	2b40      	cmp	r3, #64	; 0x40
 8009f4c:	f47f aeae 	bne.w	8009cac <HAL_UART_Init+0xb0>
 8009f50:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8009f54:	e7a8      	b.n	8009ea8 <HAL_UART_Init+0x2ac>
 8009f56:	bf00      	nop
 8009f58:	cfff69f3 	.word	0xcfff69f3
 8009f5c:	58000c00 	.word	0x58000c00
 8009f60:	11fff4ff 	.word	0x11fff4ff
 8009f64:	40011000 	.word	0x40011000
 8009f68:	40004400 	.word	0x40004400
 8009f6c:	40004800 	.word	0x40004800
 8009f70:	40004c00 	.word	0x40004c00
 8009f74:	40005000 	.word	0x40005000
 8009f78:	40011400 	.word	0x40011400
 8009f7c:	40007800 	.word	0x40007800
 8009f80:	40007c00 	.word	0x40007c00
 8009f84:	58024400 	.word	0x58024400
 8009f88:	080173d4 	.word	0x080173d4
 8009f8c:	08017408 	.word	0x08017408
 8009f90:	08017400 	.word	0x08017400
 8009f94:	003d0900 	.word	0x003d0900
 8009f98:	08017410 	.word	0x08017410
 8009f9c:	000ffcff 	.word	0x000ffcff
 8009fa0:	08017400 	.word	0x08017400
 8009fa4:	08017400 	.word	0x08017400
    switch (clocksource)
 8009fa8:	2b20      	cmp	r3, #32
 8009faa:	d86a      	bhi.n	800a082 <HAL_UART_Init+0x486>
 8009fac:	2b20      	cmp	r3, #32
 8009fae:	f63f ae7d 	bhi.w	8009cac <HAL_UART_Init+0xb0>
 8009fb2:	a201      	add	r2, pc, #4	; (adr r2, 8009fb8 <HAL_UART_Init+0x3bc>)
 8009fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fb8:	0800a121 	.word	0x0800a121
 8009fbc:	0800a115 	.word	0x0800a115
 8009fc0:	08009cad 	.word	0x08009cad
 8009fc4:	08009cad 	.word	0x08009cad
 8009fc8:	0800a145 	.word	0x0800a145
 8009fcc:	08009cad 	.word	0x08009cad
 8009fd0:	08009cad 	.word	0x08009cad
 8009fd4:	08009cad 	.word	0x08009cad
 8009fd8:	0800a13b 	.word	0x0800a13b
 8009fdc:	08009cad 	.word	0x08009cad
 8009fe0:	08009cad 	.word	0x08009cad
 8009fe4:	08009cad 	.word	0x08009cad
 8009fe8:	08009cad 	.word	0x08009cad
 8009fec:	08009cad 	.word	0x08009cad
 8009ff0:	08009cad 	.word	0x08009cad
 8009ff4:	08009cad 	.word	0x08009cad
 8009ff8:	0800a127 	.word	0x0800a127
 8009ffc:	08009cad 	.word	0x08009cad
 800a000:	08009cad 	.word	0x08009cad
 800a004:	08009cad 	.word	0x08009cad
 800a008:	08009cad 	.word	0x08009cad
 800a00c:	08009cad 	.word	0x08009cad
 800a010:	08009cad 	.word	0x08009cad
 800a014:	08009cad 	.word	0x08009cad
 800a018:	08009cad 	.word	0x08009cad
 800a01c:	08009cad 	.word	0x08009cad
 800a020:	08009cad 	.word	0x08009cad
 800a024:	08009cad 	.word	0x08009cad
 800a028:	08009cad 	.word	0x08009cad
 800a02c:	08009cad 	.word	0x08009cad
 800a030:	08009cad 	.word	0x08009cad
 800a034:	08009cad 	.word	0x08009cad
 800a038:	0800a03d 	.word	0x0800a03d
        pclk = (uint32_t) CSI_VALUE;
 800a03c:	4857      	ldr	r0, [pc, #348]	; (800a19c <HAL_UART_Init+0x5a0>)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a03e:	4b58      	ldr	r3, [pc, #352]	; (800a1a0 <HAL_UART_Init+0x5a4>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a040:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a044:	6862      	ldr	r2, [r4, #4]
 800a046:	f833 5015 	ldrh.w	r5, [r3, r5, lsl #1]
 800a04a:	0853      	lsrs	r3, r2, #1
 800a04c:	fbb0 f0f5 	udiv	r0, r0, r5
 800a050:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800a054:	fbb0 f0f2 	udiv	r0, r0, r2
 800a058:	b282      	uxth	r2, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a05a:	f1a2 0310 	sub.w	r3, r2, #16
 800a05e:	428b      	cmp	r3, r1
 800a060:	f63f ae24 	bhi.w	8009cac <HAL_UART_Init+0xb0>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a064:	f020 030f 	bic.w	r3, r0, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a068:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 800a06c:	6825      	ldr	r5, [r4, #0]
  huart->NbRxDataToProcess = 1;
 800a06e:	f04f 1001 	mov.w	r0, #65537	; 0x10001
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a072:	b29b      	uxth	r3, r3
  huart->RxISR = NULL;
 800a074:	2100      	movs	r1, #0
        huart->Instance->BRR = brrtemp;
 800a076:	4313      	orrs	r3, r2
 800a078:	60eb      	str	r3, [r5, #12]
  huart->NbRxDataToProcess = 1;
 800a07a:	66a0      	str	r0, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800a07c:	e9c4 111c 	strd	r1, r1, [r4, #112]	; 0x70
  return ret;
 800a080:	e6fb      	b.n	8009e7a <HAL_UART_Init+0x27e>
    switch (clocksource)
 800a082:	2b40      	cmp	r3, #64	; 0x40
 800a084:	d0db      	beq.n	800a03e <HAL_UART_Init+0x442>
 800a086:	e611      	b.n	8009cac <HAL_UART_Init+0xb0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a088:	4b46      	ldr	r3, [pc, #280]	; (800a1a4 <HAL_UART_Init+0x5a8>)
 800a08a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a08c:	f003 0307 	and.w	r3, r3, #7
 800a090:	2b05      	cmp	r3, #5
 800a092:	f63f ae0b 	bhi.w	8009cac <HAL_UART_Init+0xb0>
 800a096:	4a44      	ldr	r2, [pc, #272]	; (800a1a8 <HAL_UART_Init+0x5ac>)
 800a098:	5cd3      	ldrb	r3, [r2, r3]
 800a09a:	e683      	b.n	8009da4 <HAL_UART_Init+0x1a8>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a09c:	4b41      	ldr	r3, [pc, #260]	; (800a1a4 <HAL_UART_Init+0x5a8>)
 800a09e:	681a      	ldr	r2, [r3, #0]
 800a0a0:	0692      	lsls	r2, r2, #26
 800a0a2:	d574      	bpl.n	800a18e <HAL_UART_Init+0x592>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	4841      	ldr	r0, [pc, #260]	; (800a1ac <HAL_UART_Init+0x5b0>)
 800a0a8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800a0ac:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800a0ae:	e6ca      	b.n	8009e46 <HAL_UART_Init+0x24a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a0b0:	a803      	add	r0, sp, #12
 800a0b2:	f7fe fe7d 	bl	8008db0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a0b6:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800a0b8:	2800      	cmp	r0, #0
 800a0ba:	d152      	bne.n	800a162 <HAL_UART_Init+0x566>
  huart->NbRxDataToProcess = 1;
 800a0bc:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800a0c0:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800a0c2:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800a0c4:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  return ret;
 800a0c8:	e6d7      	b.n	8009e7a <HAL_UART_Init+0x27e>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a0ca:	4668      	mov	r0, sp
 800a0cc:	f7fe fdc4 	bl	8008c58 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a0d0:	9801      	ldr	r0, [sp, #4]
        break;
 800a0d2:	e7f1      	b.n	800a0b8 <HAL_UART_Init+0x4bc>
        pclk = HAL_RCC_GetPCLK2Freq();
 800a0d4:	f7fd ff18 	bl	8007f08 <HAL_RCC_GetPCLK2Freq>
        break;
 800a0d8:	e7ee      	b.n	800a0b8 <HAL_UART_Init+0x4bc>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a0da:	f7fd fecd 	bl	8007e78 <HAL_RCC_GetPCLK1Freq>
        break;
 800a0de:	e7eb      	b.n	800a0b8 <HAL_UART_Init+0x4bc>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a0e0:	4b30      	ldr	r3, [pc, #192]	; (800a1a4 <HAL_UART_Init+0x5a8>)
 800a0e2:	681a      	ldr	r2, [r3, #0]
 800a0e4:	0690      	lsls	r0, r2, #26
 800a0e6:	d554      	bpl.n	800a192 <HAL_UART_Init+0x596>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	4830      	ldr	r0, [pc, #192]	; (800a1ac <HAL_UART_Init+0x5b0>)
 800a0ec:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800a0f0:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800a0f2:	e6d9      	b.n	8009ea8 <HAL_UART_Init+0x2ac>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a0f4:	a803      	add	r0, sp, #12
 800a0f6:	f7fe fe5b 	bl	8008db0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a0fa:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800a0fc:	2800      	cmp	r0, #0
 800a0fe:	d0dd      	beq.n	800a0bc <HAL_UART_Init+0x4c0>
 800a100:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a102:	e6d1      	b.n	8009ea8 <HAL_UART_Init+0x2ac>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a104:	4668      	mov	r0, sp
 800a106:	f7fe fda7 	bl	8008c58 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a10a:	9801      	ldr	r0, [sp, #4]
        break;
 800a10c:	e7f6      	b.n	800a0fc <HAL_UART_Init+0x500>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a10e:	f7fe fd91 	bl	8008c34 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800a112:	e7f3      	b.n	800a0fc <HAL_UART_Init+0x500>
        pclk = HAL_RCC_GetPCLK2Freq();
 800a114:	f7fd fef8 	bl	8007f08 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800a118:	2800      	cmp	r0, #0
 800a11a:	d0cf      	beq.n	800a0bc <HAL_UART_Init+0x4c0>
 800a11c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a11e:	e78e      	b.n	800a03e <HAL_UART_Init+0x442>
        pclk = HAL_RCC_GetPCLK1Freq();
 800a120:	f7fd feaa 	bl	8007e78 <HAL_RCC_GetPCLK1Freq>
        break;
 800a124:	e7f8      	b.n	800a118 <HAL_UART_Init+0x51c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a126:	4b1f      	ldr	r3, [pc, #124]	; (800a1a4 <HAL_UART_Init+0x5a8>)
 800a128:	681a      	ldr	r2, [r3, #0]
 800a12a:	0691      	lsls	r1, r2, #26
 800a12c:	d533      	bpl.n	800a196 <HAL_UART_Init+0x59a>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	481e      	ldr	r0, [pc, #120]	; (800a1ac <HAL_UART_Init+0x5b0>)
 800a132:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800a136:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800a138:	e781      	b.n	800a03e <HAL_UART_Init+0x442>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a13a:	a803      	add	r0, sp, #12
 800a13c:	f7fe fe38 	bl	8008db0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a140:	9804      	ldr	r0, [sp, #16]
        break;
 800a142:	e7e9      	b.n	800a118 <HAL_UART_Init+0x51c>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a144:	4668      	mov	r0, sp
 800a146:	f7fe fd87 	bl	8008c58 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a14a:	9801      	ldr	r0, [sp, #4]
        break;
 800a14c:	e7e4      	b.n	800a118 <HAL_UART_Init+0x51c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a14e:	4b15      	ldr	r3, [pc, #84]	; (800a1a4 <HAL_UART_Init+0x5a8>)
 800a150:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a152:	f003 0307 	and.w	r3, r3, #7
 800a156:	2b05      	cmp	r3, #5
 800a158:	f63f ada8 	bhi.w	8009cac <HAL_UART_Init+0xb0>
 800a15c:	4a14      	ldr	r2, [pc, #80]	; (800a1b0 <HAL_UART_Init+0x5b4>)
 800a15e:	5cd3      	ldrb	r3, [r2, r3]
 800a160:	e620      	b.n	8009da4 <HAL_UART_Init+0x1a8>
 800a162:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a164:	e66f      	b.n	8009e46 <HAL_UART_Init+0x24a>
 800a166:	4b0f      	ldr	r3, [pc, #60]	; (800a1a4 <HAL_UART_Init+0x5a8>)
 800a168:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a16a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a16e:	2b28      	cmp	r3, #40	; 0x28
 800a170:	f63f ad9c 	bhi.w	8009cac <HAL_UART_Init+0xb0>
 800a174:	4a0f      	ldr	r2, [pc, #60]	; (800a1b4 <HAL_UART_Init+0x5b8>)
 800a176:	5cd3      	ldrb	r3, [r2, r3]
 800a178:	e614      	b.n	8009da4 <HAL_UART_Init+0x1a8>
 800a17a:	4b0a      	ldr	r3, [pc, #40]	; (800a1a4 <HAL_UART_Init+0x5a8>)
 800a17c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a17e:	f003 0307 	and.w	r3, r3, #7
 800a182:	2b05      	cmp	r3, #5
 800a184:	f63f ad92 	bhi.w	8009cac <HAL_UART_Init+0xb0>
 800a188:	4a0b      	ldr	r2, [pc, #44]	; (800a1b8 <HAL_UART_Init+0x5bc>)
 800a18a:	5cd3      	ldrb	r3, [r2, r3]
 800a18c:	e60a      	b.n	8009da4 <HAL_UART_Init+0x1a8>
          pclk = (uint32_t) HSI_VALUE;
 800a18e:	4807      	ldr	r0, [pc, #28]	; (800a1ac <HAL_UART_Init+0x5b0>)
 800a190:	e659      	b.n	8009e46 <HAL_UART_Init+0x24a>
          pclk = (uint32_t) HSI_VALUE;
 800a192:	4806      	ldr	r0, [pc, #24]	; (800a1ac <HAL_UART_Init+0x5b0>)
 800a194:	e688      	b.n	8009ea8 <HAL_UART_Init+0x2ac>
          pclk = (uint32_t) HSI_VALUE;
 800a196:	4805      	ldr	r0, [pc, #20]	; (800a1ac <HAL_UART_Init+0x5b0>)
 800a198:	e751      	b.n	800a03e <HAL_UART_Init+0x442>
 800a19a:	bf00      	nop
 800a19c:	003d0900 	.word	0x003d0900
 800a1a0:	08017410 	.word	0x08017410
 800a1a4:	58024400 	.word	0x58024400
 800a1a8:	08017400 	.word	0x08017400
 800a1ac:	03d09000 	.word	0x03d09000
 800a1b0:	08017400 	.word	0x08017400
 800a1b4:	080173d4 	.word	0x080173d4
 800a1b8:	08017400 	.word	0x08017400

0800a1bc <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a1bc:	4770      	bx	lr
 800a1be:	bf00      	nop

0800a1c0 <HAL_UARTEx_RxFifoFullCallback>:
 800a1c0:	4770      	bx	lr
 800a1c2:	bf00      	nop

0800a1c4 <HAL_UARTEx_TxFifoEmptyCallback>:
 800a1c4:	4770      	bx	lr
 800a1c6:	bf00      	nop

0800a1c8 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a1c8:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800a1cc:	2a01      	cmp	r2, #1
 800a1ce:	d017      	beq.n	800a200 <HAL_UARTEx_DisableFifoMode+0x38>
 800a1d0:	4603      	mov	r3, r0

  huart->gState = HAL_UART_STATE_BUSY;
 800a1d2:	2024      	movs	r0, #36	; 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a1d4:	2100      	movs	r1, #0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a1d6:	681a      	ldr	r2, [r3, #0]
{
 800a1d8:	b470      	push	{r4, r5, r6}
  huart->gState = HAL_UART_STATE_BUSY;
 800a1da:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 800a1de:	2620      	movs	r6, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a1e0:	6814      	ldr	r4, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 800a1e2:	4608      	mov	r0, r1
  __HAL_UART_DISABLE(huart);
 800a1e4:	6815      	ldr	r5, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a1e6:	f024 5400 	bic.w	r4, r4, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800a1ea:	f025 0501 	bic.w	r5, r5, #1
 800a1ee:	6015      	str	r5, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a1f0:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a1f2:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800a1f4:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 800a1f8:	f8c3 6084 	str.w	r6, [r3, #132]	; 0x84
}
 800a1fc:	bc70      	pop	{r4, r5, r6}
 800a1fe:	4770      	bx	lr
  __HAL_LOCK(huart);
 800a200:	2002      	movs	r0, #2
}
 800a202:	4770      	bx	lr

0800a204 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a204:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800a208:	2a01      	cmp	r2, #1
 800a20a:	d033      	beq.n	800a274 <HAL_UARTEx_SetTxFifoThreshold+0x70>

  huart->gState = HAL_UART_STATE_BUSY;
 800a20c:	4603      	mov	r3, r0
 800a20e:	2024      	movs	r0, #36	; 0x24

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a210:	681a      	ldr	r2, [r3, #0]
{
 800a212:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 800a214:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a218:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a21a:	6810      	ldr	r0, [r2, #0]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a21c:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800a21e:	f020 0001 	bic.w	r0, r0, #1
 800a222:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a224:	6890      	ldr	r0, [r2, #8]
 800a226:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800a22a:	4301      	orrs	r1, r0
 800a22c:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a22e:	b1f5      	cbz	r5, 800a26e <HAL_UARTEx_SetTxFifoThreshold+0x6a>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a230:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a232:	6895      	ldr	r5, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a234:	f3c6 6642 	ubfx	r6, r6, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a238:	480f      	ldr	r0, [pc, #60]	; (800a278 <HAL_UARTEx_SetTxFifoThreshold+0x74>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a23a:	0f6d      	lsrs	r5, r5, #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800a23c:	4f0f      	ldr	r7, [pc, #60]	; (800a27c <HAL_UARTEx_SetTxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a23e:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a240:	5d40      	ldrb	r0, [r0, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a242:	0109      	lsls	r1, r1, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800a244:	5dbe      	ldrb	r6, [r7, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a246:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 800a248:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a24a:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a24e:	fbb0 f0f5 	udiv	r0, r0, r5
  huart->gState = HAL_UART_STATE_READY;
 800a252:	2520      	movs	r5, #32
 800a254:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800a258:	2100      	movs	r1, #0
 800a25a:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a25e:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800a260:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800a262:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800a266:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800a26a:	bcf0      	pop	{r4, r5, r6, r7}
 800a26c:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 800a26e:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800a270:	4608      	mov	r0, r1
 800a272:	e7ee      	b.n	800a252 <HAL_UARTEx_SetTxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 800a274:	2002      	movs	r0, #2
}
 800a276:	4770      	bx	lr
 800a278:	08017430 	.word	0x08017430
 800a27c:	08017428 	.word	0x08017428

0800a280 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800a280:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 800a284:	2a01      	cmp	r2, #1
 800a286:	d033      	beq.n	800a2f0 <HAL_UARTEx_SetRxFifoThreshold+0x70>
  huart->gState = HAL_UART_STATE_BUSY;
 800a288:	4603      	mov	r3, r0
 800a28a:	2024      	movs	r0, #36	; 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a28c:	681a      	ldr	r2, [r3, #0]
{
 800a28e:	b4f0      	push	{r4, r5, r6, r7}
  huart->gState = HAL_UART_STATE_BUSY;
 800a290:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a294:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800a296:	6810      	ldr	r0, [r2, #0]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a298:	6e5d      	ldr	r5, [r3, #100]	; 0x64
  __HAL_UART_DISABLE(huart);
 800a29a:	f020 0001 	bic.w	r0, r0, #1
 800a29e:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a2a0:	6890      	ldr	r0, [r2, #8]
 800a2a2:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800a2a6:	4301      	orrs	r1, r0
 800a2a8:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a2aa:	b1f5      	cbz	r5, 800a2ea <HAL_UARTEx_SetRxFifoThreshold+0x6a>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a2ac:	6896      	ldr	r6, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a2ae:	6895      	ldr	r5, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a2b0:	f3c6 6642 	ubfx	r6, r6, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a2b4:	480f      	ldr	r0, [pc, #60]	; (800a2f4 <HAL_UARTEx_SetRxFifoThreshold+0x74>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a2b6:	0f6d      	lsrs	r5, r5, #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800a2b8:	4f0f      	ldr	r7, [pc, #60]	; (800a2f8 <HAL_UARTEx_SetRxFifoThreshold+0x78>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a2ba:	5d81      	ldrb	r1, [r0, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a2bc:	5d40      	ldrb	r0, [r0, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a2be:	0109      	lsls	r1, r1, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800a2c0:	5dbe      	ldrb	r6, [r7, r6]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a2c2:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 800a2c4:	5d7d      	ldrb	r5, [r7, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a2c6:	fbb1 f1f6 	udiv	r1, r1, r6
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a2ca:	fbb0 f0f5 	udiv	r0, r0, r5
  huart->gState = HAL_UART_STATE_READY;
 800a2ce:	2520      	movs	r5, #32
 800a2d0:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 800a2d4:	2100      	movs	r1, #0
 800a2d6:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a2da:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800a2dc:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800a2de:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800a2e2:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
}
 800a2e6:	bcf0      	pop	{r4, r5, r6, r7}
 800a2e8:	4770      	bx	lr
    huart->NbRxDataToProcess = 1U;
 800a2ea:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800a2ec:	4608      	mov	r0, r1
 800a2ee:	e7ee      	b.n	800a2ce <HAL_UARTEx_SetRxFifoThreshold+0x4e>
  __HAL_LOCK(huart);
 800a2f0:	2002      	movs	r0, #2
}
 800a2f2:	4770      	bx	lr
 800a2f4:	08017430 	.word	0x08017430
 800a2f8:	08017428 	.word	0x08017428

0800a2fc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a2fc:	b084      	sub	sp, #16
 800a2fe:	b470      	push	{r4, r5, r6}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a300:	9e09      	ldr	r6, [sp, #36]	; 0x24
{
 800a302:	ad04      	add	r5, sp, #16
 800a304:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a306:	2e01      	cmp	r6, #1
{
 800a308:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a30c:	d137      	bne.n	800a37e <USB_CoreInit+0x82>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a30e:	6b82      	ldr	r2, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a310:	4b31      	ldr	r3, [pc, #196]	; (800a3d8 <USB_CoreInit+0xdc>)
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a312:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
    if (cfg.use_external_vbus == 1U)
 800a316:	9910      	ldr	r1, [sp, #64]	; 0x40
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a318:	6382      	str	r2, [r0, #56]	; 0x38
    if (cfg.use_external_vbus == 1U)
 800a31a:	2901      	cmp	r1, #1
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a31c:	68c2      	ldr	r2, [r0, #12]
 800a31e:	ea03 0302 	and.w	r3, r3, r2
 800a322:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a324:	68c3      	ldr	r3, [r0, #12]
 800a326:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800a32a:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800a32c:	d04a      	beq.n	800a3c4 <USB_CoreInit+0xc8>
{
 800a32e:	4b2b      	ldr	r3, [pc, #172]	; (800a3dc <USB_CoreInit+0xe0>)
 800a330:	e001      	b.n	800a336 <USB_CoreInit+0x3a>
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a332:	3b01      	subs	r3, #1
 800a334:	d04b      	beq.n	800a3ce <USB_CoreInit+0xd2>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a336:	6922      	ldr	r2, [r4, #16]
 800a338:	2a00      	cmp	r2, #0
 800a33a:	dafa      	bge.n	800a332 <USB_CoreInit+0x36>

  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a33c:	6922      	ldr	r2, [r4, #16]
 800a33e:	4b27      	ldr	r3, [pc, #156]	; (800a3dc <USB_CoreInit+0xe0>)
 800a340:	f042 0201 	orr.w	r2, r2, #1
 800a344:	6122      	str	r2, [r4, #16]

  do
  {
    if (++count > 200000U)
 800a346:	e001      	b.n	800a34c <USB_CoreInit+0x50>
 800a348:	3b01      	subs	r3, #1
 800a34a:	d040      	beq.n	800a3ce <USB_CoreInit+0xd2>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a34c:	6920      	ldr	r0, [r4, #16]
 800a34e:	f010 0001 	ands.w	r0, r0, #1
 800a352:	d1f9      	bne.n	800a348 <USB_CoreInit+0x4c>
  if (cfg.dma_enable == 1U)
 800a354:	9b07      	ldr	r3, [sp, #28]
 800a356:	2b01      	cmp	r3, #1
 800a358:	d10e      	bne.n	800a378 <USB_CoreInit+0x7c>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800a35a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800a35c:	4b20      	ldr	r3, [pc, #128]	; (800a3e0 <USB_CoreInit+0xe4>)
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800a35e:	b292      	uxth	r2, r2
 800a360:	65e2      	str	r2, [r4, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800a362:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800a364:	4313      	orrs	r3, r2
 800a366:	65e3      	str	r3, [r4, #92]	; 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a368:	68a3      	ldr	r3, [r4, #8]
 800a36a:	f043 0306 	orr.w	r3, r3, #6
 800a36e:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a370:	68a3      	ldr	r3, [r4, #8]
 800a372:	f043 0320 	orr.w	r3, r3, #32
 800a376:	60a3      	str	r3, [r4, #8]
}
 800a378:	bc70      	pop	{r4, r5, r6}
 800a37a:	b004      	add	sp, #16
 800a37c:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a37e:	68c2      	ldr	r2, [r0, #12]
 800a380:	4b16      	ldr	r3, [pc, #88]	; (800a3dc <USB_CoreInit+0xe0>)
 800a382:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a386:	60c2      	str	r2, [r0, #12]
    if (++count > 200000U)
 800a388:	e001      	b.n	800a38e <USB_CoreInit+0x92>
 800a38a:	3b01      	subs	r3, #1
 800a38c:	d021      	beq.n	800a3d2 <USB_CoreInit+0xd6>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a38e:	6922      	ldr	r2, [r4, #16]
 800a390:	2a00      	cmp	r2, #0
 800a392:	dafa      	bge.n	800a38a <USB_CoreInit+0x8e>
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a394:	6922      	ldr	r2, [r4, #16]
 800a396:	4b11      	ldr	r3, [pc, #68]	; (800a3dc <USB_CoreInit+0xe0>)
 800a398:	f042 0201 	orr.w	r2, r2, #1
 800a39c:	6122      	str	r2, [r4, #16]
    if (++count > 200000U)
 800a39e:	e001      	b.n	800a3a4 <USB_CoreInit+0xa8>
 800a3a0:	3b01      	subs	r3, #1
 800a3a2:	d016      	beq.n	800a3d2 <USB_CoreInit+0xd6>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a3a4:	6920      	ldr	r0, [r4, #16]
 800a3a6:	f010 0001 	ands.w	r0, r0, #1
 800a3aa:	d1f9      	bne.n	800a3a0 <USB_CoreInit+0xa4>
    if (cfg.battery_charging_enable == 0U)
 800a3ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a3ae:	b923      	cbnz	r3, 800a3ba <USB_CoreInit+0xbe>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a3b0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a3b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a3b6:	63a3      	str	r3, [r4, #56]	; 0x38
 800a3b8:	e7cc      	b.n	800a354 <USB_CoreInit+0x58>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a3ba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800a3bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a3c0:	63a3      	str	r3, [r4, #56]	; 0x38
 800a3c2:	e7c7      	b.n	800a354 <USB_CoreInit+0x58>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a3c4:	68c3      	ldr	r3, [r0, #12]
 800a3c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a3ca:	60c3      	str	r3, [r0, #12]
 800a3cc:	e7af      	b.n	800a32e <USB_CoreInit+0x32>
      return HAL_TIMEOUT;
 800a3ce:	2003      	movs	r0, #3
 800a3d0:	e7c0      	b.n	800a354 <USB_CoreInit+0x58>
 800a3d2:	2003      	movs	r0, #3
 800a3d4:	e7ea      	b.n	800a3ac <USB_CoreInit+0xb0>
 800a3d6:	bf00      	nop
 800a3d8:	ffbdffbf 	.word	0xffbdffbf
 800a3dc:	00030d40 	.word	0x00030d40
 800a3e0:	03ee0000 	.word	0x03ee0000

0800a3e4 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 800a3e4:	2a02      	cmp	r2, #2
{
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	b410      	push	{r4}
  if (speed == USBD_FS_SPEED)
 800a3ea:	d00c      	beq.n	800a406 <USB_SetTurnaroundTime+0x22>
 800a3ec:	f44f 5410 	mov.w	r4, #9216	; 0x2400
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a3f0:	68d9      	ldr	r1, [r3, #12]
}
 800a3f2:	2000      	movs	r0, #0
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a3f4:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 800a3f8:	60d9      	str	r1, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a3fa:	68da      	ldr	r2, [r3, #12]
 800a3fc:	4322      	orrs	r2, r4
}
 800a3fe:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a402:	60da      	str	r2, [r3, #12]
}
 800a404:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a406:	4a23      	ldr	r2, [pc, #140]	; (800a494 <USB_SetTurnaroundTime+0xb0>)
 800a408:	4823      	ldr	r0, [pc, #140]	; (800a498 <USB_SetTurnaroundTime+0xb4>)
 800a40a:	440a      	add	r2, r1
 800a40c:	4282      	cmp	r2, r0
 800a40e:	d92c      	bls.n	800a46a <USB_SetTurnaroundTime+0x86>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a410:	4a22      	ldr	r2, [pc, #136]	; (800a49c <USB_SetTurnaroundTime+0xb8>)
 800a412:	4823      	ldr	r0, [pc, #140]	; (800a4a0 <USB_SetTurnaroundTime+0xbc>)
 800a414:	440a      	add	r2, r1
 800a416:	4282      	cmp	r2, r0
 800a418:	d92a      	bls.n	800a470 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a41a:	4a22      	ldr	r2, [pc, #136]	; (800a4a4 <USB_SetTurnaroundTime+0xc0>)
 800a41c:	4822      	ldr	r0, [pc, #136]	; (800a4a8 <USB_SetTurnaroundTime+0xc4>)
 800a41e:	440a      	add	r2, r1
 800a420:	4282      	cmp	r2, r0
 800a422:	d928      	bls.n	800a476 <USB_SetTurnaroundTime+0x92>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a424:	4a21      	ldr	r2, [pc, #132]	; (800a4ac <USB_SetTurnaroundTime+0xc8>)
 800a426:	4822      	ldr	r0, [pc, #136]	; (800a4b0 <USB_SetTurnaroundTime+0xcc>)
 800a428:	440a      	add	r2, r1
 800a42a:	4282      	cmp	r2, r0
 800a42c:	d326      	bcc.n	800a47c <USB_SetTurnaroundTime+0x98>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a42e:	4a21      	ldr	r2, [pc, #132]	; (800a4b4 <USB_SetTurnaroundTime+0xd0>)
 800a430:	4821      	ldr	r0, [pc, #132]	; (800a4b8 <USB_SetTurnaroundTime+0xd4>)
 800a432:	440a      	add	r2, r1
 800a434:	4282      	cmp	r2, r0
 800a436:	d924      	bls.n	800a482 <USB_SetTurnaroundTime+0x9e>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a438:	4a20      	ldr	r2, [pc, #128]	; (800a4bc <USB_SetTurnaroundTime+0xd8>)
 800a43a:	4821      	ldr	r0, [pc, #132]	; (800a4c0 <USB_SetTurnaroundTime+0xdc>)
 800a43c:	440a      	add	r2, r1
 800a43e:	4282      	cmp	r2, r0
 800a440:	d322      	bcc.n	800a488 <USB_SetTurnaroundTime+0xa4>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a442:	4a20      	ldr	r2, [pc, #128]	; (800a4c4 <USB_SetTurnaroundTime+0xe0>)
 800a444:	4820      	ldr	r0, [pc, #128]	; (800a4c8 <USB_SetTurnaroundTime+0xe4>)
 800a446:	440a      	add	r2, r1
 800a448:	4282      	cmp	r2, r0
 800a44a:	d3cf      	bcc.n	800a3ec <USB_SetTurnaroundTime+0x8>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a44c:	4a1f      	ldr	r2, [pc, #124]	; (800a4cc <USB_SetTurnaroundTime+0xe8>)
 800a44e:	4820      	ldr	r0, [pc, #128]	; (800a4d0 <USB_SetTurnaroundTime+0xec>)
 800a450:	440a      	add	r2, r1
 800a452:	4282      	cmp	r2, r0
 800a454:	d31b      	bcc.n	800a48e <USB_SetTurnaroundTime+0xaa>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a456:	4a1f      	ldr	r2, [pc, #124]	; (800a4d4 <USB_SetTurnaroundTime+0xf0>)
 800a458:	4c1f      	ldr	r4, [pc, #124]	; (800a4d8 <USB_SetTurnaroundTime+0xf4>)
 800a45a:	440a      	add	r2, r1
 800a45c:	42a2      	cmp	r2, r4
 800a45e:	bf34      	ite	cc
 800a460:	f44f 54e0 	movcc.w	r4, #7168	; 0x1c00
 800a464:	f44f 54c0 	movcs.w	r4, #6144	; 0x1800
 800a468:	e7c2      	b.n	800a3f0 <USB_SetTurnaroundTime+0xc>
 800a46a:	f44f 5470 	mov.w	r4, #15360	; 0x3c00
 800a46e:	e7bf      	b.n	800a3f0 <USB_SetTurnaroundTime+0xc>
 800a470:	f44f 5460 	mov.w	r4, #14336	; 0x3800
 800a474:	e7bc      	b.n	800a3f0 <USB_SetTurnaroundTime+0xc>
 800a476:	f44f 5450 	mov.w	r4, #13312	; 0x3400
 800a47a:	e7b9      	b.n	800a3f0 <USB_SetTurnaroundTime+0xc>
 800a47c:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 800a480:	e7b6      	b.n	800a3f0 <USB_SetTurnaroundTime+0xc>
 800a482:	f44f 5430 	mov.w	r4, #11264	; 0x2c00
 800a486:	e7b3      	b.n	800a3f0 <USB_SetTurnaroundTime+0xc>
 800a488:	f44f 5420 	mov.w	r4, #10240	; 0x2800
 800a48c:	e7b0      	b.n	800a3f0 <USB_SetTurnaroundTime+0xc>
 800a48e:	f44f 5400 	mov.w	r4, #8192	; 0x2000
 800a492:	e7ad      	b.n	800a3f0 <USB_SetTurnaroundTime+0xc>
 800a494:	ff275340 	.word	0xff275340
 800a498:	000c34ff 	.word	0x000c34ff
 800a49c:	ff1b1e40 	.word	0xff1b1e40
 800a4a0:	000f423f 	.word	0x000f423f
 800a4a4:	ff0bdc00 	.word	0xff0bdc00
 800a4a8:	00124f7f 	.word	0x00124f7f
 800a4ac:	fef98c80 	.word	0xfef98c80
 800a4b0:	0013d620 	.word	0x0013d620
 800a4b4:	fee5b660 	.word	0xfee5b660
 800a4b8:	0016e35f 	.word	0x0016e35f
 800a4bc:	feced300 	.word	0xfeced300
 800a4c0:	001b7740 	.word	0x001b7740
 800a4c4:	feb35bc0 	.word	0xfeb35bc0
 800a4c8:	002191c0 	.word	0x002191c0
 800a4cc:	fe91ca00 	.word	0xfe91ca00
 800a4d0:	00387520 	.word	0x00387520
 800a4d4:	fe5954e0 	.word	0xfe5954e0
 800a4d8:	00419ce0 	.word	0x00419ce0

0800a4dc <USB_EnableGlobalInt>:
{
 800a4dc:	4603      	mov	r3, r0
}
 800a4de:	2000      	movs	r0, #0
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a4e0:	689a      	ldr	r2, [r3, #8]
 800a4e2:	f042 0201 	orr.w	r2, r2, #1
 800a4e6:	609a      	str	r2, [r3, #8]
}
 800a4e8:	4770      	bx	lr
 800a4ea:	bf00      	nop

0800a4ec <USB_DisableGlobalInt>:
{
 800a4ec:	4603      	mov	r3, r0
}
 800a4ee:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a4f0:	689a      	ldr	r2, [r3, #8]
 800a4f2:	f022 0201 	bic.w	r2, r2, #1
 800a4f6:	609a      	str	r2, [r3, #8]
}
 800a4f8:	4770      	bx	lr
 800a4fa:	bf00      	nop

0800a4fc <USB_SetCurrentMode>:
{
 800a4fc:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a4fe:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800a500:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a502:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800a506:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800a508:	d00b      	beq.n	800a522 <USB_SetCurrentMode+0x26>
  else if (mode == USB_DEVICE_MODE)
 800a50a:	b941      	cbnz	r1, 800a51e <USB_SetCurrentMode+0x22>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a50c:	68c3      	ldr	r3, [r0, #12]
 800a50e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a512:	60c3      	str	r3, [r0, #12]
  HAL_Delay(50U);
 800a514:	2032      	movs	r0, #50	; 0x32
 800a516:	f7f9 f8df 	bl	80036d8 <HAL_Delay>
  return HAL_OK;
 800a51a:	2000      	movs	r0, #0
}
 800a51c:	bd08      	pop	{r3, pc}
    return HAL_ERROR;
 800a51e:	2001      	movs	r0, #1
}
 800a520:	bd08      	pop	{r3, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a522:	68c3      	ldr	r3, [r0, #12]
 800a524:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a528:	60c3      	str	r3, [r0, #12]
 800a52a:	e7f3      	b.n	800a514 <USB_SetCurrentMode+0x18>

0800a52c <USB_DevInit>:
{
 800a52c:	b084      	sub	sp, #16
 800a52e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a532:	9d12      	ldr	r5, [sp, #72]	; 0x48
    USBx->DIEPTXF[i] = 0U;
 800a534:	2600      	movs	r6, #0
{
 800a536:	af08      	add	r7, sp, #32
 800a538:	4604      	mov	r4, r0
    USBx->DIEPTXF[i] = 0U;
 800a53a:	f8c0 6104 	str.w	r6, [r0, #260]	; 0x104
 800a53e:	f8c0 6108 	str.w	r6, [r0, #264]	; 0x108
 800a542:	f8c0 610c 	str.w	r6, [r0, #268]	; 0x10c
 800a546:	f8c0 6110 	str.w	r6, [r0, #272]	; 0x110
 800a54a:	f8c0 6114 	str.w	r6, [r0, #276]	; 0x114
 800a54e:	f8c0 6118 	str.w	r6, [r0, #280]	; 0x118
 800a552:	f8c0 611c 	str.w	r6, [r0, #284]	; 0x11c
 800a556:	f8c0 6120 	str.w	r6, [r0, #288]	; 0x120
 800a55a:	f8c0 6124 	str.w	r6, [r0, #292]	; 0x124
 800a55e:	f8c0 6128 	str.w	r6, [r0, #296]	; 0x128
 800a562:	f8c0 612c 	str.w	r6, [r0, #300]	; 0x12c
 800a566:	f8c0 6130 	str.w	r6, [r0, #304]	; 0x130
 800a56a:	f8c0 6134 	str.w	r6, [r0, #308]	; 0x134
 800a56e:	f8c0 6138 	str.w	r6, [r0, #312]	; 0x138
 800a572:	f8c0 613c 	str.w	r6, [r0, #316]	; 0x13c
{
 800a576:	e887 000e 	stmia.w	r7, {r1, r2, r3}
  if (cfg.vbus_sensing_enable == 0U)
 800a57a:	2d00      	cmp	r5, #0
 800a57c:	f040 809a 	bne.w	800a6b4 <USB_DevInit+0x188>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a580:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800a584:	f500 6600 	add.w	r6, r0, #2048	; 0x800
 800a588:	f043 0302 	orr.w	r3, r3, #2
 800a58c:	6073      	str	r3, [r6, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a58e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a590:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a594:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a596:	6803      	ldr	r3, [r0, #0]
 800a598:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a59c:	6003      	str	r3, [r0, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a59e:	6803      	ldr	r3, [r0, #0]
 800a5a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5a4:	6003      	str	r3, [r0, #0]
  USBx_PCGCCTL = 0U;
 800a5a6:	2200      	movs	r2, #0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a5a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  USBx_PCGCCTL = 0U;
 800a5aa:	f8c4 2e00 	str.w	r2, [r4, #3584]	; 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a5ae:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a5b0:	6832      	ldr	r2, [r6, #0]
 800a5b2:	6032      	str	r2, [r6, #0]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a5b4:	f000 8085 	beq.w	800a6c2 <USB_DevInit+0x196>
  USBx_DEVICE->DCFG |= speed;
 800a5b8:	6833      	ldr	r3, [r6, #0]
 800a5ba:	f043 0303 	orr.w	r3, r3, #3
 800a5be:	6033      	str	r3, [r6, #0]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a5c0:	f44f 6284 	mov.w	r2, #1056	; 0x420
 800a5c4:	4b46      	ldr	r3, [pc, #280]	; (800a6e0 <USB_DevInit+0x1b4>)
 800a5c6:	6122      	str	r2, [r4, #16]
    if (++count > 200000U)
 800a5c8:	e002      	b.n	800a5d0 <USB_DevInit+0xa4>
 800a5ca:	3b01      	subs	r3, #1
 800a5cc:	f000 8083 	beq.w	800a6d6 <USB_DevInit+0x1aa>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a5d0:	6920      	ldr	r0, [r4, #16]
 800a5d2:	f010 0020 	ands.w	r0, r0, #32
 800a5d6:	d1f8      	bne.n	800a5ca <USB_DevInit+0x9e>
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a5d8:	2210      	movs	r2, #16
 800a5da:	4b41      	ldr	r3, [pc, #260]	; (800a6e0 <USB_DevInit+0x1b4>)
 800a5dc:	6122      	str	r2, [r4, #16]
    if (++count > 200000U)
 800a5de:	e001      	b.n	800a5e4 <USB_DevInit+0xb8>
 800a5e0:	3b01      	subs	r3, #1
 800a5e2:	d07a      	beq.n	800a6da <USB_DevInit+0x1ae>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a5e4:	6922      	ldr	r2, [r4, #16]
 800a5e6:	06d2      	lsls	r2, r2, #27
 800a5e8:	d4fa      	bmi.n	800a5e0 <USB_DevInit+0xb4>
  USBx_DEVICE->DIEPMSK = 0U;
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	6132      	str	r2, [r6, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a5ee:	6172      	str	r2, [r6, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a5f0:	61f2      	str	r2, [r6, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a5f2:	b1e9      	cbz	r1, 800a630 <USB_DevInit+0x104>
 800a5f4:	f504 6310 	add.w	r3, r4, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a5f8:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a5fc:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800a600:	4694      	mov	ip, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a602:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800a606:	e009      	b.n	800a61c <USB_DevInit+0xf0>
      USBx_INEP(i)->DIEPCTL = 0U;
 800a608:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a60c:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a60e:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a612:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a616:	3320      	adds	r3, #32
 800a618:	428a      	cmp	r2, r1
 800a61a:	d02c      	beq.n	800a676 <USB_DevInit+0x14a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a61c:	681f      	ldr	r7, [r3, #0]
 800a61e:	2f00      	cmp	r7, #0
 800a620:	daf2      	bge.n	800a608 <USB_DevInit+0xdc>
      if (i == 0U)
 800a622:	b112      	cbz	r2, 800a62a <USB_DevInit+0xfe>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a624:	f8c3 8000 	str.w	r8, [r3]
 800a628:	e7f0      	b.n	800a60c <USB_DevInit+0xe0>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a62a:	f8c3 9000 	str.w	r9, [r3]
 800a62e:	e7ed      	b.n	800a60c <USB_DevInit+0xe0>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a630:	6933      	ldr	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 800a632:	2700      	movs	r7, #0
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a634:	f06f 4180 	mvn.w	r1, #1073741824	; 0x40000000
  if (cfg.dma_enable == 0U)
 800a638:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a63a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a63e:	6133      	str	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 800a640:	61a7      	str	r7, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a642:	6161      	str	r1, [r4, #20]
  if (cfg.dma_enable == 0U)
 800a644:	b91a      	cbnz	r2, 800a64e <USB_DevInit+0x122>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a646:	69a3      	ldr	r3, [r4, #24]
 800a648:	f043 0310 	orr.w	r3, r3, #16
 800a64c:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a64e:	69a1      	ldr	r1, [r4, #24]
 800a650:	4b24      	ldr	r3, [pc, #144]	; (800a6e4 <USB_DevInit+0x1b8>)
  if (cfg.Sof_enable != 0U)
 800a652:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a654:	430b      	orrs	r3, r1
 800a656:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 800a658:	b11a      	cbz	r2, 800a662 <USB_DevInit+0x136>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a65a:	69a3      	ldr	r3, [r4, #24]
 800a65c:	f043 0308 	orr.w	r3, r3, #8
 800a660:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800a662:	2d01      	cmp	r5, #1
 800a664:	d103      	bne.n	800a66e <USB_DevInit+0x142>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a666:	69a2      	ldr	r2, [r4, #24]
 800a668:	4b1f      	ldr	r3, [pc, #124]	; (800a6e8 <USB_DevInit+0x1bc>)
 800a66a:	4313      	orrs	r3, r2
 800a66c:	61a3      	str	r3, [r4, #24]
}
 800a66e:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a672:	b004      	add	sp, #16
 800a674:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a676:	2200      	movs	r2, #0
 800a678:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a67c:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a680:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a684:	4694      	mov	ip, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a686:	f64f 3e7f 	movw	lr, #64383	; 0xfb7f
 800a68a:	e009      	b.n	800a6a0 <USB_DevInit+0x174>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a68c:	f8c3 c000 	str.w	ip, [r3]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a690:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a692:	f8c3 c010 	str.w	ip, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a696:	f8c3 e008 	str.w	lr, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a69a:	3320      	adds	r3, #32
 800a69c:	428a      	cmp	r2, r1
 800a69e:	d0c7      	beq.n	800a630 <USB_DevInit+0x104>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a6a0:	681f      	ldr	r7, [r3, #0]
 800a6a2:	2f00      	cmp	r7, #0
 800a6a4:	daf2      	bge.n	800a68c <USB_DevInit+0x160>
      if (i == 0U)
 800a6a6:	b112      	cbz	r2, 800a6ae <USB_DevInit+0x182>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a6a8:	f8c3 8000 	str.w	r8, [r3]
 800a6ac:	e7f0      	b.n	800a690 <USB_DevInit+0x164>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a6ae:	f8c3 9000 	str.w	r9, [r3]
 800a6b2:	e7ed      	b.n	800a690 <USB_DevInit+0x164>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a6b4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a6b6:	f500 6600 	add.w	r6, r0, #2048	; 0x800
 800a6ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a6be:	6383      	str	r3, [r0, #56]	; 0x38
 800a6c0:	e771      	b.n	800a5a6 <USB_DevInit+0x7a>
    if (cfg.speed == USBD_HS_SPEED)
 800a6c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6c4:	b913      	cbnz	r3, 800a6cc <USB_DevInit+0x1a0>
  USBx_DEVICE->DCFG |= speed;
 800a6c6:	6833      	ldr	r3, [r6, #0]
 800a6c8:	6033      	str	r3, [r6, #0]
  return HAL_OK;
 800a6ca:	e779      	b.n	800a5c0 <USB_DevInit+0x94>
  USBx_DEVICE->DCFG |= speed;
 800a6cc:	6833      	ldr	r3, [r6, #0]
 800a6ce:	f043 0301 	orr.w	r3, r3, #1
 800a6d2:	6033      	str	r3, [r6, #0]
  return HAL_OK;
 800a6d4:	e774      	b.n	800a5c0 <USB_DevInit+0x94>
    ret = HAL_ERROR;
 800a6d6:	2001      	movs	r0, #1
 800a6d8:	e77e      	b.n	800a5d8 <USB_DevInit+0xac>
    ret = HAL_ERROR;
 800a6da:	2001      	movs	r0, #1
 800a6dc:	e785      	b.n	800a5ea <USB_DevInit+0xbe>
 800a6de:	bf00      	nop
 800a6e0:	00030d40 	.word	0x00030d40
 800a6e4:	803c3800 	.word	0x803c3800
 800a6e8:	40000004 	.word	0x40000004

0800a6ec <USB_FlushTxFifo>:
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a6ec:	0189      	lsls	r1, r1, #6
 800a6ee:	4a07      	ldr	r2, [pc, #28]	; (800a70c <USB_FlushTxFifo+0x20>)
 800a6f0:	f041 0120 	orr.w	r1, r1, #32
 800a6f4:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 800a6f6:	e001      	b.n	800a6fc <USB_FlushTxFifo+0x10>
 800a6f8:	3a01      	subs	r2, #1
 800a6fa:	d005      	beq.n	800a708 <USB_FlushTxFifo+0x1c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a6fc:	6903      	ldr	r3, [r0, #16]
 800a6fe:	f013 0320 	ands.w	r3, r3, #32
 800a702:	d1f9      	bne.n	800a6f8 <USB_FlushTxFifo+0xc>
  return HAL_OK;
 800a704:	4618      	mov	r0, r3
 800a706:	4770      	bx	lr
      return HAL_TIMEOUT;
 800a708:	2003      	movs	r0, #3
}
 800a70a:	4770      	bx	lr
 800a70c:	00030d40 	.word	0x00030d40

0800a710 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a710:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a714:	f013 0006 	ands.w	r0, r3, #6
 800a718:	d004      	beq.n	800a724 <USB_GetDevSpeed+0x14>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a71a:	f013 0f02 	tst.w	r3, #2
    speed = 0xFU;
 800a71e:	bf14      	ite	ne
 800a720:	2002      	movne	r0, #2
 800a722:	200f      	moveq	r0, #15
}
 800a724:	4770      	bx	lr
 800a726:	bf00      	nop

0800a728 <USB_ActivateEndpoint>:
{
 800a728:	b470      	push	{r4, r5, r6}
  if (ep->is_in == 1U)
 800a72a:	784b      	ldrb	r3, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800a72c:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
 800a72e:	2b01      	cmp	r3, #1
 800a730:	d01f      	beq.n	800a772 <USB_ActivateEndpoint+0x4a>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a732:	f500 6400 	add.w	r4, r0, #2048	; 0x800
 800a736:	f002 050f 	and.w	r5, r2, #15
 800a73a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a73e:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a742:	69e2      	ldr	r2, [r4, #28]
 800a744:	40ab      	lsls	r3, r5
 800a746:	4313      	orrs	r3, r2
 800a748:	61e3      	str	r3, [r4, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a74a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800a74e:	041b      	lsls	r3, r3, #16
 800a750:	d40c      	bmi.n	800a76c <USB_ActivateEndpoint+0x44>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a752:	688b      	ldr	r3, [r1, #8]
 800a754:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	; 0xb00
 800a758:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a75c:	78c9      	ldrb	r1, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a75e:	4a15      	ldr	r2, [pc, #84]	; (800a7b4 <USB_ActivateEndpoint+0x8c>)
 800a760:	4323      	orrs	r3, r4
 800a762:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 800a766:	431a      	orrs	r2, r3
 800a768:	f8c0 2b00 	str.w	r2, [r0, #2816]	; 0xb00
}
 800a76c:	2000      	movs	r0, #0
 800a76e:	bc70      	pop	{r4, r5, r6}
 800a770:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a772:	f002 040f 	and.w	r4, r2, #15
 800a776:	f8d0 681c 	ldr.w	r6, [r0, #2076]	; 0x81c
 800a77a:	f500 6500 	add.w	r5, r0, #2048	; 0x800
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a77e:	eb00 1042 	add.w	r0, r0, r2, lsl #5
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a782:	40a3      	lsls	r3, r4
 800a784:	4333      	orrs	r3, r6
 800a786:	61eb      	str	r3, [r5, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a788:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800a78c:	041c      	lsls	r4, r3, #16
 800a78e:	d4ed      	bmi.n	800a76c <USB_ActivateEndpoint+0x44>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a790:	688b      	ldr	r3, [r1, #8]
 800a792:	f8d0 5900 	ldr.w	r5, [r0, #2304]	; 0x900
 800a796:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a79a:	78cc      	ldrb	r4, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a79c:	4905      	ldr	r1, [pc, #20]	; (800a7b4 <USB_ActivateEndpoint+0x8c>)
 800a79e:	432b      	orrs	r3, r5
 800a7a0:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
 800a7a4:	ea43 5282 	orr.w	r2, r3, r2, lsl #22
 800a7a8:	4311      	orrs	r1, r2
}
 800a7aa:	bc70      	pop	{r4, r5, r6}
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a7ac:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
}
 800a7b0:	2000      	movs	r0, #0
 800a7b2:	4770      	bx	lr
 800a7b4:	10008000 	.word	0x10008000

0800a7b8 <USB_DeactivateEndpoint>:
{
 800a7b8:	b430      	push	{r4, r5}
  if (ep->is_in == 1U)
 800a7ba:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800a7bc:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800a7be:	2a01      	cmp	r2, #1
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a7c0:	eb00 1543 	add.w	r5, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800a7c4:	d02b      	beq.n	800a81e <USB_DeactivateEndpoint+0x66>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a7c6:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 800a7ca:	2a00      	cmp	r2, #0
 800a7cc:	db1a      	blt.n	800a804 <USB_DeactivateEndpoint+0x4c>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a7ce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a7d2:	f003 030f 	and.w	r3, r3, #15
 800a7d6:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 800a7da:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a7de:	4925      	ldr	r1, [pc, #148]	; (800a874 <USB_DeactivateEndpoint+0xbc>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a7e0:	ea24 0403 	bic.w	r4, r4, r3
 800a7e4:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a7e8:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800a7ec:	ea22 0303 	bic.w	r3, r2, r3
 800a7f0:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800a7f4:	2000      	movs	r0, #0
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a7f6:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	; 0xb00
 800a7fa:	4019      	ands	r1, r3
 800a7fc:	f8c5 1b00 	str.w	r1, [r5, #2816]	; 0xb00
}
 800a800:	bc30      	pop	{r4, r5}
 800a802:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a804:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 800a808:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800a80c:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a810:	f8d5 2b00 	ldr.w	r2, [r5, #2816]	; 0xb00
 800a814:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800a818:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
 800a81c:	e7d7      	b.n	800a7ce <USB_DeactivateEndpoint+0x16>
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a81e:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800a822:	2a00      	cmp	r2, #0
 800a824:	da0b      	bge.n	800a83e <USB_DeactivateEndpoint+0x86>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a826:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800a82a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800a82e:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a832:	f8d5 2900 	ldr.w	r2, [r5, #2304]	; 0x900
 800a836:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800a83a:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a83e:	2201      	movs	r2, #1
 800a840:	f003 030f 	and.w	r3, r3, #15
 800a844:	f8d0 483c 	ldr.w	r4, [r0, #2108]	; 0x83c
 800a848:	fa02 f303 	lsl.w	r3, r2, r3
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a84c:	490a      	ldr	r1, [pc, #40]	; (800a878 <USB_DeactivateEndpoint+0xc0>)
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a84e:	ea24 0403 	bic.w	r4, r4, r3
 800a852:	f8c0 483c 	str.w	r4, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a856:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800a85a:	ea22 0303 	bic.w	r3, r2, r3
 800a85e:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
}
 800a862:	2000      	movs	r0, #0
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a864:	f8d5 3900 	ldr.w	r3, [r5, #2304]	; 0x900
 800a868:	4019      	ands	r1, r3
 800a86a:	f8c5 1900 	str.w	r1, [r5, #2304]	; 0x900
}
 800a86e:	bc30      	pop	{r4, r5}
 800a870:	4770      	bx	lr
 800a872:	bf00      	nop
 800a874:	eff37800 	.word	0xeff37800
 800a878:	ec337800 	.word	0xec337800

0800a87c <USB_EPStartXfer>:
{
 800a87c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (ep->is_in == 1U)
 800a880:	784d      	ldrb	r5, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800a882:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 800a884:	2d01      	cmp	r5, #1
 800a886:	d054      	beq.n	800a932 <USB_EPStartXfer+0xb6>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a888:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 800a88c:	4f82      	ldr	r7, [pc, #520]	; (800aa98 <USB_EPStartXfer+0x21c>)
    if (ep->xfer_len == 0U)
 800a88e:	694d      	ldr	r5, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a890:	f8d4 cb10 	ldr.w	ip, [r4, #2832]	; 0xb10
 800a894:	f504 6330 	add.w	r3, r4, #2816	; 0xb00
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a898:	4e80      	ldr	r6, [pc, #512]	; (800aa9c <USB_EPStartXfer+0x220>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a89a:	ea0c 0707 	and.w	r7, ip, r7
 800a89e:	611f      	str	r7, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a8a0:	691f      	ldr	r7, [r3, #16]
 800a8a2:	403e      	ands	r6, r7
 800a8a4:	611e      	str	r6, [r3, #16]
    if (ep->xfer_len == 0U)
 800a8a6:	b395      	cbz	r5, 800a90e <USB_EPStartXfer+0x92>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a8a8:	688e      	ldr	r6, [r1, #8]
    if (dma == 1U)
 800a8aa:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a8ac:	4f7c      	ldr	r7, [pc, #496]	; (800aaa0 <USB_EPStartXfer+0x224>)
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a8ae:	4435      	add	r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a8b0:	f8d3 c010 	ldr.w	ip, [r3, #16]
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a8b4:	f105 35ff 	add.w	r5, r5, #4294967295
 800a8b8:	fbb5 f5f6 	udiv	r5, r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800a8bc:	fa1f fe85 	uxth.w	lr, r5
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a8c0:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800a8c4:	fb06 f60e 	mul.w	r6, r6, lr
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a8c8:	ea45 050c 	orr.w	r5, r5, ip
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800a8cc:	f3c6 0612 	ubfx	r6, r6, #0, #19
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a8d0:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800a8d2:	691d      	ldr	r5, [r3, #16]
 800a8d4:	ea46 0605 	orr.w	r6, r6, r5
 800a8d8:	611e      	str	r6, [r3, #16]
    if (dma == 1U)
 800a8da:	d025      	beq.n	800a928 <USB_EPStartXfer+0xac>
    if (ep->type == EP_TYPE_ISOC)
 800a8dc:	78cb      	ldrb	r3, [r1, #3]
 800a8de:	2b01      	cmp	r3, #1
 800a8e0:	d10c      	bne.n	800a8fc <USB_EPStartXfer+0x80>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a8e2:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 800a8e6:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a8ea:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800a8ee:	bf0c      	ite	eq
 800a8f0:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a8f4:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 800a8f8:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a8fc:	f8d4 3b00 	ldr.w	r3, [r4, #2816]	; 0xb00
 800a900:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800a904:	f8c4 3b00 	str.w	r3, [r4, #2816]	; 0xb00
}
 800a908:	2000      	movs	r0, #0
 800a90a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a90e:	688d      	ldr	r5, [r1, #8]
    if (dma == 1U)
 800a910:	2a01      	cmp	r2, #1
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a912:	691e      	ldr	r6, [r3, #16]
 800a914:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800a918:	ea45 0506 	orr.w	r5, r5, r6
 800a91c:	611d      	str	r5, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a91e:	691d      	ldr	r5, [r3, #16]
 800a920:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800a924:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800a926:	d1d9      	bne.n	800a8dc <USB_EPStartXfer+0x60>
      if ((uint32_t)ep->xfer_buff != 0U)
 800a928:	68ca      	ldr	r2, [r1, #12]
 800a92a:	2a00      	cmp	r2, #0
 800a92c:	d0d6      	beq.n	800a8dc <USB_EPStartXfer+0x60>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a92e:	615a      	str	r2, [r3, #20]
 800a930:	e7d4      	b.n	800a8dc <USB_EPStartXfer+0x60>
    if (ep->xfer_len == 0U)
 800a932:	694e      	ldr	r6, [r1, #20]
 800a934:	2e00      	cmp	r6, #0
 800a936:	d040      	beq.n	800a9ba <USB_EPStartXfer+0x13e>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a938:	eb00 1e44 	add.w	lr, r0, r4, lsl #5
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a93c:	f8d1 8008 	ldr.w	r8, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a940:	f8df a154 	ldr.w	sl, [pc, #340]	; 800aa98 <USB_EPStartXfer+0x21c>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a944:	f3c6 0712 	ubfx	r7, r6, #0, #19
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a948:	f8de 9910 	ldr.w	r9, [lr, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a94c:	eb06 0c08 	add.w	ip, r6, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a950:	f50e 6310 	add.w	r3, lr, #2304	; 0x900
 800a954:	ea09 0a0a 	and.w	sl, r9, sl
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a958:	f10c 3cff 	add.w	ip, ip, #4294967295
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a95c:	f8df 913c 	ldr.w	r9, [pc, #316]	; 800aa9c <USB_EPStartXfer+0x220>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a960:	f8c3 a010 	str.w	sl, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a964:	f8d3 a010 	ldr.w	sl, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a968:	fbbc f8f8 	udiv	r8, ip, r8
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a96c:	ea0a 0909 	and.w	r9, sl, r9
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a970:	f8df c12c 	ldr.w	ip, [pc, #300]	; 800aaa0 <USB_EPStartXfer+0x224>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a974:	f8c3 9010 	str.w	r9, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a978:	ea0c 4cc8 	and.w	ip, ip, r8, lsl #19
 800a97c:	f8d3 8010 	ldr.w	r8, [r3, #16]
 800a980:	ea4c 0c08 	orr.w	ip, ip, r8
 800a984:	f8c3 c010 	str.w	ip, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a988:	f8d3 c010 	ldr.w	ip, [r3, #16]
 800a98c:	ea47 070c 	orr.w	r7, r7, ip
 800a990:	611f      	str	r7, [r3, #16]
      if (ep->type == EP_TYPE_ISOC)
 800a992:	78cf      	ldrb	r7, [r1, #3]
 800a994:	2f01      	cmp	r7, #1
 800a996:	d04e      	beq.n	800aa36 <USB_EPStartXfer+0x1ba>
    if (dma == 1U)
 800a998:	2a01      	cmp	r2, #1
 800a99a:	d068      	beq.n	800aa6e <USB_EPStartXfer+0x1f2>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a99c:	f8de 3900 	ldr.w	r3, [lr, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a9a0:	f004 040f 	and.w	r4, r4, #15
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a9a4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a9a8:	40a5      	lsls	r5, r4
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a9aa:	f8ce 3900 	str.w	r3, [lr, #2304]	; 0x900
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a9ae:	f8d0 4834 	ldr.w	r4, [r0, #2100]	; 0x834
 800a9b2:	4325      	orrs	r5, r4
 800a9b4:	f8c0 5834 	str.w	r5, [r0, #2100]	; 0x834
  return HAL_OK;
 800a9b8:	e7a6      	b.n	800a908 <USB_EPStartXfer+0x8c>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a9ba:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 800a9be:	4f37      	ldr	r7, [pc, #220]	; (800aa9c <USB_EPStartXfer+0x220>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a9c0:	4d35      	ldr	r5, [pc, #212]	; (800aa98 <USB_EPStartXfer+0x21c>)
    if (dma == 1U)
 800a9c2:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a9c4:	f8dc e910 	ldr.w	lr, [ip, #2320]	; 0x910
 800a9c8:	f50c 6310 	add.w	r3, ip, #2304	; 0x900
 800a9cc:	ea0e 0707 	and.w	r7, lr, r7
 800a9d0:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a9d2:	691f      	ldr	r7, [r3, #16]
 800a9d4:	f447 2700 	orr.w	r7, r7, #524288	; 0x80000
 800a9d8:	611f      	str	r7, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a9da:	691f      	ldr	r7, [r3, #16]
 800a9dc:	ea05 0507 	and.w	r5, r5, r7
 800a9e0:	611d      	str	r5, [r3, #16]
 800a9e2:	78cf      	ldrb	r7, [r1, #3]
    if (dma == 1U)
 800a9e4:	d038      	beq.n	800aa58 <USB_EPStartXfer+0x1dc>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a9e6:	f8dc 5900 	ldr.w	r5, [ip, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800a9ea:	2f01      	cmp	r7, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a9ec:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800a9f0:	f8cc 5900 	str.w	r5, [ip, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800a9f4:	d188      	bne.n	800a908 <USB_EPStartXfer+0x8c>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a9f6:	f8d0 5808 	ldr.w	r5, [r0, #2056]	; 0x808
 800a9fa:	f415 7f80 	tst.w	r5, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a9fe:	681d      	ldr	r5, [r3, #0]
 800aa00:	bf0c      	ite	eq
 800aa02:	f045 5500 	orreq.w	r5, r5, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800aa06:	f045 5580 	orrne.w	r5, r5, #268435456	; 0x10000000
 800aa0a:	601d      	str	r5, [r3, #0]
  if (dma == 0U)
 800aa0c:	2a00      	cmp	r2, #0
 800aa0e:	f47f af7b 	bne.w	800a908 <USB_EPStartXfer+0x8c>
    count32b = ((uint32_t)len + 3U) / 4U;
 800aa12:	b2b6      	uxth	r6, r6
 800aa14:	3603      	adds	r6, #3
    for (i = 0U; i < count32b; i++)
 800aa16:	08b6      	lsrs	r6, r6, #2
 800aa18:	f43f af76 	beq.w	800a908 <USB_EPStartXfer+0x8c>
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800aa1c:	68cb      	ldr	r3, [r1, #12]
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800aa1e:	eb00 3004 	add.w	r0, r0, r4, lsl #12
 800aa22:	eb03 0186 	add.w	r1, r3, r6, lsl #2
 800aa26:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 800aa2a:	f853 2b04 	ldr.w	r2, [r3], #4
    for (i = 0U; i < count32b; i++)
 800aa2e:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800aa30:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800aa32:	d1fa      	bne.n	800aa2a <USB_EPStartXfer+0x1ae>
 800aa34:	e768      	b.n	800a908 <USB_EPStartXfer+0x8c>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800aa36:	691d      	ldr	r5, [r3, #16]
    if (dma == 1U)
 800aa38:	2a01      	cmp	r2, #1
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800aa3a:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 800aa3e:	611d      	str	r5, [r3, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800aa40:	691d      	ldr	r5, [r3, #16]
 800aa42:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800aa46:	611d      	str	r5, [r3, #16]
    if (dma == 1U)
 800aa48:	d016      	beq.n	800aa78 <USB_EPStartXfer+0x1fc>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aa4a:	f8de 5900 	ldr.w	r5, [lr, #2304]	; 0x900
 800aa4e:	f045 4504 	orr.w	r5, r5, #2214592512	; 0x84000000
 800aa52:	f8ce 5900 	str.w	r5, [lr, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 800aa56:	e7ce      	b.n	800a9f6 <USB_EPStartXfer+0x17a>
      if ((uint32_t)ep->dma_addr != 0U)
 800aa58:	690a      	ldr	r2, [r1, #16]
 800aa5a:	b95a      	cbnz	r2, 800aa74 <USB_EPStartXfer+0x1f8>
      if (ep->type == EP_TYPE_ISOC)
 800aa5c:	2f01      	cmp	r7, #1
 800aa5e:	d00e      	beq.n	800aa7e <USB_EPStartXfer+0x202>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aa60:	681a      	ldr	r2, [r3, #0]
}
 800aa62:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aa64:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800aa68:	601a      	str	r2, [r3, #0]
}
 800aa6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800aa6e:	690a      	ldr	r2, [r1, #16]
 800aa70:	2a00      	cmp	r2, #0
 800aa72:	d0f5      	beq.n	800aa60 <USB_EPStartXfer+0x1e4>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800aa74:	615a      	str	r2, [r3, #20]
 800aa76:	e7f1      	b.n	800aa5c <USB_EPStartXfer+0x1e0>
      if ((uint32_t)ep->dma_addr != 0U)
 800aa78:	690a      	ldr	r2, [r1, #16]
 800aa7a:	2a00      	cmp	r2, #0
 800aa7c:	d1fa      	bne.n	800aa74 <USB_EPStartXfer+0x1f8>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aa7e:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 800aa82:	f412 7f80 	tst.w	r2, #256	; 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800aa86:	681a      	ldr	r2, [r3, #0]
 800aa88:	bf0c      	ite	eq
 800aa8a:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800aa8e:	f042 5280 	orrne.w	r2, r2, #268435456	; 0x10000000
 800aa92:	601a      	str	r2, [r3, #0]
 800aa94:	e7e4      	b.n	800aa60 <USB_EPStartXfer+0x1e4>
 800aa96:	bf00      	nop
 800aa98:	fff80000 	.word	0xfff80000
 800aa9c:	e007ffff 	.word	0xe007ffff
 800aaa0:	1ff80000 	.word	0x1ff80000

0800aaa4 <USB_EP0StartXfer>:
{
 800aaa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ep->is_in == 1U)
 800aaa8:	784c      	ldrb	r4, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800aaaa:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800aaac:	2c01      	cmp	r4, #1
 800aaae:	d02a      	beq.n	800ab06 <USB_EP0StartXfer+0x62>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800aab0:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800aab4:	4d4d      	ldr	r5, [pc, #308]	; (800abec <USB_EP0StartXfer+0x148>)
    if (ep->xfer_len > 0U)
 800aab6:	694e      	ldr	r6, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800aab8:	f8d0 7b10 	ldr.w	r7, [r0, #2832]	; 0xb10
 800aabc:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800aac0:	4c4b      	ldr	r4, [pc, #300]	; (800abf0 <USB_EP0StartXfer+0x14c>)
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800aac2:	403d      	ands	r5, r7
 800aac4:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800aac6:	691d      	ldr	r5, [r3, #16]
 800aac8:	402c      	ands	r4, r5
 800aaca:	611c      	str	r4, [r3, #16]
      ep->xfer_len = ep->maxpacket;
 800aacc:	688c      	ldr	r4, [r1, #8]
    if (ep->xfer_len > 0U)
 800aace:	b106      	cbz	r6, 800aad2 <USB_EP0StartXfer+0x2e>
      ep->xfer_len = ep->maxpacket;
 800aad0:	614c      	str	r4, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800aad2:	691d      	ldr	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800aad4:	f3c4 0412 	ubfx	r4, r4, #0, #19
    if (dma == 1U)
 800aad8:	2a01      	cmp	r2, #1
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800aada:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800aade:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800aae0:	691d      	ldr	r5, [r3, #16]
 800aae2:	ea44 0405 	orr.w	r4, r4, r5
 800aae6:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 800aae8:	d008      	beq.n	800aafc <USB_EP0StartXfer+0x58>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800aaea:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800aaee:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800aaf2:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800aaf6:	2000      	movs	r0, #0
 800aaf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->xfer_buff != 0U)
 800aafc:	68ca      	ldr	r2, [r1, #12]
 800aafe:	2a00      	cmp	r2, #0
 800ab00:	d0f3      	beq.n	800aaea <USB_EP0StartXfer+0x46>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800ab02:	615a      	str	r2, [r3, #20]
 800ab04:	e7f1      	b.n	800aaea <USB_EP0StartXfer+0x46>
    if (ep->xfer_len == 0U)
 800ab06:	694d      	ldr	r5, [r1, #20]
 800ab08:	b3ad      	cbz	r5, 800ab76 <USB_EP0StartXfer+0xd2>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ab0a:	eb00 1e43 	add.w	lr, r0, r3, lsl #5
 800ab0e:	4f37      	ldr	r7, [pc, #220]	; (800abec <USB_EP0StartXfer+0x148>)
      if (ep->xfer_len > ep->maxpacket)
 800ab10:	f8d1 c008 	ldr.w	ip, [r1, #8]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ab14:	f8de 8910 	ldr.w	r8, [lr, #2320]	; 0x910
 800ab18:	f50e 6410 	add.w	r4, lr, #2304	; 0x900
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ab1c:	4e34      	ldr	r6, [pc, #208]	; (800abf0 <USB_EP0StartXfer+0x14c>)
      if (ep->xfer_len > ep->maxpacket)
 800ab1e:	4565      	cmp	r5, ip
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ab20:	ea08 0707 	and.w	r7, r8, r7
 800ab24:	6127      	str	r7, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ab26:	6927      	ldr	r7, [r4, #16]
 800ab28:	ea06 0607 	and.w	r6, r6, r7
 800ab2c:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ab2e:	6926      	ldr	r6, [r4, #16]
      if (ep->xfer_len > ep->maxpacket)
 800ab30:	d94a      	bls.n	800abc8 <USB_EP0StartXfer+0x124>
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ab32:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
        ep->xfer_len = ep->maxpacket;
 800ab36:	f8c1 c014 	str.w	ip, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ab3a:	f3cc 0512 	ubfx	r5, ip, #0, #19
    if (dma == 1U)
 800ab3e:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ab40:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ab42:	6926      	ldr	r6, [r4, #16]
 800ab44:	ea45 0506 	orr.w	r5, r5, r6
 800ab48:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 800ab4a:	d033      	beq.n	800abb4 <USB_EP0StartXfer+0x110>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ab4c:	f8de 2900 	ldr.w	r2, [lr, #2304]	; 0x900
 800ab50:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800ab54:	f8ce 2900 	str.w	r2, [lr, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800ab58:	f1bc 0f00 	cmp.w	ip, #0
 800ab5c:	d0cb      	beq.n	800aaf6 <USB_EP0StartXfer+0x52>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ab5e:	f003 010f 	and.w	r1, r3, #15
 800ab62:	2301      	movs	r3, #1
 800ab64:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 800ab68:	408b      	lsls	r3, r1
 800ab6a:	4313      	orrs	r3, r2
 800ab6c:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
}
 800ab70:	2000      	movs	r0, #0
 800ab72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ab76:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800ab7a:	4e1d      	ldr	r6, [pc, #116]	; (800abf0 <USB_EP0StartXfer+0x14c>)
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ab7c:	f5a5 2500 	sub.w	r5, r5, #524288	; 0x80000
    if (dma == 1U)
 800ab80:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ab82:	f8d0 3910 	ldr.w	r3, [r0, #2320]	; 0x910
 800ab86:	f500 6410 	add.w	r4, r0, #2304	; 0x900
 800ab8a:	ea06 0603 	and.w	r6, r6, r3
 800ab8e:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ab90:	6926      	ldr	r6, [r4, #16]
 800ab92:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 800ab96:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ab98:	6923      	ldr	r3, [r4, #16]
 800ab9a:	ea05 0503 	and.w	r5, r5, r3
 800ab9e:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 800aba0:	d008      	beq.n	800abb4 <USB_EP0StartXfer+0x110>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aba2:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800aba6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800abaa:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800abae:	2000      	movs	r0, #0
 800abb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((uint32_t)ep->dma_addr != 0U)
 800abb4:	690b      	ldr	r3, [r1, #16]
 800abb6:	b103      	cbz	r3, 800abba <USB_EP0StartXfer+0x116>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800abb8:	6163      	str	r3, [r4, #20]
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800abba:	6823      	ldr	r3, [r4, #0]
}
 800abbc:	2000      	movs	r0, #0
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800abbe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800abc2:	6023      	str	r3, [r4, #0]
}
 800abc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800abc8:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800abcc:	f3c5 0512 	ubfx	r5, r5, #0, #19
    if (dma == 1U)
 800abd0:	2a01      	cmp	r2, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800abd2:	6126      	str	r6, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800abd4:	6926      	ldr	r6, [r4, #16]
 800abd6:	ea45 0506 	orr.w	r5, r5, r6
 800abda:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 800abdc:	d0ea      	beq.n	800abb4 <USB_EP0StartXfer+0x110>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800abde:	f8de 2900 	ldr.w	r2, [lr, #2304]	; 0x900
 800abe2:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800abe6:	f8ce 2900 	str.w	r2, [lr, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 800abea:	e7b8      	b.n	800ab5e <USB_EP0StartXfer+0xba>
 800abec:	fff80000 	.word	0xfff80000
 800abf0:	e007ffff 	.word	0xe007ffff

0800abf4 <USB_WritePacket>:
{
 800abf4:	b410      	push	{r4}
 800abf6:	f89d 4004 	ldrb.w	r4, [sp, #4]
  if (dma == 0U)
 800abfa:	b964      	cbnz	r4, 800ac16 <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 800abfc:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
 800abfe:	089b      	lsrs	r3, r3, #2
 800ac00:	d009      	beq.n	800ac16 <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ac02:	3201      	adds	r2, #1
 800ac04:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800ac08:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 800ac0c:	f851 2b04 	ldr.w	r2, [r1], #4
    for (i = 0U; i < count32b; i++)
 800ac10:	428b      	cmp	r3, r1
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ac12:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
 800ac14:	d1fa      	bne.n	800ac0c <USB_WritePacket+0x18>
}
 800ac16:	2000      	movs	r0, #0
 800ac18:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac1c:	4770      	bx	lr
 800ac1e:	bf00      	nop

0800ac20 <USB_ReadPacket>:
{
 800ac20:	b4f0      	push	{r4, r5, r6, r7}
  for (i = 0U; i < count32b; i++)
 800ac22:	0895      	lsrs	r5, r2, #2
  uint16_t remaining_bytes = len % 4U;
 800ac24:	f002 0703 	and.w	r7, r2, #3
  for (i = 0U; i < count32b; i++)
 800ac28:	d00b      	beq.n	800ac42 <USB_ReadPacket+0x22>
 800ac2a:	f500 5680 	add.w	r6, r0, #4096	; 0x1000
  uint8_t *pDest = dest;
 800ac2e:	460a      	mov	r2, r1
  for (i = 0U; i < count32b; i++)
 800ac30:	2300      	movs	r3, #0
 800ac32:	3301      	adds	r3, #1
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ac34:	6834      	ldr	r4, [r6, #0]
  for (i = 0U; i < count32b; i++)
 800ac36:	429d      	cmp	r5, r3
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ac38:	f842 4b04 	str.w	r4, [r2], #4
  for (i = 0U; i < count32b; i++)
 800ac3c:	d1f9      	bne.n	800ac32 <USB_ReadPacket+0x12>
 800ac3e:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  if (remaining_bytes != 0U)
 800ac42:	b177      	cbz	r7, 800ac62 <USB_ReadPacket+0x42>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800ac44:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
      remaining_bytes--;
 800ac48:	3f01      	subs	r7, #1
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800ac4a:	6803      	ldr	r3, [r0, #0]
      remaining_bytes--;
 800ac4c:	b2bf      	uxth	r7, r7
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800ac4e:	700b      	strb	r3, [r1, #0]
    } while (remaining_bytes != 0U);
 800ac50:	b12f      	cbz	r7, 800ac5e <USB_ReadPacket+0x3e>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800ac52:	0a1a      	lsrs	r2, r3, #8
    } while (remaining_bytes != 0U);
 800ac54:	2f01      	cmp	r7, #1
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800ac56:	704a      	strb	r2, [r1, #1]
    } while (remaining_bytes != 0U);
 800ac58:	d001      	beq.n	800ac5e <USB_ReadPacket+0x3e>
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800ac5a:	0c1b      	lsrs	r3, r3, #16
 800ac5c:	708b      	strb	r3, [r1, #2]
    } while (remaining_bytes != 0U);
 800ac5e:	3701      	adds	r7, #1
 800ac60:	4439      	add	r1, r7
}
 800ac62:	4608      	mov	r0, r1
 800ac64:	bcf0      	pop	{r4, r5, r6, r7}
 800ac66:	4770      	bx	lr

0800ac68 <USB_EPSetStall>:
  if (ep->is_in == 1U)
 800ac68:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800ac6a:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800ac6c:	2a01      	cmp	r2, #1
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ac6e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800ac72:	d00c      	beq.n	800ac8e <USB_EPSetStall+0x26>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ac74:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800ac78:	b10b      	cbz	r3, 800ac7e <USB_EPSetStall+0x16>
 800ac7a:	2a00      	cmp	r2, #0
 800ac7c:	da14      	bge.n	800aca8 <USB_EPSetStall+0x40>
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800ac7e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800ac82:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ac86:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800ac8a:	2000      	movs	r0, #0
 800ac8c:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ac8e:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 800ac92:	2a00      	cmp	r2, #0
 800ac94:	db00      	blt.n	800ac98 <USB_EPSetStall+0x30>
 800ac96:	b973      	cbnz	r3, 800acb6 <USB_EPSetStall+0x4e>
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ac98:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800ac9c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800aca0:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800aca4:	2000      	movs	r0, #0
 800aca6:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800aca8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800acac:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800acb0:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 800acb4:	e7e3      	b.n	800ac7e <USB_EPSetStall+0x16>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800acb6:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800acba:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800acbe:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800acc2:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800acc6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800acca:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 800acce:	e7e9      	b.n	800aca4 <USB_EPSetStall+0x3c>

0800acd0 <USB_EPClearStall>:
  if (ep->is_in == 1U)
 800acd0:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
 800acd2:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800acd4:	2a01      	cmp	r2, #1
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800acd6:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
 800acda:	d013      	beq.n	800ad04 <USB_EPClearStall+0x34>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800acdc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800ace0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ace4:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ace8:	78cb      	ldrb	r3, [r1, #3]
 800acea:	3b02      	subs	r3, #2
 800acec:	2b01      	cmp	r3, #1
 800acee:	d901      	bls.n	800acf4 <USB_EPClearStall+0x24>
}
 800acf0:	2000      	movs	r0, #0
 800acf2:	4770      	bx	lr
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800acf4:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800acf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800acfc:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 800ad00:	2000      	movs	r0, #0
 800ad02:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ad04:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800ad08:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800ad0c:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ad10:	78cb      	ldrb	r3, [r1, #3]
 800ad12:	3b02      	subs	r3, #2
 800ad14:	2b01      	cmp	r3, #1
 800ad16:	d8eb      	bhi.n	800acf0 <USB_EPClearStall+0x20>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ad18:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800ad1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ad20:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
}
 800ad24:	2000      	movs	r0, #0
 800ad26:	4770      	bx	lr

0800ad28 <USB_SetDevAddress>:
{
 800ad28:	4603      	mov	r3, r0
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ad2a:	0109      	lsls	r1, r1, #4
}
 800ad2c:	2000      	movs	r0, #0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ad2e:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ad32:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800ad36:	f422 62fe 	bic.w	r2, r2, #2032	; 0x7f0
 800ad3a:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800ad3e:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
 800ad42:	4311      	orrs	r1, r2
 800ad44:	f8c3 1800 	str.w	r1, [r3, #2048]	; 0x800
}
 800ad48:	4770      	bx	lr
 800ad4a:	bf00      	nop

0800ad4c <USB_DevConnect>:
{
 800ad4c:	4603      	mov	r3, r0
}
 800ad4e:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ad50:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ad54:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ad58:	f022 0203 	bic.w	r2, r2, #3
 800ad5c:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800ad60:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800ad64:	f023 0302 	bic.w	r3, r3, #2
 800ad68:	604b      	str	r3, [r1, #4]
}
 800ad6a:	4770      	bx	lr

0800ad6c <USB_DevDisconnect>:
{
 800ad6c:	4603      	mov	r3, r0
}
 800ad6e:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ad70:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ad74:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ad78:	f022 0203 	bic.w	r2, r2, #3
 800ad7c:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ad80:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800ad84:	f043 0302 	orr.w	r3, r3, #2
 800ad88:	604b      	str	r3, [r1, #4]
}
 800ad8a:	4770      	bx	lr

0800ad8c <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800ad8c:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800ad8e:	6980      	ldr	r0, [r0, #24]
}
 800ad90:	4010      	ands	r0, r2
 800ad92:	4770      	bx	lr

0800ad94 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800ad94:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800ad98:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ad9c:	69c0      	ldr	r0, [r0, #28]
 800ad9e:	4018      	ands	r0, r3
}
 800ada0:	0c00      	lsrs	r0, r0, #16
 800ada2:	4770      	bx	lr

0800ada4 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 800ada4:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800ada8:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800adac:	69c0      	ldr	r0, [r0, #28]
 800adae:	4018      	ands	r0, r3
}
 800adb0:	b280      	uxth	r0, r0
 800adb2:	4770      	bx	lr

0800adb4 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800adb4:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800adb8:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800adbc:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800adc0:	6940      	ldr	r0, [r0, #20]
}
 800adc2:	4010      	ands	r0, r2
 800adc4:	4770      	bx	lr
 800adc6:	bf00      	nop

0800adc8 <USB_ReadDevInEPInterrupt>:
{
 800adc8:	b430      	push	{r4, r5}
  msk = USBx_DEVICE->DIEPMSK;
 800adca:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800adce:	f001 050f 	and.w	r5, r1, #15
  emp = USBx_DEVICE->DIEPEMPMSK;
 800add2:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800add6:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800adda:	40eb      	lsrs	r3, r5
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800addc:	f8d1 0908 	ldr.w	r0, [r1, #2312]	; 0x908
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ade0:	01db      	lsls	r3, r3, #7
 800ade2:	b2db      	uxtb	r3, r3
 800ade4:	4323      	orrs	r3, r4
}
 800ade6:	bc30      	pop	{r4, r5}
 800ade8:	4018      	ands	r0, r3
 800adea:	4770      	bx	lr

0800adec <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800adec:	6940      	ldr	r0, [r0, #20]
}
 800adee:	f000 0001 	and.w	r0, r0, #1
 800adf2:	4770      	bx	lr

0800adf4 <USB_ActivateSetup>:
{
 800adf4:	4603      	mov	r3, r0
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800adf6:	4a09      	ldr	r2, [pc, #36]	; (800ae1c <USB_ActivateSetup+0x28>)
}
 800adf8:	2000      	movs	r0, #0
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800adfa:	f503 6100 	add.w	r1, r3, #2048	; 0x800
{
 800adfe:	b410      	push	{r4}
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ae00:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 800ae04:	4022      	ands	r2, r4
}
 800ae06:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ae0a:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800ae0e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800ae12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ae16:	604b      	str	r3, [r1, #4]
}
 800ae18:	4770      	bx	lr
 800ae1a:	bf00      	nop
 800ae1c:	fffff800 	.word	0xfffff800

0800ae20 <USB_EP0_OutStart>:
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ae20:	4b14      	ldr	r3, [pc, #80]	; (800ae74 <USB_EP0_OutStart+0x54>)
{
 800ae22:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ae24:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ae26:	429c      	cmp	r4, r3
 800ae28:	d81a      	bhi.n	800ae60 <USB_EP0_OutStart+0x40>
 800ae2a:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ae2e:	2300      	movs	r3, #0
  if (dma == 1U)
 800ae30:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ae32:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ae34:	6903      	ldr	r3, [r0, #16]
 800ae36:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ae3a:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ae3c:	6903      	ldr	r3, [r0, #16]
 800ae3e:	f043 0318 	orr.w	r3, r3, #24
 800ae42:	6103      	str	r3, [r0, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ae44:	6903      	ldr	r3, [r0, #16]
 800ae46:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800ae4a:	6103      	str	r3, [r0, #16]
  if (dma == 1U)
 800ae4c:	d104      	bne.n	800ae58 <USB_EP0_OutStart+0x38>
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800ae4e:	6142      	str	r2, [r0, #20]
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800ae50:	6803      	ldr	r3, [r0, #0]
 800ae52:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800ae56:	6003      	str	r3, [r0, #0]
}
 800ae58:	2000      	movs	r0, #0
 800ae5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae5e:	4770      	bx	lr
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ae60:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800ae64:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	dae0      	bge.n	800ae2e <USB_EP0_OutStart+0xe>
}
 800ae6c:	2000      	movs	r0, #0
 800ae6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae72:	4770      	bx	lr
 800ae74:	4f54300a 	.word	0x4f54300a

0800ae78 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ae78:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ae7a:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800ae7e:	b194      	cbz	r4, 800aea6 <USBD_CDC_EP0_RxReady+0x2e>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ae80:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 800ae84:	b16b      	cbz	r3, 800aea2 <USBD_CDC_EP0_RxReady+0x2a>
 800ae86:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 800ae8a:	28ff      	cmp	r0, #255	; 0xff
 800ae8c:	d009      	beq.n	800aea2 <USBD_CDC_EP0_RxReady+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ae8e:	689b      	ldr	r3, [r3, #8]
 800ae90:	4621      	mov	r1, r4
 800ae92:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800ae96:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800ae98:	23ff      	movs	r3, #255	; 0xff
  }

  return (uint8_t)USBD_OK;
 800ae9a:	2000      	movs	r0, #0
    hcdc->CmdOpCode = 0xFFU;
 800ae9c:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
}
 800aea0:	bd10      	pop	{r4, pc}
  return (uint8_t)USBD_OK;
 800aea2:	2000      	movs	r0, #0
}
 800aea4:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800aea6:	2003      	movs	r0, #3
}
 800aea8:	bd10      	pop	{r4, pc}
 800aeaa:	bf00      	nop

0800aeac <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800aeac:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800aeae:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgFSDesc;
}
 800aeb0:	4801      	ldr	r0, [pc, #4]	; (800aeb8 <USBD_CDC_GetFSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800aeb2:	801a      	strh	r2, [r3, #0]
}
 800aeb4:	4770      	bx	lr
 800aeb6:	bf00      	nop
 800aeb8:	2400023c 	.word	0x2400023c

0800aebc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800aebc:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800aebe:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_CfgHSDesc;
}
 800aec0:	4801      	ldr	r0, [pc, #4]	; (800aec8 <USBD_CDC_GetHSCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800aec2:	801a      	strh	r2, [r3, #0]
}
 800aec4:	4770      	bx	lr
 800aec6:	bf00      	nop
 800aec8:	24000280 	.word	0x24000280

0800aecc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800aecc:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800aece:	2243      	movs	r2, #67	; 0x43

  return USBD_CDC_OtherSpeedCfgDesc;
}
 800aed0:	4801      	ldr	r0, [pc, #4]	; (800aed8 <USBD_CDC_GetOtherSpeedCfgDesc+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800aed2:	801a      	strh	r2, [r3, #0]
}
 800aed4:	4770      	bx	lr
 800aed6:	bf00      	nop
 800aed8:	240002d0 	.word	0x240002d0

0800aedc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800aedc:	4603      	mov	r3, r0
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800aede:	220a      	movs	r2, #10

  return USBD_CDC_DeviceQualifierDesc;
}
 800aee0:	4801      	ldr	r0, [pc, #4]	; (800aee8 <USBD_CDC_GetDeviceQualifierDescriptor+0xc>)
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800aee2:	801a      	strh	r2, [r3, #0]
}
 800aee4:	4770      	bx	lr
 800aee6:	bf00      	nop
 800aee8:	240002c4 	.word	0x240002c4

0800aeec <USBD_CDC_DataOut>:
{
 800aeec:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800aeee:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 800aef2:	b175      	cbz	r5, 800af12 <USBD_CDC_DataOut+0x26>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800aef4:	4604      	mov	r4, r0
 800aef6:	f001 f915 	bl	800c124 <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800aefa:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 800aefe:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800af02:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800af06:	68db      	ldr	r3, [r3, #12]
 800af08:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 800af0c:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800af0e:	2000      	movs	r0, #0
}
 800af10:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800af12:	2003      	movs	r0, #3
}
 800af14:	bd38      	pop	{r3, r4, r5, pc}
 800af16:	bf00      	nop

0800af18 <USBD_CDC_DataIn>:
{
 800af18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pdev->pClassData == NULL)
 800af1a:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
 800af1e:	b367      	cbz	r7, 800af7a <USBD_CDC_DataIn+0x62>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800af20:	eb01 0681 	add.w	r6, r1, r1, lsl #2
 800af24:	4605      	mov	r5, r0
 800af26:	460a      	mov	r2, r1
 800af28:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800af2c:	69b3      	ldr	r3, [r6, #24]
 800af2e:	b96b      	cbnz	r3, 800af4c <USBD_CDC_DataIn+0x34>
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800af30:	f8d5 32c0 	ldr.w	r3, [r5, #704]	; 0x2c0
    hcdc->TxState = 0U;
 800af34:	2400      	movs	r4, #0
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800af36:	691b      	ldr	r3, [r3, #16]
    hcdc->TxState = 0U;
 800af38:	f8c7 4214 	str.w	r4, [r7, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800af3c:	b1db      	cbz	r3, 800af76 <USBD_CDC_DataIn+0x5e>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800af3e:	f507 7104 	add.w	r1, r7, #528	; 0x210
 800af42:	f8d7 0208 	ldr.w	r0, [r7, #520]	; 0x208
 800af46:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 800af48:	4620      	mov	r0, r4
}
 800af4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800af4c:	ebc1 0cc1 	rsb	ip, r1, r1, lsl #3
 800af50:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
 800af54:	eb04 048c 	add.w	r4, r4, ip, lsl #2
 800af58:	f8d4 c044 	ldr.w	ip, [r4, #68]	; 0x44
 800af5c:	fbb3 f4fc 	udiv	r4, r3, ip
 800af60:	fb0c 3414 	mls	r4, ip, r4, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800af64:	2c00      	cmp	r4, #0
 800af66:	d1e3      	bne.n	800af30 <USBD_CDC_DataIn+0x18>
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800af68:	4623      	mov	r3, r4
 800af6a:	4622      	mov	r2, r4
    pdev->ep_in[epnum].total_length = 0U;
 800af6c:	61b4      	str	r4, [r6, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800af6e:	f001 f8bd 	bl	800c0ec <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800af72:	4620      	mov	r0, r4
}
 800af74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return (uint8_t)USBD_OK;
 800af76:	4618      	mov	r0, r3
}
 800af78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 800af7a:	2003      	movs	r0, #3
}
 800af7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af7e:	bf00      	nop

0800af80 <USBD_CDC_Setup>:
{
 800af80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t ifalt = 0U;
 800af84:	2300      	movs	r3, #0
{
 800af86:	b082      	sub	sp, #8
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800af88:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 800af8c:	f88d 3005 	strb.w	r3, [sp, #5]
  uint16_t status_info = 0U;
 800af90:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (hcdc == NULL)
 800af94:	2f00      	cmp	r7, #0
 800af96:	d067      	beq.n	800b068 <USBD_CDC_Setup+0xe8>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800af98:	780e      	ldrb	r6, [r1, #0]
 800af9a:	4680      	mov	r8, r0
 800af9c:	460c      	mov	r4, r1
 800af9e:	f016 0560 	ands.w	r5, r6, #96	; 0x60
 800afa2:	d01e      	beq.n	800afe2 <USBD_CDC_Setup+0x62>
 800afa4:	2d20      	cmp	r5, #32
 800afa6:	d008      	beq.n	800afba <USBD_CDC_Setup+0x3a>
          ret = USBD_FAIL;
 800afa8:	2503      	movs	r5, #3
          USBD_CtlError(pdev, req);
 800afaa:	4621      	mov	r1, r4
 800afac:	4640      	mov	r0, r8
 800afae:	f000 fd4f 	bl	800ba50 <USBD_CtlError>
}
 800afb2:	4628      	mov	r0, r5
 800afb4:	b002      	add	sp, #8
 800afb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (req->wLength != 0U)
 800afba:	88ca      	ldrh	r2, [r1, #6]
 800afbc:	b382      	cbz	r2, 800b020 <USBD_CDC_Setup+0xa0>
        if ((req->bmRequest & 0x80U) != 0U)
 800afbe:	0631      	lsls	r1, r6, #24
 800afc0:	d557      	bpl.n	800b072 <USBD_CDC_Setup+0xf2>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800afc2:	f8d0 52c0 	ldr.w	r5, [r0, #704]	; 0x2c0
 800afc6:	4639      	mov	r1, r7
 800afc8:	7860      	ldrb	r0, [r4, #1]
 800afca:	68ae      	ldr	r6, [r5, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 800afcc:	461d      	mov	r5, r3
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800afce:	47b0      	blx	r6
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800afd0:	88e2      	ldrh	r2, [r4, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800afd2:	4639      	mov	r1, r7
 800afd4:	4640      	mov	r0, r8
 800afd6:	2a07      	cmp	r2, #7
 800afd8:	bf28      	it	cs
 800afda:	2207      	movcs	r2, #7
 800afdc:	f000 fd6a 	bl	800bab4 <USBD_CtlSendData>
 800afe0:	e7e7      	b.n	800afb2 <USBD_CDC_Setup+0x32>
      switch (req->bRequest)
 800afe2:	784b      	ldrb	r3, [r1, #1]
 800afe4:	2b0b      	cmp	r3, #11
 800afe6:	d8df      	bhi.n	800afa8 <USBD_CDC_Setup+0x28>
 800afe8:	a201      	add	r2, pc, #4	; (adr r2, 800aff0 <USBD_CDC_Setup+0x70>)
 800afea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afee:	bf00      	nop
 800aff0:	0800b053 	.word	0x0800b053
 800aff4:	0800afb3 	.word	0x0800afb3
 800aff8:	0800afa9 	.word	0x0800afa9
 800affc:	0800afa9 	.word	0x0800afa9
 800b000:	0800afa9 	.word	0x0800afa9
 800b004:	0800afa9 	.word	0x0800afa9
 800b008:	0800afa9 	.word	0x0800afa9
 800b00c:	0800afa9 	.word	0x0800afa9
 800b010:	0800afa9 	.word	0x0800afa9
 800b014:	0800afa9 	.word	0x0800afa9
 800b018:	0800b03f 	.word	0x0800b03f
 800b01c:	0800b035 	.word	0x0800b035
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b020:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  USBD_StatusTypeDef ret = USBD_OK;
 800b024:	4615      	mov	r5, r2
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b026:	7848      	ldrb	r0, [r1, #1]
 800b028:	689b      	ldr	r3, [r3, #8]
 800b02a:	4798      	blx	r3
}
 800b02c:	4628      	mov	r0, r5
 800b02e:	b002      	add	sp, #8
 800b030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b034:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b038:	2b03      	cmp	r3, #3
 800b03a:	d0ba      	beq.n	800afb2 <USBD_CDC_Setup+0x32>
 800b03c:	e7b4      	b.n	800afa8 <USBD_CDC_Setup+0x28>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b03e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b042:	2b03      	cmp	r3, #3
 800b044:	d1b0      	bne.n	800afa8 <USBD_CDC_Setup+0x28>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b046:	2201      	movs	r2, #1
 800b048:	f10d 0105 	add.w	r1, sp, #5
 800b04c:	f000 fd32 	bl	800bab4 <USBD_CtlSendData>
 800b050:	e7af      	b.n	800afb2 <USBD_CDC_Setup+0x32>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b052:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800b056:	2a03      	cmp	r2, #3
 800b058:	d1a6      	bne.n	800afa8 <USBD_CDC_Setup+0x28>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b05a:	2202      	movs	r2, #2
 800b05c:	f10d 0106 	add.w	r1, sp, #6
  USBD_StatusTypeDef ret = USBD_OK;
 800b060:	461d      	mov	r5, r3
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b062:	f000 fd27 	bl	800bab4 <USBD_CtlSendData>
 800b066:	e7a4      	b.n	800afb2 <USBD_CDC_Setup+0x32>
    return (uint8_t)USBD_FAIL;
 800b068:	2503      	movs	r5, #3
}
 800b06a:	4628      	mov	r0, r5
 800b06c:	b002      	add	sp, #8
 800b06e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          hcdc->CmdOpCode = req->bRequest;
 800b072:	7864      	ldrb	r4, [r4, #1]
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800b074:	4639      	mov	r1, r7
          hcdc->CmdLength = (uint8_t)req->wLength;
 800b076:	f887 2201 	strb.w	r2, [r7, #513]	; 0x201
  USBD_StatusTypeDef ret = USBD_OK;
 800b07a:	461d      	mov	r5, r3
          hcdc->CmdOpCode = req->bRequest;
 800b07c:	f887 4200 	strb.w	r4, [r7, #512]	; 0x200
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800b080:	f000 fd30 	bl	800bae4 <USBD_CtlPrepareRx>
 800b084:	e795      	b.n	800afb2 <USBD_CDC_Setup+0x32>
 800b086:	bf00      	nop

0800b088 <USBD_CDC_DeInit>:
{
 800b088:	b538      	push	{r3, r4, r5, lr}
 800b08a:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b08c:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800b08e:	2181      	movs	r1, #129	; 0x81
 800b090:	f000 ffe0 	bl	800c054 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b094:	2101      	movs	r1, #1
 800b096:	4620      	mov	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b098:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b09a:	f000 ffdb 	bl	800c054 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b09e:	4620      	mov	r0, r4
 800b0a0:	2182      	movs	r1, #130	; 0x82
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800b0a2:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b0a6:	f000 ffd5 	bl	800c054 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 800b0aa:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800b0ae:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 800b0b0:	b14b      	cbz	r3, 800b0c6 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800b0b2:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800b0b6:	685b      	ldr	r3, [r3, #4]
 800b0b8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800b0ba:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 800b0be:	f001 f839 	bl	800c134 <USBD_static_free>
    pdev->pClassData = NULL;
 800b0c2:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 800b0c6:	2000      	movs	r0, #0
 800b0c8:	bd38      	pop	{r3, r4, r5, pc}
 800b0ca:	bf00      	nop

0800b0cc <USBD_CDC_Init>:
{
 800b0cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0d0:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b0d2:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800b0d6:	f001 f829 	bl	800c12c <USBD_static_malloc>
  if (hcdc == NULL)
 800b0da:	4605      	mov	r5, r0
 800b0dc:	2800      	cmp	r0, #0
 800b0de:	d04d      	beq.n	800b17c <USBD_CDC_Init+0xb0>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0e0:	7c23      	ldrb	r3, [r4, #16]
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b0e2:	2601      	movs	r6, #1
  pdev->pClassData = (void *)hcdc;
 800b0e4:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0e8:	b38b      	cbz	r3, 800b14e <USBD_CDC_Init+0x82>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b0ea:	2340      	movs	r3, #64	; 0x40
 800b0ec:	2181      	movs	r1, #129	; 0x81
 800b0ee:	2202      	movs	r2, #2
 800b0f0:	4620      	mov	r0, r4
 800b0f2:	f000 ff9d 	bl	800c030 <USBD_LL_OpenEP>
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b0f6:	4631      	mov	r1, r6
 800b0f8:	2340      	movs	r3, #64	; 0x40
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b0fa:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b0fc:	2202      	movs	r2, #2
 800b0fe:	4620      	mov	r0, r4
 800b100:	f000 ff96 	bl	800c030 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b104:	2310      	movs	r3, #16
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b106:	2203      	movs	r2, #3
 800b108:	2182      	movs	r1, #130	; 0x82
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b10a:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b10e:	4620      	mov	r0, r4
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b110:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b114:	2308      	movs	r3, #8
 800b116:	f000 ff8b 	bl	800c030 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800b11a:	f04f 0801 	mov.w	r8, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800b11e:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  hcdc->TxState = 0U;
 800b122:	2700      	movs	r7, #0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800b124:	f8a4 804c 	strh.w	r8, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	4798      	blx	r3
  hcdc->TxState = 0U;
 800b12c:	f8c5 7214 	str.w	r7, [r5, #532]	; 0x214
  hcdc->RxState = 0U;
 800b130:	f8c5 7218 	str.w	r7, [r5, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b134:	7c26      	ldrb	r6, [r4, #16]
 800b136:	b9b6      	cbnz	r6, 800b166 <USBD_CDC_Init+0x9a>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b138:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800b13c:	4641      	mov	r1, r8
 800b13e:	4620      	mov	r0, r4
 800b140:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b144:	f000 ffe0 	bl	800c108 <USBD_LL_PrepareReceive>
}
 800b148:	4630      	mov	r0, r6
 800b14a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b14e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b152:	2181      	movs	r1, #129	; 0x81
 800b154:	2202      	movs	r2, #2
 800b156:	4620      	mov	r0, r4
 800b158:	f000 ff6a 	bl	800c030 <USBD_LL_OpenEP>
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b15c:	4631      	mov	r1, r6
 800b15e:	f44f 7300 	mov.w	r3, #512	; 0x200
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b162:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b164:	e7ca      	b.n	800b0fc <USBD_CDC_Init+0x30>
  return (uint8_t)USBD_OK;
 800b166:	463e      	mov	r6, r7
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b168:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800b16c:	4641      	mov	r1, r8
 800b16e:	4620      	mov	r0, r4
 800b170:	2340      	movs	r3, #64	; 0x40
 800b172:	f000 ffc9 	bl	800c108 <USBD_LL_PrepareReceive>
}
 800b176:	4630      	mov	r0, r6
 800b178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (uint8_t)USBD_EMEM;
 800b17c:	2602      	movs	r6, #2
    pdev->pClassData = NULL;
 800b17e:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
}
 800b182:	4630      	mov	r0, r6
 800b184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b188 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 800b188:	b119      	cbz	r1, 800b192 <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 800b18a:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800b18e:	2000      	movs	r0, #0
 800b190:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800b192:	2003      	movs	r0, #3
}
 800b194:	4770      	bx	lr
 800b196:	bf00      	nop

0800b198 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b198:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800b19c:	b12b      	cbz	r3, 800b1aa <USBD_CDC_SetTxBuffer+0x12>
  }

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return (uint8_t)USBD_OK;
 800b19e:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 800b1a0:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b1a4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  return (uint8_t)USBD_OK;
 800b1a8:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800b1aa:	2003      	movs	r0, #3
}
 800b1ac:	4770      	bx	lr
 800b1ae:	bf00      	nop

0800b1b0 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b1b0:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800b1b4:	b11b      	cbz	r3, 800b1be <USBD_CDC_SetRxBuffer+0xe>
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;

  return (uint8_t)USBD_OK;
 800b1b6:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800b1b8:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  return (uint8_t)USBD_OK;
 800b1bc:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800b1be:	2003      	movs	r0, #3
}
 800b1c0:	4770      	bx	lr
 800b1c2:	bf00      	nop

0800b1c4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b1c4:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b1c6:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  USBD_StatusTypeDef ret = USBD_BUSY;

  if (pdev->pClassData == NULL)
 800b1ca:	b18d      	cbz	r5, 800b1f0 <USBD_CDC_TransmitPacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 800b1cc:	f8d5 4214 	ldr.w	r4, [r5, #532]	; 0x214
 800b1d0:	b10c      	cbz	r4, 800b1d6 <USBD_CDC_TransmitPacket+0x12>
  USBD_StatusTypeDef ret = USBD_BUSY;
 800b1d2:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 800b1d4:	bd38      	pop	{r3, r4, r5, pc}
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b1d6:	f8d5 3210 	ldr.w	r3, [r5, #528]	; 0x210
    hcdc->TxState = 1U;
 800b1da:	2101      	movs	r1, #1
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800b1dc:	f8d5 2208 	ldr.w	r2, [r5, #520]	; 0x208
    hcdc->TxState = 1U;
 800b1e0:	f8c5 1214 	str.w	r1, [r5, #532]	; 0x214
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800b1e4:	2181      	movs	r1, #129	; 0x81
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800b1e6:	62c3      	str	r3, [r0, #44]	; 0x2c
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800b1e8:	f000 ff80 	bl	800c0ec <USBD_LL_Transmit>
    ret = USBD_OK;
 800b1ec:	4620      	mov	r0, r4
}
 800b1ee:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800b1f0:	2003      	movs	r0, #3
}
 800b1f2:	bd38      	pop	{r3, r4, r5, pc}

0800b1f4 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b1f4:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800b1f8:	b510      	push	{r4, lr}

  if (pdev->pClassData == NULL)
 800b1fa:	b18a      	cbz	r2, 800b220 <USBD_CDC_ReceivePacket+0x2c>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b1fc:	7c04      	ldrb	r4, [r0, #16]
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b1fe:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b202:	b134      	cbz	r4, 800b212 <USBD_CDC_ReceivePacket+0x1e>
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b204:	2400      	movs	r4, #0
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b206:	2340      	movs	r3, #64	; 0x40
 800b208:	2101      	movs	r1, #1
 800b20a:	f000 ff7d 	bl	800c108 <USBD_LL_PrepareReceive>
}
 800b20e:	4620      	mov	r0, r4
 800b210:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b212:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b216:	2101      	movs	r1, #1
 800b218:	f000 ff76 	bl	800c108 <USBD_LL_PrepareReceive>
}
 800b21c:	4620      	mov	r0, r4
 800b21e:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800b220:	2403      	movs	r4, #3
}
 800b222:	4620      	mov	r0, r4
 800b224:	bd10      	pop	{r4, pc}
 800b226:	bf00      	nop

0800b228 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b228:	b178      	cbz	r0, 800b24a <USBD_Init+0x22>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800b22a:	2300      	movs	r3, #0
 800b22c:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800b230:	f8c0 32c0 	str.w	r3, [r0, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800b234:	f8c0 32cc 	str.w	r3, [r0, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b238:	b109      	cbz	r1, 800b23e <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800b23a:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b23e:	2301      	movs	r3, #1
  pdev->id = id;
 800b240:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b242:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b246:	f000 beb1 	b.w	800bfac <USBD_LL_Init>

  return ret;
}
 800b24a:	2003      	movs	r0, #3
 800b24c:	4770      	bx	lr
 800b24e:	bf00      	nop

0800b250 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b250:	b530      	push	{r4, r5, lr}
  uint16_t len = 0U;
 800b252:	2400      	movs	r4, #0
{
 800b254:	b083      	sub	sp, #12
  uint16_t len = 0U;
 800b256:	f8ad 4006 	strh.w	r4, [sp, #6]

  if (pclass == NULL)
 800b25a:	b181      	cbz	r1, 800b27e <USBD_RegisterClass+0x2e>
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800b25c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 800b25e:	4605      	mov	r5, r0
  pdev->pClass = pclass;
 800b260:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800b264:	b143      	cbz	r3, 800b278 <USBD_RegisterClass+0x28>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800b266:	f10d 0006 	add.w	r0, sp, #6
 800b26a:	4798      	blx	r3
 800b26c:	4603      	mov	r3, r0
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800b26e:	4620      	mov	r0, r4
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800b270:	f8c5 32cc 	str.w	r3, [r5, #716]	; 0x2cc
}
 800b274:	b003      	add	sp, #12
 800b276:	bd30      	pop	{r4, r5, pc}
  return USBD_OK;
 800b278:	4618      	mov	r0, r3
}
 800b27a:	b003      	add	sp, #12
 800b27c:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 800b27e:	2003      	movs	r0, #3
}
 800b280:	b003      	add	sp, #12
 800b282:	bd30      	pop	{r4, r5, pc}

0800b284 <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b284:	f000 bec6 	b.w	800c014 <USBD_LL_Start>

0800b288 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 800b288:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800b28c:	b10b      	cbz	r3, 800b292 <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	4718      	bx	r3
  }

  return ret;
}
 800b292:	2003      	movs	r0, #3
 800b294:	4770      	bx	lr
 800b296:	bf00      	nop

0800b298 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b298:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800b29a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800b29e:	b10b      	cbz	r3, 800b2a4 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800b2a0:	685b      	ldr	r3, [r3, #4]
 800b2a2:	4798      	blx	r3
  }

  return USBD_OK;
}
 800b2a4:	2000      	movs	r0, #0
 800b2a6:	bd08      	pop	{r3, pc}

0800b2a8 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b2a8:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b2aa:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
{
 800b2ae:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b2b0:	4628      	mov	r0, r5
 800b2b2:	f000 fbb9 	bl	800ba28 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 800b2b6:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 800b2ba:	2001      	movs	r0, #1
  pdev->ep0_data_len = pdev->request.wLength;
 800b2bc:	f8b4 22b0 	ldrh.w	r2, [r4, #688]	; 0x2b0
 800b2c0:	f001 031f 	and.w	r3, r1, #31
  pdev->ep0_state = USBD_EP0_SETUP;
 800b2c4:	f8c4 0294 	str.w	r0, [r4, #660]	; 0x294
  switch (pdev->request.bmRequest & 0x1FU)
 800b2c8:	4283      	cmp	r3, r0
  pdev->ep0_data_len = pdev->request.wLength;
 800b2ca:	f8c4 2298 	str.w	r2, [r4, #664]	; 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 800b2ce:	d009      	beq.n	800b2e4 <USBD_LL_SetupStage+0x3c>
 800b2d0:	2b02      	cmp	r3, #2
 800b2d2:	d013      	beq.n	800b2fc <USBD_LL_SetupStage+0x54>
 800b2d4:	b163      	cbz	r3, 800b2f0 <USBD_LL_SetupStage+0x48>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b2d6:	4620      	mov	r0, r4
 800b2d8:	f001 0180 	and.w	r1, r1, #128	; 0x80
      break;
  }

  return ret;
}
 800b2dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b2e0:	f000 bec6 	b.w	800c070 <USBD_LL_StallEP>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b2e4:	4629      	mov	r1, r5
 800b2e6:	4620      	mov	r0, r4
}
 800b2e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b2ec:	f000 bac8 	b.w	800b880 <USBD_StdItfReq>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b2f0:	4629      	mov	r1, r5
 800b2f2:	4620      	mov	r0, r4
}
 800b2f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b2f8:	f000 b924 	b.w	800b544 <USBD_StdDevReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b2fc:	4629      	mov	r1, r5
 800b2fe:	4620      	mov	r0, r4
}
 800b300:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b304:	f000 baf4 	b.w	800b8f0 <USBD_StdEPReq>

0800b308 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b308:	b570      	push	{r4, r5, r6, lr}
 800b30a:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b30c:	b929      	cbnz	r1, 800b31a <USBD_LL_DataOutStage+0x12>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b30e:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800b312:	2b03      	cmp	r3, #3
 800b314:	d00d      	beq.n	800b332 <USBD_LL_DataOutStage+0x2a>
      }
    }
  }

  return USBD_OK;
}
 800b316:	2000      	movs	r0, #0
 800b318:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b31a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b31e:	2b03      	cmp	r3, #3
 800b320:	d1f9      	bne.n	800b316 <USBD_LL_DataOutStage+0xe>
      if (pdev->pClass->DataOut != NULL)
 800b322:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800b326:	699b      	ldr	r3, [r3, #24]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d0f4      	beq.n	800b316 <USBD_LL_DataOutStage+0xe>
}
 800b32c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800b330:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800b332:	e9d0 3557 	ldrd	r3, r5, [r0, #348]	; 0x15c
 800b336:	42ab      	cmp	r3, r5
 800b338:	d808      	bhi.n	800b34c <USBD_LL_DataOutStage+0x44>
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b33a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b33e:	2b03      	cmp	r3, #3
 800b340:	d00f      	beq.n	800b362 <USBD_LL_DataOutStage+0x5a>
        (void)USBD_CtlSendStatus(pdev);
 800b342:	4620      	mov	r0, r4
 800b344:	f000 fbe6 	bl	800bb14 <USBD_CtlSendStatus>
}
 800b348:	2000      	movs	r0, #0
 800b34a:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800b34c:	1b5b      	subs	r3, r3, r5
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b34e:	4611      	mov	r1, r2
 800b350:	462a      	mov	r2, r5
 800b352:	429d      	cmp	r5, r3
        pep->rem_length -= pep->maxpacket;
 800b354:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b358:	bf28      	it	cs
 800b35a:	461a      	movcs	r2, r3
 800b35c:	f000 fbd0 	bl	800bb00 <USBD_CtlContinueRx>
 800b360:	e7d9      	b.n	800b316 <USBD_LL_DataOutStage+0xe>
          if (pdev->pClass->EP0_RxReady != NULL)
 800b362:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800b366:	691b      	ldr	r3, [r3, #16]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d0ea      	beq.n	800b342 <USBD_LL_DataOutStage+0x3a>
            pdev->pClass->EP0_RxReady(pdev);
 800b36c:	4798      	blx	r3
 800b36e:	e7e8      	b.n	800b342 <USBD_LL_DataOutStage+0x3a>

0800b370 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b370:	b570      	push	{r4, r5, r6, lr}
 800b372:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b374:	b949      	cbnz	r1, 800b38a <USBD_LL_DataInStage+0x1a>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b376:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800b37a:	2b02      	cmp	r3, #2
 800b37c:	d011      	beq.n	800b3a2 <USBD_LL_DataInStage+0x32>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800b37e:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800b382:	2b01      	cmp	r3, #1
 800b384:	d022      	beq.n	800b3cc <USBD_LL_DataInStage+0x5c>
      }
    }
  }

  return USBD_OK;
}
 800b386:	2000      	movs	r0, #0
 800b388:	bd70      	pop	{r4, r5, r6, pc}
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b38a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b38e:	2b03      	cmp	r3, #3
 800b390:	d1f9      	bne.n	800b386 <USBD_LL_DataInStage+0x16>
      if (pdev->pClass->DataIn != NULL)
 800b392:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800b396:	695b      	ldr	r3, [r3, #20]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d0f4      	beq.n	800b386 <USBD_LL_DataInStage+0x16>
}
 800b39c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800b3a0:	4718      	bx	r3
      if (pep->rem_length > pep->maxpacket)
 800b3a2:	e9d0 3607 	ldrd	r3, r6, [r0, #28]
 800b3a6:	460d      	mov	r5, r1
 800b3a8:	42b3      	cmp	r3, r6
 800b3aa:	d814      	bhi.n	800b3d6 <USBD_LL_DataInStage+0x66>
        if ((pep->maxpacket == pep->rem_length) &&
 800b3ac:	d020      	beq.n	800b3f0 <USBD_LL_DataInStage+0x80>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b3ae:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800b3b2:	2b03      	cmp	r3, #3
 800b3b4:	d029      	beq.n	800b40a <USBD_LL_DataInStage+0x9a>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b3b6:	2180      	movs	r1, #128	; 0x80
 800b3b8:	4620      	mov	r0, r4
 800b3ba:	f000 fe59 	bl	800c070 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b3be:	4620      	mov	r0, r4
 800b3c0:	f000 fbb4 	bl	800bb2c <USBD_CtlReceiveStatus>
    if (pdev->dev_test_mode == 1U)
 800b3c4:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800b3c8:	2b01      	cmp	r3, #1
 800b3ca:	d1dc      	bne.n	800b386 <USBD_LL_DataInStage+0x16>
      pdev->dev_test_mode = 0U;
 800b3cc:	2300      	movs	r3, #0
}
 800b3ce:	2000      	movs	r0, #0
      pdev->dev_test_mode = 0U;
 800b3d0:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
}
 800b3d4:	bd70      	pop	{r4, r5, r6, pc}
        pep->rem_length -= pep->maxpacket;
 800b3d6:	1b9b      	subs	r3, r3, r6
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b3d8:	4611      	mov	r1, r2
        pep->rem_length -= pep->maxpacket;
 800b3da:	61c3      	str	r3, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b3dc:	461a      	mov	r2, r3
 800b3de:	f000 fb77 	bl	800bad0 <USBD_CtlContinueSendData>
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b3e2:	462b      	mov	r3, r5
 800b3e4:	462a      	mov	r2, r5
 800b3e6:	4629      	mov	r1, r5
 800b3e8:	4620      	mov	r0, r4
 800b3ea:	f000 fe8d 	bl	800c108 <USBD_LL_PrepareReceive>
 800b3ee:	e7c6      	b.n	800b37e <USBD_LL_DataInStage+0xe>
            (pep->total_length >= pep->maxpacket) &&
 800b3f0:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800b3f2:	4293      	cmp	r3, r2
 800b3f4:	d8db      	bhi.n	800b3ae <USBD_LL_DataInStage+0x3e>
            (pep->total_length >= pep->maxpacket) &&
 800b3f6:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 800b3fa:	429a      	cmp	r2, r3
 800b3fc:	d2d7      	bcs.n	800b3ae <USBD_LL_DataInStage+0x3e>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b3fe:	460a      	mov	r2, r1
 800b400:	f000 fb66 	bl	800bad0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b404:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
 800b408:	e7eb      	b.n	800b3e2 <USBD_LL_DataInStage+0x72>
            if (pdev->pClass->EP0_TxSent != NULL)
 800b40a:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800b40e:	68db      	ldr	r3, [r3, #12]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d0d0      	beq.n	800b3b6 <USBD_LL_DataInStage+0x46>
              pdev->pClass->EP0_TxSent(pdev);
 800b414:	4620      	mov	r0, r4
 800b416:	4798      	blx	r3
 800b418:	e7cd      	b.n	800b3b6 <USBD_LL_DataInStage+0x46>
 800b41a:	bf00      	nop

0800b41c <USBD_LL_Reset>:

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 800b41c:	2100      	movs	r1, #0
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b41e:	2201      	movs	r2, #1
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClass == NULL)
 800b420:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b424:	f880 229c 	strb.w	r2, [r0, #668]	; 0x29c
  pdev->dev_config = 0U;
 800b428:	6041      	str	r1, [r0, #4]
  pdev->ep0_state = USBD_EP0_IDLE;
 800b42a:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_remote_wakeup = 0U;
 800b42e:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClass == NULL)
 800b432:	b1eb      	cbz	r3, 800b470 <USBD_LL_Reset+0x54>
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 800b434:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800b438:	b570      	push	{r4, r5, r6, lr}
 800b43a:	4604      	mov	r4, r0
  if (pdev->pClassData != NULL)
 800b43c:	b112      	cbz	r2, 800b444 <USBD_LL_Reset+0x28>
  {
    if (pdev->pClass->DeInit != NULL)
 800b43e:	685b      	ldr	r3, [r3, #4]
 800b440:	b103      	cbz	r3, 800b444 <USBD_LL_Reset+0x28>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b442:	4798      	blx	r3

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b444:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b446:	2200      	movs	r2, #0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b448:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b44a:	4620      	mov	r0, r4
 800b44c:	462b      	mov	r3, r5
 800b44e:	4611      	mov	r1, r2
 800b450:	f000 fdee 	bl	800c030 <USBD_LL_OpenEP>

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b454:	462b      	mov	r3, r5
 800b456:	2200      	movs	r2, #0
 800b458:	2180      	movs	r1, #128	; 0x80
 800b45a:	4620      	mov	r0, r4
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b45c:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b460:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b464:	f000 fde4 	bl	800c030 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  return USBD_OK;
 800b468:	2000      	movs	r0, #0
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b46a:	84a6      	strh	r6, [r4, #36]	; 0x24
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b46c:	6225      	str	r5, [r4, #32]
}
 800b46e:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 800b470:	2003      	movs	r0, #3
}
 800b472:	4770      	bx	lr

0800b474 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b474:	4603      	mov	r3, r0
  pdev->dev_speed = speed;

  return USBD_OK;
}
 800b476:	2000      	movs	r0, #0
  pdev->dev_speed = speed;
 800b478:	7419      	strb	r1, [r3, #16]
}
 800b47a:	4770      	bx	lr

0800b47c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b47c:	4603      	mov	r3, r0
  pdev->dev_old_state = pdev->dev_state;
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b47e:	2104      	movs	r1, #4

  return USBD_OK;
}
 800b480:	2000      	movs	r0, #0
  pdev->dev_old_state = pdev->dev_state;
 800b482:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800b486:	b2d2      	uxtb	r2, r2
 800b488:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b48c:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
}
 800b490:	4770      	bx	lr
 800b492:	bf00      	nop

0800b494 <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b494:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b498:	2b04      	cmp	r3, #4
 800b49a:	d104      	bne.n	800b4a6 <USBD_LL_Resume+0x12>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b49c:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 800b4a0:	b2db      	uxtb	r3, r3
 800b4a2:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 800b4a6:	2000      	movs	r0, #0
 800b4a8:	4770      	bx	lr
 800b4aa:	bf00      	nop

0800b4ac <USBD_LL_SOF>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->pClass == NULL)
 800b4ac:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800b4b0:	b15a      	cbz	r2, 800b4ca <USBD_LL_SOF+0x1e>
{
 800b4b2:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4b4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b4b8:	2b03      	cmp	r3, #3
 800b4ba:	d001      	beq.n	800b4c0 <USBD_LL_SOF+0x14>
    {
      (void)pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
 800b4bc:	2000      	movs	r0, #0
}
 800b4be:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 800b4c0:	69d3      	ldr	r3, [r2, #28]
 800b4c2:	b123      	cbz	r3, 800b4ce <USBD_LL_SOF+0x22>
      (void)pdev->pClass->SOF(pdev);
 800b4c4:	4798      	blx	r3
  return USBD_OK;
 800b4c6:	2000      	movs	r0, #0
}
 800b4c8:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800b4ca:	2003      	movs	r0, #3
}
 800b4cc:	4770      	bx	lr
  return USBD_OK;
 800b4ce:	4618      	mov	r0, r3
}
 800b4d0:	bd08      	pop	{r3, pc}
 800b4d2:	bf00      	nop

0800b4d4 <USBD_LL_IsoINIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800b4d4:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800b4d8:	b15a      	cbz	r2, 800b4f2 <USBD_LL_IsoINIncomplete+0x1e>
{
 800b4da:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4dc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b4e0:	2b03      	cmp	r3, #3
 800b4e2:	d001      	beq.n	800b4e8 <USBD_LL_IsoINIncomplete+0x14>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800b4e4:	2000      	movs	r0, #0
}
 800b4e6:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoINIncomplete != NULL)
 800b4e8:	6a13      	ldr	r3, [r2, #32]
 800b4ea:	b123      	cbz	r3, 800b4f6 <USBD_LL_IsoINIncomplete+0x22>
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800b4ec:	4798      	blx	r3
  return USBD_OK;
 800b4ee:	2000      	movs	r0, #0
}
 800b4f0:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800b4f2:	2003      	movs	r0, #3
}
 800b4f4:	4770      	bx	lr
  return USBD_OK;
 800b4f6:	4618      	mov	r0, r3
}
 800b4f8:	bd08      	pop	{r3, pc}
 800b4fa:	bf00      	nop

0800b4fc <USBD_LL_IsoOUTIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800b4fc:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 800b500:	b15a      	cbz	r2, 800b51a <USBD_LL_IsoOUTIncomplete+0x1e>
{
 800b502:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b504:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b508:	2b03      	cmp	r3, #3
 800b50a:	d001      	beq.n	800b510 <USBD_LL_IsoOUTIncomplete+0x14>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800b50c:	2000      	movs	r0, #0
}
 800b50e:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800b510:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800b512:	b123      	cbz	r3, 800b51e <USBD_LL_IsoOUTIncomplete+0x22>
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800b514:	4798      	blx	r3
  return USBD_OK;
 800b516:	2000      	movs	r0, #0
}
 800b518:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 800b51a:	2003      	movs	r0, #3
}
 800b51c:	4770      	bx	lr
  return USBD_OK;
 800b51e:	4618      	mov	r0, r3
}
 800b520:	bd08      	pop	{r3, pc}
 800b522:	bf00      	nop

0800b524 <USBD_LL_DevConnected>:
 800b524:	2000      	movs	r0, #0
 800b526:	4770      	bx	lr

0800b528 <USBD_LL_DevDisconnected>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b528:	2101      	movs	r1, #1

  if (pdev->pClass != NULL)
 800b52a:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b52e:	f880 129c 	strb.w	r1, [r0, #668]	; 0x29c
  if (pdev->pClass != NULL)
 800b532:	b12a      	cbz	r2, 800b540 <USBD_LL_DevDisconnected+0x18>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b534:	6852      	ldr	r2, [r2, #4]
 800b536:	7901      	ldrb	r1, [r0, #4]
{
 800b538:	b508      	push	{r3, lr}
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800b53a:	4790      	blx	r2
  }

  return USBD_OK;
}
 800b53c:	2000      	movs	r0, #0
 800b53e:	bd08      	pop	{r3, pc}
 800b540:	2000      	movs	r0, #0
 800b542:	4770      	bx	lr

0800b544 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b544:	b570      	push	{r4, r5, r6, lr}
 800b546:	780c      	ldrb	r4, [r1, #0]
 800b548:	b082      	sub	sp, #8
 800b54a:	460e      	mov	r6, r1
 800b54c:	4605      	mov	r5, r0
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b54e:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800b552:	2c20      	cmp	r4, #32
 800b554:	d00e      	beq.n	800b574 <USBD_StdDevReq+0x30>
 800b556:	2c40      	cmp	r4, #64	; 0x40
 800b558:	d00c      	beq.n	800b574 <USBD_StdDevReq+0x30>
 800b55a:	b1ac      	cbz	r4, 800b588 <USBD_StdDevReq+0x44>
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b55c:	2180      	movs	r1, #128	; 0x80
 800b55e:	4628      	mov	r0, r5
 800b560:	f000 fd86 	bl	800c070 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b564:	2100      	movs	r1, #0
 800b566:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 800b568:	460c      	mov	r4, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800b56a:	f000 fd81 	bl	800c070 <USBD_LL_StallEP>
}
 800b56e:	4620      	mov	r0, r4
 800b570:	b002      	add	sp, #8
 800b572:	bd70      	pop	{r4, r5, r6, pc}
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b574:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800b578:	4631      	mov	r1, r6
 800b57a:	4628      	mov	r0, r5
 800b57c:	689b      	ldr	r3, [r3, #8]
 800b57e:	4798      	blx	r3
 800b580:	4604      	mov	r4, r0
}
 800b582:	4620      	mov	r0, r4
 800b584:	b002      	add	sp, #8
 800b586:	bd70      	pop	{r4, r5, r6, pc}
      switch (req->bRequest)
 800b588:	784b      	ldrb	r3, [r1, #1]
 800b58a:	2b09      	cmp	r3, #9
 800b58c:	d8e6      	bhi.n	800b55c <USBD_StdDevReq+0x18>
 800b58e:	a201      	add	r2, pc, #4	; (adr r2, 800b594 <USBD_StdDevReq+0x50>)
 800b590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b594:	0800b5f5 	.word	0x0800b5f5
 800b598:	0800b623 	.word	0x0800b623
 800b59c:	0800b55d 	.word	0x0800b55d
 800b5a0:	0800b63f 	.word	0x0800b63f
 800b5a4:	0800b55d 	.word	0x0800b55d
 800b5a8:	0800b651 	.word	0x0800b651
 800b5ac:	0800b689 	.word	0x0800b689
 800b5b0:	0800b55d 	.word	0x0800b55d
 800b5b4:	0800b6a5 	.word	0x0800b6a5
 800b5b8:	0800b5bd 	.word	0x0800b5bd
  cfgidx = (uint8_t)(req->wValue);
 800b5bc:	7889      	ldrb	r1, [r1, #2]
 800b5be:	4eaf      	ldr	r6, [pc, #700]	; (800b87c <USBD_StdDevReq+0x338>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b5c0:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 800b5c2:	7031      	strb	r1, [r6, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b5c4:	f200 813d 	bhi.w	800b842 <USBD_StdDevReq+0x2fe>
  switch (pdev->dev_state)
 800b5c8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b5cc:	2b02      	cmp	r3, #2
 800b5ce:	b2da      	uxtb	r2, r3
 800b5d0:	f000 8125 	beq.w	800b81e <USBD_StdDevReq+0x2da>
 800b5d4:	2a03      	cmp	r2, #3
 800b5d6:	f000 80ff 	beq.w	800b7d8 <USBD_StdDevReq+0x294>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b5da:	2180      	movs	r1, #128	; 0x80
      ret = USBD_FAIL;
 800b5dc:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b5de:	f000 fd47 	bl	800c070 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b5e2:	2100      	movs	r1, #0
 800b5e4:	4628      	mov	r0, r5
 800b5e6:	f000 fd43 	bl	800c070 <USBD_LL_StallEP>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b5ea:	7831      	ldrb	r1, [r6, #0]
 800b5ec:	4628      	mov	r0, r5
 800b5ee:	f7ff fe53 	bl	800b298 <USBD_ClrClassConfig>
      break;
 800b5f2:	e7bc      	b.n	800b56e <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800b5f4:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800b5f8:	3a01      	subs	r2, #1
 800b5fa:	2a02      	cmp	r2, #2
 800b5fc:	d86a      	bhi.n	800b6d4 <USBD_StdDevReq+0x190>
      if (req->wLength != 0x2U)
 800b5fe:	88ca      	ldrh	r2, [r1, #6]
 800b600:	2a02      	cmp	r2, #2
 800b602:	d167      	bne.n	800b6d4 <USBD_StdDevReq+0x190>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b604:	2101      	movs	r1, #1
      if (pdev->dev_remote_wakeup != 0U)
 800b606:	f8d0 22a4 	ldr.w	r2, [r0, #676]	; 0x2a4
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b60a:	60c1      	str	r1, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800b60c:	b10a      	cbz	r2, 800b612 <USBD_StdDevReq+0xce>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b60e:	2203      	movs	r2, #3
 800b610:	60c2      	str	r2, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b612:	2202      	movs	r2, #2
 800b614:	f105 010c 	add.w	r1, r5, #12
 800b618:	4628      	mov	r0, r5
  USBD_StatusTypeDef ret = USBD_OK;
 800b61a:	461c      	mov	r4, r3
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b61c:	f000 fa4a 	bl	800bab4 <USBD_CtlSendData>
      break;
 800b620:	e7a5      	b.n	800b56e <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 800b622:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b626:	3b01      	subs	r3, #1
 800b628:	2b02      	cmp	r3, #2
 800b62a:	d853      	bhi.n	800b6d4 <USBD_StdDevReq+0x190>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b62c:	884b      	ldrh	r3, [r1, #2]
 800b62e:	2b01      	cmp	r3, #1
 800b630:	d19d      	bne.n	800b56e <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 800b632:	2300      	movs	r3, #0
 800b634:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b638:	f000 fa6c 	bl	800bb14 <USBD_CtlSendStatus>
 800b63c:	e797      	b.n	800b56e <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b63e:	884b      	ldrh	r3, [r1, #2]
 800b640:	2b01      	cmp	r3, #1
 800b642:	d194      	bne.n	800b56e <USBD_StdDevReq+0x2a>
    pdev->dev_remote_wakeup = 1U;
 800b644:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b648:	4628      	mov	r0, r5
 800b64a:	f000 fa63 	bl	800bb14 <USBD_CtlSendStatus>
 800b64e:	e78e      	b.n	800b56e <USBD_StdDevReq+0x2a>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b650:	888b      	ldrh	r3, [r1, #4]
 800b652:	2b00      	cmp	r3, #0
 800b654:	d13e      	bne.n	800b6d4 <USBD_StdDevReq+0x190>
 800b656:	88cb      	ldrh	r3, [r1, #6]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d13b      	bne.n	800b6d4 <USBD_StdDevReq+0x190>
 800b65c:	884e      	ldrh	r6, [r1, #2]
 800b65e:	2e7f      	cmp	r6, #127	; 0x7f
 800b660:	d838      	bhi.n	800b6d4 <USBD_StdDevReq+0x190>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b662:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b666:	2b03      	cmp	r3, #3
 800b668:	d034      	beq.n	800b6d4 <USBD_StdDevReq+0x190>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b66a:	b2f1      	uxtb	r1, r6
      pdev->dev_address = dev_addr;
 800b66c:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b670:	f000 fd2e 	bl	800c0d0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b674:	4628      	mov	r0, r5
 800b676:	f000 fa4d 	bl	800bb14 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800b67a:	2e00      	cmp	r6, #0
 800b67c:	f040 80cb 	bne.w	800b816 <USBD_StdDevReq+0x2d2>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b680:	2301      	movs	r3, #1
 800b682:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800b686:	e772      	b.n	800b56e <USBD_StdDevReq+0x2a>
          USBD_GetDescriptor(pdev, req);
 800b688:	884a      	ldrh	r2, [r1, #2]
  uint16_t len = 0U;
 800b68a:	2100      	movs	r1, #0
 800b68c:	0a13      	lsrs	r3, r2, #8
 800b68e:	f8ad 1006 	strh.w	r1, [sp, #6]
  switch (req->wValue >> 8)
 800b692:	3b01      	subs	r3, #1
 800b694:	2b06      	cmp	r3, #6
 800b696:	d81d      	bhi.n	800b6d4 <USBD_StdDevReq+0x190>
 800b698:	e8df f003 	tbb	[pc, r3]
 800b69c:	1c4d606d 	.word	0x1c4d606d
 800b6a0:	431c      	.short	0x431c
 800b6a2:	27          	.byte	0x27
 800b6a3:	00          	.byte	0x00
  if (req->wLength != 1U)
 800b6a4:	88ca      	ldrh	r2, [r1, #6]
 800b6a6:	2a01      	cmp	r2, #1
 800b6a8:	d114      	bne.n	800b6d4 <USBD_StdDevReq+0x190>
    switch (pdev->dev_state)
 800b6aa:	f890 129c 	ldrb.w	r1, [r0, #668]	; 0x29c
 800b6ae:	2902      	cmp	r1, #2
 800b6b0:	b2cb      	uxtb	r3, r1
 800b6b2:	f200 808a 	bhi.w	800b7ca <USBD_StdDevReq+0x286>
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	f43f af50 	beq.w	800b55c <USBD_StdDevReq+0x18>
        pdev->dev_default_config = 0U;
 800b6bc:	2300      	movs	r3, #0
 800b6be:	4601      	mov	r1, r0
 800b6c0:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b6c4:	f000 f9f6 	bl	800bab4 <USBD_CtlSendData>
        break;
 800b6c8:	e751      	b.n	800b56e <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b6ca:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800b6ce:	685b      	ldr	r3, [r3, #4]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d15d      	bne.n	800b790 <USBD_StdDevReq+0x24c>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b6d4:	2180      	movs	r1, #128	; 0x80
 800b6d6:	4628      	mov	r0, r5
 800b6d8:	f000 fcca 	bl	800c070 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b6dc:	4628      	mov	r0, r5
 800b6de:	2100      	movs	r1, #0
 800b6e0:	f000 fcc6 	bl	800c070 <USBD_LL_StallEP>
}
 800b6e4:	4620      	mov	r0, r4
 800b6e6:	b002      	add	sp, #8
 800b6e8:	bd70      	pop	{r4, r5, r6, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b6ea:	7c03      	ldrb	r3, [r0, #16]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d1f1      	bne.n	800b6d4 <USBD_StdDevReq+0x190>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b6f0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800b6f4:	f10d 0006 	add.w	r0, sp, #6
 800b6f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6fa:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b6fc:	2307      	movs	r3, #7
 800b6fe:	7043      	strb	r3, [r0, #1]
  if (req->wLength != 0U)
 800b700:	88f2      	ldrh	r2, [r6, #6]
 800b702:	2a00      	cmp	r2, #0
 800b704:	d0a0      	beq.n	800b648 <USBD_StdDevReq+0x104>
    if (len != 0U)
 800b706:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d0e2      	beq.n	800b6d4 <USBD_StdDevReq+0x190>
      len = MIN(len, req->wLength);
 800b70e:	429a      	cmp	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b710:	4601      	mov	r1, r0
 800b712:	4628      	mov	r0, r5
      len = MIN(len, req->wLength);
 800b714:	bf28      	it	cs
 800b716:	461a      	movcs	r2, r3
 800b718:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b71c:	f000 f9ca 	bl	800bab4 <USBD_CtlSendData>
 800b720:	e725      	b.n	800b56e <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b722:	7c03      	ldrb	r3, [r0, #16]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d1d5      	bne.n	800b6d4 <USBD_StdDevReq+0x190>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b728:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800b72c:	f10d 0006 	add.w	r0, sp, #6
 800b730:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b732:	4798      	blx	r3
  if (err != 0U)
 800b734:	e7e4      	b.n	800b700 <USBD_StdDevReq+0x1bc>
      switch ((uint8_t)(req->wValue))
 800b736:	b2d2      	uxtb	r2, r2
 800b738:	2a05      	cmp	r2, #5
 800b73a:	d8cb      	bhi.n	800b6d4 <USBD_StdDevReq+0x190>
 800b73c:	a301      	add	r3, pc, #4	; (adr r3, 800b744 <USBD_StdDevReq+0x200>)
 800b73e:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 800b742:	bf00      	nop
 800b744:	0800b6cb 	.word	0x0800b6cb
 800b748:	0800b7bf 	.word	0x0800b7bf
 800b74c:	0800b7b3 	.word	0x0800b7b3
 800b750:	0800b7a7 	.word	0x0800b7a7
 800b754:	0800b79b 	.word	0x0800b79b
 800b758:	0800b787 	.word	0x0800b787
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b75c:	7c03      	ldrb	r3, [r0, #16]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	f040 8083 	bne.w	800b86a <USBD_StdDevReq+0x326>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b764:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800b768:	f10d 0006 	add.w	r0, sp, #6
 800b76c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b76e:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b770:	2302      	movs	r3, #2
 800b772:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800b774:	e7c4      	b.n	800b700 <USBD_StdDevReq+0x1bc>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b776:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800b77a:	f10d 0106 	add.w	r1, sp, #6
 800b77e:	7c00      	ldrb	r0, [r0, #16]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	4798      	blx	r3
  if (err != 0U)
 800b784:	e7bc      	b.n	800b700 <USBD_StdDevReq+0x1bc>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b786:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800b78a:	699b      	ldr	r3, [r3, #24]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d0a1      	beq.n	800b6d4 <USBD_StdDevReq+0x190>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b790:	f10d 0106 	add.w	r1, sp, #6
 800b794:	7c28      	ldrb	r0, [r5, #16]
 800b796:	4798      	blx	r3
  if (err != 0U)
 800b798:	e7b2      	b.n	800b700 <USBD_StdDevReq+0x1bc>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b79a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800b79e:	695b      	ldr	r3, [r3, #20]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d1f5      	bne.n	800b790 <USBD_StdDevReq+0x24c>
 800b7a4:	e796      	b.n	800b6d4 <USBD_StdDevReq+0x190>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b7a6:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800b7aa:	691b      	ldr	r3, [r3, #16]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d1ef      	bne.n	800b790 <USBD_StdDevReq+0x24c>
 800b7b0:	e790      	b.n	800b6d4 <USBD_StdDevReq+0x190>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b7b2:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800b7b6:	68db      	ldr	r3, [r3, #12]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d1e9      	bne.n	800b790 <USBD_StdDevReq+0x24c>
 800b7bc:	e78a      	b.n	800b6d4 <USBD_StdDevReq+0x190>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b7be:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800b7c2:	689b      	ldr	r3, [r3, #8]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d1e3      	bne.n	800b790 <USBD_StdDevReq+0x24c>
 800b7c8:	e784      	b.n	800b6d4 <USBD_StdDevReq+0x190>
    switch (pdev->dev_state)
 800b7ca:	2b03      	cmp	r3, #3
 800b7cc:	f47f aec6 	bne.w	800b55c <USBD_StdDevReq+0x18>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b7d0:	1d01      	adds	r1, r0, #4
 800b7d2:	f000 f96f 	bl	800bab4 <USBD_CtlSendData>
        break;
 800b7d6:	e6ca      	b.n	800b56e <USBD_StdDevReq+0x2a>
      if (cfgidx == 0U)
 800b7d8:	2900      	cmp	r1, #0
 800b7da:	d03b      	beq.n	800b854 <USBD_StdDevReq+0x310>
      else if (cfgidx != pdev->dev_config)
 800b7dc:	6841      	ldr	r1, [r0, #4]
 800b7de:	2901      	cmp	r1, #1
 800b7e0:	f43f af32 	beq.w	800b648 <USBD_StdDevReq+0x104>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b7e4:	b2c9      	uxtb	r1, r1
 800b7e6:	f7ff fd57 	bl	800b298 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b7ea:	7831      	ldrb	r1, [r6, #0]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b7ec:	4628      	mov	r0, r5
        pdev->dev_config = cfgidx;
 800b7ee:	6069      	str	r1, [r5, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b7f0:	f7ff fd4a 	bl	800b288 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800b7f4:	4606      	mov	r6, r0
 800b7f6:	2800      	cmp	r0, #0
 800b7f8:	f43f af26 	beq.w	800b648 <USBD_StdDevReq+0x104>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b7fc:	2180      	movs	r1, #128	; 0x80
 800b7fe:	4628      	mov	r0, r5
 800b800:	f000 fc36 	bl	800c070 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b804:	2100      	movs	r1, #0
 800b806:	4628      	mov	r0, r5
 800b808:	4634      	mov	r4, r6
 800b80a:	f000 fc31 	bl	800c070 <USBD_LL_StallEP>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b80e:	7929      	ldrb	r1, [r5, #4]
 800b810:	4628      	mov	r0, r5
 800b812:	f7ff fd41 	bl	800b298 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b816:	2302      	movs	r3, #2
 800b818:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800b81c:	e6a7      	b.n	800b56e <USBD_StdDevReq+0x2a>
      if (cfgidx != 0U)
 800b81e:	2900      	cmp	r1, #0
 800b820:	f43f af12 	beq.w	800b648 <USBD_StdDevReq+0x104>
        pdev->dev_config = cfgidx;
 800b824:	2101      	movs	r1, #1
 800b826:	6041      	str	r1, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b828:	f7ff fd2e 	bl	800b288 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800b82c:	4604      	mov	r4, r0
 800b82e:	2800      	cmp	r0, #0
 800b830:	f47f af50 	bne.w	800b6d4 <USBD_StdDevReq+0x190>
          (void)USBD_CtlSendStatus(pdev);
 800b834:	4628      	mov	r0, r5
 800b836:	f000 f96d 	bl	800bb14 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b83a:	2303      	movs	r3, #3
 800b83c:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 800b840:	e695      	b.n	800b56e <USBD_StdDevReq+0x2a>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b842:	2180      	movs	r1, #128	; 0x80
    return USBD_FAIL;
 800b844:	2403      	movs	r4, #3
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b846:	f000 fc13 	bl	800c070 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b84a:	4628      	mov	r0, r5
 800b84c:	2100      	movs	r1, #0
 800b84e:	f000 fc0f 	bl	800c070 <USBD_LL_StallEP>
    return USBD_FAIL;
 800b852:	e68c      	b.n	800b56e <USBD_StdDevReq+0x2a>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b854:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;
 800b856:	6041      	str	r1, [r0, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b858:	460c      	mov	r4, r1
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b85a:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b85e:	f7ff fd1b 	bl	800b298 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b862:	4628      	mov	r0, r5
 800b864:	f000 f956 	bl	800bb14 <USBD_CtlSendStatus>
 800b868:	e681      	b.n	800b56e <USBD_StdDevReq+0x2a>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b86a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800b86e:	f10d 0006 	add.w	r0, sp, #6
 800b872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b874:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b876:	2302      	movs	r3, #2
 800b878:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800b87a:	e741      	b.n	800b700 <USBD_StdDevReq+0x1bc>
 800b87c:	24000674 	.word	0x24000674

0800b880 <USBD_StdItfReq>:
{
 800b880:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b882:	780b      	ldrb	r3, [r1, #0]
{
 800b884:	460d      	mov	r5, r1
 800b886:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b888:	f003 0260 	and.w	r2, r3, #96	; 0x60
 800b88c:	2a40      	cmp	r2, #64	; 0x40
 800b88e:	d00b      	beq.n	800b8a8 <USBD_StdItfReq+0x28>
 800b890:	065b      	lsls	r3, r3, #25
 800b892:	d509      	bpl.n	800b8a8 <USBD_StdItfReq+0x28>
  USBD_StatusTypeDef ret = USBD_OK;
 800b894:	2500      	movs	r5, #0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b896:	2180      	movs	r1, #128	; 0x80
 800b898:	f000 fbea 	bl	800c070 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b89c:	4620      	mov	r0, r4
 800b89e:	4629      	mov	r1, r5
 800b8a0:	f000 fbe6 	bl	800c070 <USBD_LL_StallEP>
}
 800b8a4:	4628      	mov	r0, r5
 800b8a6:	bd38      	pop	{r3, r4, r5, pc}
      switch (pdev->dev_state)
 800b8a8:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800b8ac:	3b01      	subs	r3, #1
 800b8ae:	2b02      	cmp	r3, #2
 800b8b0:	d812      	bhi.n	800b8d8 <USBD_StdItfReq+0x58>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b8b2:	792b      	ldrb	r3, [r5, #4]
 800b8b4:	2b01      	cmp	r3, #1
 800b8b6:	d80f      	bhi.n	800b8d8 <USBD_StdItfReq+0x58>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b8b8:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800b8bc:	4629      	mov	r1, r5
 800b8be:	4620      	mov	r0, r4
 800b8c0:	689b      	ldr	r3, [r3, #8]
 800b8c2:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b8c4:	88eb      	ldrh	r3, [r5, #6]
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b8c6:	4605      	mov	r5, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d1eb      	bne.n	800b8a4 <USBD_StdItfReq+0x24>
 800b8cc:	2800      	cmp	r0, #0
 800b8ce:	d1e9      	bne.n	800b8a4 <USBD_StdItfReq+0x24>
              (void)USBD_CtlSendStatus(pdev);
 800b8d0:	4620      	mov	r0, r4
 800b8d2:	f000 f91f 	bl	800bb14 <USBD_CtlSendStatus>
 800b8d6:	e7e5      	b.n	800b8a4 <USBD_StdItfReq+0x24>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b8d8:	2180      	movs	r1, #128	; 0x80
 800b8da:	4620      	mov	r0, r4
 800b8dc:	f000 fbc8 	bl	800c070 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b8e0:	2100      	movs	r1, #0
 800b8e2:	4620      	mov	r0, r4
  USBD_StatusTypeDef ret = USBD_OK;
 800b8e4:	460d      	mov	r5, r1
  (void)USBD_LL_StallEP(pdev, 0U);
 800b8e6:	f000 fbc3 	bl	800c070 <USBD_LL_StallEP>
}
 800b8ea:	4628      	mov	r0, r5
 800b8ec:	bd38      	pop	{r3, r4, r5, pc}
 800b8ee:	bf00      	nop

0800b8f0 <USBD_StdEPReq>:
{
 800b8f0:	b570      	push	{r4, r5, r6, lr}
 800b8f2:	780b      	ldrb	r3, [r1, #0]
 800b8f4:	460d      	mov	r5, r1
 800b8f6:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b8f8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b8fc:	2b20      	cmp	r3, #32
 800b8fe:	d01b      	beq.n	800b938 <USBD_StdEPReq+0x48>
 800b900:	2b40      	cmp	r3, #64	; 0x40
 800b902:	d019      	beq.n	800b938 <USBD_StdEPReq+0x48>
 800b904:	b303      	cbz	r3, 800b948 <USBD_StdEPReq+0x58>
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b906:	2180      	movs	r1, #128	; 0x80
 800b908:	4620      	mov	r0, r4
 800b90a:	f000 fbb1 	bl	800c070 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b90e:	4620      	mov	r0, r4
 800b910:	2100      	movs	r1, #0
 800b912:	f000 fbad 	bl	800c070 <USBD_LL_StallEP>
}
 800b916:	2000      	movs	r0, #0
 800b918:	bd70      	pop	{r4, r5, r6, pc}
          switch (pdev->dev_state)
 800b91a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b91e:	2b02      	cmp	r3, #2
 800b920:	b2da      	uxtb	r2, r3
 800b922:	d04e      	beq.n	800b9c2 <USBD_StdEPReq+0xd2>
 800b924:	2a03      	cmp	r2, #3
 800b926:	d1ee      	bne.n	800b906 <USBD_StdEPReq+0x16>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b928:	886b      	ldrh	r3, [r5, #2]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d1f3      	bne.n	800b916 <USBD_StdEPReq+0x26>
                if ((ep_addr & 0x7FU) != 0x00U)
 800b92e:	064e      	lsls	r6, r1, #25
 800b930:	d172      	bne.n	800ba18 <USBD_StdEPReq+0x128>
                (void)USBD_CtlSendStatus(pdev);
 800b932:	4620      	mov	r0, r4
 800b934:	f000 f8ee 	bl	800bb14 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b938:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800b93c:	4629      	mov	r1, r5
 800b93e:	4620      	mov	r0, r4
 800b940:	689b      	ldr	r3, [r3, #8]
}
 800b942:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b946:	4718      	bx	r3
      switch (req->bRequest)
 800b948:	784b      	ldrb	r3, [r1, #1]
  ep_addr = LOBYTE(req->wIndex);
 800b94a:	888a      	ldrh	r2, [r1, #4]
 800b94c:	2b01      	cmp	r3, #1
 800b94e:	b2d1      	uxtb	r1, r2
      switch (req->bRequest)
 800b950:	d0e3      	beq.n	800b91a <USBD_StdEPReq+0x2a>
 800b952:	2b03      	cmp	r3, #3
 800b954:	d024      	beq.n	800b9a0 <USBD_StdEPReq+0xb0>
 800b956:	2b00      	cmp	r3, #0
 800b958:	d1d5      	bne.n	800b906 <USBD_StdEPReq+0x16>
          switch (pdev->dev_state)
 800b95a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b95e:	2b02      	cmp	r3, #2
 800b960:	b2d8      	uxtb	r0, r3
 800b962:	d037      	beq.n	800b9d4 <USBD_StdEPReq+0xe4>
 800b964:	2803      	cmp	r0, #3
 800b966:	d1ce      	bne.n	800b906 <USBD_StdEPReq+0x16>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b968:	f001 030f 	and.w	r3, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 800b96c:	0612      	lsls	r2, r2, #24
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b96e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800b972:	eb04 0383 	add.w	r3, r4, r3, lsl #2
              if ((ep_addr & 0x80U) == 0x80U)
 800b976:	d43e      	bmi.n	800b9f6 <USBD_StdEPReq+0x106>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b978:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d0c2      	beq.n	800b906 <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b980:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800b984:	2514      	movs	r5, #20
 800b986:	fb05 4503 	mla	r5, r5, r3, r4
 800b98a:	f505 75aa 	add.w	r5, r5, #340	; 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d13c      	bne.n	800ba0c <USBD_StdEPReq+0x11c>
                pep->status = 0x0001U;
 800b992:	602b      	str	r3, [r5, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b994:	4629      	mov	r1, r5
 800b996:	4620      	mov	r0, r4
 800b998:	2202      	movs	r2, #2
 800b99a:	f000 f88b 	bl	800bab4 <USBD_CtlSendData>
              break;
 800b99e:	e7ba      	b.n	800b916 <USBD_StdEPReq+0x26>
          switch (pdev->dev_state)
 800b9a0:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800b9a4:	2b02      	cmp	r3, #2
 800b9a6:	b2da      	uxtb	r2, r3
 800b9a8:	d00b      	beq.n	800b9c2 <USBD_StdEPReq+0xd2>
 800b9aa:	2a03      	cmp	r2, #3
 800b9ac:	d1ab      	bne.n	800b906 <USBD_StdEPReq+0x16>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b9ae:	886b      	ldrh	r3, [r5, #2]
 800b9b0:	b91b      	cbnz	r3, 800b9ba <USBD_StdEPReq+0xca>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b9b2:	064a      	lsls	r2, r1, #25
 800b9b4:	d001      	beq.n	800b9ba <USBD_StdEPReq+0xca>
 800b9b6:	88eb      	ldrh	r3, [r5, #6]
 800b9b8:	b39b      	cbz	r3, 800ba22 <USBD_StdEPReq+0x132>
              (void)USBD_CtlSendStatus(pdev);
 800b9ba:	4620      	mov	r0, r4
 800b9bc:	f000 f8aa 	bl	800bb14 <USBD_CtlSendStatus>
              break;
 800b9c0:	e7a9      	b.n	800b916 <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b9c2:	064b      	lsls	r3, r1, #25
 800b9c4:	d09f      	beq.n	800b906 <USBD_StdEPReq+0x16>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b9c6:	f000 fb53 	bl	800c070 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b9ca:	4620      	mov	r0, r4
 800b9cc:	2180      	movs	r1, #128	; 0x80
 800b9ce:	f000 fb4f 	bl	800c070 <USBD_LL_StallEP>
 800b9d2:	e7a0      	b.n	800b916 <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b9d4:	0648      	lsls	r0, r1, #25
 800b9d6:	d196      	bne.n	800b906 <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b9d8:	0611      	lsls	r1, r2, #24
              pep->status = 0x0000U;
 800b9da:	f04f 0300 	mov.w	r3, #0
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b9de:	4620      	mov	r0, r4
 800b9e0:	f04f 0202 	mov.w	r2, #2
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b9e4:	bf4c      	ite	mi
 800b9e6:	f104 0114 	addmi.w	r1, r4, #20
 800b9ea:	f504 71aa 	addpl.w	r1, r4, #340	; 0x154
              pep->status = 0x0000U;
 800b9ee:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b9f0:	f000 f860 	bl	800bab4 <USBD_CtlSendData>
              break;
 800b9f4:	e78f      	b.n	800b916 <USBD_StdEPReq+0x26>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b9f6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d084      	beq.n	800b906 <USBD_StdEPReq+0x16>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b9fc:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800ba00:	1c5d      	adds	r5, r3, #1
 800ba02:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800ba06:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800ba0a:	e7c0      	b.n	800b98e <USBD_StdEPReq+0x9e>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ba0c:	4620      	mov	r0, r4
 800ba0e:	f000 fb4b 	bl	800c0a8 <USBD_LL_IsStallEP>
 800ba12:	b120      	cbz	r0, 800ba1e <USBD_StdEPReq+0x12e>
                pep->status = 0x0001U;
 800ba14:	2301      	movs	r3, #1
 800ba16:	e7bc      	b.n	800b992 <USBD_StdEPReq+0xa2>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ba18:	f000 fb38 	bl	800c08c <USBD_LL_ClearStallEP>
 800ba1c:	e789      	b.n	800b932 <USBD_StdEPReq+0x42>
                pep->status = 0x0000U;
 800ba1e:	6028      	str	r0, [r5, #0]
 800ba20:	e7b8      	b.n	800b994 <USBD_StdEPReq+0xa4>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ba22:	f000 fb25 	bl	800c070 <USBD_LL_StallEP>
 800ba26:	e7c8      	b.n	800b9ba <USBD_StdEPReq+0xca>

0800ba28 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800ba28:	780b      	ldrb	r3, [r1, #0]
 800ba2a:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800ba2c:	784b      	ldrb	r3, [r1, #1]
 800ba2e:	7043      	strb	r3, [r0, #1]

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ba30:	78ca      	ldrb	r2, [r1, #3]
 800ba32:	788b      	ldrb	r3, [r1, #2]
 800ba34:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 800ba38:	8043      	strh	r3, [r0, #2]
 800ba3a:	794a      	ldrb	r2, [r1, #5]
 800ba3c:	790b      	ldrb	r3, [r1, #4]
 800ba3e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 800ba42:	8083      	strh	r3, [r0, #4]
 800ba44:	79ca      	ldrb	r2, [r1, #7]
 800ba46:	798b      	ldrb	r3, [r1, #6]
 800ba48:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 800ba4c:	80c3      	strh	r3, [r0, #6]
}
 800ba4e:	4770      	bx	lr

0800ba50 <USBD_CtlError>:
{
 800ba50:	b510      	push	{r4, lr}
 800ba52:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ba54:	2180      	movs	r1, #128	; 0x80
 800ba56:	f000 fb0b 	bl	800c070 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ba5a:	2100      	movs	r1, #0
 800ba5c:	4620      	mov	r0, r4
}
 800ba5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800ba62:	f000 bb05 	b.w	800c070 <USBD_LL_StallEP>
 800ba66:	bf00      	nop

0800ba68 <USBD_GetString>:
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 800ba68:	b308      	cbz	r0, 800baae <USBD_GetString+0x46>
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800ba6a:	7803      	ldrb	r3, [r0, #0]
{
 800ba6c:	b470      	push	{r4, r5, r6}
  while (*pbuff != (uint8_t)'\0')
 800ba6e:	b1fb      	cbz	r3, 800bab0 <USBD_GetString+0x48>
 800ba70:	4604      	mov	r4, r0
 800ba72:	f1c0 0601 	rsb	r6, r0, #1
  {
    len++;
 800ba76:	19a3      	adds	r3, r4, r6
  while (*pbuff != (uint8_t)'\0')
 800ba78:	f814 5f01 	ldrb.w	r5, [r4, #1]!
 800ba7c:	b2db      	uxtb	r3, r3
 800ba7e:	2d00      	cmp	r5, #0
 800ba80:	d1f9      	bne.n	800ba76 <USBD_GetString+0xe>
 800ba82:	3301      	adds	r3, #1
 800ba84:	005b      	lsls	r3, r3, #1
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ba86:	2403      	movs	r4, #3
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800ba88:	8013      	strh	r3, [r2, #0]
  unicode[idx] = *(uint8_t *)len;
 800ba8a:	700b      	strb	r3, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ba8c:	704c      	strb	r4, [r1, #1]
  while (*pdesc != (uint8_t)'\0')
 800ba8e:	7804      	ldrb	r4, [r0, #0]
 800ba90:	b15c      	cbz	r4, 800baaa <USBD_GetString+0x42>
  idx++;
 800ba92:	2302      	movs	r3, #2
    unicode[idx] = 0U;
 800ba94:	2500      	movs	r5, #0
    idx++;
 800ba96:	1c5a      	adds	r2, r3, #1
    unicode[idx] = *pdesc;
 800ba98:	54cc      	strb	r4, [r1, r3]
    idx++;
 800ba9a:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 800ba9c:	b2d2      	uxtb	r2, r2
    idx++;
 800ba9e:	b2db      	uxtb	r3, r3
    unicode[idx] = 0U;
 800baa0:	548d      	strb	r5, [r1, r2]
  while (*pdesc != (uint8_t)'\0')
 800baa2:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 800baa6:	2c00      	cmp	r4, #0
 800baa8:	d1f5      	bne.n	800ba96 <USBD_GetString+0x2e>
}
 800baaa:	bc70      	pop	{r4, r5, r6}
 800baac:	4770      	bx	lr
 800baae:	4770      	bx	lr
  while (*pbuff != (uint8_t)'\0')
 800bab0:	2302      	movs	r3, #2
 800bab2:	e7e8      	b.n	800ba86 <USBD_GetString+0x1e>

0800bab4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bab4:	b538      	push	{r3, r4, r5, lr}
 800bab6:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bab8:	2502      	movs	r5, #2
{
 800baba:	460a      	mov	r2, r1
#else
  pdev->ep_in[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800babc:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800babe:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  pdev->ep_in[0].rem_length = len;
 800bac2:	e9c0 3306 	strd	r3, r3, [r0, #24]
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bac6:	f000 fb11 	bl	800c0ec <USBD_LL_Transmit>

  return USBD_OK;
}
 800baca:	2000      	movs	r0, #0
 800bacc:	bd38      	pop	{r3, r4, r5, pc}
 800bace:	bf00      	nop

0800bad0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800bad0:	b510      	push	{r4, lr}
 800bad2:	460c      	mov	r4, r1
 800bad4:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bad6:	2100      	movs	r1, #0
 800bad8:	4622      	mov	r2, r4
 800bada:	f000 fb07 	bl	800c0ec <USBD_LL_Transmit>

  return USBD_OK;
}
 800bade:	2000      	movs	r0, #0
 800bae0:	bd10      	pop	{r4, pc}
 800bae2:	bf00      	nop

0800bae4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800bae4:	b538      	push	{r3, r4, r5, lr}
 800bae6:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bae8:	2503      	movs	r5, #3
{
 800baea:	460a      	mov	r2, r1
#else
  pdev->ep_out[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800baec:	2100      	movs	r1, #0
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800baee:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  pdev->ep_out[0].rem_length = len;
 800baf2:	e9c0 3356 	strd	r3, r3, [r0, #344]	; 0x158
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800baf6:	f000 fb07 	bl	800c108 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800bafa:	2000      	movs	r0, #0
 800bafc:	bd38      	pop	{r3, r4, r5, pc}
 800bafe:	bf00      	nop

0800bb00 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800bb00:	b510      	push	{r4, lr}
 800bb02:	460c      	mov	r4, r1
 800bb04:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bb06:	2100      	movs	r1, #0
 800bb08:	4622      	mov	r2, r4
 800bb0a:	f000 fafd 	bl	800c108 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800bb0e:	2000      	movs	r0, #0
 800bb10:	bd10      	pop	{r4, pc}
 800bb12:	bf00      	nop

0800bb14 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bb14:	b538      	push	{r3, r4, r5, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bb16:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bb18:	2504      	movs	r5, #4
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bb1a:	461a      	mov	r2, r3
 800bb1c:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bb1e:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bb22:	f000 fae3 	bl	800c0ec <USBD_LL_Transmit>

  return USBD_OK;
}
 800bb26:	2000      	movs	r0, #0
 800bb28:	bd38      	pop	{r3, r4, r5, pc}
 800bb2a:	bf00      	nop

0800bb2c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bb2c:	b538      	push	{r3, r4, r5, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bb2e:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bb30:	2505      	movs	r5, #5
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bb32:	461a      	mov	r2, r3
 800bb34:	4619      	mov	r1, r3
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bb36:	f8c0 5294 	str.w	r5, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bb3a:	f000 fae5 	bl	800c108 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800bb3e:	2000      	movs	r0, #0
 800bb40:	bd38      	pop	{r3, r4, r5, pc}
 800bb42:	bf00      	nop

0800bb44 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800bb44:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800bb46:	2200      	movs	r2, #0
 800bb48:	4919      	ldr	r1, [pc, #100]	; (800bbb0 <MX_USB_DEVICE_Init+0x6c>)
 800bb4a:	481a      	ldr	r0, [pc, #104]	; (800bbb4 <MX_USB_DEVICE_Init+0x70>)
 800bb4c:	f7ff fb6c 	bl	800b228 <USBD_Init>
 800bb50:	b988      	cbnz	r0, 800bb76 <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800bb52:	4919      	ldr	r1, [pc, #100]	; (800bbb8 <MX_USB_DEVICE_Init+0x74>)
 800bb54:	4817      	ldr	r0, [pc, #92]	; (800bbb4 <MX_USB_DEVICE_Init+0x70>)
 800bb56:	f7ff fb7b 	bl	800b250 <USBD_RegisterClass>
 800bb5a:	b9a0      	cbnz	r0, 800bb86 <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800bb5c:	4917      	ldr	r1, [pc, #92]	; (800bbbc <MX_USB_DEVICE_Init+0x78>)
 800bb5e:	4815      	ldr	r0, [pc, #84]	; (800bbb4 <MX_USB_DEVICE_Init+0x70>)
 800bb60:	f7ff fb12 	bl	800b188 <USBD_CDC_RegisterInterface>
 800bb64:	b9b8      	cbnz	r0, 800bb96 <MX_USB_DEVICE_Init+0x52>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800bb66:	4813      	ldr	r0, [pc, #76]	; (800bbb4 <MX_USB_DEVICE_Init+0x70>)
 800bb68:	f7ff fb8c 	bl	800b284 <USBD_Start>
 800bb6c:	b9d0      	cbnz	r0, 800bba4 <MX_USB_DEVICE_Init+0x60>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800bb6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800bb72:	f7fb bb99 	b.w	80072a8 <HAL_PWREx_EnableUSBVoltageDetector>
    Error_Handler();
 800bb76:	f7f6 fd81 	bl	800267c <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800bb7a:	490f      	ldr	r1, [pc, #60]	; (800bbb8 <MX_USB_DEVICE_Init+0x74>)
 800bb7c:	480d      	ldr	r0, [pc, #52]	; (800bbb4 <MX_USB_DEVICE_Init+0x70>)
 800bb7e:	f7ff fb67 	bl	800b250 <USBD_RegisterClass>
 800bb82:	2800      	cmp	r0, #0
 800bb84:	d0ea      	beq.n	800bb5c <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 800bb86:	f7f6 fd79 	bl	800267c <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800bb8a:	490c      	ldr	r1, [pc, #48]	; (800bbbc <MX_USB_DEVICE_Init+0x78>)
 800bb8c:	4809      	ldr	r0, [pc, #36]	; (800bbb4 <MX_USB_DEVICE_Init+0x70>)
 800bb8e:	f7ff fafb 	bl	800b188 <USBD_CDC_RegisterInterface>
 800bb92:	2800      	cmp	r0, #0
 800bb94:	d0e7      	beq.n	800bb66 <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 800bb96:	f7f6 fd71 	bl	800267c <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800bb9a:	4806      	ldr	r0, [pc, #24]	; (800bbb4 <MX_USB_DEVICE_Init+0x70>)
 800bb9c:	f7ff fb72 	bl	800b284 <USBD_Start>
 800bba0:	2800      	cmp	r0, #0
 800bba2:	d0e4      	beq.n	800bb6e <MX_USB_DEVICE_Init+0x2a>
    Error_Handler();
 800bba4:	f7f6 fd6a 	bl	800267c <Error_Handler>
}
 800bba8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_PWREx_EnableUSBVoltageDetector();
 800bbac:	f7fb bb7c 	b.w	80072a8 <HAL_PWREx_EnableUSBVoltageDetector>
 800bbb0:	24000330 	.word	0x24000330
 800bbb4:	2400da04 	.word	0x2400da04
 800bbb8:	24000204 	.word	0x24000204
 800bbbc:	24000314 	.word	0x24000314

0800bbc0 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800bbc0:	2000      	movs	r0, #0
 800bbc2:	4770      	bx	lr

0800bbc4 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800bbc4:	2000      	movs	r0, #0
 800bbc6:	4770      	bx	lr

0800bbc8 <CDC_Receive_FS>:
{
 800bbc8:	b570      	push	{r4, r5, r6, lr}
 800bbca:	4604      	mov	r4, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800bbcc:	4e08      	ldr	r6, [pc, #32]	; (800bbf0 <CDC_Receive_FS+0x28>)
{
 800bbce:	460d      	mov	r5, r1
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800bbd0:	4630      	mov	r0, r6
 800bbd2:	4621      	mov	r1, r4
 800bbd4:	f7ff faec 	bl	800b1b0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800bbd8:	4630      	mov	r0, r6
 800bbda:	f7ff fb0b 	bl	800b1f4 <USBD_CDC_ReceivePacket>
 800bbde:	682a      	ldr	r2, [r5, #0]
 800bbe0:	4b04      	ldr	r3, [pc, #16]	; (800bbf4 <CDC_Receive_FS+0x2c>)
  memcpy(UartRXString, Buf, USBRXLength);
 800bbe2:	4621      	mov	r1, r4
 800bbe4:	4804      	ldr	r0, [pc, #16]	; (800bbf8 <CDC_Receive_FS+0x30>)
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);  USBRXLength = *Len;
 800bbe6:	601a      	str	r2, [r3, #0]
  memcpy(UartRXString, Buf, USBRXLength);
 800bbe8:	f001 fbdc 	bl	800d3a4 <memcpy>
}
 800bbec:	2000      	movs	r0, #0
 800bbee:	bd70      	pop	{r4, r5, r6, pc}
 800bbf0:	2400da04 	.word	0x2400da04
 800bbf4:	240078c0 	.word	0x240078c0
 800bbf8:	240046b4 	.word	0x240046b4

0800bbfc <CDC_Init_FS>:
{
 800bbfc:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800bbfe:	4c06      	ldr	r4, [pc, #24]	; (800bc18 <CDC_Init_FS+0x1c>)
 800bc00:	2200      	movs	r2, #0
 800bc02:	4906      	ldr	r1, [pc, #24]	; (800bc1c <CDC_Init_FS+0x20>)
 800bc04:	4620      	mov	r0, r4
 800bc06:	f7ff fac7 	bl	800b198 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bc0a:	4620      	mov	r0, r4
 800bc0c:	4904      	ldr	r1, [pc, #16]	; (800bc20 <CDC_Init_FS+0x24>)
 800bc0e:	f7ff facf 	bl	800b1b0 <USBD_CDC_SetRxBuffer>
}
 800bc12:	2000      	movs	r0, #0
 800bc14:	bd10      	pop	{r4, pc}
 800bc16:	bf00      	nop
 800bc18:	2400da04 	.word	0x2400da04
 800bc1c:	2400e4d4 	.word	0x2400e4d4
 800bc20:	2400dcd4 	.word	0x2400dcd4

0800bc24 <CDC_Control_FS>:
  switch(cmd)
 800bc24:	2820      	cmp	r0, #32
 800bc26:	d00a      	beq.n	800bc3e <CDC_Control_FS+0x1a>
 800bc28:	2821      	cmp	r0, #33	; 0x21
 800bc2a:	d106      	bne.n	800bc3a <CDC_Control_FS+0x16>
    	 memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800bc2c:	4b0a      	ldr	r3, [pc, #40]	; (800bc58 <CDC_Control_FS+0x34>)
 800bc2e:	6818      	ldr	r0, [r3, #0]
 800bc30:	889a      	ldrh	r2, [r3, #4]
 800bc32:	799b      	ldrb	r3, [r3, #6]
 800bc34:	6008      	str	r0, [r1, #0]
 800bc36:	808a      	strh	r2, [r1, #4]
 800bc38:	718b      	strb	r3, [r1, #6]
}
 800bc3a:	2000      	movs	r0, #0
 800bc3c:	4770      	bx	lr
{
 800bc3e:	b410      	push	{r4}
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800bc40:	4b05      	ldr	r3, [pc, #20]	; (800bc58 <CDC_Control_FS+0x34>)
 800bc42:	6808      	ldr	r0, [r1, #0]
 800bc44:	888c      	ldrh	r4, [r1, #4]
 800bc46:	798a      	ldrb	r2, [r1, #6]
 800bc48:	6018      	str	r0, [r3, #0]
}
 800bc4a:	2000      	movs	r0, #0
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800bc4c:	809c      	strh	r4, [r3, #4]
 800bc4e:	719a      	strb	r2, [r3, #6]
}
 800bc50:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bc54:	4770      	bx	lr
 800bc56:	bf00      	nop
 800bc58:	24000328 	.word	0x24000328

0800bc5c <CDC_Transmit_FS>:
{
 800bc5c:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800bc5e:	4c09      	ldr	r4, [pc, #36]	; (800bc84 <CDC_Transmit_FS+0x28>)
 800bc60:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  if (hcdc->TxState != 0){
 800bc64:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800bc68:	b10b      	cbz	r3, 800bc6e <CDC_Transmit_FS+0x12>
}
 800bc6a:	2001      	movs	r0, #1
 800bc6c:	bd10      	pop	{r4, pc}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800bc6e:	460a      	mov	r2, r1
 800bc70:	4601      	mov	r1, r0
 800bc72:	4620      	mov	r0, r4
 800bc74:	f7ff fa90 	bl	800b198 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800bc78:	4620      	mov	r0, r4
}
 800bc7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800bc7e:	f7ff baa1 	b.w	800b1c4 <USBD_CDC_TransmitPacket>
 800bc82:	bf00      	nop
 800bc84:	2400da04 	.word	0x2400da04

0800bc88 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800bc88:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 800bc8a:	4801      	ldr	r0, [pc, #4]	; (800bc90 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 800bc8c:	800b      	strh	r3, [r1, #0]
}
 800bc8e:	4770      	bx	lr
 800bc90:	2400034c 	.word	0x2400034c

0800bc94 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800bc94:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 800bc96:	4801      	ldr	r0, [pc, #4]	; (800bc9c <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 800bc98:	800b      	strh	r3, [r1, #0]
}
 800bc9a:	4770      	bx	lr
 800bc9c:	24000360 	.word	0x24000360

0800bca0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bca0:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bca2:	4c04      	ldr	r4, [pc, #16]	; (800bcb4 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 800bca4:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bca6:	4804      	ldr	r0, [pc, #16]	; (800bcb8 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800bca8:	4621      	mov	r1, r4
 800bcaa:	f7ff fedd 	bl	800ba68 <USBD_GetString>
  return USBD_StrDesc;
}
 800bcae:	4620      	mov	r0, r4
 800bcb0:	bd10      	pop	{r4, pc}
 800bcb2:	bf00      	nop
 800bcb4:	2400ecd4 	.word	0x2400ecd4
 800bcb8:	08017438 	.word	0x08017438

0800bcbc <USBD_FS_ProductStrDescriptor>:
{
 800bcbc:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bcbe:	4c04      	ldr	r4, [pc, #16]	; (800bcd0 <USBD_FS_ProductStrDescriptor+0x14>)
{
 800bcc0:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bcc2:	4804      	ldr	r0, [pc, #16]	; (800bcd4 <USBD_FS_ProductStrDescriptor+0x18>)
 800bcc4:	4621      	mov	r1, r4
 800bcc6:	f7ff fecf 	bl	800ba68 <USBD_GetString>
}
 800bcca:	4620      	mov	r0, r4
 800bccc:	bd10      	pop	{r4, pc}
 800bcce:	bf00      	nop
 800bcd0:	2400ecd4 	.word	0x2400ecd4
 800bcd4:	0801744c 	.word	0x0801744c

0800bcd8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bcd8:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bcda:	4c04      	ldr	r4, [pc, #16]	; (800bcec <USBD_FS_ConfigStrDescriptor+0x14>)
{
 800bcdc:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bcde:	4804      	ldr	r0, [pc, #16]	; (800bcf0 <USBD_FS_ConfigStrDescriptor+0x18>)
 800bce0:	4621      	mov	r1, r4
 800bce2:	f7ff fec1 	bl	800ba68 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800bce6:	4620      	mov	r0, r4
 800bce8:	bd10      	pop	{r4, pc}
 800bcea:	bf00      	nop
 800bcec:	2400ecd4 	.word	0x2400ecd4
 800bcf0:	08017464 	.word	0x08017464

0800bcf4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bcf4:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bcf6:	4c04      	ldr	r4, [pc, #16]	; (800bd08 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 800bcf8:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bcfa:	4804      	ldr	r0, [pc, #16]	; (800bd0c <USBD_FS_InterfaceStrDescriptor+0x18>)
 800bcfc:	4621      	mov	r1, r4
 800bcfe:	f7ff feb3 	bl	800ba68 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800bd02:	4620      	mov	r0, r4
 800bd04:	bd10      	pop	{r4, pc}
 800bd06:	bf00      	nop
 800bd08:	2400ecd4 	.word	0x2400ecd4
 800bd0c:	08017470 	.word	0x08017470

0800bd10 <USBD_FS_SerialStrDescriptor>:
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bd10:	4a42      	ldr	r2, [pc, #264]	; (800be1c <USBD_FS_SerialStrDescriptor+0x10c>)
  *length = USB_SIZ_STRING_SERIAL;
 800bd12:	201a      	movs	r0, #26
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bd14:	4b42      	ldr	r3, [pc, #264]	; (800be20 <USBD_FS_SerialStrDescriptor+0x110>)
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bd16:	6812      	ldr	r2, [r2, #0]

  deviceserial0 += deviceserial2;
 800bd18:	681b      	ldr	r3, [r3, #0]
  *length = USB_SIZ_STRING_SERIAL;
 800bd1a:	8008      	strh	r0, [r1, #0]

  if (deviceserial0 != 0)
 800bd1c:	18d3      	adds	r3, r2, r3
 800bd1e:	d101      	bne.n	800bd24 <USBD_FS_SerialStrDescriptor+0x14>
}
 800bd20:	4840      	ldr	r0, [pc, #256]	; (800be24 <USBD_FS_SerialStrDescriptor+0x114>)
 800bd22:	4770      	bx	lr
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
  {
    if (((value >> 28)) < 0xA)
 800bd24:	0f1a      	lsrs	r2, r3, #28
 800bd26:	f1b3 4f20 	cmp.w	r3, #2684354560	; 0xa0000000
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bd2a:	493f      	ldr	r1, [pc, #252]	; (800be28 <USBD_FS_SerialStrDescriptor+0x118>)
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bd2c:	bf2c      	ite	cs
 800bd2e:	f102 0037 	addcs.w	r0, r2, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800bd32:	f102 0030 	addcc.w	r0, r2, #48	; 0x30
 800bd36:	4a3b      	ldr	r2, [pc, #236]	; (800be24 <USBD_FS_SerialStrDescriptor+0x114>)
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bd38:	6809      	ldr	r1, [r1, #0]
{
 800bd3a:	b410      	push	{r4}
      pbuf[2 * idx] = (value >> 28) + '0';
 800bd3c:	7090      	strb	r0, [r2, #2]
    if (((value >> 28)) < 0xA)
 800bd3e:	f3c3 6003 	ubfx	r0, r3, #24, #4
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 800bd42:	2400      	movs	r4, #0
    if (((value >> 28)) < 0xA)
 800bd44:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 800bd46:	70d4      	strb	r4, [r2, #3]
 800bd48:	f04f 0400 	mov.w	r4, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bd4c:	bf8c      	ite	hi
 800bd4e:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800bd50:	3030      	addls	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800bd52:	7154      	strb	r4, [r2, #5]
 800bd54:	2400      	movs	r4, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800bd56:	7110      	strb	r0, [r2, #4]
    if (((value >> 28)) < 0xA)
 800bd58:	f3c3 5003 	ubfx	r0, r3, #20, #4
    pbuf[2 * idx + 1] = 0;
 800bd5c:	71d4      	strb	r4, [r2, #7]
 800bd5e:	2400      	movs	r4, #0
    if (((value >> 28)) < 0xA)
 800bd60:	2809      	cmp	r0, #9
    pbuf[2 * idx + 1] = 0;
 800bd62:	7254      	strb	r4, [r2, #9]
 800bd64:	f04f 0400 	mov.w	r4, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bd68:	bf8c      	ite	hi
 800bd6a:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800bd6c:	3030      	addls	r0, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800bd6e:	72d4      	strb	r4, [r2, #11]
 800bd70:	2400      	movs	r4, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800bd72:	7190      	strb	r0, [r2, #6]
    if (((value >> 28)) < 0xA)
 800bd74:	f3c3 4003 	ubfx	r0, r3, #16, #4
    pbuf[2 * idx + 1] = 0;
 800bd78:	7354      	strb	r4, [r2, #13]
    if (((value >> 28)) < 0xA)
 800bd7a:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bd7c:	bf8c      	ite	hi
 800bd7e:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800bd80:	3030      	addls	r0, #48	; 0x30
 800bd82:	7210      	strb	r0, [r2, #8]
    if (((value >> 28)) < 0xA)
 800bd84:	f3c3 3003 	ubfx	r0, r3, #12, #4
 800bd88:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bd8a:	bf8c      	ite	hi
 800bd8c:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800bd8e:	3030      	addls	r0, #48	; 0x30
 800bd90:	7290      	strb	r0, [r2, #10]
    if (((value >> 28)) < 0xA)
 800bd92:	f3c3 2003 	ubfx	r0, r3, #8, #4
 800bd96:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bd98:	bf8c      	ite	hi
 800bd9a:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800bd9c:	3030      	addls	r0, #48	; 0x30
 800bd9e:	7310      	strb	r0, [r2, #12]
    if (((value >> 28)) < 0xA)
 800bda0:	f3c3 1003 	ubfx	r0, r3, #4, #4
 800bda4:	f003 030f 	and.w	r3, r3, #15
 800bda8:	2809      	cmp	r0, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bdaa:	bf8c      	ite	hi
 800bdac:	3037      	addhi	r0, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800bdae:	3030      	addls	r0, #48	; 0x30
    if (((value >> 28)) < 0xA)
 800bdb0:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 800bdb2:	7390      	strb	r0, [r2, #14]
    pbuf[2 * idx + 1] = 0;
 800bdb4:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800bdb8:	bf94      	ite	ls
 800bdba:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bdbc:	3337      	addhi	r3, #55	; 0x37
    if (((value >> 28)) < 0xA)
 800bdbe:	f1b1 4f20 	cmp.w	r1, #2684354560	; 0xa0000000
    pbuf[2 * idx + 1] = 0;
 800bdc2:	73d0      	strb	r0, [r2, #15]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bdc4:	7413      	strb	r3, [r2, #16]
    if (((value >> 28)) < 0xA)
 800bdc6:	ea4f 7311 	mov.w	r3, r1, lsr #28
    pbuf[2 * idx + 1] = 0;
 800bdca:	f04f 0000 	mov.w	r0, #0
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bdce:	bf2c      	ite	cs
 800bdd0:	3337      	addcs	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800bdd2:	3330      	addcc	r3, #48	; 0x30
    pbuf[2 * idx + 1] = 0;
 800bdd4:	7450      	strb	r0, [r2, #17]
 800bdd6:	2000      	movs	r0, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 800bdd8:	7493      	strb	r3, [r2, #18]
    if (((value >> 28)) < 0xA)
 800bdda:	f3c1 6303 	ubfx	r3, r1, #24, #4
    pbuf[2 * idx + 1] = 0;
 800bdde:	74d0      	strb	r0, [r2, #19]
 800bde0:	2000      	movs	r0, #0
    if (((value >> 28)) < 0xA)
 800bde2:	2b09      	cmp	r3, #9
    pbuf[2 * idx + 1] = 0;
 800bde4:	7550      	strb	r0, [r2, #21]
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bde6:	bf8c      	ite	hi
 800bde8:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800bdea:	3330      	addls	r3, #48	; 0x30
}
 800bdec:	480d      	ldr	r0, [pc, #52]	; (800be24 <USBD_FS_SerialStrDescriptor+0x114>)
      pbuf[2 * idx] = (value >> 28) + '0';
 800bdee:	7513      	strb	r3, [r2, #20]
    if (((value >> 28)) < 0xA)
 800bdf0:	f3c1 5303 	ubfx	r3, r1, #20, #4
 800bdf4:	2b09      	cmp	r3, #9
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bdf6:	bf8c      	ite	hi
 800bdf8:	3337      	addhi	r3, #55	; 0x37
      pbuf[2 * idx] = (value >> 28) + '0';
 800bdfa:	3330      	addls	r3, #48	; 0x30
 800bdfc:	7593      	strb	r3, [r2, #22]
    if (((value >> 28)) < 0xA)
 800bdfe:	f3c1 4303 	ubfx	r3, r1, #16, #4
    pbuf[2 * idx + 1] = 0;
 800be02:	2100      	movs	r1, #0
    if (((value >> 28)) < 0xA)
 800be04:	2b09      	cmp	r3, #9
    pbuf[2 * idx + 1] = 0;
 800be06:	75d1      	strb	r1, [r2, #23]
      pbuf[2 * idx] = (value >> 28) + '0';
 800be08:	bf94      	ite	ls
 800be0a:	3330      	addls	r3, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800be0c:	3337      	addhi	r3, #55	; 0x37
 800be0e:	7613      	strb	r3, [r2, #24]
    pbuf[2 * idx + 1] = 0;
 800be10:	2300      	movs	r3, #0
 800be12:	7653      	strb	r3, [r2, #25]
}
 800be14:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be18:	4770      	bx	lr
 800be1a:	bf00      	nop
 800be1c:	1ff1e800 	.word	0x1ff1e800
 800be20:	1ff1e808 	.word	0x1ff1e808
 800be24:	24000364 	.word	0x24000364
 800be28:	1ff1e804 	.word	0x1ff1e804

0800be2c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800be2c:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
 800be30:	b0b6      	sub	sp, #216	; 0xd8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800be32:	2100      	movs	r1, #0
{
 800be34:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800be36:	22bc      	movs	r2, #188	; 0xbc
 800be38:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800be3a:	9106      	str	r1, [sp, #24]
 800be3c:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800be40:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800be44:	f001 fabc 	bl	800d3c0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800be48:	6822      	ldr	r2, [r4, #0]
 800be4a:	4b25      	ldr	r3, [pc, #148]	; (800bee0 <HAL_PCD_MspInit+0xb4>)
 800be4c:	429a      	cmp	r2, r3
 800be4e:	d002      	beq.n	800be56 <HAL_PCD_MspInit+0x2a>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800be50:	b036      	add	sp, #216	; 0xd8
 800be52:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800be56:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800be5a:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800be5e:	a807      	add	r0, sp, #28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800be60:	9207      	str	r2, [sp, #28]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800be62:	9328      	str	r3, [sp, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800be64:	f7fc f990 	bl	8008188 <HAL_RCCEx_PeriphCLKConfig>
 800be68:	bbb0      	cbnz	r0, 800bed8 <HAL_PCD_MspInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800be6a:	4c1e      	ldr	r4, [pc, #120]	; (800bee4 <HAL_PCD_MspInit+0xb8>)
    HAL_PWREx_EnableUSBVoltageDetector();
 800be6c:	f7fb fa1c 	bl	80072a8 <HAL_PWREx_EnableUSBVoltageDetector>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800be70:	f44f 56c0 	mov.w	r6, #6144	; 0x1800
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800be74:	220a      	movs	r2, #10
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800be76:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800be7a:	2702      	movs	r7, #2
 800be7c:	f04f 0800 	mov.w	r8, #0
 800be80:	f04f 0900 	mov.w	r9, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800be84:	f043 0301 	orr.w	r3, r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800be88:	a902      	add	r1, sp, #8
 800be8a:	4817      	ldr	r0, [pc, #92]	; (800bee8 <HAL_PCD_MspInit+0xbc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800be8c:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 800be90:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800be94:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800be96:	f003 0301 	and.w	r3, r3, #1
 800be9a:	9300      	str	r3, [sp, #0]
 800be9c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800be9e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800bea2:	e9cd 8904 	strd	r8, r9, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bea6:	f7fa fab7 	bl	8006418 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800beaa:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800beae:	2200      	movs	r2, #0
 800beb0:	2065      	movs	r0, #101	; 0x65
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800beb2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800beb6:	4611      	mov	r1, r2
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800beb8:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 800bebc:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 800bec0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bec4:	9301      	str	r3, [sp, #4]
 800bec6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800bec8:	f7f8 fd86 	bl	80049d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800becc:	2065      	movs	r0, #101	; 0x65
 800bece:	f7f8 fdbd 	bl	8004a4c <HAL_NVIC_EnableIRQ>
}
 800bed2:	b036      	add	sp, #216	; 0xd8
 800bed4:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
      Error_Handler();
 800bed8:	f7f6 fbd0 	bl	800267c <Error_Handler>
 800bedc:	e7c5      	b.n	800be6a <HAL_PCD_MspInit+0x3e>
 800bede:	bf00      	nop
 800bee0:	40080000 	.word	0x40080000
 800bee4:	58024400 	.word	0x58024400
 800bee8:	58020000 	.word	0x58020000

0800beec <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800beec:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 800bef0:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800bef4:	f7ff b9d8 	b.w	800b2a8 <USBD_LL_SetupStage>

0800bef8 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bef8:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800befc:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800bf00:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800bf04:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800bf08:	f7ff b9fe 	b.w	800b308 <USBD_LL_DataOutStage>

0800bf0c <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bf0c:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800bf10:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800bf14:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800bf18:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800bf1a:	f7ff ba29 	b.w	800b370 <USBD_LL_DataInStage>
 800bf1e:	bf00      	nop

0800bf20 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bf20:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800bf24:	f7ff bac2 	b.w	800b4ac <USBD_LL_SOF>

0800bf28 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bf28:	68c1      	ldr	r1, [r0, #12]
{
 800bf2a:	b510      	push	{r4, lr}
 800bf2c:	4604      	mov	r4, r0
  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bf2e:	b111      	cbz	r1, 800bf36 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800bf30:	2902      	cmp	r1, #2
 800bf32:	d10a      	bne.n	800bf4a <HAL_PCD_ResetCallback+0x22>
  {
    speed = USBD_SPEED_FULL;
 800bf34:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bf36:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 800bf3a:	f7ff fa9b 	bl	800b474 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bf3e:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
}
 800bf42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bf46:	f7ff ba69 	b.w	800b41c <USBD_LL_Reset>
    Error_Handler();
 800bf4a:	f7f6 fb97 	bl	800267c <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bf4e:	2101      	movs	r1, #1
 800bf50:	e7f1      	b.n	800bf36 <HAL_PCD_ResetCallback+0xe>
 800bf52:	bf00      	nop

0800bf54 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bf54:	b510      	push	{r4, lr}
 800bf56:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bf58:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800bf5c:	f7ff fa8e 	bl	800b47c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bf60:	6822      	ldr	r2, [r4, #0]
 800bf62:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 800bf66:	f043 0301 	orr.w	r3, r3, #1
 800bf6a:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bf6e:	6a23      	ldr	r3, [r4, #32]
 800bf70:	b123      	cbz	r3, 800bf7c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bf72:	4a03      	ldr	r2, [pc, #12]	; (800bf80 <HAL_PCD_SuspendCallback+0x2c>)
 800bf74:	6913      	ldr	r3, [r2, #16]
 800bf76:	f043 0306 	orr.w	r3, r3, #6
 800bf7a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bf7c:	bd10      	pop	{r4, pc}
 800bf7e:	bf00      	nop
 800bf80:	e000ed00 	.word	0xe000ed00

0800bf84 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bf84:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800bf88:	f7ff ba84 	b.w	800b494 <USBD_LL_Resume>

0800bf8c <HAL_PCD_ISOOUTIncompleteCallback>:
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bf8c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800bf90:	f7ff bab4 	b.w	800b4fc <USBD_LL_IsoOUTIncomplete>

0800bf94 <HAL_PCD_ISOINIncompleteCallback>:
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bf94:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800bf98:	f7ff ba9c 	b.w	800b4d4 <USBD_LL_IsoINIncomplete>

0800bf9c <HAL_PCD_ConnectCallback>:
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bf9c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800bfa0:	f7ff bac0 	b.w	800b524 <USBD_LL_DevConnected>

0800bfa4 <HAL_PCD_DisconnectCallback>:
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bfa4:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800bfa8:	f7ff babe 	b.w	800b528 <USBD_LL_DevDisconnected>

0800bfac <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800bfac:	7802      	ldrb	r2, [r0, #0]
 800bfae:	b10a      	cbz	r2, 800bfb4 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 800bfb0:	2000      	movs	r0, #0
 800bfb2:	4770      	bx	lr
{
 800bfb4:	b538      	push	{r3, r4, r5, lr}
  hpcd_USB_OTG_FS.pData = pdev;
 800bfb6:	4b15      	ldr	r3, [pc, #84]	; (800c00c <USBD_LL_Init+0x60>)
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bfb8:	2102      	movs	r1, #2
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800bfba:	2409      	movs	r4, #9
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bfbc:	4d14      	ldr	r5, [pc, #80]	; (800c010 <USBD_LL_Init+0x64>)
  hpcd_USB_OTG_FS.pData = pdev;
 800bfbe:	f8c3 0404 	str.w	r0, [r3, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800bfc2:	f8c0 32c4 	str.w	r3, [r0, #708]	; 0x2c4
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bfc6:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bfc8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bfca:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bfcc:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bfce:	e9c3 2207 	strd	r2, r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800bfd2:	e9c3 2209 	strd	r2, r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bfd6:	e9c3 220b 	strd	r2, r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800bfda:	e9c3 5400 	strd	r5, r4, [r3]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bfde:	f7fa fbc1 	bl	8006764 <HAL_PCD_Init>
 800bfe2:	b978      	cbnz	r0, 800c004 <USBD_LL_Init+0x58>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bfe4:	2180      	movs	r1, #128	; 0x80
 800bfe6:	4809      	ldr	r0, [pc, #36]	; (800c00c <USBD_LL_Init+0x60>)
 800bfe8:	f7fb f91a 	bl	8007220 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800bfec:	2240      	movs	r2, #64	; 0x40
 800bfee:	2100      	movs	r1, #0
 800bff0:	4806      	ldr	r0, [pc, #24]	; (800c00c <USBD_LL_Init+0x60>)
 800bff2:	f7fb f8f1 	bl	80071d8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bff6:	2280      	movs	r2, #128	; 0x80
 800bff8:	2101      	movs	r1, #1
 800bffa:	4804      	ldr	r0, [pc, #16]	; (800c00c <USBD_LL_Init+0x60>)
 800bffc:	f7fb f8ec 	bl	80071d8 <HAL_PCDEx_SetTxFiFo>
}
 800c000:	2000      	movs	r0, #0
 800c002:	bd38      	pop	{r3, r4, r5, pc}
    Error_Handler( );
 800c004:	f7f6 fb3a 	bl	800267c <Error_Handler>
 800c008:	e7ec      	b.n	800bfe4 <USBD_LL_Init+0x38>
 800c00a:	bf00      	nop
 800c00c:	2400eed4 	.word	0x2400eed4
 800c010:	40080000 	.word	0x40080000

0800c014 <USBD_LL_Start>:
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_Start(pdev->pData);
 800c014:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c018:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800c01a:	f7fa fc39 	bl	8006890 <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800c01e:	2803      	cmp	r0, #3
 800c020:	d802      	bhi.n	800c028 <USBD_LL_Start+0x14>
 800c022:	4b02      	ldr	r3, [pc, #8]	; (800c02c <USBD_LL_Start+0x18>)
 800c024:	5c18      	ldrb	r0, [r3, r0]
}
 800c026:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_Start(pdev->pData);
 800c028:	2003      	movs	r0, #3
}
 800c02a:	bd08      	pop	{r3, pc}
 800c02c:	08017480 	.word	0x08017480

0800c030 <USBD_LL_OpenEP>:
{
 800c030:	b510      	push	{r4, lr}
 800c032:	4614      	mov	r4, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c034:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c038:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c03a:	4623      	mov	r3, r4
 800c03c:	f7fa ff88 	bl	8006f50 <HAL_PCD_EP_Open>
  switch (hal_status)
 800c040:	2803      	cmp	r0, #3
 800c042:	d802      	bhi.n	800c04a <USBD_LL_OpenEP+0x1a>
 800c044:	4b02      	ldr	r3, [pc, #8]	; (800c050 <USBD_LL_OpenEP+0x20>)
 800c046:	5c18      	ldrb	r0, [r3, r0]
}
 800c048:	bd10      	pop	{r4, pc}
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c04a:	2003      	movs	r0, #3
}
 800c04c:	bd10      	pop	{r4, pc}
 800c04e:	bf00      	nop
 800c050:	08017480 	.word	0x08017480

0800c054 <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c054:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c058:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c05a:	f7fa ffb3 	bl	8006fc4 <HAL_PCD_EP_Close>
  switch (hal_status)
 800c05e:	2803      	cmp	r0, #3
 800c060:	d802      	bhi.n	800c068 <USBD_LL_CloseEP+0x14>
 800c062:	4b02      	ldr	r3, [pc, #8]	; (800c06c <USBD_LL_CloseEP+0x18>)
 800c064:	5c18      	ldrb	r0, [r3, r0]
}
 800c066:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c068:	2003      	movs	r0, #3
}
 800c06a:	bd08      	pop	{r3, pc}
 800c06c:	08017480 	.word	0x08017480

0800c070 <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c070:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c074:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c076:	f7fb f82f 	bl	80070d8 <HAL_PCD_EP_SetStall>
  switch (hal_status)
 800c07a:	2803      	cmp	r0, #3
 800c07c:	d802      	bhi.n	800c084 <USBD_LL_StallEP+0x14>
 800c07e:	4b02      	ldr	r3, [pc, #8]	; (800c088 <USBD_LL_StallEP+0x18>)
 800c080:	5c18      	ldrb	r0, [r3, r0]
}
 800c082:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c084:	2003      	movs	r0, #3
}
 800c086:	bd08      	pop	{r3, pc}
 800c088:	08017480 	.word	0x08017480

0800c08c <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c08c:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c090:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c092:	f7fb f865 	bl	8007160 <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 800c096:	2803      	cmp	r0, #3
 800c098:	d802      	bhi.n	800c0a0 <USBD_LL_ClearStallEP+0x14>
 800c09a:	4b02      	ldr	r3, [pc, #8]	; (800c0a4 <USBD_LL_ClearStallEP+0x18>)
 800c09c:	5c18      	ldrb	r0, [r3, r0]
}
 800c09e:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c0a0:	2003      	movs	r0, #3
}
 800c0a2:	bd08      	pop	{r3, pc}
 800c0a4:	08017480 	.word	0x08017480

0800c0a8 <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 800c0a8:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c0aa:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 800c0ae:	d406      	bmi.n	800c0be <USBD_LL_IsStallEP+0x16>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c0b0:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800c0b4:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800c0b8:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
}
 800c0bc:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c0be:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800c0c2:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800c0c6:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800c0ca:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 800c0ce:	4770      	bx	lr

0800c0d0 <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c0d0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c0d4:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c0d6:	f7fa ff27 	bl	8006f28 <HAL_PCD_SetAddress>
  switch (hal_status)
 800c0da:	2803      	cmp	r0, #3
 800c0dc:	d802      	bhi.n	800c0e4 <USBD_LL_SetUSBAddress+0x14>
 800c0de:	4b02      	ldr	r3, [pc, #8]	; (800c0e8 <USBD_LL_SetUSBAddress+0x18>)
 800c0e0:	5c18      	ldrb	r0, [r3, r0]
}
 800c0e2:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c0e4:	2003      	movs	r0, #3
}
 800c0e6:	bd08      	pop	{r3, pc}
 800c0e8:	08017480 	.word	0x08017480

0800c0ec <USBD_LL_Transmit>:
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c0ec:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c0f0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c0f2:	f7fa ffcd 	bl	8007090 <HAL_PCD_EP_Transmit>
  switch (hal_status)
 800c0f6:	2803      	cmp	r0, #3
 800c0f8:	d802      	bhi.n	800c100 <USBD_LL_Transmit+0x14>
 800c0fa:	4b02      	ldr	r3, [pc, #8]	; (800c104 <USBD_LL_Transmit+0x18>)
 800c0fc:	5c18      	ldrb	r0, [r3, r0]
}
 800c0fe:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c100:	2003      	movs	r0, #3
}
 800c102:	bd08      	pop	{r3, pc}
 800c104:	08017480 	.word	0x08017480

0800c108 <USBD_LL_PrepareReceive>:
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c108:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800c10c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c10e:	f7fa ff8d 	bl	800702c <HAL_PCD_EP_Receive>
  switch (hal_status)
 800c112:	2803      	cmp	r0, #3
 800c114:	d802      	bhi.n	800c11c <USBD_LL_PrepareReceive+0x14>
 800c116:	4b02      	ldr	r3, [pc, #8]	; (800c120 <USBD_LL_PrepareReceive+0x18>)
 800c118:	5c18      	ldrb	r0, [r3, r0]
}
 800c11a:	bd08      	pop	{r3, pc}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c11c:	2003      	movs	r0, #3
}
 800c11e:	bd08      	pop	{r3, pc}
 800c120:	08017480 	.word	0x08017480

0800c124 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c124:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800c128:	f7fa bfa8 	b.w	800707c <HAL_PCD_EP_GetRxCount>

0800c12c <USBD_static_malloc>:
}
 800c12c:	4800      	ldr	r0, [pc, #0]	; (800c130 <USBD_static_malloc+0x4>)
 800c12e:	4770      	bx	lr
 800c130:	24000678 	.word	0x24000678

0800c134 <USBD_static_free>:
}
 800c134:	4770      	bx	lr
 800c136:	bf00      	nop

0800c138 <arm_cfft_radix8by2_f32>:
 800c138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c13c:	4607      	mov	r7, r0
 800c13e:	4608      	mov	r0, r1
 800c140:	ed2d 8b06 	vpush	{d8-d10}
 800c144:	f8b7 e000 	ldrh.w	lr, [r7]
 800c148:	687a      	ldr	r2, [r7, #4]
 800c14a:	ea4f 015e 	mov.w	r1, lr, lsr #1
 800c14e:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 800c152:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800c156:	f000 80b0 	beq.w	800c2ba <arm_cfft_radix8by2_f32+0x182>
 800c15a:	008b      	lsls	r3, r1, #2
 800c15c:	3210      	adds	r2, #16
 800c15e:	f100 0610 	add.w	r6, r0, #16
 800c162:	f108 0510 	add.w	r5, r8, #16
 800c166:	3310      	adds	r3, #16
 800c168:	18c4      	adds	r4, r0, r3
 800c16a:	4443      	add	r3, r8
 800c16c:	ed55 6a04 	vldr	s13, [r5, #-16]
 800c170:	f1be 0e01 	subs.w	lr, lr, #1
 800c174:	ed56 4a04 	vldr	s9, [r6, #-16]
 800c178:	f104 0410 	add.w	r4, r4, #16
 800c17c:	ed15 7a03 	vldr	s14, [r5, #-12]
 800c180:	f106 0610 	add.w	r6, r6, #16
 800c184:	ee74 9aa6 	vadd.f32	s19, s9, s13
 800c188:	ed55 7a02 	vldr	s15, [r5, #-8]
 800c18c:	ed55 2a01 	vldr	s5, [r5, #-4]
 800c190:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800c194:	ed53 0a04 	vldr	s1, [r3, #-16]
 800c198:	f102 0210 	add.w	r2, r2, #16
 800c19c:	ed13 5a03 	vldr	s10, [r3, #-12]
 800c1a0:	f105 0510 	add.w	r5, r5, #16
 800c1a4:	ed13 3a02 	vldr	s6, [r3, #-8]
 800c1a8:	f103 0310 	add.w	r3, r3, #16
 800c1ac:	ed54 3a06 	vldr	s7, [r4, #-24]	; 0xffffffe8
 800c1b0:	ed14 4a05 	vldr	s8, [r4, #-20]	; 0xffffffec
 800c1b4:	ed13 6a05 	vldr	s12, [r3, #-20]	; 0xffffffec
 800c1b8:	ee33 8a83 	vadd.f32	s16, s7, s6
 800c1bc:	ed56 6a07 	vldr	s13, [r6, #-28]	; 0xffffffe4
 800c1c0:	ed16 2a05 	vldr	s4, [r6, #-20]	; 0xffffffec
 800c1c4:	ee34 0a06 	vadd.f32	s0, s8, s12
 800c1c8:	ed54 5a08 	vldr	s11, [r4, #-32]	; 0xffffffe0
 800c1cc:	ee76 aa87 	vadd.f32	s21, s13, s14
 800c1d0:	ed14 1a07 	vldr	s2, [r4, #-28]	; 0xffffffe4
 800c1d4:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800c1d8:	ed56 1a06 	vldr	s3, [r6, #-24]	; 0xffffffe8
 800c1dc:	ee35 9aa0 	vadd.f32	s18, s11, s1
 800c1e0:	ed46 9a08 	vstr	s19, [r6, #-32]	; 0xffffffe0
 800c1e4:	ee71 8a05 	vadd.f32	s17, s2, s10
 800c1e8:	ee31 aaa7 	vadd.f32	s20, s3, s15
 800c1ec:	ed46 aa07 	vstr	s21, [r6, #-28]	; 0xffffffe4
 800c1f0:	ee72 9a22 	vadd.f32	s19, s4, s5
 800c1f4:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800c1f8:	ee35 5a41 	vsub.f32	s10, s10, s2
 800c1fc:	ed06 aa06 	vstr	s20, [r6, #-24]	; 0xffffffe8
 800c200:	ed46 9a05 	vstr	s19, [r6, #-20]	; 0xffffffec
 800c204:	ee36 6a44 	vsub.f32	s12, s12, s8
 800c208:	ed04 9a08 	vstr	s18, [r4, #-32]	; 0xffffffe0
 800c20c:	ee71 1ae7 	vsub.f32	s3, s3, s15
 800c210:	ed44 8a07 	vstr	s17, [r4, #-28]	; 0xffffffe4
 800c214:	ee72 7a62 	vsub.f32	s15, s4, s5
 800c218:	ed04 8a06 	vstr	s16, [r4, #-24]	; 0xffffffe8
 800c21c:	ee73 2a63 	vsub.f32	s5, s6, s7
 800c220:	ed04 0a05 	vstr	s0, [r4, #-20]	; 0xffffffec
 800c224:	ed12 4a08 	vldr	s8, [r2, #-32]	; 0xffffffe0
 800c228:	ed52 6a07 	vldr	s13, [r2, #-28]	; 0xffffffe4
 800c22c:	ee24 3a84 	vmul.f32	s6, s9, s8
 800c230:	ee27 2a26 	vmul.f32	s4, s14, s13
 800c234:	ee64 4aa6 	vmul.f32	s9, s9, s13
 800c238:	ee65 3aa6 	vmul.f32	s7, s11, s13
 800c23c:	ee27 7a04 	vmul.f32	s14, s14, s8
 800c240:	ee65 5a84 	vmul.f32	s11, s11, s8
 800c244:	ee65 6a26 	vmul.f32	s13, s10, s13
 800c248:	ee25 5a04 	vmul.f32	s10, s10, s8
 800c24c:	ee37 7a64 	vsub.f32	s14, s14, s9
 800c250:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800c254:	ee33 4a02 	vadd.f32	s8, s6, s4
 800c258:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800c25c:	ed05 7a07 	vstr	s14, [r5, #-28]	; 0xffffffe4
 800c260:	ed05 4a08 	vstr	s8, [r5, #-32]	; 0xffffffe0
 800c264:	ed03 5a08 	vstr	s10, [r3, #-32]	; 0xffffffe0
 800c268:	ed43 6a07 	vstr	s13, [r3, #-28]	; 0xffffffe4
 800c26c:	ed52 6a06 	vldr	s13, [r2, #-24]	; 0xffffffe8
 800c270:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800c274:	ee61 4aa6 	vmul.f32	s9, s3, s13
 800c278:	ee27 4a87 	vmul.f32	s8, s15, s14
 800c27c:	ee61 5a87 	vmul.f32	s11, s3, s14
 800c280:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c284:	ee22 5a87 	vmul.f32	s10, s5, s14
 800c288:	ee26 7a07 	vmul.f32	s14, s12, s14
 800c28c:	ee26 6a26 	vmul.f32	s12, s12, s13
 800c290:	ee62 6aa6 	vmul.f32	s13, s5, s13
 800c294:	ee74 4a84 	vadd.f32	s9, s9, s8
 800c298:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800c29c:	ee35 6a46 	vsub.f32	s12, s10, s12
 800c2a0:	ee37 7a26 	vadd.f32	s14, s14, s13
 800c2a4:	ed45 4a06 	vstr	s9, [r5, #-24]	; 0xffffffe8
 800c2a8:	ed45 7a05 	vstr	s15, [r5, #-20]	; 0xffffffec
 800c2ac:	ed03 6a06 	vstr	s12, [r3, #-24]	; 0xffffffe8
 800c2b0:	ed03 7a05 	vstr	s14, [r3, #-20]	; 0xffffffec
 800c2b4:	f47f af5a 	bne.w	800c16c <arm_cfft_radix8by2_f32+0x34>
 800c2b8:	687a      	ldr	r2, [r7, #4]
 800c2ba:	b28c      	uxth	r4, r1
 800c2bc:	2302      	movs	r3, #2
 800c2be:	4621      	mov	r1, r4
 800c2c0:	f000 fd54 	bl	800cd6c <arm_radix8_butterfly_f32>
 800c2c4:	4621      	mov	r1, r4
 800c2c6:	687a      	ldr	r2, [r7, #4]
 800c2c8:	4640      	mov	r0, r8
 800c2ca:	2302      	movs	r3, #2
 800c2cc:	ecbd 8b06 	vpop	{d8-d10}
 800c2d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c2d4:	f000 bd4a 	b.w	800cd6c <arm_radix8_butterfly_f32>

0800c2d8 <arm_cfft_radix8by4_f32>:
 800c2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2dc:	ed2d 8b06 	vpush	{d8-d10}
 800c2e0:	8804      	ldrh	r4, [r0, #0]
 800c2e2:	b08f      	sub	sp, #60	; 0x3c
 800c2e4:	ed91 6a00 	vldr	s12, [r1]
 800c2e8:	460a      	mov	r2, r1
 800c2ea:	0864      	lsrs	r4, r4, #1
 800c2ec:	ed91 7a01 	vldr	s14, [r1, #4]
 800c2f0:	9101      	str	r1, [sp, #4]
 800c2f2:	00a3      	lsls	r3, r4, #2
 800c2f4:	6841      	ldr	r1, [r0, #4]
 800c2f6:	0864      	lsrs	r4, r4, #1
 800c2f8:	900c      	str	r0, [sp, #48]	; 0x30
 800c2fa:	9205      	str	r2, [sp, #20]
 800c2fc:	f101 0610 	add.w	r6, r1, #16
 800c300:	4625      	mov	r5, r4
 800c302:	940b      	str	r4, [sp, #44]	; 0x2c
 800c304:	f101 0408 	add.w	r4, r1, #8
 800c308:	9602      	str	r6, [sp, #8]
 800c30a:	9407      	str	r4, [sp, #28]
 800c30c:	18d4      	adds	r4, r2, r3
 800c30e:	1eaa      	subs	r2, r5, #2
 800c310:	f101 0518 	add.w	r5, r1, #24
 800c314:	18e0      	adds	r0, r4, r3
 800c316:	edd4 4a00 	vldr	s9, [r4]
 800c31a:	ed94 4a01 	vldr	s8, [r4, #4]
 800c31e:	46a6      	mov	lr, r4
 800c320:	edd0 6a00 	vldr	s13, [r0]
 800c324:	18c7      	adds	r7, r0, r3
 800c326:	edd0 7a01 	vldr	s15, [r0, #4]
 800c32a:	46a0      	mov	r8, r4
 800c32c:	ee76 5a26 	vadd.f32	s11, s12, s13
 800c330:	ed97 5a00 	vldr	s10, [r7]
 800c334:	ee76 6a66 	vsub.f32	s13, s12, s13
 800c338:	4604      	mov	r4, r0
 800c33a:	9506      	str	r5, [sp, #24]
 800c33c:	4605      	mov	r5, r0
 800c33e:	ee75 2aa4 	vadd.f32	s5, s11, s9
 800c342:	900a      	str	r0, [sp, #40]	; 0x28
 800c344:	9801      	ldr	r0, [sp, #4]
 800c346:	ee37 6a27 	vadd.f32	s12, s14, s15
 800c34a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c34e:	ed97 3a01 	vldr	s6, [r7, #4]
 800c352:	ee72 2a85 	vadd.f32	s5, s5, s10
 800c356:	46bc      	mov	ip, r7
 800c358:	ee76 3a84 	vadd.f32	s7, s13, s8
 800c35c:	9704      	str	r7, [sp, #16]
 800c35e:	ee36 7a44 	vsub.f32	s14, s12, s8
 800c362:	f8cd e00c 	str.w	lr, [sp, #12]
 800c366:	ee12 9a90 	vmov	r9, s5
 800c36a:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800c36e:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800c372:	1f3e      	subs	r6, r7, #4
 800c374:	f840 9b08 	str.w	r9, [r0], #8
 800c378:	ee37 4ae4 	vsub.f32	s8, s15, s9
 800c37c:	edde 2a01 	vldr	s5, [lr, #4]
 800c380:	ee77 7aa4 	vadd.f32	s15, s15, s9
 800c384:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800c388:	eddc 4a01 	vldr	s9, [ip, #4]
 800c38c:	ee36 6a22 	vadd.f32	s12, s12, s5
 800c390:	9001      	str	r0, [sp, #4]
 800c392:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800c396:	9805      	ldr	r0, [sp, #20]
 800c398:	ee13 9a90 	vmov	r9, s7
 800c39c:	ee37 7a43 	vsub.f32	s14, s14, s6
 800c3a0:	ee36 6a24 	vadd.f32	s12, s12, s9
 800c3a4:	f1ae 0704 	sub.w	r7, lr, #4
 800c3a8:	ee74 4a05 	vadd.f32	s9, s8, s10
 800c3ac:	ee76 6a83 	vadd.f32	s13, s13, s6
 800c3b0:	ed80 6a01 	vstr	s12, [r0, #4]
 800c3b4:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800c3b8:	f848 9b08 	str.w	r9, [r8], #8
 800c3bc:	edce 4a01 	vstr	s9, [lr, #4]
 800c3c0:	ee15 ea90 	vmov	lr, s11
 800c3c4:	f844 eb08 	str.w	lr, [r4], #8
 800c3c8:	ee16 ea90 	vmov	lr, s13
 800c3cc:	9408      	str	r4, [sp, #32]
 800c3ce:	462c      	mov	r4, r5
 800c3d0:	ed85 7a01 	vstr	s14, [r5, #4]
 800c3d4:	9d04      	ldr	r5, [sp, #16]
 800c3d6:	f84c eb08 	str.w	lr, [ip], #8
 800c3da:	edc5 7a01 	vstr	s15, [r5, #4]
 800c3de:	0855      	lsrs	r5, r2, #1
 800c3e0:	9509      	str	r5, [sp, #36]	; 0x24
 800c3e2:	f000 8130 	beq.w	800c646 <arm_cfft_radix8by4_f32+0x36e>
 800c3e6:	9805      	ldr	r0, [sp, #20]
 800c3e8:	3b08      	subs	r3, #8
 800c3ea:	46ab      	mov	fp, r5
 800c3ec:	f1a4 020c 	sub.w	r2, r4, #12
 800c3f0:	f100 0510 	add.w	r5, r0, #16
 800c3f4:	f101 0920 	add.w	r9, r1, #32
 800c3f8:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 800c3fc:	f8dd a008 	ldr.w	sl, [sp, #8]
 800c400:	4433      	add	r3, r6
 800c402:	3410      	adds	r4, #16
 800c404:	4660      	mov	r0, ip
 800c406:	4641      	mov	r1, r8
 800c408:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
 800c40c:	ed54 6a02 	vldr	s13, [r4, #-8]
 800c410:	f1bb 0b01 	subs.w	fp, fp, #1
 800c414:	ed55 5a02 	vldr	s11, [r5, #-8]
 800c418:	f10a 0a08 	add.w	sl, sl, #8
 800c41c:	edd1 7a00 	vldr	s15, [r1]
 800c420:	f105 0508 	add.w	r5, r5, #8
 800c424:	ee75 3aa6 	vadd.f32	s7, s11, s13
 800c428:	edd0 2a00 	vldr	s5, [r0]
 800c42c:	ed14 7a01 	vldr	s14, [r4, #-4]
 800c430:	ee75 5ae6 	vsub.f32	s11, s11, s13
 800c434:	ed55 6a03 	vldr	s13, [r5, #-12]
 800c438:	f1a2 0208 	sub.w	r2, r2, #8
 800c43c:	ee73 4aa7 	vadd.f32	s9, s7, s15
 800c440:	ed90 2a01 	vldr	s4, [r0, #4]
 800c444:	ee36 5a87 	vadd.f32	s10, s13, s14
 800c448:	ed91 6a01 	vldr	s12, [r1, #4]
 800c44c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800c450:	f109 0910 	add.w	r9, r9, #16
 800c454:	ee74 6aa2 	vadd.f32	s13, s9, s5
 800c458:	f104 0408 	add.w	r4, r4, #8
 800c45c:	ee73 3ae7 	vsub.f32	s7, s7, s15
 800c460:	f10e 0e18 	add.w	lr, lr, #24
 800c464:	ee37 3a67 	vsub.f32	s6, s14, s15
 800c468:	f1a3 0308 	sub.w	r3, r3, #8
 800c46c:	ed45 6a04 	vstr	s13, [r5, #-16]
 800c470:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c474:	edd1 6a01 	vldr	s13, [r1, #4]
 800c478:	ee75 1a86 	vadd.f32	s3, s11, s12
 800c47c:	edd0 4a01 	vldr	s9, [r0, #4]
 800c480:	ee33 3a22 	vadd.f32	s6, s6, s5
 800c484:	ee75 6a26 	vadd.f32	s13, s10, s13
 800c488:	ee35 5a46 	vsub.f32	s10, s10, s12
 800c48c:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800c490:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800c494:	ee71 1ac2 	vsub.f32	s3, s3, s4
 800c498:	ee35 5a42 	vsub.f32	s10, s10, s4
 800c49c:	ed45 6a03 	vstr	s13, [r5, #-12]
 800c4a0:	ee36 2a02 	vadd.f32	s4, s12, s4
 800c4a4:	edd6 7a00 	vldr	s15, [r6]
 800c4a8:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800c4ac:	ed97 1a00 	vldr	s2, [r7]
 800c4b0:	ee77 2a62 	vsub.f32	s5, s14, s5
 800c4b4:	ed92 8a04 	vldr	s16, [r2, #16]
 800c4b8:	ee71 8a27 	vadd.f32	s17, s2, s15
 800c4bc:	ed93 aa04 	vldr	s20, [r3, #16]
 800c4c0:	ed16 7a01 	vldr	s14, [r6, #-4]
 800c4c4:	ee71 7a67 	vsub.f32	s15, s2, s15
 800c4c8:	ed57 0a01 	vldr	s1, [r7, #-4]
 800c4cc:	ee38 1a4a 	vsub.f32	s2, s16, s20
 800c4d0:	ee38 6a88 	vadd.f32	s12, s17, s16
 800c4d4:	edd3 9a03 	vldr	s19, [r3, #12]
 800c4d8:	ee30 0a87 	vadd.f32	s0, s1, s14
 800c4dc:	ed92 9a03 	vldr	s18, [r2, #12]
 800c4e0:	ee78 5ac8 	vsub.f32	s11, s17, s16
 800c4e4:	ee36 6a0a 	vadd.f32	s12, s12, s20
 800c4e8:	ee30 7ac7 	vsub.f32	s14, s1, s14
 800c4ec:	ee37 4ac9 	vsub.f32	s8, s15, s18
 800c4f0:	ee16 ca10 	vmov	ip, s12
 800c4f4:	ee30 6a49 	vsub.f32	s12, s0, s18
 800c4f8:	ee77 4a01 	vadd.f32	s9, s14, s2
 800c4fc:	f847 c908 	str.w	ip, [r7], #-8
 800c500:	ee34 4a29 	vadd.f32	s8, s8, s19
 800c504:	edd2 8a03 	vldr	s17, [r2, #12]
 800c508:	ee39 9ac9 	vsub.f32	s18, s19, s18
 800c50c:	ed93 8a03 	vldr	s16, [r3, #12]
 800c510:	ee71 0a47 	vsub.f32	s1, s2, s14
 800c514:	ee30 0a28 	vadd.f32	s0, s0, s17
 800c518:	ee39 1a67 	vsub.f32	s2, s18, s15
 800c51c:	ee36 6a69 	vsub.f32	s12, s12, s19
 800c520:	ee30 0a08 	vadd.f32	s0, s0, s16
 800c524:	ee75 5aca 	vsub.f32	s11, s11, s20
 800c528:	ed87 0a01 	vstr	s0, [r7, #4]
 800c52c:	ed1a 0a04 	vldr	s0, [sl, #-16]
 800c530:	ed5a 6a03 	vldr	s13, [sl, #-12]
 800c534:	ee21 8a80 	vmul.f32	s16, s3, s0
 800c538:	ee23 7a26 	vmul.f32	s14, s6, s13
 800c53c:	ee64 7a26 	vmul.f32	s15, s8, s13
 800c540:	ee61 1aa6 	vmul.f32	s3, s3, s13
 800c544:	ee24 4a00 	vmul.f32	s8, s8, s0
 800c548:	ee23 3a00 	vmul.f32	s6, s6, s0
 800c54c:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800c550:	ee24 0a80 	vmul.f32	s0, s9, s0
 800c554:	ee38 7a07 	vadd.f32	s14, s16, s14
 800c558:	ee76 6a84 	vadd.f32	s13, s13, s8
 800c55c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800c560:	ee33 3a61 	vsub.f32	s6, s6, s3
 800c564:	ee17 ca10 	vmov	ip, s14
 800c568:	f841 cb08 	str.w	ip, [r1], #8
 800c56c:	ed01 3a01 	vstr	s6, [r1, #-4]
 800c570:	ed82 0a04 	vstr	s0, [r2, #16]
 800c574:	edc2 6a03 	vstr	s13, [r2, #12]
 800c578:	ed59 6a08 	vldr	s13, [r9, #-32]	; 0xffffffe0
 800c57c:	ed59 7a07 	vldr	s15, [r9, #-28]	; 0xffffffe4
 800c580:	ee25 7ae6 	vnmul.f32	s14, s11, s13
 800c584:	ee23 4aa6 	vmul.f32	s8, s7, s13
 800c588:	ee65 4a27 	vmul.f32	s9, s10, s15
 800c58c:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800c590:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800c594:	ee66 7a27 	vmul.f32	s15, s12, s15
 800c598:	ee25 5a26 	vmul.f32	s10, s10, s13
 800c59c:	ee66 6a26 	vmul.f32	s13, s12, s13
 800c5a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c5a4:	ee34 6a24 	vadd.f32	s12, s8, s9
 800c5a8:	ee75 6ae6 	vsub.f32	s13, s11, s13
 800c5ac:	ee35 5a63 	vsub.f32	s10, s10, s7
 800c5b0:	ee17 ca90 	vmov	ip, s15
 800c5b4:	ed04 6a04 	vstr	s12, [r4, #-16]
 800c5b8:	ed04 5a03 	vstr	s10, [r4, #-12]
 800c5bc:	f846 c908 	str.w	ip, [r6], #-8
 800c5c0:	edc6 6a01 	vstr	s13, [r6, #4]
 800c5c4:	ed5e 7a0c 	vldr	s15, [lr, #-48]	; 0xffffffd0
 800c5c8:	ed1e 7a0b 	vldr	s14, [lr, #-44]	; 0xffffffd4
 800c5cc:	ee62 5a27 	vmul.f32	s11, s4, s15
 800c5d0:	ee22 6a87 	vmul.f32	s12, s5, s14
 800c5d4:	ee22 2a07 	vmul.f32	s4, s4, s14
 800c5d8:	ee62 2aa7 	vmul.f32	s5, s5, s15
 800c5dc:	ee61 6a07 	vmul.f32	s13, s2, s14
 800c5e0:	ee20 7a87 	vmul.f32	s14, s1, s14
 800c5e4:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800c5e8:	ee61 7a27 	vmul.f32	s15, s2, s15
 800c5ec:	ee35 6a86 	vadd.f32	s12, s11, s12
 800c5f0:	ee72 2ac2 	vsub.f32	s5, s5, s4
 800c5f4:	ee76 0ae0 	vsub.f32	s1, s13, s1
 800c5f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c5fc:	ee16 ca10 	vmov	ip, s12
 800c600:	f840 cb08 	str.w	ip, [r0], #8
 800c604:	ed40 2a01 	vstr	s5, [r0, #-4]
 800c608:	edc3 0a04 	vstr	s1, [r3, #16]
 800c60c:	edc3 7a03 	vstr	s15, [r3, #12]
 800c610:	f47f aefc 	bne.w	800c40c <arm_cfft_radix8by4_f32+0x134>
 800c614:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c616:	9802      	ldr	r0, [sp, #8]
 800c618:	00cb      	lsls	r3, r1, #3
 800c61a:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
 800c61e:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800c622:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800c626:	4498      	add	r8, r3
 800c628:	449c      	add	ip, r3
 800c62a:	9102      	str	r1, [sp, #8]
 800c62c:	9901      	ldr	r1, [sp, #4]
 800c62e:	4419      	add	r1, r3
 800c630:	9101      	str	r1, [sp, #4]
 800c632:	9907      	ldr	r1, [sp, #28]
 800c634:	4419      	add	r1, r3
 800c636:	9107      	str	r1, [sp, #28]
 800c638:	9908      	ldr	r1, [sp, #32]
 800c63a:	4419      	add	r1, r3
 800c63c:	9b06      	ldr	r3, [sp, #24]
 800c63e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c642:	9108      	str	r1, [sp, #32]
 800c644:	9306      	str	r3, [sp, #24]
 800c646:	9a01      	ldr	r2, [sp, #4]
 800c648:	2304      	movs	r3, #4
 800c64a:	9e08      	ldr	r6, [sp, #32]
 800c64c:	edd2 7a00 	vldr	s15, [r2]
 800c650:	ed96 7a00 	vldr	s14, [r6]
 800c654:	edd8 2a00 	vldr	s5, [r8]
 800c658:	ee77 5a87 	vadd.f32	s11, s15, s14
 800c65c:	ed9c 3a00 	vldr	s6, [ip]
 800c660:	ed92 6a01 	vldr	s12, [r2, #4]
 800c664:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800c668:	edd6 6a01 	vldr	s13, [r6, #4]
 800c66c:	ee75 4aa2 	vadd.f32	s9, s11, s5
 800c670:	ed9c 2a01 	vldr	s4, [ip, #4]
 800c674:	ee36 5a26 	vadd.f32	s10, s12, s13
 800c678:	edd8 7a01 	vldr	s15, [r8, #4]
 800c67c:	ee76 6a66 	vsub.f32	s13, s12, s13
 800c680:	9d02      	ldr	r5, [sp, #8]
 800c682:	ee34 6a83 	vadd.f32	s12, s9, s6
 800c686:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 800c68a:	ee37 4a27 	vadd.f32	s8, s14, s15
 800c68e:	9805      	ldr	r0, [sp, #20]
 800c690:	ee76 4ae2 	vsub.f32	s9, s13, s5
 800c694:	4621      	mov	r1, r4
 800c696:	ed82 6a00 	vstr	s12, [r2]
 800c69a:	ee35 6ae2 	vsub.f32	s12, s11, s5
 800c69e:	edd8 3a01 	vldr	s7, [r8, #4]
 800c6a2:	ee75 5a67 	vsub.f32	s11, s10, s15
 800c6a6:	eddc 1a01 	vldr	s3, [ip, #4]
 800c6aa:	ee34 4a42 	vsub.f32	s8, s8, s4
 800c6ae:	ee75 3a23 	vadd.f32	s7, s10, s7
 800c6b2:	ee74 4a83 	vadd.f32	s9, s9, s6
 800c6b6:	ee76 6aa2 	vadd.f32	s13, s13, s5
 800c6ba:	ee33 5aa1 	vadd.f32	s10, s7, s3
 800c6be:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c6c2:	ee36 6a43 	vsub.f32	s12, s12, s6
 800c6c6:	ed82 5a01 	vstr	s10, [r2, #4]
 800c6ca:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800c6ce:	9a07      	ldr	r2, [sp, #28]
 800c6d0:	ee77 7a02 	vadd.f32	s15, s14, s4
 800c6d4:	ee36 7ac3 	vsub.f32	s14, s13, s6
 800c6d8:	edd2 2a00 	vldr	s5, [r2]
 800c6dc:	ed92 5a01 	vldr	s10, [r2, #4]
 800c6e0:	ee64 3a22 	vmul.f32	s7, s8, s5
 800c6e4:	ee24 4a05 	vmul.f32	s8, s8, s10
 800c6e8:	ee24 5a85 	vmul.f32	s10, s9, s10
 800c6ec:	ee64 4aa2 	vmul.f32	s9, s9, s5
 800c6f0:	ee33 5a85 	vadd.f32	s10, s7, s10
 800c6f4:	ee74 4ac4 	vsub.f32	s9, s9, s8
 800c6f8:	ed88 5a00 	vstr	s10, [r8]
 800c6fc:	edc8 4a01 	vstr	s9, [r8, #4]
 800c700:	edd5 4a01 	vldr	s9, [r5, #4]
 800c704:	edd5 6a00 	vldr	s13, [r5]
 800c708:	9d06      	ldr	r5, [sp, #24]
 800c70a:	ee26 5a26 	vmul.f32	s10, s12, s13
 800c70e:	ee26 6a24 	vmul.f32	s12, s12, s9
 800c712:	ee65 6aa6 	vmul.f32	s13, s11, s13
 800c716:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800c71a:	ee36 6ac6 	vsub.f32	s12, s13, s12
 800c71e:	ee75 5a25 	vadd.f32	s11, s10, s11
 800c722:	ed86 6a01 	vstr	s12, [r6, #4]
 800c726:	edc6 5a00 	vstr	s11, [r6]
 800c72a:	edd5 5a01 	vldr	s11, [r5, #4]
 800c72e:	edd5 6a00 	vldr	s13, [r5]
 800c732:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c734:	ee27 6aa6 	vmul.f32	s12, s15, s13
 800c738:	ee67 6a26 	vmul.f32	s13, s14, s13
 800c73c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800c740:	ee27 7a25 	vmul.f32	s14, s14, s11
 800c744:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800c748:	ee36 7a07 	vadd.f32	s14, s12, s14
 800c74c:	edcc 7a01 	vstr	s15, [ip, #4]
 800c750:	ed8c 7a00 	vstr	s14, [ip]
 800c754:	6872      	ldr	r2, [r6, #4]
 800c756:	f000 fb09 	bl	800cd6c <arm_radix8_butterfly_f32>
 800c75a:	9803      	ldr	r0, [sp, #12]
 800c75c:	4621      	mov	r1, r4
 800c75e:	6872      	ldr	r2, [r6, #4]
 800c760:	2304      	movs	r3, #4
 800c762:	f000 fb03 	bl	800cd6c <arm_radix8_butterfly_f32>
 800c766:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c768:	4621      	mov	r1, r4
 800c76a:	6872      	ldr	r2, [r6, #4]
 800c76c:	2304      	movs	r3, #4
 800c76e:	f000 fafd 	bl	800cd6c <arm_radix8_butterfly_f32>
 800c772:	4621      	mov	r1, r4
 800c774:	6872      	ldr	r2, [r6, #4]
 800c776:	2304      	movs	r3, #4
 800c778:	9804      	ldr	r0, [sp, #16]
 800c77a:	b00f      	add	sp, #60	; 0x3c
 800c77c:	ecbd 8b06 	vpop	{d8-d10}
 800c780:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c784:	f000 baf2 	b.w	800cd6c <arm_radix8_butterfly_f32>

0800c788 <arm_cfft_f32>:
 800c788:	2a01      	cmp	r2, #1
 800c78a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c78e:	4606      	mov	r6, r0
 800c790:	4617      	mov	r7, r2
 800c792:	460c      	mov	r4, r1
 800c794:	4698      	mov	r8, r3
 800c796:	8805      	ldrh	r5, [r0, #0]
 800c798:	d053      	beq.n	800c842 <arm_cfft_f32+0xba>
 800c79a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800c79e:	d04b      	beq.n	800c838 <arm_cfft_f32+0xb0>
 800c7a0:	d916      	bls.n	800c7d0 <arm_cfft_f32+0x48>
 800c7a2:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800c7a6:	d01a      	beq.n	800c7de <arm_cfft_f32+0x56>
 800c7a8:	d95a      	bls.n	800c860 <arm_cfft_f32+0xd8>
 800c7aa:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800c7ae:	d043      	beq.n	800c838 <arm_cfft_f32+0xb0>
 800c7b0:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800c7b4:	d105      	bne.n	800c7c2 <arm_cfft_f32+0x3a>
 800c7b6:	2301      	movs	r3, #1
 800c7b8:	6872      	ldr	r2, [r6, #4]
 800c7ba:	4629      	mov	r1, r5
 800c7bc:	4620      	mov	r0, r4
 800c7be:	f000 fad5 	bl	800cd6c <arm_radix8_butterfly_f32>
 800c7c2:	f1b8 0f00 	cmp.w	r8, #0
 800c7c6:	d111      	bne.n	800c7ec <arm_cfft_f32+0x64>
 800c7c8:	2f01      	cmp	r7, #1
 800c7ca:	d016      	beq.n	800c7fa <arm_cfft_f32+0x72>
 800c7cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7d0:	2d20      	cmp	r5, #32
 800c7d2:	d031      	beq.n	800c838 <arm_cfft_f32+0xb0>
 800c7d4:	d948      	bls.n	800c868 <arm_cfft_f32+0xe0>
 800c7d6:	2d40      	cmp	r5, #64	; 0x40
 800c7d8:	d0ed      	beq.n	800c7b6 <arm_cfft_f32+0x2e>
 800c7da:	2d80      	cmp	r5, #128	; 0x80
 800c7dc:	d1f1      	bne.n	800c7c2 <arm_cfft_f32+0x3a>
 800c7de:	4621      	mov	r1, r4
 800c7e0:	4630      	mov	r0, r6
 800c7e2:	f7ff fca9 	bl	800c138 <arm_cfft_radix8by2_f32>
 800c7e6:	f1b8 0f00 	cmp.w	r8, #0
 800c7ea:	d0ed      	beq.n	800c7c8 <arm_cfft_f32+0x40>
 800c7ec:	68b2      	ldr	r2, [r6, #8]
 800c7ee:	4620      	mov	r0, r4
 800c7f0:	89b1      	ldrh	r1, [r6, #12]
 800c7f2:	f7f3 fd75 	bl	80002e0 <arm_bitreversal_32>
 800c7f6:	2f01      	cmp	r7, #1
 800c7f8:	d1e8      	bne.n	800c7cc <arm_cfft_f32+0x44>
 800c7fa:	ee07 5a90 	vmov	s15, r5
 800c7fe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c806:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800c80a:	2d00      	cmp	r5, #0
 800c80c:	d0de      	beq.n	800c7cc <arm_cfft_f32+0x44>
 800c80e:	f104 0108 	add.w	r1, r4, #8
 800c812:	2300      	movs	r3, #0
 800c814:	ed11 7a02 	vldr	s14, [r1, #-8]
 800c818:	3301      	adds	r3, #1
 800c81a:	ed51 7a01 	vldr	s15, [r1, #-4]
 800c81e:	3108      	adds	r1, #8
 800c820:	429d      	cmp	r5, r3
 800c822:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c826:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800c82a:	ed01 7a04 	vstr	s14, [r1, #-16]
 800c82e:	ed41 7a03 	vstr	s15, [r1, #-12]
 800c832:	d1ef      	bne.n	800c814 <arm_cfft_f32+0x8c>
 800c834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c838:	4621      	mov	r1, r4
 800c83a:	4630      	mov	r0, r6
 800c83c:	f7ff fd4c 	bl	800c2d8 <arm_cfft_radix8by4_f32>
 800c840:	e7bf      	b.n	800c7c2 <arm_cfft_f32+0x3a>
 800c842:	b1a5      	cbz	r5, 800c86e <arm_cfft_f32+0xe6>
 800c844:	f101 030c 	add.w	r3, r1, #12
 800c848:	2200      	movs	r2, #0
 800c84a:	ed53 7a02 	vldr	s15, [r3, #-8]
 800c84e:	3201      	adds	r2, #1
 800c850:	3308      	adds	r3, #8
 800c852:	eef1 7a67 	vneg.f32	s15, s15
 800c856:	4295      	cmp	r5, r2
 800c858:	ed43 7a04 	vstr	s15, [r3, #-16]
 800c85c:	d1f5      	bne.n	800c84a <arm_cfft_f32+0xc2>
 800c85e:	e79c      	b.n	800c79a <arm_cfft_f32+0x12>
 800c860:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800c864:	d0a7      	beq.n	800c7b6 <arm_cfft_f32+0x2e>
 800c866:	e7ac      	b.n	800c7c2 <arm_cfft_f32+0x3a>
 800c868:	2d10      	cmp	r5, #16
 800c86a:	d0b8      	beq.n	800c7de <arm_cfft_f32+0x56>
 800c86c:	e7a9      	b.n	800c7c2 <arm_cfft_f32+0x3a>
 800c86e:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800c872:	d896      	bhi.n	800c7a2 <arm_cfft_f32+0x1a>
 800c874:	e7ac      	b.n	800c7d0 <arm_cfft_f32+0x48>
 800c876:	bf00      	nop

0800c878 <arm_fir_decimate_init_f32>:
 800c878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c87a:	9f07      	ldr	r7, [sp, #28]
 800c87c:	fbb7 f4f2 	udiv	r4, r7, r2
 800c880:	fb02 7414 	mls	r4, r2, r4, r7
 800c884:	b994      	cbnz	r4, 800c8ac <arm_fir_decimate_init_f32+0x34>
 800c886:	468e      	mov	lr, r1
 800c888:	4616      	mov	r6, r2
 800c88a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800c88e:	4605      	mov	r5, r0
 800c890:	4472      	add	r2, lr
 800c892:	8069      	strh	r1, [r5, #2]
 800c894:	6043      	str	r3, [r0, #4]
 800c896:	4621      	mov	r1, r4
 800c898:	443a      	add	r2, r7
 800c89a:	9806      	ldr	r0, [sp, #24]
 800c89c:	0092      	lsls	r2, r2, #2
 800c89e:	f000 fd8f 	bl	800d3c0 <memset>
 800c8a2:	9b06      	ldr	r3, [sp, #24]
 800c8a4:	702e      	strb	r6, [r5, #0]
 800c8a6:	4620      	mov	r0, r4
 800c8a8:	60ab      	str	r3, [r5, #8]
 800c8aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8ac:	f06f 0001 	mvn.w	r0, #1
 800c8b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8b2:	bf00      	nop

0800c8b4 <arm_fir_decimate_f32>:
 800c8b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8b8:	7804      	ldrb	r4, [r0, #0]
 800c8ba:	4683      	mov	fp, r0
 800c8bc:	b08d      	sub	sp, #52	; 0x34
 800c8be:	8840      	ldrh	r0, [r0, #2]
 800c8c0:	f8db 5004 	ldr.w	r5, [fp, #4]
 800c8c4:	f06f 4940 	mvn.w	r9, #3221225472	; 0xc0000000
 800c8c8:	4696      	mov	lr, r2
 800c8ca:	9208      	str	r2, [sp, #32]
 800c8cc:	9502      	str	r5, [sp, #8]
 800c8ce:	462a      	mov	r2, r5
 800c8d0:	f8db 6008 	ldr.w	r6, [fp, #8]
 800c8d4:	4481      	add	r9, r0
 800c8d6:	9009      	str	r0, [sp, #36]	; 0x24
 800c8d8:	eb06 0989 	add.w	r9, r6, r9, lsl #2
 800c8dc:	fbb3 f3f4 	udiv	r3, r3, r4
 800c8e0:	089d      	lsrs	r5, r3, #2
 800c8e2:	eba3 0385 	sub.w	r3, r3, r5, lsl #2
 800c8e6:	950a      	str	r5, [sp, #40]	; 0x28
 800c8e8:	930b      	str	r3, [sp, #44]	; 0x2c
 800c8ea:	2d00      	cmp	r5, #0
 800c8ec:	f000 80f8 	beq.w	800cae0 <arm_fir_decimate_f32+0x22c>
 800c8f0:	0883      	lsrs	r3, r0, #2
 800c8f2:	f000 0003 	and.w	r0, r0, #3
 800c8f6:	462f      	mov	r7, r5
 800c8f8:	f8cd b010 	str.w	fp, [sp, #16]
 800c8fc:	9305      	str	r3, [sp, #20]
 800c8fe:	011b      	lsls	r3, r3, #4
 800c900:	9006      	str	r0, [sp, #24]
 800c902:	f10e 0a10 	add.w	sl, lr, #16
 800c906:	441a      	add	r2, r3
 800c908:	469b      	mov	fp, r3
 800c90a:	4648      	mov	r0, r9
 800c90c:	9703      	str	r7, [sp, #12]
 800c90e:	9207      	str	r2, [sp, #28]
 800c910:	f8cd 9004 	str.w	r9, [sp, #4]
 800c914:	00a4      	lsls	r4, r4, #2
 800c916:	460a      	mov	r2, r1
 800c918:	4623      	mov	r3, r4
 800c91a:	f852 5b04 	ldr.w	r5, [r2], #4
 800c91e:	3b01      	subs	r3, #1
 800c920:	f840 5b04 	str.w	r5, [r0], #4
 800c924:	d1f9      	bne.n	800c91a <arm_fir_decimate_f32+0x66>
 800c926:	9b04      	ldr	r3, [sp, #16]
 800c928:	00a4      	lsls	r4, r4, #2
 800c92a:	9f05      	ldr	r7, [sp, #20]
 800c92c:	f893 8000 	ldrb.w	r8, [r3]
 800c930:	4421      	add	r1, r4
 800c932:	9b01      	ldr	r3, [sp, #4]
 800c934:	ea4f 0888 	mov.w	r8, r8, lsl #2
 800c938:	ed9f 1abb 	vldr	s2, [pc, #748]	; 800cc28 <arm_fir_decimate_f32+0x374>
 800c93c:	4423      	add	r3, r4
 800c93e:	eb06 0e08 	add.w	lr, r6, r8
 800c942:	9301      	str	r3, [sp, #4]
 800c944:	eb0e 0c08 	add.w	ip, lr, r8
 800c948:	eb0c 0908 	add.w	r9, ip, r8
 800c94c:	2f00      	cmp	r7, #0
 800c94e:	f000 8161 	beq.w	800cc14 <arm_fir_decimate_f32+0x360>
 800c952:	9b02      	ldr	r3, [sp, #8]
 800c954:	eef0 5a41 	vmov.f32	s11, s2
 800c958:	eeb0 5a41 	vmov.f32	s10, s2
 800c95c:	f106 0410 	add.w	r4, r6, #16
 800c960:	eef0 4a41 	vmov.f32	s9, s2
 800c964:	f103 0510 	add.w	r5, r3, #16
 800c968:	f10e 0010 	add.w	r0, lr, #16
 800c96c:	f10c 0210 	add.w	r2, ip, #16
 800c970:	f109 0310 	add.w	r3, r9, #16
 800c974:	ed55 6a04 	vldr	s13, [r5, #-16]
 800c978:	3f01      	subs	r7, #1
 800c97a:	ed13 6a04 	vldr	s12, [r3, #-16]
 800c97e:	f105 0510 	add.w	r5, r5, #16
 800c982:	ed14 4a04 	vldr	s8, [r4, #-16]
 800c986:	f100 0010 	add.w	r0, r0, #16
 800c98a:	ed50 1a08 	vldr	s3, [r0, #-32]	; 0xffffffe0
 800c98e:	f104 0410 	add.w	r4, r4, #16
 800c992:	ed52 2a04 	vldr	s5, [r2, #-16]
 800c996:	ee26 4a84 	vmul.f32	s8, s13, s8
 800c99a:	ee66 1aa1 	vmul.f32	s3, s13, s3
 800c99e:	ed15 7a07 	vldr	s14, [r5, #-28]	; 0xffffffe4
 800c9a2:	ee66 2aa2 	vmul.f32	s5, s13, s5
 800c9a6:	ed54 3a07 	vldr	s7, [r4, #-28]	; 0xffffffe4
 800c9aa:	ee66 6a86 	vmul.f32	s13, s13, s12
 800c9ae:	ed10 2a07 	vldr	s4, [r0, #-28]	; 0xffffffe4
 800c9b2:	ed13 6a03 	vldr	s12, [r3, #-12]
 800c9b6:	ee74 4a24 	vadd.f32	s9, s8, s9
 800c9ba:	ed12 3a03 	vldr	s6, [r2, #-12]
 800c9be:	ee31 5a85 	vadd.f32	s10, s3, s10
 800c9c2:	ee72 5aa5 	vadd.f32	s11, s5, s11
 800c9c6:	ed55 7a06 	vldr	s15, [r5, #-24]	; 0xffffffe8
 800c9ca:	ee67 3a23 	vmul.f32	s7, s14, s7
 800c9ce:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 800c9d2:	ee27 2a02 	vmul.f32	s4, s14, s4
 800c9d6:	ed50 1a06 	vldr	s3, [r0, #-24]	; 0xffffffe8
 800c9da:	ee27 3a03 	vmul.f32	s6, s14, s6
 800c9de:	ed52 2a02 	vldr	s5, [r2, #-8]
 800c9e2:	ee76 6a81 	vadd.f32	s13, s13, s2
 800c9e6:	ed10 0a05 	vldr	s0, [r0, #-20]	; 0xffffffec
 800c9ea:	ee27 7a06 	vmul.f32	s14, s14, s12
 800c9ee:	ed13 6a02 	vldr	s12, [r3, #-8]
 800c9f2:	ee73 3aa4 	vadd.f32	s7, s7, s9
 800c9f6:	ed15 1a05 	vldr	s2, [r5, #-20]	; 0xffffffec
 800c9fa:	ee67 4a84 	vmul.f32	s9, s15, s8
 800c9fe:	ed52 0a01 	vldr	s1, [r2, #-4]
 800ca02:	ee32 2a05 	vadd.f32	s4, s4, s10
 800ca06:	ed14 4a05 	vldr	s8, [r4, #-20]	; 0xffffffec
 800ca0a:	ee27 5aa1 	vmul.f32	s10, s15, s3
 800ca0e:	ed53 1a01 	vldr	s3, [r3, #-4]
 800ca12:	ee33 3a25 	vadd.f32	s6, s6, s11
 800ca16:	f102 0210 	add.w	r2, r2, #16
 800ca1a:	ee67 5aa2 	vmul.f32	s11, s15, s5
 800ca1e:	f103 0310 	add.w	r3, r3, #16
 800ca22:	ee67 7a86 	vmul.f32	s15, s15, s12
 800ca26:	ee37 7a26 	vadd.f32	s14, s14, s13
 800ca2a:	ee34 6aa3 	vadd.f32	s12, s9, s7
 800ca2e:	ee61 4a04 	vmul.f32	s9, s2, s8
 800ca32:	ee75 3a02 	vadd.f32	s7, s10, s4
 800ca36:	ee35 4a83 	vadd.f32	s8, s11, s6
 800ca3a:	ee21 5a00 	vmul.f32	s10, s2, s0
 800ca3e:	ee61 5a20 	vmul.f32	s11, s2, s1
 800ca42:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ca46:	ee21 1a21 	vmul.f32	s2, s2, s3
 800ca4a:	ee74 4a86 	vadd.f32	s9, s9, s12
 800ca4e:	ee35 5a23 	vadd.f32	s10, s10, s7
 800ca52:	ee75 5a84 	vadd.f32	s11, s11, s8
 800ca56:	ee31 1a27 	vadd.f32	s2, s2, s15
 800ca5a:	d18b      	bne.n	800c974 <arm_fir_decimate_f32+0xc0>
 800ca5c:	445e      	add	r6, fp
 800ca5e:	44de      	add	lr, fp
 800ca60:	44dc      	add	ip, fp
 800ca62:	eb09 000b 	add.w	r0, r9, fp
 800ca66:	9a07      	ldr	r2, [sp, #28]
 800ca68:	9b06      	ldr	r3, [sp, #24]
 800ca6a:	b1db      	cbz	r3, 800caa4 <arm_fir_decimate_f32+0x1f0>
 800ca6c:	ecb2 6a01 	vldmia	r2!, {s12}
 800ca70:	3b01      	subs	r3, #1
 800ca72:	ecf6 6a01 	vldmia	r6!, {s13}
 800ca76:	ecbe 7a01 	vldmia	lr!, {s14}
 800ca7a:	ecfc 7a01 	vldmia	ip!, {s15}
 800ca7e:	ee66 6a26 	vmul.f32	s13, s12, s13
 800ca82:	ecb0 4a01 	vldmia	r0!, {s8}
 800ca86:	ee26 7a07 	vmul.f32	s14, s12, s14
 800ca8a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800ca8e:	ee26 6a04 	vmul.f32	s12, s12, s8
 800ca92:	ee74 4aa6 	vadd.f32	s9, s9, s13
 800ca96:	ee35 5a07 	vadd.f32	s10, s10, s14
 800ca9a:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800ca9e:	ee31 1a06 	vadd.f32	s2, s2, s12
 800caa2:	d1e3      	bne.n	800ca6c <arm_fir_decimate_f32+0x1b8>
 800caa4:	9b03      	ldr	r3, [sp, #12]
 800caa6:	eb09 0608 	add.w	r6, r9, r8
 800caaa:	ed4a 4a04 	vstr	s9, [sl, #-16]
 800caae:	f10a 0a10 	add.w	sl, sl, #16
 800cab2:	3b01      	subs	r3, #1
 800cab4:	ed0a 5a07 	vstr	s10, [sl, #-28]	; 0xffffffe4
 800cab8:	ed4a 5a06 	vstr	s11, [sl, #-24]	; 0xffffffe8
 800cabc:	ed0a 1a05 	vstr	s2, [sl, #-20]	; 0xffffffec
 800cac0:	9303      	str	r3, [sp, #12]
 800cac2:	d003      	beq.n	800cacc <arm_fir_decimate_f32+0x218>
 800cac4:	9b04      	ldr	r3, [sp, #16]
 800cac6:	9801      	ldr	r0, [sp, #4]
 800cac8:	781c      	ldrb	r4, [r3, #0]
 800caca:	e723      	b.n	800c914 <arm_fir_decimate_f32+0x60>
 800cacc:	9b08      	ldr	r3, [sp, #32]
 800cace:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cad0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800cad4:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800cad8:	f8dd b010 	ldr.w	fp, [sp, #16]
 800cadc:	9308      	str	r3, [sp, #32]
 800cade:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d061      	beq.n	800cba8 <arm_fir_decimate_f32+0x2f4>
 800cae4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cae6:	4698      	mov	r8, r3
 800cae8:	f8dd a020 	ldr.w	sl, [sp, #32]
 800caec:	0895      	lsrs	r5, r2, #2
 800caee:	f002 0703 	and.w	r7, r2, #3
 800caf2:	9a02      	ldr	r2, [sp, #8]
 800caf4:	ea4f 1e05 	mov.w	lr, r5, lsl #4
 800caf8:	eb02 0c0e 	add.w	ip, r2, lr
 800cafc:	f89b 4000 	ldrb.w	r4, [fp]
 800cb00:	4648      	mov	r0, r9
 800cb02:	460a      	mov	r2, r1
 800cb04:	4623      	mov	r3, r4
 800cb06:	ecf2 7a01 	vldmia	r2!, {s15}
 800cb0a:	3b01      	subs	r3, #1
 800cb0c:	ece0 7a01 	vstmia	r0!, {s15}
 800cb10:	d1f9      	bne.n	800cb06 <arm_fir_decimate_f32+0x252>
 800cb12:	00a4      	lsls	r4, r4, #2
 800cb14:	44a1      	add	r9, r4
 800cb16:	4421      	add	r1, r4
 800cb18:	2d00      	cmp	r5, #0
 800cb1a:	d076      	beq.n	800cc0a <arm_fir_decimate_f32+0x356>
 800cb1c:	9b02      	ldr	r3, [sp, #8]
 800cb1e:	4628      	mov	r0, r5
 800cb20:	eddf 7a41 	vldr	s15, [pc, #260]	; 800cc28 <arm_fir_decimate_f32+0x374>
 800cb24:	f103 0210 	add.w	r2, r3, #16
 800cb28:	f106 0310 	add.w	r3, r6, #16
 800cb2c:	ed52 6a04 	vldr	s13, [r2, #-16]
 800cb30:	3801      	subs	r0, #1
 800cb32:	ed13 7a04 	vldr	s14, [r3, #-16]
 800cb36:	f102 0210 	add.w	r2, r2, #16
 800cb3a:	ed12 5a07 	vldr	s10, [r2, #-28]	; 0xffffffe4
 800cb3e:	f103 0310 	add.w	r3, r3, #16
 800cb42:	ee66 5a87 	vmul.f32	s11, s13, s14
 800cb46:	ed13 7a07 	vldr	s14, [r3, #-28]	; 0xffffffe4
 800cb4a:	ed12 6a06 	vldr	s12, [r2, #-24]	; 0xffffffe8
 800cb4e:	ee25 5a07 	vmul.f32	s10, s10, s14
 800cb52:	ed13 7a06 	vldr	s14, [r3, #-24]	; 0xffffffe8
 800cb56:	ee75 6aa7 	vadd.f32	s13, s11, s15
 800cb5a:	ed52 5a05 	vldr	s11, [r2, #-20]	; 0xffffffec
 800cb5e:	ee26 6a07 	vmul.f32	s12, s12, s14
 800cb62:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
 800cb66:	ee75 6a26 	vadd.f32	s13, s10, s13
 800cb6a:	ee25 7a87 	vmul.f32	s14, s11, s14
 800cb6e:	ee76 7a26 	vadd.f32	s15, s12, s13
 800cb72:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cb76:	d1d9      	bne.n	800cb2c <arm_fir_decimate_f32+0x278>
 800cb78:	eb06 020e 	add.w	r2, r6, lr
 800cb7c:	4660      	mov	r0, ip
 800cb7e:	b157      	cbz	r7, 800cb96 <arm_fir_decimate_f32+0x2e2>
 800cb80:	463b      	mov	r3, r7
 800cb82:	ecf0 6a01 	vldmia	r0!, {s13}
 800cb86:	3b01      	subs	r3, #1
 800cb88:	ecb2 7a01 	vldmia	r2!, {s14}
 800cb8c:	ee26 7a87 	vmul.f32	s14, s13, s14
 800cb90:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cb94:	d1f5      	bne.n	800cb82 <arm_fir_decimate_f32+0x2ce>
 800cb96:	f89b 3000 	ldrb.w	r3, [fp]
 800cb9a:	f1b8 0801 	subs.w	r8, r8, #1
 800cb9e:	ecea 7a01 	vstmia	sl!, {s15}
 800cba2:	eb06 0683 	add.w	r6, r6, r3, lsl #2
 800cba6:	d1a9      	bne.n	800cafc <arm_fir_decimate_f32+0x248>
 800cba8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbaa:	f8db 4008 	ldr.w	r4, [fp, #8]
 800cbae:	1e59      	subs	r1, r3, #1
 800cbb0:	088f      	lsrs	r7, r1, #2
 800cbb2:	d01d      	beq.n	800cbf0 <arm_fir_decimate_f32+0x33c>
 800cbb4:	f104 0210 	add.w	r2, r4, #16
 800cbb8:	f106 0310 	add.w	r3, r6, #16
 800cbbc:	4638      	mov	r0, r7
 800cbbe:	f853 5c10 	ldr.w	r5, [r3, #-16]
 800cbc2:	3801      	subs	r0, #1
 800cbc4:	f103 0310 	add.w	r3, r3, #16
 800cbc8:	f102 0210 	add.w	r2, r2, #16
 800cbcc:	f842 5c20 	str.w	r5, [r2, #-32]
 800cbd0:	f853 5c1c 	ldr.w	r5, [r3, #-28]
 800cbd4:	f842 5c1c 	str.w	r5, [r2, #-28]
 800cbd8:	f853 5c18 	ldr.w	r5, [r3, #-24]
 800cbdc:	f842 5c18 	str.w	r5, [r2, #-24]
 800cbe0:	f853 5c14 	ldr.w	r5, [r3, #-20]
 800cbe4:	f842 5c14 	str.w	r5, [r2, #-20]
 800cbe8:	d1e9      	bne.n	800cbbe <arm_fir_decimate_f32+0x30a>
 800cbea:	013b      	lsls	r3, r7, #4
 800cbec:	441c      	add	r4, r3
 800cbee:	441e      	add	r6, r3
 800cbf0:	f011 0303 	ands.w	r3, r1, #3
 800cbf4:	d006      	beq.n	800cc04 <arm_fir_decimate_f32+0x350>
 800cbf6:	4622      	mov	r2, r4
 800cbf8:	f856 1b04 	ldr.w	r1, [r6], #4
 800cbfc:	3b01      	subs	r3, #1
 800cbfe:	f842 1b04 	str.w	r1, [r2], #4
 800cc02:	d1f9      	bne.n	800cbf8 <arm_fir_decimate_f32+0x344>
 800cc04:	b00d      	add	sp, #52	; 0x34
 800cc06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc0a:	9802      	ldr	r0, [sp, #8]
 800cc0c:	4632      	mov	r2, r6
 800cc0e:	eddf 7a06 	vldr	s15, [pc, #24]	; 800cc28 <arm_fir_decimate_f32+0x374>
 800cc12:	e7b4      	b.n	800cb7e <arm_fir_decimate_f32+0x2ca>
 800cc14:	4648      	mov	r0, r9
 800cc16:	9a02      	ldr	r2, [sp, #8]
 800cc18:	eef0 5a41 	vmov.f32	s11, s2
 800cc1c:	eeb0 5a41 	vmov.f32	s10, s2
 800cc20:	eef0 4a41 	vmov.f32	s9, s2
 800cc24:	e720      	b.n	800ca68 <arm_fir_decimate_f32+0x1b4>
 800cc26:	bf00      	nop
 800cc28:	00000000 	.word	0x00000000

0800cc2c <arm_cmplx_mult_cmplx_f32>:
 800cc2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cc2e:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 800cc32:	d073      	beq.n	800cd1c <arm_cmplx_mult_cmplx_f32+0xf0>
 800cc34:	f100 0620 	add.w	r6, r0, #32
 800cc38:	f101 0520 	add.w	r5, r1, #32
 800cc3c:	f102 0420 	add.w	r4, r2, #32
 800cc40:	4677      	mov	r7, lr
 800cc42:	ed16 7a08 	vldr	s14, [r6, #-32]	; 0xffffffe0
 800cc46:	3f01      	subs	r7, #1
 800cc48:	ed55 7a08 	vldr	s15, [r5, #-32]	; 0xffffffe0
 800cc4c:	f106 0620 	add.w	r6, r6, #32
 800cc50:	ed56 5a0f 	vldr	s11, [r6, #-60]	; 0xffffffc4
 800cc54:	f105 0520 	add.w	r5, r5, #32
 800cc58:	ed55 6a0f 	vldr	s13, [r5, #-60]	; 0xffffffc4
 800cc5c:	ee27 3a27 	vmul.f32	s6, s14, s15
 800cc60:	ee67 4aa5 	vmul.f32	s9, s15, s11
 800cc64:	ed16 6a0e 	vldr	s12, [r6, #-56]	; 0xffffffc8
 800cc68:	ee25 4aa6 	vmul.f32	s8, s11, s13
 800cc6c:	ed55 7a0e 	vldr	s15, [r5, #-56]	; 0xffffffc8
 800cc70:	ee67 6a26 	vmul.f32	s13, s14, s13
 800cc74:	ed15 5a0d 	vldr	s10, [r5, #-52]	; 0xffffffcc
 800cc78:	ed56 2a0d 	vldr	s5, [r6, #-52]	; 0xffffffcc
 800cc7c:	ee66 3a27 	vmul.f32	s7, s12, s15
 800cc80:	ee66 5a05 	vmul.f32	s11, s12, s10
 800cc84:	ed16 7a0c 	vldr	s14, [r6, #-48]	; 0xffffffd0
 800cc88:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800cc8c:	ed15 6a0c 	vldr	s12, [r5, #-48]	; 0xffffffd0
 800cc90:	ee25 5a22 	vmul.f32	s10, s10, s5
 800cc94:	f104 0420 	add.w	r4, r4, #32
 800cc98:	ee33 4a44 	vsub.f32	s8, s6, s8
 800cc9c:	ee67 7aa2 	vmul.f32	s15, s15, s5
 800cca0:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800cca4:	ed04 4a10 	vstr	s8, [r4, #-64]	; 0xffffffc0
 800cca8:	ee67 4a06 	vmul.f32	s9, s14, s12
 800ccac:	ed16 5a0b 	vldr	s10, [r6, #-44]	; 0xffffffd4
 800ccb0:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800ccb4:	ed44 6a0f 	vstr	s13, [r4, #-60]	; 0xffffffc4
 800ccb8:	ed55 6a0b 	vldr	s13, [r5, #-44]	; 0xffffffd4
 800ccbc:	ee66 5a05 	vmul.f32	s11, s12, s10
 800ccc0:	ed44 3a0e 	vstr	s7, [r4, #-56]	; 0xffffffc8
 800ccc4:	ee25 5a26 	vmul.f32	s10, s10, s13
 800ccc8:	ed44 7a0d 	vstr	s15, [r4, #-52]	; 0xffffffcc
 800cccc:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ccd0:	ed56 7a0a 	vldr	s15, [r6, #-40]	; 0xffffffd8
 800ccd4:	ed55 6a0a 	vldr	s13, [r5, #-40]	; 0xffffffd8
 800ccd8:	ed16 6a09 	vldr	s12, [r6, #-36]	; 0xffffffdc
 800ccdc:	ee34 5ac5 	vsub.f32	s10, s9, s10
 800cce0:	ed15 4a09 	vldr	s8, [r5, #-36]	; 0xffffffdc
 800cce4:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800cce8:	ee66 6a86 	vmul.f32	s13, s13, s12
 800ccec:	ee67 7a84 	vmul.f32	s15, s15, s8
 800ccf0:	ed04 5a0c 	vstr	s10, [r4, #-48]	; 0xffffffd0
 800ccf4:	ee26 6a04 	vmul.f32	s12, s12, s8
 800ccf8:	ee37 7a25 	vadd.f32	s14, s14, s11
 800ccfc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cd00:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800cd04:	ed04 7a0b 	vstr	s14, [r4, #-44]	; 0xffffffd4
 800cd08:	ed44 7a09 	vstr	s15, [r4, #-36]	; 0xffffffdc
 800cd0c:	ed04 6a0a 	vstr	s12, [r4, #-40]	; 0xffffffd8
 800cd10:	d197      	bne.n	800cc42 <arm_cmplx_mult_cmplx_f32+0x16>
 800cd12:	ea4f 144e 	mov.w	r4, lr, lsl #5
 800cd16:	4420      	add	r0, r4
 800cd18:	4421      	add	r1, r4
 800cd1a:	4422      	add	r2, r4
 800cd1c:	f013 0303 	ands.w	r3, r3, #3
 800cd20:	d022      	beq.n	800cd68 <arm_cmplx_mult_cmplx_f32+0x13c>
 800cd22:	3008      	adds	r0, #8
 800cd24:	3108      	adds	r1, #8
 800cd26:	3208      	adds	r2, #8
 800cd28:	ed50 7a02 	vldr	s15, [r0, #-8]
 800cd2c:	3b01      	subs	r3, #1
 800cd2e:	ed11 7a02 	vldr	s14, [r1, #-8]
 800cd32:	f100 0008 	add.w	r0, r0, #8
 800cd36:	ed50 6a03 	vldr	s13, [r0, #-12]
 800cd3a:	f101 0108 	add.w	r1, r1, #8
 800cd3e:	ed51 5a03 	vldr	s11, [r1, #-12]
 800cd42:	ee27 6a87 	vmul.f32	s12, s15, s14
 800cd46:	ee26 7a87 	vmul.f32	s14, s13, s14
 800cd4a:	f102 0208 	add.w	r2, r2, #8
 800cd4e:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800cd52:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800cd56:	ee76 6a66 	vsub.f32	s13, s12, s13
 800cd5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cd5e:	ed42 6a04 	vstr	s13, [r2, #-16]
 800cd62:	ed42 7a03 	vstr	s15, [r2, #-12]
 800cd66:	d1df      	bne.n	800cd28 <arm_cmplx_mult_cmplx_f32+0xfc>
 800cd68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cd6a:	bf00      	nop

0800cd6c <arm_radix8_butterfly_f32>:
 800cd6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd70:	469e      	mov	lr, r3
 800cd72:	4603      	mov	r3, r0
 800cd74:	468a      	mov	sl, r1
 800cd76:	468b      	mov	fp, r1
 800cd78:	3304      	adds	r3, #4
 800cd7a:	ed2d 8b10 	vpush	{d8-d15}
 800cd7e:	469c      	mov	ip, r3
 800cd80:	b09d      	sub	sp, #116	; 0x74
 800cd82:	ed9f 9ac3 	vldr	s18, [pc, #780]	; 800d090 <arm_radix8_butterfly_f32+0x324>
 800cd86:	9019      	str	r0, [sp, #100]	; 0x64
 800cd88:	921a      	str	r2, [sp, #104]	; 0x68
 800cd8a:	931b      	str	r3, [sp, #108]	; 0x6c
 800cd8c:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800cd90:	f04f 0800 	mov.w	r8, #0
 800cd94:	461a      	mov	r2, r3
 800cd96:	9311      	str	r3, [sp, #68]	; 0x44
 800cd98:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800cd9c:	4611      	mov	r1, r2
 800cd9e:	ea4f 09c2 	mov.w	r9, r2, lsl #3
 800cda2:	9300      	str	r3, [sp, #0]
 800cda4:	0053      	lsls	r3, r2, #1
 800cda6:	18d5      	adds	r5, r2, r3
 800cda8:	9301      	str	r3, [sp, #4]
 800cdaa:	0113      	lsls	r3, r2, #4
 800cdac:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800cdae:	194c      	adds	r4, r1, r5
 800cdb0:	eb02 0609 	add.w	r6, r2, r9
 800cdb4:	9302      	str	r3, [sp, #8]
 800cdb6:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800cdba:	4613      	mov	r3, r2
 800cdbc:	190a      	adds	r2, r1, r4
 800cdbe:	eb06 0709 	add.w	r7, r6, r9
 800cdc2:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800cdc6:	1888      	adds	r0, r1, r2
 800cdc8:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800cdcc:	4401      	add	r1, r0
 800cdce:	3204      	adds	r2, #4
 800cdd0:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800cdd4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800cdd8:	9b00      	ldr	r3, [sp, #0]
 800cdda:	3104      	adds	r1, #4
 800cddc:	ed5c 7a01 	vldr	s15, [ip, #-4]
 800cde0:	44d8      	add	r8, fp
 800cde2:	ed90 7a00 	vldr	s14, [r0]
 800cde6:	ed94 5a00 	vldr	s10, [r4]
 800cdea:	45c2      	cmp	sl, r8
 800cdec:	edd7 3a00 	vldr	s7, [r7]
 800cdf0:	ed96 6a00 	vldr	s12, [r6]
 800cdf4:	ee37 1a85 	vadd.f32	s2, s15, s10
 800cdf8:	ed52 6a01 	vldr	s13, [r2, #-4]
 800cdfc:	ee73 4a87 	vadd.f32	s9, s7, s14
 800ce00:	ee37 5ac5 	vsub.f32	s10, s15, s10
 800ce04:	edd5 7a00 	vldr	s15, [r5]
 800ce08:	ee73 3ac7 	vsub.f32	s7, s7, s14
 800ce0c:	ed11 7a01 	vldr	s14, [r1, #-4]
 800ce10:	ee36 2a26 	vadd.f32	s4, s12, s13
 800ce14:	ee37 4a87 	vadd.f32	s8, s15, s14
 800ce18:	ee76 6a66 	vsub.f32	s13, s12, s13
 800ce1c:	ee71 5a24 	vadd.f32	s11, s2, s9
 800ce20:	ee32 6a04 	vadd.f32	s12, s4, s8
 800ce24:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800ce28:	ee31 1a64 	vsub.f32	s2, s2, s9
 800ce2c:	ee75 4a86 	vadd.f32	s9, s11, s12
 800ce30:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800ce34:	ee75 5ac6 	vsub.f32	s11, s11, s12
 800ce38:	ed4c 4a01 	vstr	s9, [ip, #-4]
 800ce3c:	ee32 2a44 	vsub.f32	s4, s4, s8
 800ce40:	ee67 7a89 	vmul.f32	s15, s15, s18
 800ce44:	ed94 0a01 	vldr	s0, [r4, #4]
 800ce48:	edc4 5a00 	vstr	s11, [r4]
 800ce4c:	ee36 7a87 	vadd.f32	s14, s13, s14
 800ce50:	edd6 5a01 	vldr	s11, [r6, #4]
 800ce54:	edd5 2a01 	vldr	s5, [r5, #4]
 800ce58:	ee75 1a27 	vadd.f32	s3, s10, s15
 800ce5c:	ed92 4a00 	vldr	s8, [r2]
 800ce60:	ee75 7a67 	vsub.f32	s15, s10, s15
 800ce64:	edd1 4a00 	vldr	s9, [r1]
 800ce68:	ee27 7a09 	vmul.f32	s14, s14, s18
 800ce6c:	ee35 3ac4 	vsub.f32	s6, s11, s8
 800ce70:	ed9c 6a00 	vldr	s12, [ip]
 800ce74:	ee72 6ae4 	vsub.f32	s13, s5, s9
 800ce78:	edd0 0a01 	vldr	s1, [r0, #4]
 800ce7c:	ed97 5a01 	vldr	s10, [r7, #4]
 800ce80:	ee35 4a84 	vadd.f32	s8, s11, s8
 800ce84:	ee72 4aa4 	vadd.f32	s9, s5, s9
 800ce88:	ee73 5a26 	vadd.f32	s11, s6, s13
 800ce8c:	ee76 2a00 	vadd.f32	s5, s12, s0
 800ce90:	ee73 6a66 	vsub.f32	s13, s6, s13
 800ce94:	ee36 6a40 	vsub.f32	s12, s12, s0
 800ce98:	ee35 0a20 	vadd.f32	s0, s10, s1
 800ce9c:	ee65 5a89 	vmul.f32	s11, s11, s18
 800cea0:	ee35 5a60 	vsub.f32	s10, s10, s1
 800cea4:	ee32 3a80 	vadd.f32	s6, s5, s0
 800cea8:	ee74 0a24 	vadd.f32	s1, s8, s9
 800ceac:	ee66 6a89 	vmul.f32	s13, s13, s18
 800ceb0:	ee74 4a64 	vsub.f32	s9, s8, s9
 800ceb4:	ee32 4ac0 	vsub.f32	s8, s5, s0
 800ceb8:	ee75 2a25 	vadd.f32	s5, s10, s11
 800cebc:	ee33 0a20 	vadd.f32	s0, s6, s1
 800cec0:	ee75 5a65 	vsub.f32	s11, s10, s11
 800cec4:	ee33 3a60 	vsub.f32	s6, s6, s1
 800cec8:	ee36 5a26 	vadd.f32	s10, s12, s13
 800cecc:	ed8c 0a00 	vstr	s0, [ip]
 800ced0:	ee76 6a66 	vsub.f32	s13, s12, s13
 800ced4:	449c      	add	ip, r3
 800ced6:	ee33 6a87 	vadd.f32	s12, s7, s14
 800ceda:	ed84 3a01 	vstr	s6, [r4, #4]
 800cede:	ee33 7ac7 	vsub.f32	s14, s7, s14
 800cee2:	441c      	add	r4, r3
 800cee4:	ee71 3a24 	vadd.f32	s7, s2, s9
 800cee8:	ee71 4a64 	vsub.f32	s9, s2, s9
 800ceec:	ee31 3aa2 	vadd.f32	s6, s3, s5
 800cef0:	edc7 3a00 	vstr	s7, [r7]
 800cef4:	ee34 1a42 	vsub.f32	s2, s8, s4
 800cef8:	edc0 4a00 	vstr	s9, [r0]
 800cefc:	ee77 3aa5 	vadd.f32	s7, s15, s11
 800cf00:	ee75 4a46 	vsub.f32	s9, s10, s12
 800cf04:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800cf08:	ed87 1a01 	vstr	s2, [r7, #4]
 800cf0c:	ee76 5ac7 	vsub.f32	s11, s13, s14
 800cf10:	441f      	add	r7, r3
 800cf12:	ee32 4a04 	vadd.f32	s8, s4, s8
 800cf16:	ee71 1ae2 	vsub.f32	s3, s3, s5
 800cf1a:	ee36 6a05 	vadd.f32	s12, s12, s10
 800cf1e:	ee37 7a26 	vadd.f32	s14, s14, s13
 800cf22:	ed80 4a01 	vstr	s8, [r0, #4]
 800cf26:	ed86 3a00 	vstr	s6, [r6]
 800cf2a:	4418      	add	r0, r3
 800cf2c:	ed41 1a01 	vstr	s3, [r1, #-4]
 800cf30:	ed42 3a01 	vstr	s7, [r2, #-4]
 800cf34:	edc5 7a00 	vstr	s15, [r5]
 800cf38:	edc6 4a01 	vstr	s9, [r6, #4]
 800cf3c:	441e      	add	r6, r3
 800cf3e:	ed81 6a00 	vstr	s12, [r1]
 800cf42:	4419      	add	r1, r3
 800cf44:	edc2 5a00 	vstr	s11, [r2]
 800cf48:	441a      	add	r2, r3
 800cf4a:	ed85 7a01 	vstr	s14, [r5, #4]
 800cf4e:	441d      	add	r5, r3
 800cf50:	f63f af44 	bhi.w	800cddc <arm_radix8_butterfly_f32+0x70>
 800cf54:	9300      	str	r3, [sp, #0]
 800cf56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cf58:	2b07      	cmp	r3, #7
 800cf5a:	f240 81f4 	bls.w	800d346 <arm_radix8_butterfly_f32+0x5da>
 800cf5e:	9901      	ldr	r1, [sp, #4]
 800cf60:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
 800cf64:	9d02      	ldr	r5, [sp, #8]
 800cf66:	ea4f 02ce 	mov.w	r2, lr, lsl #3
 800cf6a:	3101      	adds	r1, #1
 800cf6c:	eb04 000e 	add.w	r0, r4, lr
 800cf70:	00e4      	lsls	r4, r4, #3
 800cf72:	3508      	adds	r5, #8
 800cf74:	4419      	add	r1, r3
 800cf76:	eb00 0c0e 	add.w	ip, r0, lr
 800cf7a:	9413      	str	r4, [sp, #76]	; 0x4c
 800cf7c:	00c0      	lsls	r0, r0, #3
 800cf7e:	185e      	adds	r6, r3, r1
 800cf80:	4617      	mov	r7, r2
 800cf82:	9218      	str	r2, [sp, #96]	; 0x60
 800cf84:	f109 0908 	add.w	r9, r9, #8
 800cf88:	199c      	adds	r4, r3, r6
 800cf8a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cf8c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800cf8e:	9012      	str	r0, [sp, #72]	; 0x48
 800cf90:	195d      	adds	r5, r3, r5
 800cf92:	9811      	ldr	r0, [sp, #68]	; 0x44
 800cf94:	443a      	add	r2, r7
 800cf96:	950c      	str	r5, [sp, #48]	; 0x30
 800cf98:	4698      	mov	r8, r3
 800cf9a:	4420      	add	r0, r4
 800cf9c:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800cf9e:	19d7      	adds	r7, r2, r7
 800cfa0:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800cfa4:	4405      	add	r5, r0
 800cfa6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800cfaa:	9710      	str	r7, [sp, #64]	; 0x40
 800cfac:	eb0c 070e 	add.w	r7, ip, lr
 800cfb0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800cfb4:	3404      	adds	r4, #4
 800cfb6:	3004      	adds	r0, #4
 800cfb8:	44c8      	add	r8, r9
 800cfba:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
 800cfbe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cfc0:	940a      	str	r4, [sp, #40]	; 0x28
 800cfc2:	9009      	str	r0, [sp, #36]	; 0x24
 800cfc4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800cfc8:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 800cfca:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800cfce:	9815      	ldr	r0, [sp, #84]	; 0x54
 800cfd0:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 800cfd4:	eb07 080e 	add.w	r8, r7, lr
 800cfd8:	eb04 0900 	add.w	r9, r4, r0
 800cfdc:	00f8      	lsls	r0, r7, #3
 800cfde:	ea4f 0cc8 	mov.w	ip, r8, lsl #3
 800cfe2:	3504      	adds	r5, #4
 800cfe4:	4607      	mov	r7, r0
 800cfe6:	9017      	str	r0, [sp, #92]	; 0x5c
 800cfe8:	910b      	str	r1, [sp, #44]	; 0x2c
 800cfea:	4618      	mov	r0, r3
 800cfec:	eb03 01c6 	add.w	r1, r3, r6, lsl #3
 800cff0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cff2:	f8cd c050 	str.w	ip, [sp, #80]	; 0x50
 800cff6:	18e3      	adds	r3, r4, r3
 800cff8:	9508      	str	r5, [sp, #32]
 800cffa:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800cffc:	910e      	str	r1, [sp, #56]	; 0x38
 800cffe:	4621      	mov	r1, r4
 800d000:	eb04 0805 	add.w	r8, r4, r5
 800d004:	9304      	str	r3, [sp, #16]
 800d006:	19e5      	adds	r5, r4, r7
 800d008:	ea4f 130e 	mov.w	r3, lr, lsl #4
 800d00c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800d00e:	9316      	str	r3, [sp, #88]	; 0x58
 800d010:	190b      	adds	r3, r1, r4
 800d012:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800d014:	9505      	str	r5, [sp, #20]
 800d016:	9303      	str	r3, [sp, #12]
 800d018:	f100 0308 	add.w	r3, r0, #8
 800d01c:	9707      	str	r7, [sp, #28]
 800d01e:	4638      	mov	r0, r7
 800d020:	930f      	str	r3, [sp, #60]	; 0x3c
 800d022:	2301      	movs	r3, #1
 800d024:	9306      	str	r3, [sp, #24]
 800d026:	9b00      	ldr	r3, [sp, #0]
 800d028:	ed90 fa00 	vldr	s30, [r0]
 800d02c:	edd0 ba01 	vldr	s23, [r0, #4]
 800d030:	9803      	ldr	r0, [sp, #12]
 800d032:	9903      	ldr	r1, [sp, #12]
 800d034:	ed90 ba01 	vldr	s22, [r0, #4]
 800d038:	9804      	ldr	r0, [sp, #16]
 800d03a:	edd1 ea00 	vldr	s29, [r1]
 800d03e:	edd0 aa01 	vldr	s21, [r0, #4]
 800d042:	9805      	ldr	r0, [sp, #20]
 800d044:	9905      	ldr	r1, [sp, #20]
 800d046:	edd0 7a01 	vldr	s15, [r0, #4]
 800d04a:	ed91 da00 	vldr	s26, [r1]
 800d04e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d050:	9c04      	ldr	r4, [sp, #16]
 800d052:	edcd 7a01 	vstr	s15, [sp, #4]
 800d056:	edd8 7a01 	vldr	s15, [r8, #4]
 800d05a:	9100      	str	r1, [sp, #0]
 800d05c:	edd2 fa00 	vldr	s31, [r2]
 800d060:	ed94 ea00 	vldr	s28, [r4]
 800d064:	ed92 ca01 	vldr	s24, [r2, #4]
 800d068:	f8dd e020 	ldr.w	lr, [sp, #32]
 800d06c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d06e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800d070:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d072:	edd9 da00 	vldr	s27, [r9]
 800d076:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800d078:	edd8 ca00 	vldr	s25, [r8]
 800d07c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800d07e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d080:	f8dd c018 	ldr.w	ip, [sp, #24]
 800d084:	ed99 aa01 	vldr	s20, [r9, #4]
 800d088:	edcd 7a02 	vstr	s15, [sp, #8]
 800d08c:	9800      	ldr	r0, [sp, #0]
 800d08e:	e001      	b.n	800d094 <arm_radix8_butterfly_f32+0x328>
 800d090:	3f3504f3 	.word	0x3f3504f3
 800d094:	edd5 3a00 	vldr	s7, [r5]
 800d098:	44dc      	add	ip, fp
 800d09a:	ed91 7a00 	vldr	s14, [r1]
 800d09e:	edd4 8a00 	vldr	s17, [r4]
 800d0a2:	45e2      	cmp	sl, ip
 800d0a4:	ed57 7a01 	vldr	s15, [r7, #-4]
 800d0a8:	ed90 5a00 	vldr	s10, [r0]
 800d0ac:	ed56 5a01 	vldr	s11, [r6, #-4]
 800d0b0:	ee38 6aa7 	vadd.f32	s12, s17, s15
 800d0b4:	ed92 1a00 	vldr	s2, [r2]
 800d0b8:	ee78 4ae7 	vsub.f32	s9, s17, s15
 800d0bc:	ed1e 4a01 	vldr	s8, [lr, #-4]
 800d0c0:	ee75 9a25 	vadd.f32	s19, s10, s11
 800d0c4:	ee31 3a07 	vadd.f32	s6, s2, s14
 800d0c8:	ed92 8a01 	vldr	s16, [r2, #4]
 800d0cc:	ee73 6a84 	vadd.f32	s13, s7, s8
 800d0d0:	ee75 5a65 	vsub.f32	s11, s10, s11
 800d0d4:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800d0d8:	ee73 1a06 	vadd.f32	s3, s6, s12
 800d0dc:	ee39 5aa6 	vadd.f32	s10, s19, s13
 800d0e0:	ee75 7a84 	vadd.f32	s15, s11, s8
 800d0e4:	ee31 1a47 	vsub.f32	s2, s2, s14
 800d0e8:	ee31 7a85 	vadd.f32	s14, s3, s10
 800d0ec:	ee67 7a89 	vmul.f32	s15, s15, s18
 800d0f0:	ee33 3a46 	vsub.f32	s6, s6, s12
 800d0f4:	ed82 7a00 	vstr	s14, [r2]
 800d0f8:	ee79 9ae6 	vsub.f32	s19, s19, s13
 800d0fc:	ed96 6a00 	vldr	s12, [r6]
 800d100:	ee34 2aa7 	vadd.f32	s4, s9, s15
 800d104:	edd5 3a01 	vldr	s7, [r5, #4]
 800d108:	ee74 8ae7 	vsub.f32	s17, s9, s15
 800d10c:	ed90 7a01 	vldr	s14, [r0, #4]
 800d110:	ee35 4ac4 	vsub.f32	s8, s11, s8
 800d114:	edde 4a00 	vldr	s9, [lr]
 800d118:	ee31 5ac5 	vsub.f32	s10, s3, s10
 800d11c:	ee77 2a46 	vsub.f32	s5, s14, s12
 800d120:	edd1 6a01 	vldr	s13, [r1, #4]
 800d124:	ee73 7ae4 	vsub.f32	s15, s7, s9
 800d128:	edd7 0a00 	vldr	s1, [r7]
 800d12c:	ee77 5a06 	vadd.f32	s11, s14, s12
 800d130:	ed94 7a01 	vldr	s14, [r4, #4]
 800d134:	ee33 6aa4 	vadd.f32	s12, s7, s9
 800d138:	ee32 0ae7 	vsub.f32	s0, s5, s15
 800d13c:	ee78 4a66 	vsub.f32	s9, s16, s13
 800d140:	ee78 3a26 	vadd.f32	s7, s16, s13
 800d144:	ee72 2aa7 	vadd.f32	s5, s5, s15
 800d148:	ee77 6a20 	vadd.f32	s13, s14, s1
 800d14c:	ee24 4a09 	vmul.f32	s8, s8, s18
 800d150:	ee37 7a60 	vsub.f32	s14, s14, s1
 800d154:	ee20 8a09 	vmul.f32	s16, s0, s18
 800d158:	ee75 0a86 	vadd.f32	s1, s11, s12
 800d15c:	ee33 0aa6 	vadd.f32	s0, s7, s13
 800d160:	ee62 2a89 	vmul.f32	s5, s5, s18
 800d164:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800d168:	ee73 3ae6 	vsub.f32	s7, s7, s13
 800d16c:	ee77 7a62 	vsub.f32	s15, s14, s5
 800d170:	ee74 5a88 	vadd.f32	s11, s9, s16
 800d174:	ee34 8ac8 	vsub.f32	s16, s9, s16
 800d178:	ee77 4a22 	vadd.f32	s9, s14, s5
 800d17c:	ee71 2a04 	vadd.f32	s5, s2, s8
 800d180:	ee31 7a44 	vsub.f32	s14, s2, s8
 800d184:	ee30 1a60 	vsub.f32	s2, s0, s1
 800d188:	ee73 1a06 	vadd.f32	s3, s6, s12
 800d18c:	ee33 6a46 	vsub.f32	s12, s6, s12
 800d190:	ee33 3ae9 	vsub.f32	s6, s7, s19
 800d194:	ee79 6aa3 	vadd.f32	s13, s19, s7
 800d198:	ee38 4a68 	vsub.f32	s8, s16, s17
 800d19c:	ee75 3ac2 	vsub.f32	s7, s11, s4
 800d1a0:	ee72 5a25 	vadd.f32	s11, s4, s11
 800d1a4:	ee32 2aa4 	vadd.f32	s4, s5, s9
 800d1a8:	ee72 4ae4 	vsub.f32	s9, s5, s9
 800d1ac:	ee77 2a27 	vadd.f32	s5, s14, s15
 800d1b0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d1b4:	ee78 7a88 	vadd.f32	s15, s17, s16
 800d1b8:	ee6e 8a05 	vmul.f32	s17, s28, s10
 800d1bc:	ee2a 8a81 	vmul.f32	s16, s21, s2
 800d1c0:	ee2a 5a85 	vmul.f32	s10, s21, s10
 800d1c4:	ee2e 1a01 	vmul.f32	s2, s28, s2
 800d1c8:	ee6f 9a21 	vmul.f32	s19, s30, s3
 800d1cc:	ee70 0a20 	vadd.f32	s1, s0, s1
 800d1d0:	ee6b 1aa1 	vmul.f32	s3, s23, s3
 800d1d4:	ee2b 0a83 	vmul.f32	s0, s23, s6
 800d1d8:	ee2f 3a03 	vmul.f32	s6, s30, s6
 800d1dc:	edc2 0a01 	vstr	s1, [r2, #4]
 800d1e0:	ee38 8a88 	vadd.f32	s16, s17, s16
 800d1e4:	441a      	add	r2, r3
 800d1e6:	ee6c 8a23 	vmul.f32	s17, s24, s7
 800d1ea:	ee31 5a45 	vsub.f32	s10, s2, s10
 800d1ee:	ee6f 3aa3 	vmul.f32	s7, s31, s7
 800d1f2:	ed81 8a00 	vstr	s16, [r1]
 800d1f6:	ee39 0a80 	vadd.f32	s0, s19, s0
 800d1fa:	ee33 3a61 	vsub.f32	s6, s6, s3
 800d1fe:	ed81 5a01 	vstr	s10, [r1, #4]
 800d202:	ee6f 0a82 	vmul.f32	s1, s31, s4
 800d206:	edcd 3a00 	vstr	s7, [sp]
 800d20a:	ed9d 5a02 	vldr	s10, [sp, #8]
 800d20e:	ee2d 8a06 	vmul.f32	s16, s26, s12
 800d212:	eddd 3a01 	vldr	s7, [sp, #4]
 800d216:	ee6c 9aa4 	vmul.f32	s19, s25, s9
 800d21a:	ed84 0a00 	vstr	s0, [r4]
 800d21e:	ee65 4a24 	vmul.f32	s9, s10, s9
 800d222:	ed84 3a01 	vstr	s6, [r4, #4]
 800d226:	ee23 1aa6 	vmul.f32	s2, s7, s13
 800d22a:	ee23 6a86 	vmul.f32	s12, s7, s12
 800d22e:	eddd 3a00 	vldr	s7, [sp]
 800d232:	ee25 5a25 	vmul.f32	s10, s10, s11
 800d236:	4419      	add	r1, r3
 800d238:	ee2d 0aa2 	vmul.f32	s0, s27, s5
 800d23c:	441c      	add	r4, r3
 800d23e:	ee6a 1a04 	vmul.f32	s3, s20, s8
 800d242:	ee70 0aa8 	vadd.f32	s1, s1, s17
 800d246:	ee2e 3a87 	vmul.f32	s6, s29, s14
 800d24a:	ee6b 8a27 	vmul.f32	s17, s22, s15
 800d24e:	ee2c 2a02 	vmul.f32	s4, s24, s4
 800d252:	ee6d 6a26 	vmul.f32	s13, s26, s13
 800d256:	ee6c 5aa5 	vmul.f32	s11, s25, s11
 800d25a:	ee6a 2a22 	vmul.f32	s5, s20, s5
 800d25e:	ee2d 4a84 	vmul.f32	s8, s27, s8
 800d262:	ee2b 7a07 	vmul.f32	s14, s22, s14
 800d266:	ee6e 7aa7 	vmul.f32	s15, s29, s15
 800d26a:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800d26e:	ee38 8a01 	vadd.f32	s16, s16, s2
 800d272:	ee36 6ac6 	vsub.f32	s12, s13, s12
 800d276:	ee39 5a85 	vadd.f32	s10, s19, s10
 800d27a:	ee75 4ae4 	vsub.f32	s9, s11, s9
 800d27e:	ed07 8a01 	vstr	s16, [r7, #-4]
 800d282:	ee30 0a21 	vadd.f32	s0, s0, s3
 800d286:	ed87 6a00 	vstr	s12, [r7]
 800d28a:	ee74 2a62 	vsub.f32	s5, s8, s5
 800d28e:	edc0 0a00 	vstr	s1, [r0]
 800d292:	ee33 3a28 	vadd.f32	s6, s6, s17
 800d296:	edc0 3a01 	vstr	s7, [r0, #4]
 800d29a:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800d29e:	ed0e 5a01 	vstr	s10, [lr, #-4]
 800d2a2:	edce 4a00 	vstr	s9, [lr]
 800d2a6:	4418      	add	r0, r3
 800d2a8:	ed06 0a01 	vstr	s0, [r6, #-4]
 800d2ac:	441f      	add	r7, r3
 800d2ae:	edc6 2a00 	vstr	s5, [r6]
 800d2b2:	449e      	add	lr, r3
 800d2b4:	ed85 3a00 	vstr	s6, [r5]
 800d2b8:	441e      	add	r6, r3
 800d2ba:	ed85 7a01 	vstr	s14, [r5, #4]
 800d2be:	441d      	add	r5, r3
 800d2c0:	f63f aee8 	bhi.w	800d094 <arm_radix8_butterfly_f32+0x328>
 800d2c4:	9a06      	ldr	r2, [sp, #24]
 800d2c6:	9816      	ldr	r0, [sp, #88]	; 0x58
 800d2c8:	3201      	adds	r2, #1
 800d2ca:	4611      	mov	r1, r2
 800d2cc:	9206      	str	r2, [sp, #24]
 800d2ce:	9a07      	ldr	r2, [sp, #28]
 800d2d0:	4402      	add	r2, r0
 800d2d2:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800d2d4:	9207      	str	r2, [sp, #28]
 800d2d6:	9a03      	ldr	r2, [sp, #12]
 800d2d8:	4402      	add	r2, r0
 800d2da:	9812      	ldr	r0, [sp, #72]	; 0x48
 800d2dc:	9203      	str	r2, [sp, #12]
 800d2de:	9a04      	ldr	r2, [sp, #16]
 800d2e0:	4402      	add	r2, r0
 800d2e2:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800d2e4:	9204      	str	r2, [sp, #16]
 800d2e6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d2e8:	4491      	add	r9, r2
 800d2ea:	9a05      	ldr	r2, [sp, #20]
 800d2ec:	4402      	add	r2, r0
 800d2ee:	9205      	str	r2, [sp, #20]
 800d2f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d2f2:	4490      	add	r8, r2
 800d2f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d2f6:	3208      	adds	r2, #8
 800d2f8:	920f      	str	r2, [sp, #60]	; 0x3c
 800d2fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d2fc:	3208      	adds	r2, #8
 800d2fe:	920e      	str	r2, [sp, #56]	; 0x38
 800d300:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d302:	3208      	adds	r2, #8
 800d304:	920d      	str	r2, [sp, #52]	; 0x34
 800d306:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d308:	3208      	adds	r2, #8
 800d30a:	920c      	str	r2, [sp, #48]	; 0x30
 800d30c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d30e:	3208      	adds	r2, #8
 800d310:	920b      	str	r2, [sp, #44]	; 0x2c
 800d312:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d314:	3208      	adds	r2, #8
 800d316:	920a      	str	r2, [sp, #40]	; 0x28
 800d318:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d31a:	3208      	adds	r2, #8
 800d31c:	9209      	str	r2, [sp, #36]	; 0x24
 800d31e:	9a08      	ldr	r2, [sp, #32]
 800d320:	3208      	adds	r2, #8
 800d322:	9208      	str	r2, [sp, #32]
 800d324:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800d326:	9811      	ldr	r0, [sp, #68]	; 0x44
 800d328:	4622      	mov	r2, r4
 800d32a:	4288      	cmp	r0, r1
 800d32c:	d005      	beq.n	800d33a <arm_radix8_butterfly_f32+0x5ce>
 800d32e:	9818      	ldr	r0, [sp, #96]	; 0x60
 800d330:	4621      	mov	r1, r4
 800d332:	4401      	add	r1, r0
 800d334:	9807      	ldr	r0, [sp, #28]
 800d336:	9110      	str	r1, [sp, #64]	; 0x40
 800d338:	e676      	b.n	800d028 <arm_radix8_butterfly_f32+0x2bc>
 800d33a:	4683      	mov	fp, r0
 800d33c:	f8bd e060 	ldrh.w	lr, [sp, #96]	; 0x60
 800d340:	f8dd c06c 	ldr.w	ip, [sp, #108]	; 0x6c
 800d344:	e522      	b.n	800cd8c <arm_radix8_butterfly_f32+0x20>
 800d346:	b01d      	add	sp, #116	; 0x74
 800d348:	ecbd 8b10 	vpop	{d8-d15}
 800d34c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d350 <__errno>:
 800d350:	4b01      	ldr	r3, [pc, #4]	; (800d358 <__errno+0x8>)
 800d352:	6818      	ldr	r0, [r3, #0]
 800d354:	4770      	bx	lr
 800d356:	bf00      	nop
 800d358:	24000380 	.word	0x24000380

0800d35c <__libc_init_array>:
 800d35c:	b570      	push	{r4, r5, r6, lr}
 800d35e:	4d0d      	ldr	r5, [pc, #52]	; (800d394 <__libc_init_array+0x38>)
 800d360:	4c0d      	ldr	r4, [pc, #52]	; (800d398 <__libc_init_array+0x3c>)
 800d362:	1b64      	subs	r4, r4, r5
 800d364:	10a4      	asrs	r4, r4, #2
 800d366:	2600      	movs	r6, #0
 800d368:	42a6      	cmp	r6, r4
 800d36a:	d109      	bne.n	800d380 <__libc_init_array+0x24>
 800d36c:	4d0b      	ldr	r5, [pc, #44]	; (800d39c <__libc_init_array+0x40>)
 800d36e:	4c0c      	ldr	r4, [pc, #48]	; (800d3a0 <__libc_init_array+0x44>)
 800d370:	f003 ff84 	bl	801127c <_init>
 800d374:	1b64      	subs	r4, r4, r5
 800d376:	10a4      	asrs	r4, r4, #2
 800d378:	2600      	movs	r6, #0
 800d37a:	42a6      	cmp	r6, r4
 800d37c:	d105      	bne.n	800d38a <__libc_init_array+0x2e>
 800d37e:	bd70      	pop	{r4, r5, r6, pc}
 800d380:	f855 3b04 	ldr.w	r3, [r5], #4
 800d384:	4798      	blx	r3
 800d386:	3601      	adds	r6, #1
 800d388:	e7ee      	b.n	800d368 <__libc_init_array+0xc>
 800d38a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d38e:	4798      	blx	r3
 800d390:	3601      	adds	r6, #1
 800d392:	e7f2      	b.n	800d37a <__libc_init_array+0x1e>
 800d394:	0801b968 	.word	0x0801b968
 800d398:	0801b968 	.word	0x0801b968
 800d39c:	0801b968 	.word	0x0801b968
 800d3a0:	0801b96c 	.word	0x0801b96c

0800d3a4 <memcpy>:
 800d3a4:	440a      	add	r2, r1
 800d3a6:	4291      	cmp	r1, r2
 800d3a8:	f100 33ff 	add.w	r3, r0, #4294967295
 800d3ac:	d100      	bne.n	800d3b0 <memcpy+0xc>
 800d3ae:	4770      	bx	lr
 800d3b0:	b510      	push	{r4, lr}
 800d3b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d3b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d3ba:	4291      	cmp	r1, r2
 800d3bc:	d1f9      	bne.n	800d3b2 <memcpy+0xe>
 800d3be:	bd10      	pop	{r4, pc}

0800d3c0 <memset>:
 800d3c0:	4402      	add	r2, r0
 800d3c2:	4603      	mov	r3, r0
 800d3c4:	4293      	cmp	r3, r2
 800d3c6:	d100      	bne.n	800d3ca <memset+0xa>
 800d3c8:	4770      	bx	lr
 800d3ca:	f803 1b01 	strb.w	r1, [r3], #1
 800d3ce:	e7f9      	b.n	800d3c4 <memset+0x4>

0800d3d0 <__cvt>:
 800d3d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d3d2:	ed2d 8b02 	vpush	{d8}
 800d3d6:	eeb0 8b40 	vmov.f64	d8, d0
 800d3da:	b085      	sub	sp, #20
 800d3dc:	4617      	mov	r7, r2
 800d3de:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800d3e0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800d3e2:	ee18 2a90 	vmov	r2, s17
 800d3e6:	f025 0520 	bic.w	r5, r5, #32
 800d3ea:	2a00      	cmp	r2, #0
 800d3ec:	bfb6      	itet	lt
 800d3ee:	222d      	movlt	r2, #45	; 0x2d
 800d3f0:	2200      	movge	r2, #0
 800d3f2:	eeb1 8b40 	vneglt.f64	d8, d0
 800d3f6:	2d46      	cmp	r5, #70	; 0x46
 800d3f8:	460c      	mov	r4, r1
 800d3fa:	701a      	strb	r2, [r3, #0]
 800d3fc:	d004      	beq.n	800d408 <__cvt+0x38>
 800d3fe:	2d45      	cmp	r5, #69	; 0x45
 800d400:	d100      	bne.n	800d404 <__cvt+0x34>
 800d402:	3401      	adds	r4, #1
 800d404:	2102      	movs	r1, #2
 800d406:	e000      	b.n	800d40a <__cvt+0x3a>
 800d408:	2103      	movs	r1, #3
 800d40a:	ab03      	add	r3, sp, #12
 800d40c:	9301      	str	r3, [sp, #4]
 800d40e:	ab02      	add	r3, sp, #8
 800d410:	9300      	str	r3, [sp, #0]
 800d412:	4622      	mov	r2, r4
 800d414:	4633      	mov	r3, r6
 800d416:	eeb0 0b48 	vmov.f64	d0, d8
 800d41a:	f000 fcd1 	bl	800ddc0 <_dtoa_r>
 800d41e:	2d47      	cmp	r5, #71	; 0x47
 800d420:	d109      	bne.n	800d436 <__cvt+0x66>
 800d422:	07fb      	lsls	r3, r7, #31
 800d424:	d407      	bmi.n	800d436 <__cvt+0x66>
 800d426:	9b03      	ldr	r3, [sp, #12]
 800d428:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d42a:	1a1b      	subs	r3, r3, r0
 800d42c:	6013      	str	r3, [r2, #0]
 800d42e:	b005      	add	sp, #20
 800d430:	ecbd 8b02 	vpop	{d8}
 800d434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d436:	2d46      	cmp	r5, #70	; 0x46
 800d438:	eb00 0204 	add.w	r2, r0, r4
 800d43c:	d10c      	bne.n	800d458 <__cvt+0x88>
 800d43e:	7803      	ldrb	r3, [r0, #0]
 800d440:	2b30      	cmp	r3, #48	; 0x30
 800d442:	d107      	bne.n	800d454 <__cvt+0x84>
 800d444:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d44c:	bf1c      	itt	ne
 800d44e:	f1c4 0401 	rsbne	r4, r4, #1
 800d452:	6034      	strne	r4, [r6, #0]
 800d454:	6833      	ldr	r3, [r6, #0]
 800d456:	441a      	add	r2, r3
 800d458:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d45c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d460:	bf08      	it	eq
 800d462:	9203      	streq	r2, [sp, #12]
 800d464:	2130      	movs	r1, #48	; 0x30
 800d466:	9b03      	ldr	r3, [sp, #12]
 800d468:	4293      	cmp	r3, r2
 800d46a:	d2dc      	bcs.n	800d426 <__cvt+0x56>
 800d46c:	1c5c      	adds	r4, r3, #1
 800d46e:	9403      	str	r4, [sp, #12]
 800d470:	7019      	strb	r1, [r3, #0]
 800d472:	e7f8      	b.n	800d466 <__cvt+0x96>

0800d474 <__exponent>:
 800d474:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d476:	4603      	mov	r3, r0
 800d478:	2900      	cmp	r1, #0
 800d47a:	bfb8      	it	lt
 800d47c:	4249      	neglt	r1, r1
 800d47e:	f803 2b02 	strb.w	r2, [r3], #2
 800d482:	bfb4      	ite	lt
 800d484:	222d      	movlt	r2, #45	; 0x2d
 800d486:	222b      	movge	r2, #43	; 0x2b
 800d488:	2909      	cmp	r1, #9
 800d48a:	7042      	strb	r2, [r0, #1]
 800d48c:	dd2a      	ble.n	800d4e4 <__exponent+0x70>
 800d48e:	f10d 0407 	add.w	r4, sp, #7
 800d492:	46a4      	mov	ip, r4
 800d494:	270a      	movs	r7, #10
 800d496:	46a6      	mov	lr, r4
 800d498:	460a      	mov	r2, r1
 800d49a:	fb91 f6f7 	sdiv	r6, r1, r7
 800d49e:	fb07 1516 	mls	r5, r7, r6, r1
 800d4a2:	3530      	adds	r5, #48	; 0x30
 800d4a4:	2a63      	cmp	r2, #99	; 0x63
 800d4a6:	f104 34ff 	add.w	r4, r4, #4294967295
 800d4aa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800d4ae:	4631      	mov	r1, r6
 800d4b0:	dcf1      	bgt.n	800d496 <__exponent+0x22>
 800d4b2:	3130      	adds	r1, #48	; 0x30
 800d4b4:	f1ae 0502 	sub.w	r5, lr, #2
 800d4b8:	f804 1c01 	strb.w	r1, [r4, #-1]
 800d4bc:	1c44      	adds	r4, r0, #1
 800d4be:	4629      	mov	r1, r5
 800d4c0:	4561      	cmp	r1, ip
 800d4c2:	d30a      	bcc.n	800d4da <__exponent+0x66>
 800d4c4:	f10d 0209 	add.w	r2, sp, #9
 800d4c8:	eba2 020e 	sub.w	r2, r2, lr
 800d4cc:	4565      	cmp	r5, ip
 800d4ce:	bf88      	it	hi
 800d4d0:	2200      	movhi	r2, #0
 800d4d2:	4413      	add	r3, r2
 800d4d4:	1a18      	subs	r0, r3, r0
 800d4d6:	b003      	add	sp, #12
 800d4d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d4da:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d4de:	f804 2f01 	strb.w	r2, [r4, #1]!
 800d4e2:	e7ed      	b.n	800d4c0 <__exponent+0x4c>
 800d4e4:	2330      	movs	r3, #48	; 0x30
 800d4e6:	3130      	adds	r1, #48	; 0x30
 800d4e8:	7083      	strb	r3, [r0, #2]
 800d4ea:	70c1      	strb	r1, [r0, #3]
 800d4ec:	1d03      	adds	r3, r0, #4
 800d4ee:	e7f1      	b.n	800d4d4 <__exponent+0x60>

0800d4f0 <_printf_float>:
 800d4f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4f4:	b08b      	sub	sp, #44	; 0x2c
 800d4f6:	460c      	mov	r4, r1
 800d4f8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800d4fc:	4616      	mov	r6, r2
 800d4fe:	461f      	mov	r7, r3
 800d500:	4605      	mov	r5, r0
 800d502:	f001 f9df 	bl	800e8c4 <_localeconv_r>
 800d506:	f8d0 b000 	ldr.w	fp, [r0]
 800d50a:	4658      	mov	r0, fp
 800d50c:	f7f2 ff48 	bl	80003a0 <strlen>
 800d510:	2300      	movs	r3, #0
 800d512:	9308      	str	r3, [sp, #32]
 800d514:	f8d8 3000 	ldr.w	r3, [r8]
 800d518:	f894 9018 	ldrb.w	r9, [r4, #24]
 800d51c:	6822      	ldr	r2, [r4, #0]
 800d51e:	3307      	adds	r3, #7
 800d520:	f023 0307 	bic.w	r3, r3, #7
 800d524:	f103 0108 	add.w	r1, r3, #8
 800d528:	f8c8 1000 	str.w	r1, [r8]
 800d52c:	4682      	mov	sl, r0
 800d52e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d532:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800d536:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800d798 <_printf_float+0x2a8>
 800d53a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800d53e:	eeb0 6bc0 	vabs.f64	d6, d0
 800d542:	eeb4 6b47 	vcmp.f64	d6, d7
 800d546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d54a:	dd24      	ble.n	800d596 <_printf_float+0xa6>
 800d54c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800d550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d554:	d502      	bpl.n	800d55c <_printf_float+0x6c>
 800d556:	232d      	movs	r3, #45	; 0x2d
 800d558:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d55c:	4b90      	ldr	r3, [pc, #576]	; (800d7a0 <_printf_float+0x2b0>)
 800d55e:	4891      	ldr	r0, [pc, #580]	; (800d7a4 <_printf_float+0x2b4>)
 800d560:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800d564:	bf94      	ite	ls
 800d566:	4698      	movls	r8, r3
 800d568:	4680      	movhi	r8, r0
 800d56a:	2303      	movs	r3, #3
 800d56c:	6123      	str	r3, [r4, #16]
 800d56e:	f022 0204 	bic.w	r2, r2, #4
 800d572:	2300      	movs	r3, #0
 800d574:	6022      	str	r2, [r4, #0]
 800d576:	9304      	str	r3, [sp, #16]
 800d578:	9700      	str	r7, [sp, #0]
 800d57a:	4633      	mov	r3, r6
 800d57c:	aa09      	add	r2, sp, #36	; 0x24
 800d57e:	4621      	mov	r1, r4
 800d580:	4628      	mov	r0, r5
 800d582:	f000 f9d3 	bl	800d92c <_printf_common>
 800d586:	3001      	adds	r0, #1
 800d588:	f040 808a 	bne.w	800d6a0 <_printf_float+0x1b0>
 800d58c:	f04f 30ff 	mov.w	r0, #4294967295
 800d590:	b00b      	add	sp, #44	; 0x2c
 800d592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d596:	eeb4 0b40 	vcmp.f64	d0, d0
 800d59a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d59e:	d709      	bvc.n	800d5b4 <_printf_float+0xc4>
 800d5a0:	ee10 3a90 	vmov	r3, s1
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	bfbc      	itt	lt
 800d5a8:	232d      	movlt	r3, #45	; 0x2d
 800d5aa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d5ae:	487e      	ldr	r0, [pc, #504]	; (800d7a8 <_printf_float+0x2b8>)
 800d5b0:	4b7e      	ldr	r3, [pc, #504]	; (800d7ac <_printf_float+0x2bc>)
 800d5b2:	e7d5      	b.n	800d560 <_printf_float+0x70>
 800d5b4:	6863      	ldr	r3, [r4, #4]
 800d5b6:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800d5ba:	9104      	str	r1, [sp, #16]
 800d5bc:	1c59      	adds	r1, r3, #1
 800d5be:	d13c      	bne.n	800d63a <_printf_float+0x14a>
 800d5c0:	2306      	movs	r3, #6
 800d5c2:	6063      	str	r3, [r4, #4]
 800d5c4:	2300      	movs	r3, #0
 800d5c6:	9303      	str	r3, [sp, #12]
 800d5c8:	ab08      	add	r3, sp, #32
 800d5ca:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800d5ce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d5d2:	ab07      	add	r3, sp, #28
 800d5d4:	6861      	ldr	r1, [r4, #4]
 800d5d6:	9300      	str	r3, [sp, #0]
 800d5d8:	6022      	str	r2, [r4, #0]
 800d5da:	f10d 031b 	add.w	r3, sp, #27
 800d5de:	4628      	mov	r0, r5
 800d5e0:	f7ff fef6 	bl	800d3d0 <__cvt>
 800d5e4:	9b04      	ldr	r3, [sp, #16]
 800d5e6:	9907      	ldr	r1, [sp, #28]
 800d5e8:	2b47      	cmp	r3, #71	; 0x47
 800d5ea:	4680      	mov	r8, r0
 800d5ec:	d108      	bne.n	800d600 <_printf_float+0x110>
 800d5ee:	1cc8      	adds	r0, r1, #3
 800d5f0:	db02      	blt.n	800d5f8 <_printf_float+0x108>
 800d5f2:	6863      	ldr	r3, [r4, #4]
 800d5f4:	4299      	cmp	r1, r3
 800d5f6:	dd41      	ble.n	800d67c <_printf_float+0x18c>
 800d5f8:	f1a9 0902 	sub.w	r9, r9, #2
 800d5fc:	fa5f f989 	uxtb.w	r9, r9
 800d600:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800d604:	d820      	bhi.n	800d648 <_printf_float+0x158>
 800d606:	3901      	subs	r1, #1
 800d608:	464a      	mov	r2, r9
 800d60a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d60e:	9107      	str	r1, [sp, #28]
 800d610:	f7ff ff30 	bl	800d474 <__exponent>
 800d614:	9a08      	ldr	r2, [sp, #32]
 800d616:	9004      	str	r0, [sp, #16]
 800d618:	1813      	adds	r3, r2, r0
 800d61a:	2a01      	cmp	r2, #1
 800d61c:	6123      	str	r3, [r4, #16]
 800d61e:	dc02      	bgt.n	800d626 <_printf_float+0x136>
 800d620:	6822      	ldr	r2, [r4, #0]
 800d622:	07d2      	lsls	r2, r2, #31
 800d624:	d501      	bpl.n	800d62a <_printf_float+0x13a>
 800d626:	3301      	adds	r3, #1
 800d628:	6123      	str	r3, [r4, #16]
 800d62a:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d0a2      	beq.n	800d578 <_printf_float+0x88>
 800d632:	232d      	movs	r3, #45	; 0x2d
 800d634:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d638:	e79e      	b.n	800d578 <_printf_float+0x88>
 800d63a:	9904      	ldr	r1, [sp, #16]
 800d63c:	2947      	cmp	r1, #71	; 0x47
 800d63e:	d1c1      	bne.n	800d5c4 <_printf_float+0xd4>
 800d640:	2b00      	cmp	r3, #0
 800d642:	d1bf      	bne.n	800d5c4 <_printf_float+0xd4>
 800d644:	2301      	movs	r3, #1
 800d646:	e7bc      	b.n	800d5c2 <_printf_float+0xd2>
 800d648:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800d64c:	d118      	bne.n	800d680 <_printf_float+0x190>
 800d64e:	2900      	cmp	r1, #0
 800d650:	6863      	ldr	r3, [r4, #4]
 800d652:	dd0b      	ble.n	800d66c <_printf_float+0x17c>
 800d654:	6121      	str	r1, [r4, #16]
 800d656:	b913      	cbnz	r3, 800d65e <_printf_float+0x16e>
 800d658:	6822      	ldr	r2, [r4, #0]
 800d65a:	07d0      	lsls	r0, r2, #31
 800d65c:	d502      	bpl.n	800d664 <_printf_float+0x174>
 800d65e:	3301      	adds	r3, #1
 800d660:	440b      	add	r3, r1
 800d662:	6123      	str	r3, [r4, #16]
 800d664:	2300      	movs	r3, #0
 800d666:	65a1      	str	r1, [r4, #88]	; 0x58
 800d668:	9304      	str	r3, [sp, #16]
 800d66a:	e7de      	b.n	800d62a <_printf_float+0x13a>
 800d66c:	b913      	cbnz	r3, 800d674 <_printf_float+0x184>
 800d66e:	6822      	ldr	r2, [r4, #0]
 800d670:	07d2      	lsls	r2, r2, #31
 800d672:	d501      	bpl.n	800d678 <_printf_float+0x188>
 800d674:	3302      	adds	r3, #2
 800d676:	e7f4      	b.n	800d662 <_printf_float+0x172>
 800d678:	2301      	movs	r3, #1
 800d67a:	e7f2      	b.n	800d662 <_printf_float+0x172>
 800d67c:	f04f 0967 	mov.w	r9, #103	; 0x67
 800d680:	9b08      	ldr	r3, [sp, #32]
 800d682:	4299      	cmp	r1, r3
 800d684:	db05      	blt.n	800d692 <_printf_float+0x1a2>
 800d686:	6823      	ldr	r3, [r4, #0]
 800d688:	6121      	str	r1, [r4, #16]
 800d68a:	07d8      	lsls	r0, r3, #31
 800d68c:	d5ea      	bpl.n	800d664 <_printf_float+0x174>
 800d68e:	1c4b      	adds	r3, r1, #1
 800d690:	e7e7      	b.n	800d662 <_printf_float+0x172>
 800d692:	2900      	cmp	r1, #0
 800d694:	bfd4      	ite	le
 800d696:	f1c1 0202 	rsble	r2, r1, #2
 800d69a:	2201      	movgt	r2, #1
 800d69c:	4413      	add	r3, r2
 800d69e:	e7e0      	b.n	800d662 <_printf_float+0x172>
 800d6a0:	6823      	ldr	r3, [r4, #0]
 800d6a2:	055a      	lsls	r2, r3, #21
 800d6a4:	d407      	bmi.n	800d6b6 <_printf_float+0x1c6>
 800d6a6:	6923      	ldr	r3, [r4, #16]
 800d6a8:	4642      	mov	r2, r8
 800d6aa:	4631      	mov	r1, r6
 800d6ac:	4628      	mov	r0, r5
 800d6ae:	47b8      	blx	r7
 800d6b0:	3001      	adds	r0, #1
 800d6b2:	d12a      	bne.n	800d70a <_printf_float+0x21a>
 800d6b4:	e76a      	b.n	800d58c <_printf_float+0x9c>
 800d6b6:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800d6ba:	f240 80e2 	bls.w	800d882 <_printf_float+0x392>
 800d6be:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800d6c2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d6c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6ca:	d133      	bne.n	800d734 <_printf_float+0x244>
 800d6cc:	4a38      	ldr	r2, [pc, #224]	; (800d7b0 <_printf_float+0x2c0>)
 800d6ce:	2301      	movs	r3, #1
 800d6d0:	4631      	mov	r1, r6
 800d6d2:	4628      	mov	r0, r5
 800d6d4:	47b8      	blx	r7
 800d6d6:	3001      	adds	r0, #1
 800d6d8:	f43f af58 	beq.w	800d58c <_printf_float+0x9c>
 800d6dc:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800d6e0:	429a      	cmp	r2, r3
 800d6e2:	db02      	blt.n	800d6ea <_printf_float+0x1fa>
 800d6e4:	6823      	ldr	r3, [r4, #0]
 800d6e6:	07d8      	lsls	r0, r3, #31
 800d6e8:	d50f      	bpl.n	800d70a <_printf_float+0x21a>
 800d6ea:	4653      	mov	r3, sl
 800d6ec:	465a      	mov	r2, fp
 800d6ee:	4631      	mov	r1, r6
 800d6f0:	4628      	mov	r0, r5
 800d6f2:	47b8      	blx	r7
 800d6f4:	3001      	adds	r0, #1
 800d6f6:	f43f af49 	beq.w	800d58c <_printf_float+0x9c>
 800d6fa:	f04f 0800 	mov.w	r8, #0
 800d6fe:	f104 091a 	add.w	r9, r4, #26
 800d702:	9b08      	ldr	r3, [sp, #32]
 800d704:	3b01      	subs	r3, #1
 800d706:	4543      	cmp	r3, r8
 800d708:	dc09      	bgt.n	800d71e <_printf_float+0x22e>
 800d70a:	6823      	ldr	r3, [r4, #0]
 800d70c:	079b      	lsls	r3, r3, #30
 800d70e:	f100 8108 	bmi.w	800d922 <_printf_float+0x432>
 800d712:	68e0      	ldr	r0, [r4, #12]
 800d714:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d716:	4298      	cmp	r0, r3
 800d718:	bfb8      	it	lt
 800d71a:	4618      	movlt	r0, r3
 800d71c:	e738      	b.n	800d590 <_printf_float+0xa0>
 800d71e:	2301      	movs	r3, #1
 800d720:	464a      	mov	r2, r9
 800d722:	4631      	mov	r1, r6
 800d724:	4628      	mov	r0, r5
 800d726:	47b8      	blx	r7
 800d728:	3001      	adds	r0, #1
 800d72a:	f43f af2f 	beq.w	800d58c <_printf_float+0x9c>
 800d72e:	f108 0801 	add.w	r8, r8, #1
 800d732:	e7e6      	b.n	800d702 <_printf_float+0x212>
 800d734:	9b07      	ldr	r3, [sp, #28]
 800d736:	2b00      	cmp	r3, #0
 800d738:	dc3c      	bgt.n	800d7b4 <_printf_float+0x2c4>
 800d73a:	4a1d      	ldr	r2, [pc, #116]	; (800d7b0 <_printf_float+0x2c0>)
 800d73c:	2301      	movs	r3, #1
 800d73e:	4631      	mov	r1, r6
 800d740:	4628      	mov	r0, r5
 800d742:	47b8      	blx	r7
 800d744:	3001      	adds	r0, #1
 800d746:	f43f af21 	beq.w	800d58c <_printf_float+0x9c>
 800d74a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800d74e:	4313      	orrs	r3, r2
 800d750:	d102      	bne.n	800d758 <_printf_float+0x268>
 800d752:	6823      	ldr	r3, [r4, #0]
 800d754:	07d9      	lsls	r1, r3, #31
 800d756:	d5d8      	bpl.n	800d70a <_printf_float+0x21a>
 800d758:	4653      	mov	r3, sl
 800d75a:	465a      	mov	r2, fp
 800d75c:	4631      	mov	r1, r6
 800d75e:	4628      	mov	r0, r5
 800d760:	47b8      	blx	r7
 800d762:	3001      	adds	r0, #1
 800d764:	f43f af12 	beq.w	800d58c <_printf_float+0x9c>
 800d768:	f04f 0900 	mov.w	r9, #0
 800d76c:	f104 0a1a 	add.w	sl, r4, #26
 800d770:	9b07      	ldr	r3, [sp, #28]
 800d772:	425b      	negs	r3, r3
 800d774:	454b      	cmp	r3, r9
 800d776:	dc01      	bgt.n	800d77c <_printf_float+0x28c>
 800d778:	9b08      	ldr	r3, [sp, #32]
 800d77a:	e795      	b.n	800d6a8 <_printf_float+0x1b8>
 800d77c:	2301      	movs	r3, #1
 800d77e:	4652      	mov	r2, sl
 800d780:	4631      	mov	r1, r6
 800d782:	4628      	mov	r0, r5
 800d784:	47b8      	blx	r7
 800d786:	3001      	adds	r0, #1
 800d788:	f43f af00 	beq.w	800d58c <_printf_float+0x9c>
 800d78c:	f109 0901 	add.w	r9, r9, #1
 800d790:	e7ee      	b.n	800d770 <_printf_float+0x280>
 800d792:	bf00      	nop
 800d794:	f3af 8000 	nop.w
 800d798:	ffffffff 	.word	0xffffffff
 800d79c:	7fefffff 	.word	0x7fefffff
 800d7a0:	0801a2a8 	.word	0x0801a2a8
 800d7a4:	0801a2ac 	.word	0x0801a2ac
 800d7a8:	0801a2b4 	.word	0x0801a2b4
 800d7ac:	0801a2b0 	.word	0x0801a2b0
 800d7b0:	0801a2b8 	.word	0x0801a2b8
 800d7b4:	9a08      	ldr	r2, [sp, #32]
 800d7b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d7b8:	429a      	cmp	r2, r3
 800d7ba:	bfa8      	it	ge
 800d7bc:	461a      	movge	r2, r3
 800d7be:	2a00      	cmp	r2, #0
 800d7c0:	4691      	mov	r9, r2
 800d7c2:	dc38      	bgt.n	800d836 <_printf_float+0x346>
 800d7c4:	2300      	movs	r3, #0
 800d7c6:	9305      	str	r3, [sp, #20]
 800d7c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d7cc:	f104 021a 	add.w	r2, r4, #26
 800d7d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d7d2:	9905      	ldr	r1, [sp, #20]
 800d7d4:	9304      	str	r3, [sp, #16]
 800d7d6:	eba3 0309 	sub.w	r3, r3, r9
 800d7da:	428b      	cmp	r3, r1
 800d7dc:	dc33      	bgt.n	800d846 <_printf_float+0x356>
 800d7de:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800d7e2:	429a      	cmp	r2, r3
 800d7e4:	db3c      	blt.n	800d860 <_printf_float+0x370>
 800d7e6:	6823      	ldr	r3, [r4, #0]
 800d7e8:	07da      	lsls	r2, r3, #31
 800d7ea:	d439      	bmi.n	800d860 <_printf_float+0x370>
 800d7ec:	9a08      	ldr	r2, [sp, #32]
 800d7ee:	9b04      	ldr	r3, [sp, #16]
 800d7f0:	9907      	ldr	r1, [sp, #28]
 800d7f2:	1ad3      	subs	r3, r2, r3
 800d7f4:	eba2 0901 	sub.w	r9, r2, r1
 800d7f8:	4599      	cmp	r9, r3
 800d7fa:	bfa8      	it	ge
 800d7fc:	4699      	movge	r9, r3
 800d7fe:	f1b9 0f00 	cmp.w	r9, #0
 800d802:	dc35      	bgt.n	800d870 <_printf_float+0x380>
 800d804:	f04f 0800 	mov.w	r8, #0
 800d808:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d80c:	f104 0a1a 	add.w	sl, r4, #26
 800d810:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800d814:	1a9b      	subs	r3, r3, r2
 800d816:	eba3 0309 	sub.w	r3, r3, r9
 800d81a:	4543      	cmp	r3, r8
 800d81c:	f77f af75 	ble.w	800d70a <_printf_float+0x21a>
 800d820:	2301      	movs	r3, #1
 800d822:	4652      	mov	r2, sl
 800d824:	4631      	mov	r1, r6
 800d826:	4628      	mov	r0, r5
 800d828:	47b8      	blx	r7
 800d82a:	3001      	adds	r0, #1
 800d82c:	f43f aeae 	beq.w	800d58c <_printf_float+0x9c>
 800d830:	f108 0801 	add.w	r8, r8, #1
 800d834:	e7ec      	b.n	800d810 <_printf_float+0x320>
 800d836:	4613      	mov	r3, r2
 800d838:	4631      	mov	r1, r6
 800d83a:	4642      	mov	r2, r8
 800d83c:	4628      	mov	r0, r5
 800d83e:	47b8      	blx	r7
 800d840:	3001      	adds	r0, #1
 800d842:	d1bf      	bne.n	800d7c4 <_printf_float+0x2d4>
 800d844:	e6a2      	b.n	800d58c <_printf_float+0x9c>
 800d846:	2301      	movs	r3, #1
 800d848:	4631      	mov	r1, r6
 800d84a:	4628      	mov	r0, r5
 800d84c:	9204      	str	r2, [sp, #16]
 800d84e:	47b8      	blx	r7
 800d850:	3001      	adds	r0, #1
 800d852:	f43f ae9b 	beq.w	800d58c <_printf_float+0x9c>
 800d856:	9b05      	ldr	r3, [sp, #20]
 800d858:	9a04      	ldr	r2, [sp, #16]
 800d85a:	3301      	adds	r3, #1
 800d85c:	9305      	str	r3, [sp, #20]
 800d85e:	e7b7      	b.n	800d7d0 <_printf_float+0x2e0>
 800d860:	4653      	mov	r3, sl
 800d862:	465a      	mov	r2, fp
 800d864:	4631      	mov	r1, r6
 800d866:	4628      	mov	r0, r5
 800d868:	47b8      	blx	r7
 800d86a:	3001      	adds	r0, #1
 800d86c:	d1be      	bne.n	800d7ec <_printf_float+0x2fc>
 800d86e:	e68d      	b.n	800d58c <_printf_float+0x9c>
 800d870:	9a04      	ldr	r2, [sp, #16]
 800d872:	464b      	mov	r3, r9
 800d874:	4442      	add	r2, r8
 800d876:	4631      	mov	r1, r6
 800d878:	4628      	mov	r0, r5
 800d87a:	47b8      	blx	r7
 800d87c:	3001      	adds	r0, #1
 800d87e:	d1c1      	bne.n	800d804 <_printf_float+0x314>
 800d880:	e684      	b.n	800d58c <_printf_float+0x9c>
 800d882:	9a08      	ldr	r2, [sp, #32]
 800d884:	2a01      	cmp	r2, #1
 800d886:	dc01      	bgt.n	800d88c <_printf_float+0x39c>
 800d888:	07db      	lsls	r3, r3, #31
 800d88a:	d537      	bpl.n	800d8fc <_printf_float+0x40c>
 800d88c:	2301      	movs	r3, #1
 800d88e:	4642      	mov	r2, r8
 800d890:	4631      	mov	r1, r6
 800d892:	4628      	mov	r0, r5
 800d894:	47b8      	blx	r7
 800d896:	3001      	adds	r0, #1
 800d898:	f43f ae78 	beq.w	800d58c <_printf_float+0x9c>
 800d89c:	4653      	mov	r3, sl
 800d89e:	465a      	mov	r2, fp
 800d8a0:	4631      	mov	r1, r6
 800d8a2:	4628      	mov	r0, r5
 800d8a4:	47b8      	blx	r7
 800d8a6:	3001      	adds	r0, #1
 800d8a8:	f43f ae70 	beq.w	800d58c <_printf_float+0x9c>
 800d8ac:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800d8b0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d8b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8b8:	d01b      	beq.n	800d8f2 <_printf_float+0x402>
 800d8ba:	9b08      	ldr	r3, [sp, #32]
 800d8bc:	f108 0201 	add.w	r2, r8, #1
 800d8c0:	3b01      	subs	r3, #1
 800d8c2:	4631      	mov	r1, r6
 800d8c4:	4628      	mov	r0, r5
 800d8c6:	47b8      	blx	r7
 800d8c8:	3001      	adds	r0, #1
 800d8ca:	d10e      	bne.n	800d8ea <_printf_float+0x3fa>
 800d8cc:	e65e      	b.n	800d58c <_printf_float+0x9c>
 800d8ce:	2301      	movs	r3, #1
 800d8d0:	464a      	mov	r2, r9
 800d8d2:	4631      	mov	r1, r6
 800d8d4:	4628      	mov	r0, r5
 800d8d6:	47b8      	blx	r7
 800d8d8:	3001      	adds	r0, #1
 800d8da:	f43f ae57 	beq.w	800d58c <_printf_float+0x9c>
 800d8de:	f108 0801 	add.w	r8, r8, #1
 800d8e2:	9b08      	ldr	r3, [sp, #32]
 800d8e4:	3b01      	subs	r3, #1
 800d8e6:	4543      	cmp	r3, r8
 800d8e8:	dcf1      	bgt.n	800d8ce <_printf_float+0x3de>
 800d8ea:	9b04      	ldr	r3, [sp, #16]
 800d8ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d8f0:	e6db      	b.n	800d6aa <_printf_float+0x1ba>
 800d8f2:	f04f 0800 	mov.w	r8, #0
 800d8f6:	f104 091a 	add.w	r9, r4, #26
 800d8fa:	e7f2      	b.n	800d8e2 <_printf_float+0x3f2>
 800d8fc:	2301      	movs	r3, #1
 800d8fe:	4642      	mov	r2, r8
 800d900:	e7df      	b.n	800d8c2 <_printf_float+0x3d2>
 800d902:	2301      	movs	r3, #1
 800d904:	464a      	mov	r2, r9
 800d906:	4631      	mov	r1, r6
 800d908:	4628      	mov	r0, r5
 800d90a:	47b8      	blx	r7
 800d90c:	3001      	adds	r0, #1
 800d90e:	f43f ae3d 	beq.w	800d58c <_printf_float+0x9c>
 800d912:	f108 0801 	add.w	r8, r8, #1
 800d916:	68e3      	ldr	r3, [r4, #12]
 800d918:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d91a:	1a5b      	subs	r3, r3, r1
 800d91c:	4543      	cmp	r3, r8
 800d91e:	dcf0      	bgt.n	800d902 <_printf_float+0x412>
 800d920:	e6f7      	b.n	800d712 <_printf_float+0x222>
 800d922:	f04f 0800 	mov.w	r8, #0
 800d926:	f104 0919 	add.w	r9, r4, #25
 800d92a:	e7f4      	b.n	800d916 <_printf_float+0x426>

0800d92c <_printf_common>:
 800d92c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d930:	4616      	mov	r6, r2
 800d932:	4699      	mov	r9, r3
 800d934:	688a      	ldr	r2, [r1, #8]
 800d936:	690b      	ldr	r3, [r1, #16]
 800d938:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d93c:	4293      	cmp	r3, r2
 800d93e:	bfb8      	it	lt
 800d940:	4613      	movlt	r3, r2
 800d942:	6033      	str	r3, [r6, #0]
 800d944:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d948:	4607      	mov	r7, r0
 800d94a:	460c      	mov	r4, r1
 800d94c:	b10a      	cbz	r2, 800d952 <_printf_common+0x26>
 800d94e:	3301      	adds	r3, #1
 800d950:	6033      	str	r3, [r6, #0]
 800d952:	6823      	ldr	r3, [r4, #0]
 800d954:	0699      	lsls	r1, r3, #26
 800d956:	bf42      	ittt	mi
 800d958:	6833      	ldrmi	r3, [r6, #0]
 800d95a:	3302      	addmi	r3, #2
 800d95c:	6033      	strmi	r3, [r6, #0]
 800d95e:	6825      	ldr	r5, [r4, #0]
 800d960:	f015 0506 	ands.w	r5, r5, #6
 800d964:	d106      	bne.n	800d974 <_printf_common+0x48>
 800d966:	f104 0a19 	add.w	sl, r4, #25
 800d96a:	68e3      	ldr	r3, [r4, #12]
 800d96c:	6832      	ldr	r2, [r6, #0]
 800d96e:	1a9b      	subs	r3, r3, r2
 800d970:	42ab      	cmp	r3, r5
 800d972:	dc26      	bgt.n	800d9c2 <_printf_common+0x96>
 800d974:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d978:	1e13      	subs	r3, r2, #0
 800d97a:	6822      	ldr	r2, [r4, #0]
 800d97c:	bf18      	it	ne
 800d97e:	2301      	movne	r3, #1
 800d980:	0692      	lsls	r2, r2, #26
 800d982:	d42b      	bmi.n	800d9dc <_printf_common+0xb0>
 800d984:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d988:	4649      	mov	r1, r9
 800d98a:	4638      	mov	r0, r7
 800d98c:	47c0      	blx	r8
 800d98e:	3001      	adds	r0, #1
 800d990:	d01e      	beq.n	800d9d0 <_printf_common+0xa4>
 800d992:	6823      	ldr	r3, [r4, #0]
 800d994:	68e5      	ldr	r5, [r4, #12]
 800d996:	6832      	ldr	r2, [r6, #0]
 800d998:	f003 0306 	and.w	r3, r3, #6
 800d99c:	2b04      	cmp	r3, #4
 800d99e:	bf08      	it	eq
 800d9a0:	1aad      	subeq	r5, r5, r2
 800d9a2:	68a3      	ldr	r3, [r4, #8]
 800d9a4:	6922      	ldr	r2, [r4, #16]
 800d9a6:	bf0c      	ite	eq
 800d9a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d9ac:	2500      	movne	r5, #0
 800d9ae:	4293      	cmp	r3, r2
 800d9b0:	bfc4      	itt	gt
 800d9b2:	1a9b      	subgt	r3, r3, r2
 800d9b4:	18ed      	addgt	r5, r5, r3
 800d9b6:	2600      	movs	r6, #0
 800d9b8:	341a      	adds	r4, #26
 800d9ba:	42b5      	cmp	r5, r6
 800d9bc:	d11a      	bne.n	800d9f4 <_printf_common+0xc8>
 800d9be:	2000      	movs	r0, #0
 800d9c0:	e008      	b.n	800d9d4 <_printf_common+0xa8>
 800d9c2:	2301      	movs	r3, #1
 800d9c4:	4652      	mov	r2, sl
 800d9c6:	4649      	mov	r1, r9
 800d9c8:	4638      	mov	r0, r7
 800d9ca:	47c0      	blx	r8
 800d9cc:	3001      	adds	r0, #1
 800d9ce:	d103      	bne.n	800d9d8 <_printf_common+0xac>
 800d9d0:	f04f 30ff 	mov.w	r0, #4294967295
 800d9d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9d8:	3501      	adds	r5, #1
 800d9da:	e7c6      	b.n	800d96a <_printf_common+0x3e>
 800d9dc:	18e1      	adds	r1, r4, r3
 800d9de:	1c5a      	adds	r2, r3, #1
 800d9e0:	2030      	movs	r0, #48	; 0x30
 800d9e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d9e6:	4422      	add	r2, r4
 800d9e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d9ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d9f0:	3302      	adds	r3, #2
 800d9f2:	e7c7      	b.n	800d984 <_printf_common+0x58>
 800d9f4:	2301      	movs	r3, #1
 800d9f6:	4622      	mov	r2, r4
 800d9f8:	4649      	mov	r1, r9
 800d9fa:	4638      	mov	r0, r7
 800d9fc:	47c0      	blx	r8
 800d9fe:	3001      	adds	r0, #1
 800da00:	d0e6      	beq.n	800d9d0 <_printf_common+0xa4>
 800da02:	3601      	adds	r6, #1
 800da04:	e7d9      	b.n	800d9ba <_printf_common+0x8e>
	...

0800da08 <_printf_i>:
 800da08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800da0c:	460c      	mov	r4, r1
 800da0e:	4691      	mov	r9, r2
 800da10:	7e27      	ldrb	r7, [r4, #24]
 800da12:	990c      	ldr	r1, [sp, #48]	; 0x30
 800da14:	2f78      	cmp	r7, #120	; 0x78
 800da16:	4680      	mov	r8, r0
 800da18:	469a      	mov	sl, r3
 800da1a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800da1e:	d807      	bhi.n	800da30 <_printf_i+0x28>
 800da20:	2f62      	cmp	r7, #98	; 0x62
 800da22:	d80a      	bhi.n	800da3a <_printf_i+0x32>
 800da24:	2f00      	cmp	r7, #0
 800da26:	f000 80d8 	beq.w	800dbda <_printf_i+0x1d2>
 800da2a:	2f58      	cmp	r7, #88	; 0x58
 800da2c:	f000 80a3 	beq.w	800db76 <_printf_i+0x16e>
 800da30:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800da34:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800da38:	e03a      	b.n	800dab0 <_printf_i+0xa8>
 800da3a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800da3e:	2b15      	cmp	r3, #21
 800da40:	d8f6      	bhi.n	800da30 <_printf_i+0x28>
 800da42:	a001      	add	r0, pc, #4	; (adr r0, 800da48 <_printf_i+0x40>)
 800da44:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800da48:	0800daa1 	.word	0x0800daa1
 800da4c:	0800dab5 	.word	0x0800dab5
 800da50:	0800da31 	.word	0x0800da31
 800da54:	0800da31 	.word	0x0800da31
 800da58:	0800da31 	.word	0x0800da31
 800da5c:	0800da31 	.word	0x0800da31
 800da60:	0800dab5 	.word	0x0800dab5
 800da64:	0800da31 	.word	0x0800da31
 800da68:	0800da31 	.word	0x0800da31
 800da6c:	0800da31 	.word	0x0800da31
 800da70:	0800da31 	.word	0x0800da31
 800da74:	0800dbc1 	.word	0x0800dbc1
 800da78:	0800dae5 	.word	0x0800dae5
 800da7c:	0800dba3 	.word	0x0800dba3
 800da80:	0800da31 	.word	0x0800da31
 800da84:	0800da31 	.word	0x0800da31
 800da88:	0800dbe3 	.word	0x0800dbe3
 800da8c:	0800da31 	.word	0x0800da31
 800da90:	0800dae5 	.word	0x0800dae5
 800da94:	0800da31 	.word	0x0800da31
 800da98:	0800da31 	.word	0x0800da31
 800da9c:	0800dbab 	.word	0x0800dbab
 800daa0:	680b      	ldr	r3, [r1, #0]
 800daa2:	1d1a      	adds	r2, r3, #4
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	600a      	str	r2, [r1, #0]
 800daa8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800daac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800dab0:	2301      	movs	r3, #1
 800dab2:	e0a3      	b.n	800dbfc <_printf_i+0x1f4>
 800dab4:	6825      	ldr	r5, [r4, #0]
 800dab6:	6808      	ldr	r0, [r1, #0]
 800dab8:	062e      	lsls	r6, r5, #24
 800daba:	f100 0304 	add.w	r3, r0, #4
 800dabe:	d50a      	bpl.n	800dad6 <_printf_i+0xce>
 800dac0:	6805      	ldr	r5, [r0, #0]
 800dac2:	600b      	str	r3, [r1, #0]
 800dac4:	2d00      	cmp	r5, #0
 800dac6:	da03      	bge.n	800dad0 <_printf_i+0xc8>
 800dac8:	232d      	movs	r3, #45	; 0x2d
 800daca:	426d      	negs	r5, r5
 800dacc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dad0:	485e      	ldr	r0, [pc, #376]	; (800dc4c <_printf_i+0x244>)
 800dad2:	230a      	movs	r3, #10
 800dad4:	e019      	b.n	800db0a <_printf_i+0x102>
 800dad6:	f015 0f40 	tst.w	r5, #64	; 0x40
 800dada:	6805      	ldr	r5, [r0, #0]
 800dadc:	600b      	str	r3, [r1, #0]
 800dade:	bf18      	it	ne
 800dae0:	b22d      	sxthne	r5, r5
 800dae2:	e7ef      	b.n	800dac4 <_printf_i+0xbc>
 800dae4:	680b      	ldr	r3, [r1, #0]
 800dae6:	6825      	ldr	r5, [r4, #0]
 800dae8:	1d18      	adds	r0, r3, #4
 800daea:	6008      	str	r0, [r1, #0]
 800daec:	0628      	lsls	r0, r5, #24
 800daee:	d501      	bpl.n	800daf4 <_printf_i+0xec>
 800daf0:	681d      	ldr	r5, [r3, #0]
 800daf2:	e002      	b.n	800dafa <_printf_i+0xf2>
 800daf4:	0669      	lsls	r1, r5, #25
 800daf6:	d5fb      	bpl.n	800daf0 <_printf_i+0xe8>
 800daf8:	881d      	ldrh	r5, [r3, #0]
 800dafa:	4854      	ldr	r0, [pc, #336]	; (800dc4c <_printf_i+0x244>)
 800dafc:	2f6f      	cmp	r7, #111	; 0x6f
 800dafe:	bf0c      	ite	eq
 800db00:	2308      	moveq	r3, #8
 800db02:	230a      	movne	r3, #10
 800db04:	2100      	movs	r1, #0
 800db06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800db0a:	6866      	ldr	r6, [r4, #4]
 800db0c:	60a6      	str	r6, [r4, #8]
 800db0e:	2e00      	cmp	r6, #0
 800db10:	bfa2      	ittt	ge
 800db12:	6821      	ldrge	r1, [r4, #0]
 800db14:	f021 0104 	bicge.w	r1, r1, #4
 800db18:	6021      	strge	r1, [r4, #0]
 800db1a:	b90d      	cbnz	r5, 800db20 <_printf_i+0x118>
 800db1c:	2e00      	cmp	r6, #0
 800db1e:	d04d      	beq.n	800dbbc <_printf_i+0x1b4>
 800db20:	4616      	mov	r6, r2
 800db22:	fbb5 f1f3 	udiv	r1, r5, r3
 800db26:	fb03 5711 	mls	r7, r3, r1, r5
 800db2a:	5dc7      	ldrb	r7, [r0, r7]
 800db2c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800db30:	462f      	mov	r7, r5
 800db32:	42bb      	cmp	r3, r7
 800db34:	460d      	mov	r5, r1
 800db36:	d9f4      	bls.n	800db22 <_printf_i+0x11a>
 800db38:	2b08      	cmp	r3, #8
 800db3a:	d10b      	bne.n	800db54 <_printf_i+0x14c>
 800db3c:	6823      	ldr	r3, [r4, #0]
 800db3e:	07df      	lsls	r7, r3, #31
 800db40:	d508      	bpl.n	800db54 <_printf_i+0x14c>
 800db42:	6923      	ldr	r3, [r4, #16]
 800db44:	6861      	ldr	r1, [r4, #4]
 800db46:	4299      	cmp	r1, r3
 800db48:	bfde      	ittt	le
 800db4a:	2330      	movle	r3, #48	; 0x30
 800db4c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800db50:	f106 36ff 	addle.w	r6, r6, #4294967295
 800db54:	1b92      	subs	r2, r2, r6
 800db56:	6122      	str	r2, [r4, #16]
 800db58:	f8cd a000 	str.w	sl, [sp]
 800db5c:	464b      	mov	r3, r9
 800db5e:	aa03      	add	r2, sp, #12
 800db60:	4621      	mov	r1, r4
 800db62:	4640      	mov	r0, r8
 800db64:	f7ff fee2 	bl	800d92c <_printf_common>
 800db68:	3001      	adds	r0, #1
 800db6a:	d14c      	bne.n	800dc06 <_printf_i+0x1fe>
 800db6c:	f04f 30ff 	mov.w	r0, #4294967295
 800db70:	b004      	add	sp, #16
 800db72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db76:	4835      	ldr	r0, [pc, #212]	; (800dc4c <_printf_i+0x244>)
 800db78:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800db7c:	6823      	ldr	r3, [r4, #0]
 800db7e:	680e      	ldr	r6, [r1, #0]
 800db80:	061f      	lsls	r7, r3, #24
 800db82:	f856 5b04 	ldr.w	r5, [r6], #4
 800db86:	600e      	str	r6, [r1, #0]
 800db88:	d514      	bpl.n	800dbb4 <_printf_i+0x1ac>
 800db8a:	07d9      	lsls	r1, r3, #31
 800db8c:	bf44      	itt	mi
 800db8e:	f043 0320 	orrmi.w	r3, r3, #32
 800db92:	6023      	strmi	r3, [r4, #0]
 800db94:	b91d      	cbnz	r5, 800db9e <_printf_i+0x196>
 800db96:	6823      	ldr	r3, [r4, #0]
 800db98:	f023 0320 	bic.w	r3, r3, #32
 800db9c:	6023      	str	r3, [r4, #0]
 800db9e:	2310      	movs	r3, #16
 800dba0:	e7b0      	b.n	800db04 <_printf_i+0xfc>
 800dba2:	6823      	ldr	r3, [r4, #0]
 800dba4:	f043 0320 	orr.w	r3, r3, #32
 800dba8:	6023      	str	r3, [r4, #0]
 800dbaa:	2378      	movs	r3, #120	; 0x78
 800dbac:	4828      	ldr	r0, [pc, #160]	; (800dc50 <_printf_i+0x248>)
 800dbae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800dbb2:	e7e3      	b.n	800db7c <_printf_i+0x174>
 800dbb4:	065e      	lsls	r6, r3, #25
 800dbb6:	bf48      	it	mi
 800dbb8:	b2ad      	uxthmi	r5, r5
 800dbba:	e7e6      	b.n	800db8a <_printf_i+0x182>
 800dbbc:	4616      	mov	r6, r2
 800dbbe:	e7bb      	b.n	800db38 <_printf_i+0x130>
 800dbc0:	680b      	ldr	r3, [r1, #0]
 800dbc2:	6826      	ldr	r6, [r4, #0]
 800dbc4:	6960      	ldr	r0, [r4, #20]
 800dbc6:	1d1d      	adds	r5, r3, #4
 800dbc8:	600d      	str	r5, [r1, #0]
 800dbca:	0635      	lsls	r5, r6, #24
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	d501      	bpl.n	800dbd4 <_printf_i+0x1cc>
 800dbd0:	6018      	str	r0, [r3, #0]
 800dbd2:	e002      	b.n	800dbda <_printf_i+0x1d2>
 800dbd4:	0671      	lsls	r1, r6, #25
 800dbd6:	d5fb      	bpl.n	800dbd0 <_printf_i+0x1c8>
 800dbd8:	8018      	strh	r0, [r3, #0]
 800dbda:	2300      	movs	r3, #0
 800dbdc:	6123      	str	r3, [r4, #16]
 800dbde:	4616      	mov	r6, r2
 800dbe0:	e7ba      	b.n	800db58 <_printf_i+0x150>
 800dbe2:	680b      	ldr	r3, [r1, #0]
 800dbe4:	1d1a      	adds	r2, r3, #4
 800dbe6:	600a      	str	r2, [r1, #0]
 800dbe8:	681e      	ldr	r6, [r3, #0]
 800dbea:	6862      	ldr	r2, [r4, #4]
 800dbec:	2100      	movs	r1, #0
 800dbee:	4630      	mov	r0, r6
 800dbf0:	f7f2 fbde 	bl	80003b0 <memchr>
 800dbf4:	b108      	cbz	r0, 800dbfa <_printf_i+0x1f2>
 800dbf6:	1b80      	subs	r0, r0, r6
 800dbf8:	6060      	str	r0, [r4, #4]
 800dbfa:	6863      	ldr	r3, [r4, #4]
 800dbfc:	6123      	str	r3, [r4, #16]
 800dbfe:	2300      	movs	r3, #0
 800dc00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dc04:	e7a8      	b.n	800db58 <_printf_i+0x150>
 800dc06:	6923      	ldr	r3, [r4, #16]
 800dc08:	4632      	mov	r2, r6
 800dc0a:	4649      	mov	r1, r9
 800dc0c:	4640      	mov	r0, r8
 800dc0e:	47d0      	blx	sl
 800dc10:	3001      	adds	r0, #1
 800dc12:	d0ab      	beq.n	800db6c <_printf_i+0x164>
 800dc14:	6823      	ldr	r3, [r4, #0]
 800dc16:	079b      	lsls	r3, r3, #30
 800dc18:	d413      	bmi.n	800dc42 <_printf_i+0x23a>
 800dc1a:	68e0      	ldr	r0, [r4, #12]
 800dc1c:	9b03      	ldr	r3, [sp, #12]
 800dc1e:	4298      	cmp	r0, r3
 800dc20:	bfb8      	it	lt
 800dc22:	4618      	movlt	r0, r3
 800dc24:	e7a4      	b.n	800db70 <_printf_i+0x168>
 800dc26:	2301      	movs	r3, #1
 800dc28:	4632      	mov	r2, r6
 800dc2a:	4649      	mov	r1, r9
 800dc2c:	4640      	mov	r0, r8
 800dc2e:	47d0      	blx	sl
 800dc30:	3001      	adds	r0, #1
 800dc32:	d09b      	beq.n	800db6c <_printf_i+0x164>
 800dc34:	3501      	adds	r5, #1
 800dc36:	68e3      	ldr	r3, [r4, #12]
 800dc38:	9903      	ldr	r1, [sp, #12]
 800dc3a:	1a5b      	subs	r3, r3, r1
 800dc3c:	42ab      	cmp	r3, r5
 800dc3e:	dcf2      	bgt.n	800dc26 <_printf_i+0x21e>
 800dc40:	e7eb      	b.n	800dc1a <_printf_i+0x212>
 800dc42:	2500      	movs	r5, #0
 800dc44:	f104 0619 	add.w	r6, r4, #25
 800dc48:	e7f5      	b.n	800dc36 <_printf_i+0x22e>
 800dc4a:	bf00      	nop
 800dc4c:	0801a2ba 	.word	0x0801a2ba
 800dc50:	0801a2cb 	.word	0x0801a2cb

0800dc54 <siprintf>:
 800dc54:	b40e      	push	{r1, r2, r3}
 800dc56:	b500      	push	{lr}
 800dc58:	b09c      	sub	sp, #112	; 0x70
 800dc5a:	ab1d      	add	r3, sp, #116	; 0x74
 800dc5c:	9002      	str	r0, [sp, #8]
 800dc5e:	9006      	str	r0, [sp, #24]
 800dc60:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800dc64:	4809      	ldr	r0, [pc, #36]	; (800dc8c <siprintf+0x38>)
 800dc66:	9107      	str	r1, [sp, #28]
 800dc68:	9104      	str	r1, [sp, #16]
 800dc6a:	4909      	ldr	r1, [pc, #36]	; (800dc90 <siprintf+0x3c>)
 800dc6c:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc70:	9105      	str	r1, [sp, #20]
 800dc72:	6800      	ldr	r0, [r0, #0]
 800dc74:	9301      	str	r3, [sp, #4]
 800dc76:	a902      	add	r1, sp, #8
 800dc78:	f001 fac4 	bl	800f204 <_svfiprintf_r>
 800dc7c:	9b02      	ldr	r3, [sp, #8]
 800dc7e:	2200      	movs	r2, #0
 800dc80:	701a      	strb	r2, [r3, #0]
 800dc82:	b01c      	add	sp, #112	; 0x70
 800dc84:	f85d eb04 	ldr.w	lr, [sp], #4
 800dc88:	b003      	add	sp, #12
 800dc8a:	4770      	bx	lr
 800dc8c:	24000380 	.word	0x24000380
 800dc90:	ffff0208 	.word	0xffff0208

0800dc94 <strcpy>:
 800dc94:	4603      	mov	r3, r0
 800dc96:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dc9a:	f803 2b01 	strb.w	r2, [r3], #1
 800dc9e:	2a00      	cmp	r2, #0
 800dca0:	d1f9      	bne.n	800dc96 <strcpy+0x2>
 800dca2:	4770      	bx	lr

0800dca4 <quorem>:
 800dca4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dca8:	6903      	ldr	r3, [r0, #16]
 800dcaa:	690c      	ldr	r4, [r1, #16]
 800dcac:	42a3      	cmp	r3, r4
 800dcae:	4607      	mov	r7, r0
 800dcb0:	f2c0 8081 	blt.w	800ddb6 <quorem+0x112>
 800dcb4:	3c01      	subs	r4, #1
 800dcb6:	f101 0814 	add.w	r8, r1, #20
 800dcba:	f100 0514 	add.w	r5, r0, #20
 800dcbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dcc2:	9301      	str	r3, [sp, #4]
 800dcc4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dcc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dccc:	3301      	adds	r3, #1
 800dcce:	429a      	cmp	r2, r3
 800dcd0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800dcd4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dcd8:	fbb2 f6f3 	udiv	r6, r2, r3
 800dcdc:	d331      	bcc.n	800dd42 <quorem+0x9e>
 800dcde:	f04f 0e00 	mov.w	lr, #0
 800dce2:	4640      	mov	r0, r8
 800dce4:	46ac      	mov	ip, r5
 800dce6:	46f2      	mov	sl, lr
 800dce8:	f850 2b04 	ldr.w	r2, [r0], #4
 800dcec:	b293      	uxth	r3, r2
 800dcee:	fb06 e303 	mla	r3, r6, r3, lr
 800dcf2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800dcf6:	b29b      	uxth	r3, r3
 800dcf8:	ebaa 0303 	sub.w	r3, sl, r3
 800dcfc:	0c12      	lsrs	r2, r2, #16
 800dcfe:	f8dc a000 	ldr.w	sl, [ip]
 800dd02:	fb06 e202 	mla	r2, r6, r2, lr
 800dd06:	fa13 f38a 	uxtah	r3, r3, sl
 800dd0a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800dd0e:	fa1f fa82 	uxth.w	sl, r2
 800dd12:	f8dc 2000 	ldr.w	r2, [ip]
 800dd16:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800dd1a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dd1e:	b29b      	uxth	r3, r3
 800dd20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dd24:	4581      	cmp	r9, r0
 800dd26:	f84c 3b04 	str.w	r3, [ip], #4
 800dd2a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800dd2e:	d2db      	bcs.n	800dce8 <quorem+0x44>
 800dd30:	f855 300b 	ldr.w	r3, [r5, fp]
 800dd34:	b92b      	cbnz	r3, 800dd42 <quorem+0x9e>
 800dd36:	9b01      	ldr	r3, [sp, #4]
 800dd38:	3b04      	subs	r3, #4
 800dd3a:	429d      	cmp	r5, r3
 800dd3c:	461a      	mov	r2, r3
 800dd3e:	d32e      	bcc.n	800dd9e <quorem+0xfa>
 800dd40:	613c      	str	r4, [r7, #16]
 800dd42:	4638      	mov	r0, r7
 800dd44:	f001 f848 	bl	800edd8 <__mcmp>
 800dd48:	2800      	cmp	r0, #0
 800dd4a:	db24      	blt.n	800dd96 <quorem+0xf2>
 800dd4c:	3601      	adds	r6, #1
 800dd4e:	4628      	mov	r0, r5
 800dd50:	f04f 0c00 	mov.w	ip, #0
 800dd54:	f858 2b04 	ldr.w	r2, [r8], #4
 800dd58:	f8d0 e000 	ldr.w	lr, [r0]
 800dd5c:	b293      	uxth	r3, r2
 800dd5e:	ebac 0303 	sub.w	r3, ip, r3
 800dd62:	0c12      	lsrs	r2, r2, #16
 800dd64:	fa13 f38e 	uxtah	r3, r3, lr
 800dd68:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800dd6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800dd70:	b29b      	uxth	r3, r3
 800dd72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dd76:	45c1      	cmp	r9, r8
 800dd78:	f840 3b04 	str.w	r3, [r0], #4
 800dd7c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800dd80:	d2e8      	bcs.n	800dd54 <quorem+0xb0>
 800dd82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dd86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dd8a:	b922      	cbnz	r2, 800dd96 <quorem+0xf2>
 800dd8c:	3b04      	subs	r3, #4
 800dd8e:	429d      	cmp	r5, r3
 800dd90:	461a      	mov	r2, r3
 800dd92:	d30a      	bcc.n	800ddaa <quorem+0x106>
 800dd94:	613c      	str	r4, [r7, #16]
 800dd96:	4630      	mov	r0, r6
 800dd98:	b003      	add	sp, #12
 800dd9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd9e:	6812      	ldr	r2, [r2, #0]
 800dda0:	3b04      	subs	r3, #4
 800dda2:	2a00      	cmp	r2, #0
 800dda4:	d1cc      	bne.n	800dd40 <quorem+0x9c>
 800dda6:	3c01      	subs	r4, #1
 800dda8:	e7c7      	b.n	800dd3a <quorem+0x96>
 800ddaa:	6812      	ldr	r2, [r2, #0]
 800ddac:	3b04      	subs	r3, #4
 800ddae:	2a00      	cmp	r2, #0
 800ddb0:	d1f0      	bne.n	800dd94 <quorem+0xf0>
 800ddb2:	3c01      	subs	r4, #1
 800ddb4:	e7eb      	b.n	800dd8e <quorem+0xea>
 800ddb6:	2000      	movs	r0, #0
 800ddb8:	e7ee      	b.n	800dd98 <quorem+0xf4>
 800ddba:	0000      	movs	r0, r0
 800ddbc:	0000      	movs	r0, r0
	...

0800ddc0 <_dtoa_r>:
 800ddc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddc4:	ec59 8b10 	vmov	r8, r9, d0
 800ddc8:	b095      	sub	sp, #84	; 0x54
 800ddca:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ddcc:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800ddce:	9107      	str	r1, [sp, #28]
 800ddd0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800ddd4:	4606      	mov	r6, r0
 800ddd6:	9209      	str	r2, [sp, #36]	; 0x24
 800ddd8:	9310      	str	r3, [sp, #64]	; 0x40
 800ddda:	b975      	cbnz	r5, 800ddfa <_dtoa_r+0x3a>
 800dddc:	2010      	movs	r0, #16
 800ddde:	f000 fd75 	bl	800e8cc <malloc>
 800dde2:	4602      	mov	r2, r0
 800dde4:	6270      	str	r0, [r6, #36]	; 0x24
 800dde6:	b920      	cbnz	r0, 800ddf2 <_dtoa_r+0x32>
 800dde8:	4bab      	ldr	r3, [pc, #684]	; (800e098 <_dtoa_r+0x2d8>)
 800ddea:	21ea      	movs	r1, #234	; 0xea
 800ddec:	48ab      	ldr	r0, [pc, #684]	; (800e09c <_dtoa_r+0x2dc>)
 800ddee:	f001 fb19 	bl	800f424 <__assert_func>
 800ddf2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ddf6:	6005      	str	r5, [r0, #0]
 800ddf8:	60c5      	str	r5, [r0, #12]
 800ddfa:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ddfc:	6819      	ldr	r1, [r3, #0]
 800ddfe:	b151      	cbz	r1, 800de16 <_dtoa_r+0x56>
 800de00:	685a      	ldr	r2, [r3, #4]
 800de02:	604a      	str	r2, [r1, #4]
 800de04:	2301      	movs	r3, #1
 800de06:	4093      	lsls	r3, r2
 800de08:	608b      	str	r3, [r1, #8]
 800de0a:	4630      	mov	r0, r6
 800de0c:	f000 fda6 	bl	800e95c <_Bfree>
 800de10:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800de12:	2200      	movs	r2, #0
 800de14:	601a      	str	r2, [r3, #0]
 800de16:	f1b9 0300 	subs.w	r3, r9, #0
 800de1a:	bfbb      	ittet	lt
 800de1c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800de20:	9303      	strlt	r3, [sp, #12]
 800de22:	2300      	movge	r3, #0
 800de24:	2201      	movlt	r2, #1
 800de26:	bfac      	ite	ge
 800de28:	6023      	strge	r3, [r4, #0]
 800de2a:	6022      	strlt	r2, [r4, #0]
 800de2c:	4b9c      	ldr	r3, [pc, #624]	; (800e0a0 <_dtoa_r+0x2e0>)
 800de2e:	9c03      	ldr	r4, [sp, #12]
 800de30:	43a3      	bics	r3, r4
 800de32:	d11a      	bne.n	800de6a <_dtoa_r+0xaa>
 800de34:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800de36:	f242 730f 	movw	r3, #9999	; 0x270f
 800de3a:	6013      	str	r3, [r2, #0]
 800de3c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800de40:	ea53 0308 	orrs.w	r3, r3, r8
 800de44:	f000 8512 	beq.w	800e86c <_dtoa_r+0xaac>
 800de48:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800de4a:	b953      	cbnz	r3, 800de62 <_dtoa_r+0xa2>
 800de4c:	4b95      	ldr	r3, [pc, #596]	; (800e0a4 <_dtoa_r+0x2e4>)
 800de4e:	e01f      	b.n	800de90 <_dtoa_r+0xd0>
 800de50:	4b95      	ldr	r3, [pc, #596]	; (800e0a8 <_dtoa_r+0x2e8>)
 800de52:	9300      	str	r3, [sp, #0]
 800de54:	3308      	adds	r3, #8
 800de56:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800de58:	6013      	str	r3, [r2, #0]
 800de5a:	9800      	ldr	r0, [sp, #0]
 800de5c:	b015      	add	sp, #84	; 0x54
 800de5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de62:	4b90      	ldr	r3, [pc, #576]	; (800e0a4 <_dtoa_r+0x2e4>)
 800de64:	9300      	str	r3, [sp, #0]
 800de66:	3303      	adds	r3, #3
 800de68:	e7f5      	b.n	800de56 <_dtoa_r+0x96>
 800de6a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800de6e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800de72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de76:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800de7a:	d10b      	bne.n	800de94 <_dtoa_r+0xd4>
 800de7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800de7e:	2301      	movs	r3, #1
 800de80:	6013      	str	r3, [r2, #0]
 800de82:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800de84:	2b00      	cmp	r3, #0
 800de86:	f000 84ee 	beq.w	800e866 <_dtoa_r+0xaa6>
 800de8a:	4888      	ldr	r0, [pc, #544]	; (800e0ac <_dtoa_r+0x2ec>)
 800de8c:	6018      	str	r0, [r3, #0]
 800de8e:	1e43      	subs	r3, r0, #1
 800de90:	9300      	str	r3, [sp, #0]
 800de92:	e7e2      	b.n	800de5a <_dtoa_r+0x9a>
 800de94:	a913      	add	r1, sp, #76	; 0x4c
 800de96:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800de9a:	aa12      	add	r2, sp, #72	; 0x48
 800de9c:	4630      	mov	r0, r6
 800de9e:	f001 f83f 	bl	800ef20 <__d2b>
 800dea2:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800dea6:	4605      	mov	r5, r0
 800dea8:	9812      	ldr	r0, [sp, #72]	; 0x48
 800deaa:	2900      	cmp	r1, #0
 800deac:	d047      	beq.n	800df3e <_dtoa_r+0x17e>
 800deae:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800deb0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800deb4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800deb8:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800debc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800dec0:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800dec4:	2400      	movs	r4, #0
 800dec6:	ec43 2b16 	vmov	d6, r2, r3
 800deca:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800dece:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800e080 <_dtoa_r+0x2c0>
 800ded2:	ee36 7b47 	vsub.f64	d7, d6, d7
 800ded6:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800e088 <_dtoa_r+0x2c8>
 800deda:	eea7 6b05 	vfma.f64	d6, d7, d5
 800dede:	eeb0 7b46 	vmov.f64	d7, d6
 800dee2:	ee06 1a90 	vmov	s13, r1
 800dee6:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800deea:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800e090 <_dtoa_r+0x2d0>
 800deee:	eea5 7b06 	vfma.f64	d7, d5, d6
 800def2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800def6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800defa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800defe:	ee16 ba90 	vmov	fp, s13
 800df02:	9411      	str	r4, [sp, #68]	; 0x44
 800df04:	d508      	bpl.n	800df18 <_dtoa_r+0x158>
 800df06:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800df0a:	eeb4 6b47 	vcmp.f64	d6, d7
 800df0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df12:	bf18      	it	ne
 800df14:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800df18:	f1bb 0f16 	cmp.w	fp, #22
 800df1c:	d832      	bhi.n	800df84 <_dtoa_r+0x1c4>
 800df1e:	4b64      	ldr	r3, [pc, #400]	; (800e0b0 <_dtoa_r+0x2f0>)
 800df20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800df24:	ed93 7b00 	vldr	d7, [r3]
 800df28:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800df2c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800df30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df34:	d501      	bpl.n	800df3a <_dtoa_r+0x17a>
 800df36:	f10b 3bff 	add.w	fp, fp, #4294967295
 800df3a:	2300      	movs	r3, #0
 800df3c:	e023      	b.n	800df86 <_dtoa_r+0x1c6>
 800df3e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800df40:	4401      	add	r1, r0
 800df42:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800df46:	2b20      	cmp	r3, #32
 800df48:	bfc3      	ittte	gt
 800df4a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800df4e:	fa04 f303 	lslgt.w	r3, r4, r3
 800df52:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800df56:	f1c3 0320 	rsble	r3, r3, #32
 800df5a:	bfc6      	itte	gt
 800df5c:	fa28 f804 	lsrgt.w	r8, r8, r4
 800df60:	ea43 0308 	orrgt.w	r3, r3, r8
 800df64:	fa08 f303 	lslle.w	r3, r8, r3
 800df68:	ee07 3a90 	vmov	s15, r3
 800df6c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800df70:	3901      	subs	r1, #1
 800df72:	ed8d 7b00 	vstr	d7, [sp]
 800df76:	9c01      	ldr	r4, [sp, #4]
 800df78:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df7c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800df80:	2401      	movs	r4, #1
 800df82:	e7a0      	b.n	800dec6 <_dtoa_r+0x106>
 800df84:	2301      	movs	r3, #1
 800df86:	930f      	str	r3, [sp, #60]	; 0x3c
 800df88:	1a43      	subs	r3, r0, r1
 800df8a:	1e5a      	subs	r2, r3, #1
 800df8c:	bf45      	ittet	mi
 800df8e:	f1c3 0301 	rsbmi	r3, r3, #1
 800df92:	9305      	strmi	r3, [sp, #20]
 800df94:	2300      	movpl	r3, #0
 800df96:	2300      	movmi	r3, #0
 800df98:	9206      	str	r2, [sp, #24]
 800df9a:	bf54      	ite	pl
 800df9c:	9305      	strpl	r3, [sp, #20]
 800df9e:	9306      	strmi	r3, [sp, #24]
 800dfa0:	f1bb 0f00 	cmp.w	fp, #0
 800dfa4:	db18      	blt.n	800dfd8 <_dtoa_r+0x218>
 800dfa6:	9b06      	ldr	r3, [sp, #24]
 800dfa8:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800dfac:	445b      	add	r3, fp
 800dfae:	9306      	str	r3, [sp, #24]
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	9a07      	ldr	r2, [sp, #28]
 800dfb4:	2a09      	cmp	r2, #9
 800dfb6:	d849      	bhi.n	800e04c <_dtoa_r+0x28c>
 800dfb8:	2a05      	cmp	r2, #5
 800dfba:	bfc4      	itt	gt
 800dfbc:	3a04      	subgt	r2, #4
 800dfbe:	9207      	strgt	r2, [sp, #28]
 800dfc0:	9a07      	ldr	r2, [sp, #28]
 800dfc2:	f1a2 0202 	sub.w	r2, r2, #2
 800dfc6:	bfcc      	ite	gt
 800dfc8:	2400      	movgt	r4, #0
 800dfca:	2401      	movle	r4, #1
 800dfcc:	2a03      	cmp	r2, #3
 800dfce:	d848      	bhi.n	800e062 <_dtoa_r+0x2a2>
 800dfd0:	e8df f002 	tbb	[pc, r2]
 800dfd4:	3a2c2e0b 	.word	0x3a2c2e0b
 800dfd8:	9b05      	ldr	r3, [sp, #20]
 800dfda:	2200      	movs	r2, #0
 800dfdc:	eba3 030b 	sub.w	r3, r3, fp
 800dfe0:	9305      	str	r3, [sp, #20]
 800dfe2:	920e      	str	r2, [sp, #56]	; 0x38
 800dfe4:	f1cb 0300 	rsb	r3, fp, #0
 800dfe8:	e7e3      	b.n	800dfb2 <_dtoa_r+0x1f2>
 800dfea:	2200      	movs	r2, #0
 800dfec:	9208      	str	r2, [sp, #32]
 800dfee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dff0:	2a00      	cmp	r2, #0
 800dff2:	dc39      	bgt.n	800e068 <_dtoa_r+0x2a8>
 800dff4:	f04f 0a01 	mov.w	sl, #1
 800dff8:	46d1      	mov	r9, sl
 800dffa:	4652      	mov	r2, sl
 800dffc:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800e000:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800e002:	2100      	movs	r1, #0
 800e004:	6079      	str	r1, [r7, #4]
 800e006:	2004      	movs	r0, #4
 800e008:	f100 0c14 	add.w	ip, r0, #20
 800e00c:	4594      	cmp	ip, r2
 800e00e:	6879      	ldr	r1, [r7, #4]
 800e010:	d92f      	bls.n	800e072 <_dtoa_r+0x2b2>
 800e012:	4630      	mov	r0, r6
 800e014:	930c      	str	r3, [sp, #48]	; 0x30
 800e016:	f000 fc61 	bl	800e8dc <_Balloc>
 800e01a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e01c:	9000      	str	r0, [sp, #0]
 800e01e:	4602      	mov	r2, r0
 800e020:	2800      	cmp	r0, #0
 800e022:	d149      	bne.n	800e0b8 <_dtoa_r+0x2f8>
 800e024:	4b23      	ldr	r3, [pc, #140]	; (800e0b4 <_dtoa_r+0x2f4>)
 800e026:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800e02a:	e6df      	b.n	800ddec <_dtoa_r+0x2c>
 800e02c:	2201      	movs	r2, #1
 800e02e:	e7dd      	b.n	800dfec <_dtoa_r+0x22c>
 800e030:	2200      	movs	r2, #0
 800e032:	9208      	str	r2, [sp, #32]
 800e034:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e036:	eb0b 0a02 	add.w	sl, fp, r2
 800e03a:	f10a 0901 	add.w	r9, sl, #1
 800e03e:	464a      	mov	r2, r9
 800e040:	2a01      	cmp	r2, #1
 800e042:	bfb8      	it	lt
 800e044:	2201      	movlt	r2, #1
 800e046:	e7db      	b.n	800e000 <_dtoa_r+0x240>
 800e048:	2201      	movs	r2, #1
 800e04a:	e7f2      	b.n	800e032 <_dtoa_r+0x272>
 800e04c:	2401      	movs	r4, #1
 800e04e:	2200      	movs	r2, #0
 800e050:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800e054:	f04f 3aff 	mov.w	sl, #4294967295
 800e058:	2100      	movs	r1, #0
 800e05a:	46d1      	mov	r9, sl
 800e05c:	2212      	movs	r2, #18
 800e05e:	9109      	str	r1, [sp, #36]	; 0x24
 800e060:	e7ce      	b.n	800e000 <_dtoa_r+0x240>
 800e062:	2201      	movs	r2, #1
 800e064:	9208      	str	r2, [sp, #32]
 800e066:	e7f5      	b.n	800e054 <_dtoa_r+0x294>
 800e068:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800e06c:	46d1      	mov	r9, sl
 800e06e:	4652      	mov	r2, sl
 800e070:	e7c6      	b.n	800e000 <_dtoa_r+0x240>
 800e072:	3101      	adds	r1, #1
 800e074:	6079      	str	r1, [r7, #4]
 800e076:	0040      	lsls	r0, r0, #1
 800e078:	e7c6      	b.n	800e008 <_dtoa_r+0x248>
 800e07a:	bf00      	nop
 800e07c:	f3af 8000 	nop.w
 800e080:	636f4361 	.word	0x636f4361
 800e084:	3fd287a7 	.word	0x3fd287a7
 800e088:	8b60c8b3 	.word	0x8b60c8b3
 800e08c:	3fc68a28 	.word	0x3fc68a28
 800e090:	509f79fb 	.word	0x509f79fb
 800e094:	3fd34413 	.word	0x3fd34413
 800e098:	0801a2e9 	.word	0x0801a2e9
 800e09c:	0801a300 	.word	0x0801a300
 800e0a0:	7ff00000 	.word	0x7ff00000
 800e0a4:	0801a2e5 	.word	0x0801a2e5
 800e0a8:	0801a2dc 	.word	0x0801a2dc
 800e0ac:	0801a2b9 	.word	0x0801a2b9
 800e0b0:	0801a3f8 	.word	0x0801a3f8
 800e0b4:	0801a35f 	.word	0x0801a35f
 800e0b8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800e0ba:	9900      	ldr	r1, [sp, #0]
 800e0bc:	6011      	str	r1, [r2, #0]
 800e0be:	f1b9 0f0e 	cmp.w	r9, #14
 800e0c2:	d872      	bhi.n	800e1aa <_dtoa_r+0x3ea>
 800e0c4:	2c00      	cmp	r4, #0
 800e0c6:	d070      	beq.n	800e1aa <_dtoa_r+0x3ea>
 800e0c8:	f1bb 0f00 	cmp.w	fp, #0
 800e0cc:	f340 80a6 	ble.w	800e21c <_dtoa_r+0x45c>
 800e0d0:	49ca      	ldr	r1, [pc, #808]	; (800e3fc <_dtoa_r+0x63c>)
 800e0d2:	f00b 020f 	and.w	r2, fp, #15
 800e0d6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800e0da:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800e0de:	ed92 7b00 	vldr	d7, [r2]
 800e0e2:	ea4f 112b 	mov.w	r1, fp, asr #4
 800e0e6:	f000 808d 	beq.w	800e204 <_dtoa_r+0x444>
 800e0ea:	4ac5      	ldr	r2, [pc, #788]	; (800e400 <_dtoa_r+0x640>)
 800e0ec:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800e0f0:	ed92 6b08 	vldr	d6, [r2, #32]
 800e0f4:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800e0f8:	ed8d 6b02 	vstr	d6, [sp, #8]
 800e0fc:	f001 010f 	and.w	r1, r1, #15
 800e100:	2203      	movs	r2, #3
 800e102:	48bf      	ldr	r0, [pc, #764]	; (800e400 <_dtoa_r+0x640>)
 800e104:	2900      	cmp	r1, #0
 800e106:	d17f      	bne.n	800e208 <_dtoa_r+0x448>
 800e108:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e10c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800e110:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e114:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800e116:	2900      	cmp	r1, #0
 800e118:	f000 80b2 	beq.w	800e280 <_dtoa_r+0x4c0>
 800e11c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800e120:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e124:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e12c:	f140 80a8 	bpl.w	800e280 <_dtoa_r+0x4c0>
 800e130:	f1b9 0f00 	cmp.w	r9, #0
 800e134:	f000 80a4 	beq.w	800e280 <_dtoa_r+0x4c0>
 800e138:	f1ba 0f00 	cmp.w	sl, #0
 800e13c:	dd31      	ble.n	800e1a2 <_dtoa_r+0x3e2>
 800e13e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800e142:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e146:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e14a:	f10b 37ff 	add.w	r7, fp, #4294967295
 800e14e:	3201      	adds	r2, #1
 800e150:	4650      	mov	r0, sl
 800e152:	ed9d 6b02 	vldr	d6, [sp, #8]
 800e156:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800e15a:	ee07 2a90 	vmov	s15, r2
 800e15e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800e162:	eea7 5b06 	vfma.f64	d5, d7, d6
 800e166:	ed8d 5b02 	vstr	d5, [sp, #8]
 800e16a:	9c03      	ldr	r4, [sp, #12]
 800e16c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800e170:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800e174:	2800      	cmp	r0, #0
 800e176:	f040 8086 	bne.w	800e286 <_dtoa_r+0x4c6>
 800e17a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800e17e:	ee36 6b47 	vsub.f64	d6, d6, d7
 800e182:	ec42 1b17 	vmov	d7, r1, r2
 800e186:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e18a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e18e:	f300 8272 	bgt.w	800e676 <_dtoa_r+0x8b6>
 800e192:	eeb1 7b47 	vneg.f64	d7, d7
 800e196:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e19a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e19e:	f100 8267 	bmi.w	800e670 <_dtoa_r+0x8b0>
 800e1a2:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800e1a6:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800e1aa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e1ac:	2a00      	cmp	r2, #0
 800e1ae:	f2c0 8129 	blt.w	800e404 <_dtoa_r+0x644>
 800e1b2:	f1bb 0f0e 	cmp.w	fp, #14
 800e1b6:	f300 8125 	bgt.w	800e404 <_dtoa_r+0x644>
 800e1ba:	4b90      	ldr	r3, [pc, #576]	; (800e3fc <_dtoa_r+0x63c>)
 800e1bc:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800e1c0:	ed93 6b00 	vldr	d6, [r3]
 800e1c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	f280 80c3 	bge.w	800e352 <_dtoa_r+0x592>
 800e1cc:	f1b9 0f00 	cmp.w	r9, #0
 800e1d0:	f300 80bf 	bgt.w	800e352 <_dtoa_r+0x592>
 800e1d4:	f040 824c 	bne.w	800e670 <_dtoa_r+0x8b0>
 800e1d8:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800e1dc:	ee26 6b07 	vmul.f64	d6, d6, d7
 800e1e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e1e4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e1e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1ec:	464c      	mov	r4, r9
 800e1ee:	464f      	mov	r7, r9
 800e1f0:	f280 8222 	bge.w	800e638 <_dtoa_r+0x878>
 800e1f4:	f8dd 8000 	ldr.w	r8, [sp]
 800e1f8:	2331      	movs	r3, #49	; 0x31
 800e1fa:	f808 3b01 	strb.w	r3, [r8], #1
 800e1fe:	f10b 0b01 	add.w	fp, fp, #1
 800e202:	e21e      	b.n	800e642 <_dtoa_r+0x882>
 800e204:	2202      	movs	r2, #2
 800e206:	e77c      	b.n	800e102 <_dtoa_r+0x342>
 800e208:	07cc      	lsls	r4, r1, #31
 800e20a:	d504      	bpl.n	800e216 <_dtoa_r+0x456>
 800e20c:	ed90 6b00 	vldr	d6, [r0]
 800e210:	3201      	adds	r2, #1
 800e212:	ee27 7b06 	vmul.f64	d7, d7, d6
 800e216:	1049      	asrs	r1, r1, #1
 800e218:	3008      	adds	r0, #8
 800e21a:	e773      	b.n	800e104 <_dtoa_r+0x344>
 800e21c:	d02e      	beq.n	800e27c <_dtoa_r+0x4bc>
 800e21e:	f1cb 0100 	rsb	r1, fp, #0
 800e222:	4a76      	ldr	r2, [pc, #472]	; (800e3fc <_dtoa_r+0x63c>)
 800e224:	f001 000f 	and.w	r0, r1, #15
 800e228:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800e22c:	ed92 7b00 	vldr	d7, [r2]
 800e230:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800e234:	ee26 7b07 	vmul.f64	d7, d6, d7
 800e238:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800e23c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800e240:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800e244:	486e      	ldr	r0, [pc, #440]	; (800e400 <_dtoa_r+0x640>)
 800e246:	1109      	asrs	r1, r1, #4
 800e248:	2400      	movs	r4, #0
 800e24a:	2202      	movs	r2, #2
 800e24c:	b939      	cbnz	r1, 800e25e <_dtoa_r+0x49e>
 800e24e:	2c00      	cmp	r4, #0
 800e250:	f43f af60 	beq.w	800e114 <_dtoa_r+0x354>
 800e254:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e258:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e25c:	e75a      	b.n	800e114 <_dtoa_r+0x354>
 800e25e:	07cf      	lsls	r7, r1, #31
 800e260:	d509      	bpl.n	800e276 <_dtoa_r+0x4b6>
 800e262:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800e266:	ed90 7b00 	vldr	d7, [r0]
 800e26a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800e26e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800e272:	3201      	adds	r2, #1
 800e274:	2401      	movs	r4, #1
 800e276:	1049      	asrs	r1, r1, #1
 800e278:	3008      	adds	r0, #8
 800e27a:	e7e7      	b.n	800e24c <_dtoa_r+0x48c>
 800e27c:	2202      	movs	r2, #2
 800e27e:	e749      	b.n	800e114 <_dtoa_r+0x354>
 800e280:	465f      	mov	r7, fp
 800e282:	4648      	mov	r0, r9
 800e284:	e765      	b.n	800e152 <_dtoa_r+0x392>
 800e286:	ec42 1b17 	vmov	d7, r1, r2
 800e28a:	4a5c      	ldr	r2, [pc, #368]	; (800e3fc <_dtoa_r+0x63c>)
 800e28c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800e290:	ed12 4b02 	vldr	d4, [r2, #-8]
 800e294:	9a00      	ldr	r2, [sp, #0]
 800e296:	1814      	adds	r4, r2, r0
 800e298:	9a08      	ldr	r2, [sp, #32]
 800e29a:	b352      	cbz	r2, 800e2f2 <_dtoa_r+0x532>
 800e29c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800e2a0:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800e2a4:	f8dd 8000 	ldr.w	r8, [sp]
 800e2a8:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800e2ac:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800e2b0:	ee35 7b47 	vsub.f64	d7, d5, d7
 800e2b4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800e2b8:	ee14 2a90 	vmov	r2, s9
 800e2bc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800e2c0:	3230      	adds	r2, #48	; 0x30
 800e2c2:	ee36 6b45 	vsub.f64	d6, d6, d5
 800e2c6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e2ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2ce:	f808 2b01 	strb.w	r2, [r8], #1
 800e2d2:	d439      	bmi.n	800e348 <_dtoa_r+0x588>
 800e2d4:	ee32 5b46 	vsub.f64	d5, d2, d6
 800e2d8:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800e2dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2e0:	d472      	bmi.n	800e3c8 <_dtoa_r+0x608>
 800e2e2:	45a0      	cmp	r8, r4
 800e2e4:	f43f af5d 	beq.w	800e1a2 <_dtoa_r+0x3e2>
 800e2e8:	ee27 7b03 	vmul.f64	d7, d7, d3
 800e2ec:	ee26 6b03 	vmul.f64	d6, d6, d3
 800e2f0:	e7e0      	b.n	800e2b4 <_dtoa_r+0x4f4>
 800e2f2:	f8dd 8000 	ldr.w	r8, [sp]
 800e2f6:	ee27 7b04 	vmul.f64	d7, d7, d4
 800e2fa:	4621      	mov	r1, r4
 800e2fc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800e300:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800e304:	ee14 2a90 	vmov	r2, s9
 800e308:	3230      	adds	r2, #48	; 0x30
 800e30a:	f808 2b01 	strb.w	r2, [r8], #1
 800e30e:	45a0      	cmp	r8, r4
 800e310:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800e314:	ee36 6b45 	vsub.f64	d6, d6, d5
 800e318:	d118      	bne.n	800e34c <_dtoa_r+0x58c>
 800e31a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800e31e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800e322:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800e326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e32a:	dc4d      	bgt.n	800e3c8 <_dtoa_r+0x608>
 800e32c:	ee35 7b47 	vsub.f64	d7, d5, d7
 800e330:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800e334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e338:	f57f af33 	bpl.w	800e1a2 <_dtoa_r+0x3e2>
 800e33c:	4688      	mov	r8, r1
 800e33e:	3901      	subs	r1, #1
 800e340:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800e344:	2b30      	cmp	r3, #48	; 0x30
 800e346:	d0f9      	beq.n	800e33c <_dtoa_r+0x57c>
 800e348:	46bb      	mov	fp, r7
 800e34a:	e02a      	b.n	800e3a2 <_dtoa_r+0x5e2>
 800e34c:	ee26 6b03 	vmul.f64	d6, d6, d3
 800e350:	e7d6      	b.n	800e300 <_dtoa_r+0x540>
 800e352:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e356:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800e35a:	f8dd 8000 	ldr.w	r8, [sp]
 800e35e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800e362:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800e366:	ee15 3a10 	vmov	r3, s10
 800e36a:	3330      	adds	r3, #48	; 0x30
 800e36c:	f808 3b01 	strb.w	r3, [r8], #1
 800e370:	9b00      	ldr	r3, [sp, #0]
 800e372:	eba8 0303 	sub.w	r3, r8, r3
 800e376:	4599      	cmp	r9, r3
 800e378:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800e37c:	eea3 7b46 	vfms.f64	d7, d3, d6
 800e380:	d133      	bne.n	800e3ea <_dtoa_r+0x62a>
 800e382:	ee37 7b07 	vadd.f64	d7, d7, d7
 800e386:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800e38a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e38e:	dc1a      	bgt.n	800e3c6 <_dtoa_r+0x606>
 800e390:	eeb4 7b46 	vcmp.f64	d7, d6
 800e394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e398:	d103      	bne.n	800e3a2 <_dtoa_r+0x5e2>
 800e39a:	ee15 3a10 	vmov	r3, s10
 800e39e:	07d9      	lsls	r1, r3, #31
 800e3a0:	d411      	bmi.n	800e3c6 <_dtoa_r+0x606>
 800e3a2:	4629      	mov	r1, r5
 800e3a4:	4630      	mov	r0, r6
 800e3a6:	f000 fad9 	bl	800e95c <_Bfree>
 800e3aa:	2300      	movs	r3, #0
 800e3ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e3ae:	f888 3000 	strb.w	r3, [r8]
 800e3b2:	f10b 0301 	add.w	r3, fp, #1
 800e3b6:	6013      	str	r3, [r2, #0]
 800e3b8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	f43f ad4d 	beq.w	800de5a <_dtoa_r+0x9a>
 800e3c0:	f8c3 8000 	str.w	r8, [r3]
 800e3c4:	e549      	b.n	800de5a <_dtoa_r+0x9a>
 800e3c6:	465f      	mov	r7, fp
 800e3c8:	4643      	mov	r3, r8
 800e3ca:	4698      	mov	r8, r3
 800e3cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e3d0:	2a39      	cmp	r2, #57	; 0x39
 800e3d2:	d106      	bne.n	800e3e2 <_dtoa_r+0x622>
 800e3d4:	9a00      	ldr	r2, [sp, #0]
 800e3d6:	429a      	cmp	r2, r3
 800e3d8:	d1f7      	bne.n	800e3ca <_dtoa_r+0x60a>
 800e3da:	9900      	ldr	r1, [sp, #0]
 800e3dc:	2230      	movs	r2, #48	; 0x30
 800e3de:	3701      	adds	r7, #1
 800e3e0:	700a      	strb	r2, [r1, #0]
 800e3e2:	781a      	ldrb	r2, [r3, #0]
 800e3e4:	3201      	adds	r2, #1
 800e3e6:	701a      	strb	r2, [r3, #0]
 800e3e8:	e7ae      	b.n	800e348 <_dtoa_r+0x588>
 800e3ea:	ee27 7b04 	vmul.f64	d7, d7, d4
 800e3ee:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e3f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3f6:	d1b2      	bne.n	800e35e <_dtoa_r+0x59e>
 800e3f8:	e7d3      	b.n	800e3a2 <_dtoa_r+0x5e2>
 800e3fa:	bf00      	nop
 800e3fc:	0801a3f8 	.word	0x0801a3f8
 800e400:	0801a3d0 	.word	0x0801a3d0
 800e404:	9908      	ldr	r1, [sp, #32]
 800e406:	2900      	cmp	r1, #0
 800e408:	f000 80d1 	beq.w	800e5ae <_dtoa_r+0x7ee>
 800e40c:	9907      	ldr	r1, [sp, #28]
 800e40e:	2901      	cmp	r1, #1
 800e410:	f300 80b4 	bgt.w	800e57c <_dtoa_r+0x7bc>
 800e414:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e416:	2900      	cmp	r1, #0
 800e418:	f000 80ac 	beq.w	800e574 <_dtoa_r+0x7b4>
 800e41c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e420:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e424:	461c      	mov	r4, r3
 800e426:	930a      	str	r3, [sp, #40]	; 0x28
 800e428:	9b05      	ldr	r3, [sp, #20]
 800e42a:	4413      	add	r3, r2
 800e42c:	9305      	str	r3, [sp, #20]
 800e42e:	9b06      	ldr	r3, [sp, #24]
 800e430:	2101      	movs	r1, #1
 800e432:	4413      	add	r3, r2
 800e434:	4630      	mov	r0, r6
 800e436:	9306      	str	r3, [sp, #24]
 800e438:	f000 fb4c 	bl	800ead4 <__i2b>
 800e43c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e43e:	4607      	mov	r7, r0
 800e440:	f1b8 0f00 	cmp.w	r8, #0
 800e444:	dd0d      	ble.n	800e462 <_dtoa_r+0x6a2>
 800e446:	9a06      	ldr	r2, [sp, #24]
 800e448:	2a00      	cmp	r2, #0
 800e44a:	dd0a      	ble.n	800e462 <_dtoa_r+0x6a2>
 800e44c:	4542      	cmp	r2, r8
 800e44e:	9905      	ldr	r1, [sp, #20]
 800e450:	bfa8      	it	ge
 800e452:	4642      	movge	r2, r8
 800e454:	1a89      	subs	r1, r1, r2
 800e456:	9105      	str	r1, [sp, #20]
 800e458:	9906      	ldr	r1, [sp, #24]
 800e45a:	eba8 0802 	sub.w	r8, r8, r2
 800e45e:	1a8a      	subs	r2, r1, r2
 800e460:	9206      	str	r2, [sp, #24]
 800e462:	b303      	cbz	r3, 800e4a6 <_dtoa_r+0x6e6>
 800e464:	9a08      	ldr	r2, [sp, #32]
 800e466:	2a00      	cmp	r2, #0
 800e468:	f000 80a6 	beq.w	800e5b8 <_dtoa_r+0x7f8>
 800e46c:	2c00      	cmp	r4, #0
 800e46e:	dd13      	ble.n	800e498 <_dtoa_r+0x6d8>
 800e470:	4639      	mov	r1, r7
 800e472:	4622      	mov	r2, r4
 800e474:	4630      	mov	r0, r6
 800e476:	930c      	str	r3, [sp, #48]	; 0x30
 800e478:	f000 fbe8 	bl	800ec4c <__pow5mult>
 800e47c:	462a      	mov	r2, r5
 800e47e:	4601      	mov	r1, r0
 800e480:	4607      	mov	r7, r0
 800e482:	4630      	mov	r0, r6
 800e484:	f000 fb3c 	bl	800eb00 <__multiply>
 800e488:	4629      	mov	r1, r5
 800e48a:	900a      	str	r0, [sp, #40]	; 0x28
 800e48c:	4630      	mov	r0, r6
 800e48e:	f000 fa65 	bl	800e95c <_Bfree>
 800e492:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e494:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e496:	4615      	mov	r5, r2
 800e498:	1b1a      	subs	r2, r3, r4
 800e49a:	d004      	beq.n	800e4a6 <_dtoa_r+0x6e6>
 800e49c:	4629      	mov	r1, r5
 800e49e:	4630      	mov	r0, r6
 800e4a0:	f000 fbd4 	bl	800ec4c <__pow5mult>
 800e4a4:	4605      	mov	r5, r0
 800e4a6:	2101      	movs	r1, #1
 800e4a8:	4630      	mov	r0, r6
 800e4aa:	f000 fb13 	bl	800ead4 <__i2b>
 800e4ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	4604      	mov	r4, r0
 800e4b4:	f340 8082 	ble.w	800e5bc <_dtoa_r+0x7fc>
 800e4b8:	461a      	mov	r2, r3
 800e4ba:	4601      	mov	r1, r0
 800e4bc:	4630      	mov	r0, r6
 800e4be:	f000 fbc5 	bl	800ec4c <__pow5mult>
 800e4c2:	9b07      	ldr	r3, [sp, #28]
 800e4c4:	2b01      	cmp	r3, #1
 800e4c6:	4604      	mov	r4, r0
 800e4c8:	dd7b      	ble.n	800e5c2 <_dtoa_r+0x802>
 800e4ca:	2300      	movs	r3, #0
 800e4cc:	930a      	str	r3, [sp, #40]	; 0x28
 800e4ce:	6922      	ldr	r2, [r4, #16]
 800e4d0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800e4d4:	6910      	ldr	r0, [r2, #16]
 800e4d6:	f000 faad 	bl	800ea34 <__hi0bits>
 800e4da:	f1c0 0020 	rsb	r0, r0, #32
 800e4de:	9b06      	ldr	r3, [sp, #24]
 800e4e0:	4418      	add	r0, r3
 800e4e2:	f010 001f 	ands.w	r0, r0, #31
 800e4e6:	f000 808d 	beq.w	800e604 <_dtoa_r+0x844>
 800e4ea:	f1c0 0220 	rsb	r2, r0, #32
 800e4ee:	2a04      	cmp	r2, #4
 800e4f0:	f340 8086 	ble.w	800e600 <_dtoa_r+0x840>
 800e4f4:	f1c0 001c 	rsb	r0, r0, #28
 800e4f8:	9b05      	ldr	r3, [sp, #20]
 800e4fa:	4403      	add	r3, r0
 800e4fc:	9305      	str	r3, [sp, #20]
 800e4fe:	9b06      	ldr	r3, [sp, #24]
 800e500:	4403      	add	r3, r0
 800e502:	4480      	add	r8, r0
 800e504:	9306      	str	r3, [sp, #24]
 800e506:	9b05      	ldr	r3, [sp, #20]
 800e508:	2b00      	cmp	r3, #0
 800e50a:	dd05      	ble.n	800e518 <_dtoa_r+0x758>
 800e50c:	4629      	mov	r1, r5
 800e50e:	461a      	mov	r2, r3
 800e510:	4630      	mov	r0, r6
 800e512:	f000 fbf5 	bl	800ed00 <__lshift>
 800e516:	4605      	mov	r5, r0
 800e518:	9b06      	ldr	r3, [sp, #24]
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	dd05      	ble.n	800e52a <_dtoa_r+0x76a>
 800e51e:	4621      	mov	r1, r4
 800e520:	461a      	mov	r2, r3
 800e522:	4630      	mov	r0, r6
 800e524:	f000 fbec 	bl	800ed00 <__lshift>
 800e528:	4604      	mov	r4, r0
 800e52a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d06b      	beq.n	800e608 <_dtoa_r+0x848>
 800e530:	4621      	mov	r1, r4
 800e532:	4628      	mov	r0, r5
 800e534:	f000 fc50 	bl	800edd8 <__mcmp>
 800e538:	2800      	cmp	r0, #0
 800e53a:	da65      	bge.n	800e608 <_dtoa_r+0x848>
 800e53c:	2300      	movs	r3, #0
 800e53e:	4629      	mov	r1, r5
 800e540:	220a      	movs	r2, #10
 800e542:	4630      	mov	r0, r6
 800e544:	f000 fa2c 	bl	800e9a0 <__multadd>
 800e548:	9b08      	ldr	r3, [sp, #32]
 800e54a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e54e:	4605      	mov	r5, r0
 800e550:	2b00      	cmp	r3, #0
 800e552:	f000 8192 	beq.w	800e87a <_dtoa_r+0xaba>
 800e556:	4639      	mov	r1, r7
 800e558:	2300      	movs	r3, #0
 800e55a:	220a      	movs	r2, #10
 800e55c:	4630      	mov	r0, r6
 800e55e:	f000 fa1f 	bl	800e9a0 <__multadd>
 800e562:	f1ba 0f00 	cmp.w	sl, #0
 800e566:	4607      	mov	r7, r0
 800e568:	f300 808e 	bgt.w	800e688 <_dtoa_r+0x8c8>
 800e56c:	9b07      	ldr	r3, [sp, #28]
 800e56e:	2b02      	cmp	r3, #2
 800e570:	dc51      	bgt.n	800e616 <_dtoa_r+0x856>
 800e572:	e089      	b.n	800e688 <_dtoa_r+0x8c8>
 800e574:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e576:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800e57a:	e751      	b.n	800e420 <_dtoa_r+0x660>
 800e57c:	f109 34ff 	add.w	r4, r9, #4294967295
 800e580:	42a3      	cmp	r3, r4
 800e582:	bfbf      	itttt	lt
 800e584:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800e586:	1ae3      	sublt	r3, r4, r3
 800e588:	18d2      	addlt	r2, r2, r3
 800e58a:	4613      	movlt	r3, r2
 800e58c:	bfb7      	itett	lt
 800e58e:	930e      	strlt	r3, [sp, #56]	; 0x38
 800e590:	1b1c      	subge	r4, r3, r4
 800e592:	4623      	movlt	r3, r4
 800e594:	2400      	movlt	r4, #0
 800e596:	f1b9 0f00 	cmp.w	r9, #0
 800e59a:	bfb5      	itete	lt
 800e59c:	9a05      	ldrlt	r2, [sp, #20]
 800e59e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800e5a2:	eba2 0809 	sublt.w	r8, r2, r9
 800e5a6:	464a      	movge	r2, r9
 800e5a8:	bfb8      	it	lt
 800e5aa:	2200      	movlt	r2, #0
 800e5ac:	e73b      	b.n	800e426 <_dtoa_r+0x666>
 800e5ae:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e5b2:	9f08      	ldr	r7, [sp, #32]
 800e5b4:	461c      	mov	r4, r3
 800e5b6:	e743      	b.n	800e440 <_dtoa_r+0x680>
 800e5b8:	461a      	mov	r2, r3
 800e5ba:	e76f      	b.n	800e49c <_dtoa_r+0x6dc>
 800e5bc:	9b07      	ldr	r3, [sp, #28]
 800e5be:	2b01      	cmp	r3, #1
 800e5c0:	dc18      	bgt.n	800e5f4 <_dtoa_r+0x834>
 800e5c2:	9b02      	ldr	r3, [sp, #8]
 800e5c4:	b9b3      	cbnz	r3, 800e5f4 <_dtoa_r+0x834>
 800e5c6:	9b03      	ldr	r3, [sp, #12]
 800e5c8:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800e5cc:	b9a2      	cbnz	r2, 800e5f8 <_dtoa_r+0x838>
 800e5ce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800e5d2:	0d12      	lsrs	r2, r2, #20
 800e5d4:	0512      	lsls	r2, r2, #20
 800e5d6:	b18a      	cbz	r2, 800e5fc <_dtoa_r+0x83c>
 800e5d8:	9b05      	ldr	r3, [sp, #20]
 800e5da:	3301      	adds	r3, #1
 800e5dc:	9305      	str	r3, [sp, #20]
 800e5de:	9b06      	ldr	r3, [sp, #24]
 800e5e0:	3301      	adds	r3, #1
 800e5e2:	9306      	str	r3, [sp, #24]
 800e5e4:	2301      	movs	r3, #1
 800e5e6:	930a      	str	r3, [sp, #40]	; 0x28
 800e5e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	f47f af6f 	bne.w	800e4ce <_dtoa_r+0x70e>
 800e5f0:	2001      	movs	r0, #1
 800e5f2:	e774      	b.n	800e4de <_dtoa_r+0x71e>
 800e5f4:	2300      	movs	r3, #0
 800e5f6:	e7f6      	b.n	800e5e6 <_dtoa_r+0x826>
 800e5f8:	9b02      	ldr	r3, [sp, #8]
 800e5fa:	e7f4      	b.n	800e5e6 <_dtoa_r+0x826>
 800e5fc:	920a      	str	r2, [sp, #40]	; 0x28
 800e5fe:	e7f3      	b.n	800e5e8 <_dtoa_r+0x828>
 800e600:	d081      	beq.n	800e506 <_dtoa_r+0x746>
 800e602:	4610      	mov	r0, r2
 800e604:	301c      	adds	r0, #28
 800e606:	e777      	b.n	800e4f8 <_dtoa_r+0x738>
 800e608:	f1b9 0f00 	cmp.w	r9, #0
 800e60c:	dc37      	bgt.n	800e67e <_dtoa_r+0x8be>
 800e60e:	9b07      	ldr	r3, [sp, #28]
 800e610:	2b02      	cmp	r3, #2
 800e612:	dd34      	ble.n	800e67e <_dtoa_r+0x8be>
 800e614:	46ca      	mov	sl, r9
 800e616:	f1ba 0f00 	cmp.w	sl, #0
 800e61a:	d10d      	bne.n	800e638 <_dtoa_r+0x878>
 800e61c:	4621      	mov	r1, r4
 800e61e:	4653      	mov	r3, sl
 800e620:	2205      	movs	r2, #5
 800e622:	4630      	mov	r0, r6
 800e624:	f000 f9bc 	bl	800e9a0 <__multadd>
 800e628:	4601      	mov	r1, r0
 800e62a:	4604      	mov	r4, r0
 800e62c:	4628      	mov	r0, r5
 800e62e:	f000 fbd3 	bl	800edd8 <__mcmp>
 800e632:	2800      	cmp	r0, #0
 800e634:	f73f adde 	bgt.w	800e1f4 <_dtoa_r+0x434>
 800e638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e63a:	f8dd 8000 	ldr.w	r8, [sp]
 800e63e:	ea6f 0b03 	mvn.w	fp, r3
 800e642:	f04f 0900 	mov.w	r9, #0
 800e646:	4621      	mov	r1, r4
 800e648:	4630      	mov	r0, r6
 800e64a:	f000 f987 	bl	800e95c <_Bfree>
 800e64e:	2f00      	cmp	r7, #0
 800e650:	f43f aea7 	beq.w	800e3a2 <_dtoa_r+0x5e2>
 800e654:	f1b9 0f00 	cmp.w	r9, #0
 800e658:	d005      	beq.n	800e666 <_dtoa_r+0x8a6>
 800e65a:	45b9      	cmp	r9, r7
 800e65c:	d003      	beq.n	800e666 <_dtoa_r+0x8a6>
 800e65e:	4649      	mov	r1, r9
 800e660:	4630      	mov	r0, r6
 800e662:	f000 f97b 	bl	800e95c <_Bfree>
 800e666:	4639      	mov	r1, r7
 800e668:	4630      	mov	r0, r6
 800e66a:	f000 f977 	bl	800e95c <_Bfree>
 800e66e:	e698      	b.n	800e3a2 <_dtoa_r+0x5e2>
 800e670:	2400      	movs	r4, #0
 800e672:	4627      	mov	r7, r4
 800e674:	e7e0      	b.n	800e638 <_dtoa_r+0x878>
 800e676:	46bb      	mov	fp, r7
 800e678:	4604      	mov	r4, r0
 800e67a:	4607      	mov	r7, r0
 800e67c:	e5ba      	b.n	800e1f4 <_dtoa_r+0x434>
 800e67e:	9b08      	ldr	r3, [sp, #32]
 800e680:	46ca      	mov	sl, r9
 800e682:	2b00      	cmp	r3, #0
 800e684:	f000 8100 	beq.w	800e888 <_dtoa_r+0xac8>
 800e688:	f1b8 0f00 	cmp.w	r8, #0
 800e68c:	dd05      	ble.n	800e69a <_dtoa_r+0x8da>
 800e68e:	4639      	mov	r1, r7
 800e690:	4642      	mov	r2, r8
 800e692:	4630      	mov	r0, r6
 800e694:	f000 fb34 	bl	800ed00 <__lshift>
 800e698:	4607      	mov	r7, r0
 800e69a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d05d      	beq.n	800e75c <_dtoa_r+0x99c>
 800e6a0:	6879      	ldr	r1, [r7, #4]
 800e6a2:	4630      	mov	r0, r6
 800e6a4:	f000 f91a 	bl	800e8dc <_Balloc>
 800e6a8:	4680      	mov	r8, r0
 800e6aa:	b928      	cbnz	r0, 800e6b8 <_dtoa_r+0x8f8>
 800e6ac:	4b82      	ldr	r3, [pc, #520]	; (800e8b8 <_dtoa_r+0xaf8>)
 800e6ae:	4602      	mov	r2, r0
 800e6b0:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e6b4:	f7ff bb9a 	b.w	800ddec <_dtoa_r+0x2c>
 800e6b8:	693a      	ldr	r2, [r7, #16]
 800e6ba:	3202      	adds	r2, #2
 800e6bc:	0092      	lsls	r2, r2, #2
 800e6be:	f107 010c 	add.w	r1, r7, #12
 800e6c2:	300c      	adds	r0, #12
 800e6c4:	f7fe fe6e 	bl	800d3a4 <memcpy>
 800e6c8:	2201      	movs	r2, #1
 800e6ca:	4641      	mov	r1, r8
 800e6cc:	4630      	mov	r0, r6
 800e6ce:	f000 fb17 	bl	800ed00 <__lshift>
 800e6d2:	9b00      	ldr	r3, [sp, #0]
 800e6d4:	3301      	adds	r3, #1
 800e6d6:	9305      	str	r3, [sp, #20]
 800e6d8:	9b00      	ldr	r3, [sp, #0]
 800e6da:	4453      	add	r3, sl
 800e6dc:	9309      	str	r3, [sp, #36]	; 0x24
 800e6de:	9b02      	ldr	r3, [sp, #8]
 800e6e0:	f003 0301 	and.w	r3, r3, #1
 800e6e4:	46b9      	mov	r9, r7
 800e6e6:	9308      	str	r3, [sp, #32]
 800e6e8:	4607      	mov	r7, r0
 800e6ea:	9b05      	ldr	r3, [sp, #20]
 800e6ec:	4621      	mov	r1, r4
 800e6ee:	3b01      	subs	r3, #1
 800e6f0:	4628      	mov	r0, r5
 800e6f2:	9302      	str	r3, [sp, #8]
 800e6f4:	f7ff fad6 	bl	800dca4 <quorem>
 800e6f8:	4603      	mov	r3, r0
 800e6fa:	3330      	adds	r3, #48	; 0x30
 800e6fc:	9006      	str	r0, [sp, #24]
 800e6fe:	4649      	mov	r1, r9
 800e700:	4628      	mov	r0, r5
 800e702:	930a      	str	r3, [sp, #40]	; 0x28
 800e704:	f000 fb68 	bl	800edd8 <__mcmp>
 800e708:	463a      	mov	r2, r7
 800e70a:	4682      	mov	sl, r0
 800e70c:	4621      	mov	r1, r4
 800e70e:	4630      	mov	r0, r6
 800e710:	f000 fb7e 	bl	800ee10 <__mdiff>
 800e714:	68c2      	ldr	r2, [r0, #12]
 800e716:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e718:	4680      	mov	r8, r0
 800e71a:	bb0a      	cbnz	r2, 800e760 <_dtoa_r+0x9a0>
 800e71c:	4601      	mov	r1, r0
 800e71e:	4628      	mov	r0, r5
 800e720:	f000 fb5a 	bl	800edd8 <__mcmp>
 800e724:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e726:	4602      	mov	r2, r0
 800e728:	4641      	mov	r1, r8
 800e72a:	4630      	mov	r0, r6
 800e72c:	920e      	str	r2, [sp, #56]	; 0x38
 800e72e:	930a      	str	r3, [sp, #40]	; 0x28
 800e730:	f000 f914 	bl	800e95c <_Bfree>
 800e734:	9b07      	ldr	r3, [sp, #28]
 800e736:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e738:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800e73c:	ea43 0102 	orr.w	r1, r3, r2
 800e740:	9b08      	ldr	r3, [sp, #32]
 800e742:	430b      	orrs	r3, r1
 800e744:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e746:	d10d      	bne.n	800e764 <_dtoa_r+0x9a4>
 800e748:	2b39      	cmp	r3, #57	; 0x39
 800e74a:	d029      	beq.n	800e7a0 <_dtoa_r+0x9e0>
 800e74c:	f1ba 0f00 	cmp.w	sl, #0
 800e750:	dd01      	ble.n	800e756 <_dtoa_r+0x996>
 800e752:	9b06      	ldr	r3, [sp, #24]
 800e754:	3331      	adds	r3, #49	; 0x31
 800e756:	9a02      	ldr	r2, [sp, #8]
 800e758:	7013      	strb	r3, [r2, #0]
 800e75a:	e774      	b.n	800e646 <_dtoa_r+0x886>
 800e75c:	4638      	mov	r0, r7
 800e75e:	e7b8      	b.n	800e6d2 <_dtoa_r+0x912>
 800e760:	2201      	movs	r2, #1
 800e762:	e7e1      	b.n	800e728 <_dtoa_r+0x968>
 800e764:	f1ba 0f00 	cmp.w	sl, #0
 800e768:	db06      	blt.n	800e778 <_dtoa_r+0x9b8>
 800e76a:	9907      	ldr	r1, [sp, #28]
 800e76c:	ea41 0a0a 	orr.w	sl, r1, sl
 800e770:	9908      	ldr	r1, [sp, #32]
 800e772:	ea5a 0101 	orrs.w	r1, sl, r1
 800e776:	d120      	bne.n	800e7ba <_dtoa_r+0x9fa>
 800e778:	2a00      	cmp	r2, #0
 800e77a:	ddec      	ble.n	800e756 <_dtoa_r+0x996>
 800e77c:	4629      	mov	r1, r5
 800e77e:	2201      	movs	r2, #1
 800e780:	4630      	mov	r0, r6
 800e782:	9305      	str	r3, [sp, #20]
 800e784:	f000 fabc 	bl	800ed00 <__lshift>
 800e788:	4621      	mov	r1, r4
 800e78a:	4605      	mov	r5, r0
 800e78c:	f000 fb24 	bl	800edd8 <__mcmp>
 800e790:	2800      	cmp	r0, #0
 800e792:	9b05      	ldr	r3, [sp, #20]
 800e794:	dc02      	bgt.n	800e79c <_dtoa_r+0x9dc>
 800e796:	d1de      	bne.n	800e756 <_dtoa_r+0x996>
 800e798:	07da      	lsls	r2, r3, #31
 800e79a:	d5dc      	bpl.n	800e756 <_dtoa_r+0x996>
 800e79c:	2b39      	cmp	r3, #57	; 0x39
 800e79e:	d1d8      	bne.n	800e752 <_dtoa_r+0x992>
 800e7a0:	9a02      	ldr	r2, [sp, #8]
 800e7a2:	2339      	movs	r3, #57	; 0x39
 800e7a4:	7013      	strb	r3, [r2, #0]
 800e7a6:	4643      	mov	r3, r8
 800e7a8:	4698      	mov	r8, r3
 800e7aa:	3b01      	subs	r3, #1
 800e7ac:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800e7b0:	2a39      	cmp	r2, #57	; 0x39
 800e7b2:	d051      	beq.n	800e858 <_dtoa_r+0xa98>
 800e7b4:	3201      	adds	r2, #1
 800e7b6:	701a      	strb	r2, [r3, #0]
 800e7b8:	e745      	b.n	800e646 <_dtoa_r+0x886>
 800e7ba:	2a00      	cmp	r2, #0
 800e7bc:	dd03      	ble.n	800e7c6 <_dtoa_r+0xa06>
 800e7be:	2b39      	cmp	r3, #57	; 0x39
 800e7c0:	d0ee      	beq.n	800e7a0 <_dtoa_r+0x9e0>
 800e7c2:	3301      	adds	r3, #1
 800e7c4:	e7c7      	b.n	800e756 <_dtoa_r+0x996>
 800e7c6:	9a05      	ldr	r2, [sp, #20]
 800e7c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e7ca:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e7ce:	428a      	cmp	r2, r1
 800e7d0:	d02b      	beq.n	800e82a <_dtoa_r+0xa6a>
 800e7d2:	4629      	mov	r1, r5
 800e7d4:	2300      	movs	r3, #0
 800e7d6:	220a      	movs	r2, #10
 800e7d8:	4630      	mov	r0, r6
 800e7da:	f000 f8e1 	bl	800e9a0 <__multadd>
 800e7de:	45b9      	cmp	r9, r7
 800e7e0:	4605      	mov	r5, r0
 800e7e2:	f04f 0300 	mov.w	r3, #0
 800e7e6:	f04f 020a 	mov.w	r2, #10
 800e7ea:	4649      	mov	r1, r9
 800e7ec:	4630      	mov	r0, r6
 800e7ee:	d107      	bne.n	800e800 <_dtoa_r+0xa40>
 800e7f0:	f000 f8d6 	bl	800e9a0 <__multadd>
 800e7f4:	4681      	mov	r9, r0
 800e7f6:	4607      	mov	r7, r0
 800e7f8:	9b05      	ldr	r3, [sp, #20]
 800e7fa:	3301      	adds	r3, #1
 800e7fc:	9305      	str	r3, [sp, #20]
 800e7fe:	e774      	b.n	800e6ea <_dtoa_r+0x92a>
 800e800:	f000 f8ce 	bl	800e9a0 <__multadd>
 800e804:	4639      	mov	r1, r7
 800e806:	4681      	mov	r9, r0
 800e808:	2300      	movs	r3, #0
 800e80a:	220a      	movs	r2, #10
 800e80c:	4630      	mov	r0, r6
 800e80e:	f000 f8c7 	bl	800e9a0 <__multadd>
 800e812:	4607      	mov	r7, r0
 800e814:	e7f0      	b.n	800e7f8 <_dtoa_r+0xa38>
 800e816:	f1ba 0f00 	cmp.w	sl, #0
 800e81a:	9a00      	ldr	r2, [sp, #0]
 800e81c:	bfcc      	ite	gt
 800e81e:	46d0      	movgt	r8, sl
 800e820:	f04f 0801 	movle.w	r8, #1
 800e824:	4490      	add	r8, r2
 800e826:	f04f 0900 	mov.w	r9, #0
 800e82a:	4629      	mov	r1, r5
 800e82c:	2201      	movs	r2, #1
 800e82e:	4630      	mov	r0, r6
 800e830:	9302      	str	r3, [sp, #8]
 800e832:	f000 fa65 	bl	800ed00 <__lshift>
 800e836:	4621      	mov	r1, r4
 800e838:	4605      	mov	r5, r0
 800e83a:	f000 facd 	bl	800edd8 <__mcmp>
 800e83e:	2800      	cmp	r0, #0
 800e840:	dcb1      	bgt.n	800e7a6 <_dtoa_r+0x9e6>
 800e842:	d102      	bne.n	800e84a <_dtoa_r+0xa8a>
 800e844:	9b02      	ldr	r3, [sp, #8]
 800e846:	07db      	lsls	r3, r3, #31
 800e848:	d4ad      	bmi.n	800e7a6 <_dtoa_r+0x9e6>
 800e84a:	4643      	mov	r3, r8
 800e84c:	4698      	mov	r8, r3
 800e84e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e852:	2a30      	cmp	r2, #48	; 0x30
 800e854:	d0fa      	beq.n	800e84c <_dtoa_r+0xa8c>
 800e856:	e6f6      	b.n	800e646 <_dtoa_r+0x886>
 800e858:	9a00      	ldr	r2, [sp, #0]
 800e85a:	429a      	cmp	r2, r3
 800e85c:	d1a4      	bne.n	800e7a8 <_dtoa_r+0x9e8>
 800e85e:	f10b 0b01 	add.w	fp, fp, #1
 800e862:	2331      	movs	r3, #49	; 0x31
 800e864:	e778      	b.n	800e758 <_dtoa_r+0x998>
 800e866:	4b15      	ldr	r3, [pc, #84]	; (800e8bc <_dtoa_r+0xafc>)
 800e868:	f7ff bb12 	b.w	800de90 <_dtoa_r+0xd0>
 800e86c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e86e:	2b00      	cmp	r3, #0
 800e870:	f47f aaee 	bne.w	800de50 <_dtoa_r+0x90>
 800e874:	4b12      	ldr	r3, [pc, #72]	; (800e8c0 <_dtoa_r+0xb00>)
 800e876:	f7ff bb0b 	b.w	800de90 <_dtoa_r+0xd0>
 800e87a:	f1ba 0f00 	cmp.w	sl, #0
 800e87e:	dc03      	bgt.n	800e888 <_dtoa_r+0xac8>
 800e880:	9b07      	ldr	r3, [sp, #28]
 800e882:	2b02      	cmp	r3, #2
 800e884:	f73f aec7 	bgt.w	800e616 <_dtoa_r+0x856>
 800e888:	f8dd 8000 	ldr.w	r8, [sp]
 800e88c:	4621      	mov	r1, r4
 800e88e:	4628      	mov	r0, r5
 800e890:	f7ff fa08 	bl	800dca4 <quorem>
 800e894:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e898:	f808 3b01 	strb.w	r3, [r8], #1
 800e89c:	9a00      	ldr	r2, [sp, #0]
 800e89e:	eba8 0202 	sub.w	r2, r8, r2
 800e8a2:	4592      	cmp	sl, r2
 800e8a4:	ddb7      	ble.n	800e816 <_dtoa_r+0xa56>
 800e8a6:	4629      	mov	r1, r5
 800e8a8:	2300      	movs	r3, #0
 800e8aa:	220a      	movs	r2, #10
 800e8ac:	4630      	mov	r0, r6
 800e8ae:	f000 f877 	bl	800e9a0 <__multadd>
 800e8b2:	4605      	mov	r5, r0
 800e8b4:	e7ea      	b.n	800e88c <_dtoa_r+0xacc>
 800e8b6:	bf00      	nop
 800e8b8:	0801a35f 	.word	0x0801a35f
 800e8bc:	0801a2b8 	.word	0x0801a2b8
 800e8c0:	0801a2dc 	.word	0x0801a2dc

0800e8c4 <_localeconv_r>:
 800e8c4:	4800      	ldr	r0, [pc, #0]	; (800e8c8 <_localeconv_r+0x4>)
 800e8c6:	4770      	bx	lr
 800e8c8:	240004d4 	.word	0x240004d4

0800e8cc <malloc>:
 800e8cc:	4b02      	ldr	r3, [pc, #8]	; (800e8d8 <malloc+0xc>)
 800e8ce:	4601      	mov	r1, r0
 800e8d0:	6818      	ldr	r0, [r3, #0]
 800e8d2:	f000 bbe1 	b.w	800f098 <_malloc_r>
 800e8d6:	bf00      	nop
 800e8d8:	24000380 	.word	0x24000380

0800e8dc <_Balloc>:
 800e8dc:	b570      	push	{r4, r5, r6, lr}
 800e8de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e8e0:	4604      	mov	r4, r0
 800e8e2:	460d      	mov	r5, r1
 800e8e4:	b976      	cbnz	r6, 800e904 <_Balloc+0x28>
 800e8e6:	2010      	movs	r0, #16
 800e8e8:	f7ff fff0 	bl	800e8cc <malloc>
 800e8ec:	4602      	mov	r2, r0
 800e8ee:	6260      	str	r0, [r4, #36]	; 0x24
 800e8f0:	b920      	cbnz	r0, 800e8fc <_Balloc+0x20>
 800e8f2:	4b18      	ldr	r3, [pc, #96]	; (800e954 <_Balloc+0x78>)
 800e8f4:	4818      	ldr	r0, [pc, #96]	; (800e958 <_Balloc+0x7c>)
 800e8f6:	2166      	movs	r1, #102	; 0x66
 800e8f8:	f000 fd94 	bl	800f424 <__assert_func>
 800e8fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e900:	6006      	str	r6, [r0, #0]
 800e902:	60c6      	str	r6, [r0, #12]
 800e904:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e906:	68f3      	ldr	r3, [r6, #12]
 800e908:	b183      	cbz	r3, 800e92c <_Balloc+0x50>
 800e90a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e90c:	68db      	ldr	r3, [r3, #12]
 800e90e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e912:	b9b8      	cbnz	r0, 800e944 <_Balloc+0x68>
 800e914:	2101      	movs	r1, #1
 800e916:	fa01 f605 	lsl.w	r6, r1, r5
 800e91a:	1d72      	adds	r2, r6, #5
 800e91c:	0092      	lsls	r2, r2, #2
 800e91e:	4620      	mov	r0, r4
 800e920:	f000 fb5a 	bl	800efd8 <_calloc_r>
 800e924:	b160      	cbz	r0, 800e940 <_Balloc+0x64>
 800e926:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e92a:	e00e      	b.n	800e94a <_Balloc+0x6e>
 800e92c:	2221      	movs	r2, #33	; 0x21
 800e92e:	2104      	movs	r1, #4
 800e930:	4620      	mov	r0, r4
 800e932:	f000 fb51 	bl	800efd8 <_calloc_r>
 800e936:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e938:	60f0      	str	r0, [r6, #12]
 800e93a:	68db      	ldr	r3, [r3, #12]
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d1e4      	bne.n	800e90a <_Balloc+0x2e>
 800e940:	2000      	movs	r0, #0
 800e942:	bd70      	pop	{r4, r5, r6, pc}
 800e944:	6802      	ldr	r2, [r0, #0]
 800e946:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e94a:	2300      	movs	r3, #0
 800e94c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e950:	e7f7      	b.n	800e942 <_Balloc+0x66>
 800e952:	bf00      	nop
 800e954:	0801a2e9 	.word	0x0801a2e9
 800e958:	0801a370 	.word	0x0801a370

0800e95c <_Bfree>:
 800e95c:	b570      	push	{r4, r5, r6, lr}
 800e95e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e960:	4605      	mov	r5, r0
 800e962:	460c      	mov	r4, r1
 800e964:	b976      	cbnz	r6, 800e984 <_Bfree+0x28>
 800e966:	2010      	movs	r0, #16
 800e968:	f7ff ffb0 	bl	800e8cc <malloc>
 800e96c:	4602      	mov	r2, r0
 800e96e:	6268      	str	r0, [r5, #36]	; 0x24
 800e970:	b920      	cbnz	r0, 800e97c <_Bfree+0x20>
 800e972:	4b09      	ldr	r3, [pc, #36]	; (800e998 <_Bfree+0x3c>)
 800e974:	4809      	ldr	r0, [pc, #36]	; (800e99c <_Bfree+0x40>)
 800e976:	218a      	movs	r1, #138	; 0x8a
 800e978:	f000 fd54 	bl	800f424 <__assert_func>
 800e97c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e980:	6006      	str	r6, [r0, #0]
 800e982:	60c6      	str	r6, [r0, #12]
 800e984:	b13c      	cbz	r4, 800e996 <_Bfree+0x3a>
 800e986:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e988:	6862      	ldr	r2, [r4, #4]
 800e98a:	68db      	ldr	r3, [r3, #12]
 800e98c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e990:	6021      	str	r1, [r4, #0]
 800e992:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e996:	bd70      	pop	{r4, r5, r6, pc}
 800e998:	0801a2e9 	.word	0x0801a2e9
 800e99c:	0801a370 	.word	0x0801a370

0800e9a0 <__multadd>:
 800e9a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9a4:	690e      	ldr	r6, [r1, #16]
 800e9a6:	4607      	mov	r7, r0
 800e9a8:	4698      	mov	r8, r3
 800e9aa:	460c      	mov	r4, r1
 800e9ac:	f101 0014 	add.w	r0, r1, #20
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	6805      	ldr	r5, [r0, #0]
 800e9b4:	b2a9      	uxth	r1, r5
 800e9b6:	fb02 8101 	mla	r1, r2, r1, r8
 800e9ba:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800e9be:	0c2d      	lsrs	r5, r5, #16
 800e9c0:	fb02 c505 	mla	r5, r2, r5, ip
 800e9c4:	b289      	uxth	r1, r1
 800e9c6:	3301      	adds	r3, #1
 800e9c8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800e9cc:	429e      	cmp	r6, r3
 800e9ce:	f840 1b04 	str.w	r1, [r0], #4
 800e9d2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800e9d6:	dcec      	bgt.n	800e9b2 <__multadd+0x12>
 800e9d8:	f1b8 0f00 	cmp.w	r8, #0
 800e9dc:	d022      	beq.n	800ea24 <__multadd+0x84>
 800e9de:	68a3      	ldr	r3, [r4, #8]
 800e9e0:	42b3      	cmp	r3, r6
 800e9e2:	dc19      	bgt.n	800ea18 <__multadd+0x78>
 800e9e4:	6861      	ldr	r1, [r4, #4]
 800e9e6:	4638      	mov	r0, r7
 800e9e8:	3101      	adds	r1, #1
 800e9ea:	f7ff ff77 	bl	800e8dc <_Balloc>
 800e9ee:	4605      	mov	r5, r0
 800e9f0:	b928      	cbnz	r0, 800e9fe <__multadd+0x5e>
 800e9f2:	4602      	mov	r2, r0
 800e9f4:	4b0d      	ldr	r3, [pc, #52]	; (800ea2c <__multadd+0x8c>)
 800e9f6:	480e      	ldr	r0, [pc, #56]	; (800ea30 <__multadd+0x90>)
 800e9f8:	21b5      	movs	r1, #181	; 0xb5
 800e9fa:	f000 fd13 	bl	800f424 <__assert_func>
 800e9fe:	6922      	ldr	r2, [r4, #16]
 800ea00:	3202      	adds	r2, #2
 800ea02:	f104 010c 	add.w	r1, r4, #12
 800ea06:	0092      	lsls	r2, r2, #2
 800ea08:	300c      	adds	r0, #12
 800ea0a:	f7fe fccb 	bl	800d3a4 <memcpy>
 800ea0e:	4621      	mov	r1, r4
 800ea10:	4638      	mov	r0, r7
 800ea12:	f7ff ffa3 	bl	800e95c <_Bfree>
 800ea16:	462c      	mov	r4, r5
 800ea18:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800ea1c:	3601      	adds	r6, #1
 800ea1e:	f8c3 8014 	str.w	r8, [r3, #20]
 800ea22:	6126      	str	r6, [r4, #16]
 800ea24:	4620      	mov	r0, r4
 800ea26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea2a:	bf00      	nop
 800ea2c:	0801a35f 	.word	0x0801a35f
 800ea30:	0801a370 	.word	0x0801a370

0800ea34 <__hi0bits>:
 800ea34:	0c03      	lsrs	r3, r0, #16
 800ea36:	041b      	lsls	r3, r3, #16
 800ea38:	b9d3      	cbnz	r3, 800ea70 <__hi0bits+0x3c>
 800ea3a:	0400      	lsls	r0, r0, #16
 800ea3c:	2310      	movs	r3, #16
 800ea3e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ea42:	bf04      	itt	eq
 800ea44:	0200      	lsleq	r0, r0, #8
 800ea46:	3308      	addeq	r3, #8
 800ea48:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ea4c:	bf04      	itt	eq
 800ea4e:	0100      	lsleq	r0, r0, #4
 800ea50:	3304      	addeq	r3, #4
 800ea52:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ea56:	bf04      	itt	eq
 800ea58:	0080      	lsleq	r0, r0, #2
 800ea5a:	3302      	addeq	r3, #2
 800ea5c:	2800      	cmp	r0, #0
 800ea5e:	db05      	blt.n	800ea6c <__hi0bits+0x38>
 800ea60:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ea64:	f103 0301 	add.w	r3, r3, #1
 800ea68:	bf08      	it	eq
 800ea6a:	2320      	moveq	r3, #32
 800ea6c:	4618      	mov	r0, r3
 800ea6e:	4770      	bx	lr
 800ea70:	2300      	movs	r3, #0
 800ea72:	e7e4      	b.n	800ea3e <__hi0bits+0xa>

0800ea74 <__lo0bits>:
 800ea74:	6803      	ldr	r3, [r0, #0]
 800ea76:	f013 0207 	ands.w	r2, r3, #7
 800ea7a:	4601      	mov	r1, r0
 800ea7c:	d00b      	beq.n	800ea96 <__lo0bits+0x22>
 800ea7e:	07da      	lsls	r2, r3, #31
 800ea80:	d424      	bmi.n	800eacc <__lo0bits+0x58>
 800ea82:	0798      	lsls	r0, r3, #30
 800ea84:	bf49      	itett	mi
 800ea86:	085b      	lsrmi	r3, r3, #1
 800ea88:	089b      	lsrpl	r3, r3, #2
 800ea8a:	2001      	movmi	r0, #1
 800ea8c:	600b      	strmi	r3, [r1, #0]
 800ea8e:	bf5c      	itt	pl
 800ea90:	600b      	strpl	r3, [r1, #0]
 800ea92:	2002      	movpl	r0, #2
 800ea94:	4770      	bx	lr
 800ea96:	b298      	uxth	r0, r3
 800ea98:	b9b0      	cbnz	r0, 800eac8 <__lo0bits+0x54>
 800ea9a:	0c1b      	lsrs	r3, r3, #16
 800ea9c:	2010      	movs	r0, #16
 800ea9e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800eaa2:	bf04      	itt	eq
 800eaa4:	0a1b      	lsreq	r3, r3, #8
 800eaa6:	3008      	addeq	r0, #8
 800eaa8:	071a      	lsls	r2, r3, #28
 800eaaa:	bf04      	itt	eq
 800eaac:	091b      	lsreq	r3, r3, #4
 800eaae:	3004      	addeq	r0, #4
 800eab0:	079a      	lsls	r2, r3, #30
 800eab2:	bf04      	itt	eq
 800eab4:	089b      	lsreq	r3, r3, #2
 800eab6:	3002      	addeq	r0, #2
 800eab8:	07da      	lsls	r2, r3, #31
 800eaba:	d403      	bmi.n	800eac4 <__lo0bits+0x50>
 800eabc:	085b      	lsrs	r3, r3, #1
 800eabe:	f100 0001 	add.w	r0, r0, #1
 800eac2:	d005      	beq.n	800ead0 <__lo0bits+0x5c>
 800eac4:	600b      	str	r3, [r1, #0]
 800eac6:	4770      	bx	lr
 800eac8:	4610      	mov	r0, r2
 800eaca:	e7e8      	b.n	800ea9e <__lo0bits+0x2a>
 800eacc:	2000      	movs	r0, #0
 800eace:	4770      	bx	lr
 800ead0:	2020      	movs	r0, #32
 800ead2:	4770      	bx	lr

0800ead4 <__i2b>:
 800ead4:	b510      	push	{r4, lr}
 800ead6:	460c      	mov	r4, r1
 800ead8:	2101      	movs	r1, #1
 800eada:	f7ff feff 	bl	800e8dc <_Balloc>
 800eade:	4602      	mov	r2, r0
 800eae0:	b928      	cbnz	r0, 800eaee <__i2b+0x1a>
 800eae2:	4b05      	ldr	r3, [pc, #20]	; (800eaf8 <__i2b+0x24>)
 800eae4:	4805      	ldr	r0, [pc, #20]	; (800eafc <__i2b+0x28>)
 800eae6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800eaea:	f000 fc9b 	bl	800f424 <__assert_func>
 800eaee:	2301      	movs	r3, #1
 800eaf0:	6144      	str	r4, [r0, #20]
 800eaf2:	6103      	str	r3, [r0, #16]
 800eaf4:	bd10      	pop	{r4, pc}
 800eaf6:	bf00      	nop
 800eaf8:	0801a35f 	.word	0x0801a35f
 800eafc:	0801a370 	.word	0x0801a370

0800eb00 <__multiply>:
 800eb00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb04:	4614      	mov	r4, r2
 800eb06:	690a      	ldr	r2, [r1, #16]
 800eb08:	6923      	ldr	r3, [r4, #16]
 800eb0a:	429a      	cmp	r2, r3
 800eb0c:	bfb8      	it	lt
 800eb0e:	460b      	movlt	r3, r1
 800eb10:	460d      	mov	r5, r1
 800eb12:	bfbc      	itt	lt
 800eb14:	4625      	movlt	r5, r4
 800eb16:	461c      	movlt	r4, r3
 800eb18:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800eb1c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800eb20:	68ab      	ldr	r3, [r5, #8]
 800eb22:	6869      	ldr	r1, [r5, #4]
 800eb24:	eb0a 0709 	add.w	r7, sl, r9
 800eb28:	42bb      	cmp	r3, r7
 800eb2a:	b085      	sub	sp, #20
 800eb2c:	bfb8      	it	lt
 800eb2e:	3101      	addlt	r1, #1
 800eb30:	f7ff fed4 	bl	800e8dc <_Balloc>
 800eb34:	b930      	cbnz	r0, 800eb44 <__multiply+0x44>
 800eb36:	4602      	mov	r2, r0
 800eb38:	4b42      	ldr	r3, [pc, #264]	; (800ec44 <__multiply+0x144>)
 800eb3a:	4843      	ldr	r0, [pc, #268]	; (800ec48 <__multiply+0x148>)
 800eb3c:	f240 115d 	movw	r1, #349	; 0x15d
 800eb40:	f000 fc70 	bl	800f424 <__assert_func>
 800eb44:	f100 0614 	add.w	r6, r0, #20
 800eb48:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800eb4c:	4633      	mov	r3, r6
 800eb4e:	2200      	movs	r2, #0
 800eb50:	4543      	cmp	r3, r8
 800eb52:	d31e      	bcc.n	800eb92 <__multiply+0x92>
 800eb54:	f105 0c14 	add.w	ip, r5, #20
 800eb58:	f104 0314 	add.w	r3, r4, #20
 800eb5c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800eb60:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800eb64:	9202      	str	r2, [sp, #8]
 800eb66:	ebac 0205 	sub.w	r2, ip, r5
 800eb6a:	3a15      	subs	r2, #21
 800eb6c:	f022 0203 	bic.w	r2, r2, #3
 800eb70:	3204      	adds	r2, #4
 800eb72:	f105 0115 	add.w	r1, r5, #21
 800eb76:	458c      	cmp	ip, r1
 800eb78:	bf38      	it	cc
 800eb7a:	2204      	movcc	r2, #4
 800eb7c:	9201      	str	r2, [sp, #4]
 800eb7e:	9a02      	ldr	r2, [sp, #8]
 800eb80:	9303      	str	r3, [sp, #12]
 800eb82:	429a      	cmp	r2, r3
 800eb84:	d808      	bhi.n	800eb98 <__multiply+0x98>
 800eb86:	2f00      	cmp	r7, #0
 800eb88:	dc55      	bgt.n	800ec36 <__multiply+0x136>
 800eb8a:	6107      	str	r7, [r0, #16]
 800eb8c:	b005      	add	sp, #20
 800eb8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb92:	f843 2b04 	str.w	r2, [r3], #4
 800eb96:	e7db      	b.n	800eb50 <__multiply+0x50>
 800eb98:	f8b3 a000 	ldrh.w	sl, [r3]
 800eb9c:	f1ba 0f00 	cmp.w	sl, #0
 800eba0:	d020      	beq.n	800ebe4 <__multiply+0xe4>
 800eba2:	f105 0e14 	add.w	lr, r5, #20
 800eba6:	46b1      	mov	r9, r6
 800eba8:	2200      	movs	r2, #0
 800ebaa:	f85e 4b04 	ldr.w	r4, [lr], #4
 800ebae:	f8d9 b000 	ldr.w	fp, [r9]
 800ebb2:	b2a1      	uxth	r1, r4
 800ebb4:	fa1f fb8b 	uxth.w	fp, fp
 800ebb8:	fb0a b101 	mla	r1, sl, r1, fp
 800ebbc:	4411      	add	r1, r2
 800ebbe:	f8d9 2000 	ldr.w	r2, [r9]
 800ebc2:	0c24      	lsrs	r4, r4, #16
 800ebc4:	0c12      	lsrs	r2, r2, #16
 800ebc6:	fb0a 2404 	mla	r4, sl, r4, r2
 800ebca:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800ebce:	b289      	uxth	r1, r1
 800ebd0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800ebd4:	45f4      	cmp	ip, lr
 800ebd6:	f849 1b04 	str.w	r1, [r9], #4
 800ebda:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800ebde:	d8e4      	bhi.n	800ebaa <__multiply+0xaa>
 800ebe0:	9901      	ldr	r1, [sp, #4]
 800ebe2:	5072      	str	r2, [r6, r1]
 800ebe4:	9a03      	ldr	r2, [sp, #12]
 800ebe6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ebea:	3304      	adds	r3, #4
 800ebec:	f1b9 0f00 	cmp.w	r9, #0
 800ebf0:	d01f      	beq.n	800ec32 <__multiply+0x132>
 800ebf2:	6834      	ldr	r4, [r6, #0]
 800ebf4:	f105 0114 	add.w	r1, r5, #20
 800ebf8:	46b6      	mov	lr, r6
 800ebfa:	f04f 0a00 	mov.w	sl, #0
 800ebfe:	880a      	ldrh	r2, [r1, #0]
 800ec00:	f8be b002 	ldrh.w	fp, [lr, #2]
 800ec04:	fb09 b202 	mla	r2, r9, r2, fp
 800ec08:	4492      	add	sl, r2
 800ec0a:	b2a4      	uxth	r4, r4
 800ec0c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800ec10:	f84e 4b04 	str.w	r4, [lr], #4
 800ec14:	f851 4b04 	ldr.w	r4, [r1], #4
 800ec18:	f8be 2000 	ldrh.w	r2, [lr]
 800ec1c:	0c24      	lsrs	r4, r4, #16
 800ec1e:	fb09 2404 	mla	r4, r9, r4, r2
 800ec22:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800ec26:	458c      	cmp	ip, r1
 800ec28:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ec2c:	d8e7      	bhi.n	800ebfe <__multiply+0xfe>
 800ec2e:	9a01      	ldr	r2, [sp, #4]
 800ec30:	50b4      	str	r4, [r6, r2]
 800ec32:	3604      	adds	r6, #4
 800ec34:	e7a3      	b.n	800eb7e <__multiply+0x7e>
 800ec36:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d1a5      	bne.n	800eb8a <__multiply+0x8a>
 800ec3e:	3f01      	subs	r7, #1
 800ec40:	e7a1      	b.n	800eb86 <__multiply+0x86>
 800ec42:	bf00      	nop
 800ec44:	0801a35f 	.word	0x0801a35f
 800ec48:	0801a370 	.word	0x0801a370

0800ec4c <__pow5mult>:
 800ec4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec50:	4615      	mov	r5, r2
 800ec52:	f012 0203 	ands.w	r2, r2, #3
 800ec56:	4606      	mov	r6, r0
 800ec58:	460f      	mov	r7, r1
 800ec5a:	d007      	beq.n	800ec6c <__pow5mult+0x20>
 800ec5c:	4c25      	ldr	r4, [pc, #148]	; (800ecf4 <__pow5mult+0xa8>)
 800ec5e:	3a01      	subs	r2, #1
 800ec60:	2300      	movs	r3, #0
 800ec62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ec66:	f7ff fe9b 	bl	800e9a0 <__multadd>
 800ec6a:	4607      	mov	r7, r0
 800ec6c:	10ad      	asrs	r5, r5, #2
 800ec6e:	d03d      	beq.n	800ecec <__pow5mult+0xa0>
 800ec70:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ec72:	b97c      	cbnz	r4, 800ec94 <__pow5mult+0x48>
 800ec74:	2010      	movs	r0, #16
 800ec76:	f7ff fe29 	bl	800e8cc <malloc>
 800ec7a:	4602      	mov	r2, r0
 800ec7c:	6270      	str	r0, [r6, #36]	; 0x24
 800ec7e:	b928      	cbnz	r0, 800ec8c <__pow5mult+0x40>
 800ec80:	4b1d      	ldr	r3, [pc, #116]	; (800ecf8 <__pow5mult+0xac>)
 800ec82:	481e      	ldr	r0, [pc, #120]	; (800ecfc <__pow5mult+0xb0>)
 800ec84:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ec88:	f000 fbcc 	bl	800f424 <__assert_func>
 800ec8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ec90:	6004      	str	r4, [r0, #0]
 800ec92:	60c4      	str	r4, [r0, #12]
 800ec94:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ec98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ec9c:	b94c      	cbnz	r4, 800ecb2 <__pow5mult+0x66>
 800ec9e:	f240 2171 	movw	r1, #625	; 0x271
 800eca2:	4630      	mov	r0, r6
 800eca4:	f7ff ff16 	bl	800ead4 <__i2b>
 800eca8:	2300      	movs	r3, #0
 800ecaa:	f8c8 0008 	str.w	r0, [r8, #8]
 800ecae:	4604      	mov	r4, r0
 800ecb0:	6003      	str	r3, [r0, #0]
 800ecb2:	f04f 0900 	mov.w	r9, #0
 800ecb6:	07eb      	lsls	r3, r5, #31
 800ecb8:	d50a      	bpl.n	800ecd0 <__pow5mult+0x84>
 800ecba:	4639      	mov	r1, r7
 800ecbc:	4622      	mov	r2, r4
 800ecbe:	4630      	mov	r0, r6
 800ecc0:	f7ff ff1e 	bl	800eb00 <__multiply>
 800ecc4:	4639      	mov	r1, r7
 800ecc6:	4680      	mov	r8, r0
 800ecc8:	4630      	mov	r0, r6
 800ecca:	f7ff fe47 	bl	800e95c <_Bfree>
 800ecce:	4647      	mov	r7, r8
 800ecd0:	106d      	asrs	r5, r5, #1
 800ecd2:	d00b      	beq.n	800ecec <__pow5mult+0xa0>
 800ecd4:	6820      	ldr	r0, [r4, #0]
 800ecd6:	b938      	cbnz	r0, 800ece8 <__pow5mult+0x9c>
 800ecd8:	4622      	mov	r2, r4
 800ecda:	4621      	mov	r1, r4
 800ecdc:	4630      	mov	r0, r6
 800ecde:	f7ff ff0f 	bl	800eb00 <__multiply>
 800ece2:	6020      	str	r0, [r4, #0]
 800ece4:	f8c0 9000 	str.w	r9, [r0]
 800ece8:	4604      	mov	r4, r0
 800ecea:	e7e4      	b.n	800ecb6 <__pow5mult+0x6a>
 800ecec:	4638      	mov	r0, r7
 800ecee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ecf2:	bf00      	nop
 800ecf4:	0801a4c0 	.word	0x0801a4c0
 800ecf8:	0801a2e9 	.word	0x0801a2e9
 800ecfc:	0801a370 	.word	0x0801a370

0800ed00 <__lshift>:
 800ed00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed04:	460c      	mov	r4, r1
 800ed06:	6849      	ldr	r1, [r1, #4]
 800ed08:	6923      	ldr	r3, [r4, #16]
 800ed0a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ed0e:	68a3      	ldr	r3, [r4, #8]
 800ed10:	4607      	mov	r7, r0
 800ed12:	4691      	mov	r9, r2
 800ed14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ed18:	f108 0601 	add.w	r6, r8, #1
 800ed1c:	42b3      	cmp	r3, r6
 800ed1e:	db0b      	blt.n	800ed38 <__lshift+0x38>
 800ed20:	4638      	mov	r0, r7
 800ed22:	f7ff fddb 	bl	800e8dc <_Balloc>
 800ed26:	4605      	mov	r5, r0
 800ed28:	b948      	cbnz	r0, 800ed3e <__lshift+0x3e>
 800ed2a:	4602      	mov	r2, r0
 800ed2c:	4b28      	ldr	r3, [pc, #160]	; (800edd0 <__lshift+0xd0>)
 800ed2e:	4829      	ldr	r0, [pc, #164]	; (800edd4 <__lshift+0xd4>)
 800ed30:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ed34:	f000 fb76 	bl	800f424 <__assert_func>
 800ed38:	3101      	adds	r1, #1
 800ed3a:	005b      	lsls	r3, r3, #1
 800ed3c:	e7ee      	b.n	800ed1c <__lshift+0x1c>
 800ed3e:	2300      	movs	r3, #0
 800ed40:	f100 0114 	add.w	r1, r0, #20
 800ed44:	f100 0210 	add.w	r2, r0, #16
 800ed48:	4618      	mov	r0, r3
 800ed4a:	4553      	cmp	r3, sl
 800ed4c:	db33      	blt.n	800edb6 <__lshift+0xb6>
 800ed4e:	6920      	ldr	r0, [r4, #16]
 800ed50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ed54:	f104 0314 	add.w	r3, r4, #20
 800ed58:	f019 091f 	ands.w	r9, r9, #31
 800ed5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ed60:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ed64:	d02b      	beq.n	800edbe <__lshift+0xbe>
 800ed66:	f1c9 0e20 	rsb	lr, r9, #32
 800ed6a:	468a      	mov	sl, r1
 800ed6c:	2200      	movs	r2, #0
 800ed6e:	6818      	ldr	r0, [r3, #0]
 800ed70:	fa00 f009 	lsl.w	r0, r0, r9
 800ed74:	4302      	orrs	r2, r0
 800ed76:	f84a 2b04 	str.w	r2, [sl], #4
 800ed7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed7e:	459c      	cmp	ip, r3
 800ed80:	fa22 f20e 	lsr.w	r2, r2, lr
 800ed84:	d8f3      	bhi.n	800ed6e <__lshift+0x6e>
 800ed86:	ebac 0304 	sub.w	r3, ip, r4
 800ed8a:	3b15      	subs	r3, #21
 800ed8c:	f023 0303 	bic.w	r3, r3, #3
 800ed90:	3304      	adds	r3, #4
 800ed92:	f104 0015 	add.w	r0, r4, #21
 800ed96:	4584      	cmp	ip, r0
 800ed98:	bf38      	it	cc
 800ed9a:	2304      	movcc	r3, #4
 800ed9c:	50ca      	str	r2, [r1, r3]
 800ed9e:	b10a      	cbz	r2, 800eda4 <__lshift+0xa4>
 800eda0:	f108 0602 	add.w	r6, r8, #2
 800eda4:	3e01      	subs	r6, #1
 800eda6:	4638      	mov	r0, r7
 800eda8:	612e      	str	r6, [r5, #16]
 800edaa:	4621      	mov	r1, r4
 800edac:	f7ff fdd6 	bl	800e95c <_Bfree>
 800edb0:	4628      	mov	r0, r5
 800edb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800edb6:	f842 0f04 	str.w	r0, [r2, #4]!
 800edba:	3301      	adds	r3, #1
 800edbc:	e7c5      	b.n	800ed4a <__lshift+0x4a>
 800edbe:	3904      	subs	r1, #4
 800edc0:	f853 2b04 	ldr.w	r2, [r3], #4
 800edc4:	f841 2f04 	str.w	r2, [r1, #4]!
 800edc8:	459c      	cmp	ip, r3
 800edca:	d8f9      	bhi.n	800edc0 <__lshift+0xc0>
 800edcc:	e7ea      	b.n	800eda4 <__lshift+0xa4>
 800edce:	bf00      	nop
 800edd0:	0801a35f 	.word	0x0801a35f
 800edd4:	0801a370 	.word	0x0801a370

0800edd8 <__mcmp>:
 800edd8:	b530      	push	{r4, r5, lr}
 800edda:	6902      	ldr	r2, [r0, #16]
 800eddc:	690c      	ldr	r4, [r1, #16]
 800edde:	1b12      	subs	r2, r2, r4
 800ede0:	d10e      	bne.n	800ee00 <__mcmp+0x28>
 800ede2:	f100 0314 	add.w	r3, r0, #20
 800ede6:	3114      	adds	r1, #20
 800ede8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800edec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800edf0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800edf4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800edf8:	42a5      	cmp	r5, r4
 800edfa:	d003      	beq.n	800ee04 <__mcmp+0x2c>
 800edfc:	d305      	bcc.n	800ee0a <__mcmp+0x32>
 800edfe:	2201      	movs	r2, #1
 800ee00:	4610      	mov	r0, r2
 800ee02:	bd30      	pop	{r4, r5, pc}
 800ee04:	4283      	cmp	r3, r0
 800ee06:	d3f3      	bcc.n	800edf0 <__mcmp+0x18>
 800ee08:	e7fa      	b.n	800ee00 <__mcmp+0x28>
 800ee0a:	f04f 32ff 	mov.w	r2, #4294967295
 800ee0e:	e7f7      	b.n	800ee00 <__mcmp+0x28>

0800ee10 <__mdiff>:
 800ee10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee14:	460c      	mov	r4, r1
 800ee16:	4606      	mov	r6, r0
 800ee18:	4611      	mov	r1, r2
 800ee1a:	4620      	mov	r0, r4
 800ee1c:	4617      	mov	r7, r2
 800ee1e:	f7ff ffdb 	bl	800edd8 <__mcmp>
 800ee22:	1e05      	subs	r5, r0, #0
 800ee24:	d110      	bne.n	800ee48 <__mdiff+0x38>
 800ee26:	4629      	mov	r1, r5
 800ee28:	4630      	mov	r0, r6
 800ee2a:	f7ff fd57 	bl	800e8dc <_Balloc>
 800ee2e:	b930      	cbnz	r0, 800ee3e <__mdiff+0x2e>
 800ee30:	4b39      	ldr	r3, [pc, #228]	; (800ef18 <__mdiff+0x108>)
 800ee32:	4602      	mov	r2, r0
 800ee34:	f240 2132 	movw	r1, #562	; 0x232
 800ee38:	4838      	ldr	r0, [pc, #224]	; (800ef1c <__mdiff+0x10c>)
 800ee3a:	f000 faf3 	bl	800f424 <__assert_func>
 800ee3e:	2301      	movs	r3, #1
 800ee40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ee44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee48:	bfa4      	itt	ge
 800ee4a:	463b      	movge	r3, r7
 800ee4c:	4627      	movge	r7, r4
 800ee4e:	4630      	mov	r0, r6
 800ee50:	6879      	ldr	r1, [r7, #4]
 800ee52:	bfa6      	itte	ge
 800ee54:	461c      	movge	r4, r3
 800ee56:	2500      	movge	r5, #0
 800ee58:	2501      	movlt	r5, #1
 800ee5a:	f7ff fd3f 	bl	800e8dc <_Balloc>
 800ee5e:	b920      	cbnz	r0, 800ee6a <__mdiff+0x5a>
 800ee60:	4b2d      	ldr	r3, [pc, #180]	; (800ef18 <__mdiff+0x108>)
 800ee62:	4602      	mov	r2, r0
 800ee64:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ee68:	e7e6      	b.n	800ee38 <__mdiff+0x28>
 800ee6a:	693e      	ldr	r6, [r7, #16]
 800ee6c:	60c5      	str	r5, [r0, #12]
 800ee6e:	6925      	ldr	r5, [r4, #16]
 800ee70:	f107 0114 	add.w	r1, r7, #20
 800ee74:	f104 0914 	add.w	r9, r4, #20
 800ee78:	f100 0e14 	add.w	lr, r0, #20
 800ee7c:	f107 0210 	add.w	r2, r7, #16
 800ee80:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800ee84:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800ee88:	46f2      	mov	sl, lr
 800ee8a:	2700      	movs	r7, #0
 800ee8c:	f859 3b04 	ldr.w	r3, [r9], #4
 800ee90:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ee94:	fa1f f883 	uxth.w	r8, r3
 800ee98:	fa17 f78b 	uxtah	r7, r7, fp
 800ee9c:	0c1b      	lsrs	r3, r3, #16
 800ee9e:	eba7 0808 	sub.w	r8, r7, r8
 800eea2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800eea6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800eeaa:	fa1f f888 	uxth.w	r8, r8
 800eeae:	141f      	asrs	r7, r3, #16
 800eeb0:	454d      	cmp	r5, r9
 800eeb2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800eeb6:	f84a 3b04 	str.w	r3, [sl], #4
 800eeba:	d8e7      	bhi.n	800ee8c <__mdiff+0x7c>
 800eebc:	1b2b      	subs	r3, r5, r4
 800eebe:	3b15      	subs	r3, #21
 800eec0:	f023 0303 	bic.w	r3, r3, #3
 800eec4:	3304      	adds	r3, #4
 800eec6:	3415      	adds	r4, #21
 800eec8:	42a5      	cmp	r5, r4
 800eeca:	bf38      	it	cc
 800eecc:	2304      	movcc	r3, #4
 800eece:	4419      	add	r1, r3
 800eed0:	4473      	add	r3, lr
 800eed2:	469e      	mov	lr, r3
 800eed4:	460d      	mov	r5, r1
 800eed6:	4565      	cmp	r5, ip
 800eed8:	d30e      	bcc.n	800eef8 <__mdiff+0xe8>
 800eeda:	f10c 0203 	add.w	r2, ip, #3
 800eede:	1a52      	subs	r2, r2, r1
 800eee0:	f022 0203 	bic.w	r2, r2, #3
 800eee4:	3903      	subs	r1, #3
 800eee6:	458c      	cmp	ip, r1
 800eee8:	bf38      	it	cc
 800eeea:	2200      	movcc	r2, #0
 800eeec:	441a      	add	r2, r3
 800eeee:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800eef2:	b17b      	cbz	r3, 800ef14 <__mdiff+0x104>
 800eef4:	6106      	str	r6, [r0, #16]
 800eef6:	e7a5      	b.n	800ee44 <__mdiff+0x34>
 800eef8:	f855 8b04 	ldr.w	r8, [r5], #4
 800eefc:	fa17 f488 	uxtah	r4, r7, r8
 800ef00:	1422      	asrs	r2, r4, #16
 800ef02:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800ef06:	b2a4      	uxth	r4, r4
 800ef08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800ef0c:	f84e 4b04 	str.w	r4, [lr], #4
 800ef10:	1417      	asrs	r7, r2, #16
 800ef12:	e7e0      	b.n	800eed6 <__mdiff+0xc6>
 800ef14:	3e01      	subs	r6, #1
 800ef16:	e7ea      	b.n	800eeee <__mdiff+0xde>
 800ef18:	0801a35f 	.word	0x0801a35f
 800ef1c:	0801a370 	.word	0x0801a370

0800ef20 <__d2b>:
 800ef20:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ef24:	4689      	mov	r9, r1
 800ef26:	2101      	movs	r1, #1
 800ef28:	ec57 6b10 	vmov	r6, r7, d0
 800ef2c:	4690      	mov	r8, r2
 800ef2e:	f7ff fcd5 	bl	800e8dc <_Balloc>
 800ef32:	4604      	mov	r4, r0
 800ef34:	b930      	cbnz	r0, 800ef44 <__d2b+0x24>
 800ef36:	4602      	mov	r2, r0
 800ef38:	4b25      	ldr	r3, [pc, #148]	; (800efd0 <__d2b+0xb0>)
 800ef3a:	4826      	ldr	r0, [pc, #152]	; (800efd4 <__d2b+0xb4>)
 800ef3c:	f240 310a 	movw	r1, #778	; 0x30a
 800ef40:	f000 fa70 	bl	800f424 <__assert_func>
 800ef44:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ef48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ef4c:	bb35      	cbnz	r5, 800ef9c <__d2b+0x7c>
 800ef4e:	2e00      	cmp	r6, #0
 800ef50:	9301      	str	r3, [sp, #4]
 800ef52:	d028      	beq.n	800efa6 <__d2b+0x86>
 800ef54:	4668      	mov	r0, sp
 800ef56:	9600      	str	r6, [sp, #0]
 800ef58:	f7ff fd8c 	bl	800ea74 <__lo0bits>
 800ef5c:	9900      	ldr	r1, [sp, #0]
 800ef5e:	b300      	cbz	r0, 800efa2 <__d2b+0x82>
 800ef60:	9a01      	ldr	r2, [sp, #4]
 800ef62:	f1c0 0320 	rsb	r3, r0, #32
 800ef66:	fa02 f303 	lsl.w	r3, r2, r3
 800ef6a:	430b      	orrs	r3, r1
 800ef6c:	40c2      	lsrs	r2, r0
 800ef6e:	6163      	str	r3, [r4, #20]
 800ef70:	9201      	str	r2, [sp, #4]
 800ef72:	9b01      	ldr	r3, [sp, #4]
 800ef74:	61a3      	str	r3, [r4, #24]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	bf14      	ite	ne
 800ef7a:	2202      	movne	r2, #2
 800ef7c:	2201      	moveq	r2, #1
 800ef7e:	6122      	str	r2, [r4, #16]
 800ef80:	b1d5      	cbz	r5, 800efb8 <__d2b+0x98>
 800ef82:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ef86:	4405      	add	r5, r0
 800ef88:	f8c9 5000 	str.w	r5, [r9]
 800ef8c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ef90:	f8c8 0000 	str.w	r0, [r8]
 800ef94:	4620      	mov	r0, r4
 800ef96:	b003      	add	sp, #12
 800ef98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef9c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800efa0:	e7d5      	b.n	800ef4e <__d2b+0x2e>
 800efa2:	6161      	str	r1, [r4, #20]
 800efa4:	e7e5      	b.n	800ef72 <__d2b+0x52>
 800efa6:	a801      	add	r0, sp, #4
 800efa8:	f7ff fd64 	bl	800ea74 <__lo0bits>
 800efac:	9b01      	ldr	r3, [sp, #4]
 800efae:	6163      	str	r3, [r4, #20]
 800efb0:	2201      	movs	r2, #1
 800efb2:	6122      	str	r2, [r4, #16]
 800efb4:	3020      	adds	r0, #32
 800efb6:	e7e3      	b.n	800ef80 <__d2b+0x60>
 800efb8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800efbc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800efc0:	f8c9 0000 	str.w	r0, [r9]
 800efc4:	6918      	ldr	r0, [r3, #16]
 800efc6:	f7ff fd35 	bl	800ea34 <__hi0bits>
 800efca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800efce:	e7df      	b.n	800ef90 <__d2b+0x70>
 800efd0:	0801a35f 	.word	0x0801a35f
 800efd4:	0801a370 	.word	0x0801a370

0800efd8 <_calloc_r>:
 800efd8:	b513      	push	{r0, r1, r4, lr}
 800efda:	434a      	muls	r2, r1
 800efdc:	4611      	mov	r1, r2
 800efde:	9201      	str	r2, [sp, #4]
 800efe0:	f000 f85a 	bl	800f098 <_malloc_r>
 800efe4:	4604      	mov	r4, r0
 800efe6:	b118      	cbz	r0, 800eff0 <_calloc_r+0x18>
 800efe8:	9a01      	ldr	r2, [sp, #4]
 800efea:	2100      	movs	r1, #0
 800efec:	f7fe f9e8 	bl	800d3c0 <memset>
 800eff0:	4620      	mov	r0, r4
 800eff2:	b002      	add	sp, #8
 800eff4:	bd10      	pop	{r4, pc}
	...

0800eff8 <_free_r>:
 800eff8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800effa:	2900      	cmp	r1, #0
 800effc:	d048      	beq.n	800f090 <_free_r+0x98>
 800effe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f002:	9001      	str	r0, [sp, #4]
 800f004:	2b00      	cmp	r3, #0
 800f006:	f1a1 0404 	sub.w	r4, r1, #4
 800f00a:	bfb8      	it	lt
 800f00c:	18e4      	addlt	r4, r4, r3
 800f00e:	f000 fa65 	bl	800f4dc <__malloc_lock>
 800f012:	4a20      	ldr	r2, [pc, #128]	; (800f094 <_free_r+0x9c>)
 800f014:	9801      	ldr	r0, [sp, #4]
 800f016:	6813      	ldr	r3, [r2, #0]
 800f018:	4615      	mov	r5, r2
 800f01a:	b933      	cbnz	r3, 800f02a <_free_r+0x32>
 800f01c:	6063      	str	r3, [r4, #4]
 800f01e:	6014      	str	r4, [r2, #0]
 800f020:	b003      	add	sp, #12
 800f022:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f026:	f000 ba5f 	b.w	800f4e8 <__malloc_unlock>
 800f02a:	42a3      	cmp	r3, r4
 800f02c:	d90b      	bls.n	800f046 <_free_r+0x4e>
 800f02e:	6821      	ldr	r1, [r4, #0]
 800f030:	1862      	adds	r2, r4, r1
 800f032:	4293      	cmp	r3, r2
 800f034:	bf04      	itt	eq
 800f036:	681a      	ldreq	r2, [r3, #0]
 800f038:	685b      	ldreq	r3, [r3, #4]
 800f03a:	6063      	str	r3, [r4, #4]
 800f03c:	bf04      	itt	eq
 800f03e:	1852      	addeq	r2, r2, r1
 800f040:	6022      	streq	r2, [r4, #0]
 800f042:	602c      	str	r4, [r5, #0]
 800f044:	e7ec      	b.n	800f020 <_free_r+0x28>
 800f046:	461a      	mov	r2, r3
 800f048:	685b      	ldr	r3, [r3, #4]
 800f04a:	b10b      	cbz	r3, 800f050 <_free_r+0x58>
 800f04c:	42a3      	cmp	r3, r4
 800f04e:	d9fa      	bls.n	800f046 <_free_r+0x4e>
 800f050:	6811      	ldr	r1, [r2, #0]
 800f052:	1855      	adds	r5, r2, r1
 800f054:	42a5      	cmp	r5, r4
 800f056:	d10b      	bne.n	800f070 <_free_r+0x78>
 800f058:	6824      	ldr	r4, [r4, #0]
 800f05a:	4421      	add	r1, r4
 800f05c:	1854      	adds	r4, r2, r1
 800f05e:	42a3      	cmp	r3, r4
 800f060:	6011      	str	r1, [r2, #0]
 800f062:	d1dd      	bne.n	800f020 <_free_r+0x28>
 800f064:	681c      	ldr	r4, [r3, #0]
 800f066:	685b      	ldr	r3, [r3, #4]
 800f068:	6053      	str	r3, [r2, #4]
 800f06a:	4421      	add	r1, r4
 800f06c:	6011      	str	r1, [r2, #0]
 800f06e:	e7d7      	b.n	800f020 <_free_r+0x28>
 800f070:	d902      	bls.n	800f078 <_free_r+0x80>
 800f072:	230c      	movs	r3, #12
 800f074:	6003      	str	r3, [r0, #0]
 800f076:	e7d3      	b.n	800f020 <_free_r+0x28>
 800f078:	6825      	ldr	r5, [r4, #0]
 800f07a:	1961      	adds	r1, r4, r5
 800f07c:	428b      	cmp	r3, r1
 800f07e:	bf04      	itt	eq
 800f080:	6819      	ldreq	r1, [r3, #0]
 800f082:	685b      	ldreq	r3, [r3, #4]
 800f084:	6063      	str	r3, [r4, #4]
 800f086:	bf04      	itt	eq
 800f088:	1949      	addeq	r1, r1, r5
 800f08a:	6021      	streq	r1, [r4, #0]
 800f08c:	6054      	str	r4, [r2, #4]
 800f08e:	e7c7      	b.n	800f020 <_free_r+0x28>
 800f090:	b003      	add	sp, #12
 800f092:	bd30      	pop	{r4, r5, pc}
 800f094:	24000898 	.word	0x24000898

0800f098 <_malloc_r>:
 800f098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f09a:	1ccd      	adds	r5, r1, #3
 800f09c:	f025 0503 	bic.w	r5, r5, #3
 800f0a0:	3508      	adds	r5, #8
 800f0a2:	2d0c      	cmp	r5, #12
 800f0a4:	bf38      	it	cc
 800f0a6:	250c      	movcc	r5, #12
 800f0a8:	2d00      	cmp	r5, #0
 800f0aa:	4606      	mov	r6, r0
 800f0ac:	db01      	blt.n	800f0b2 <_malloc_r+0x1a>
 800f0ae:	42a9      	cmp	r1, r5
 800f0b0:	d903      	bls.n	800f0ba <_malloc_r+0x22>
 800f0b2:	230c      	movs	r3, #12
 800f0b4:	6033      	str	r3, [r6, #0]
 800f0b6:	2000      	movs	r0, #0
 800f0b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0ba:	f000 fa0f 	bl	800f4dc <__malloc_lock>
 800f0be:	4921      	ldr	r1, [pc, #132]	; (800f144 <_malloc_r+0xac>)
 800f0c0:	680a      	ldr	r2, [r1, #0]
 800f0c2:	4614      	mov	r4, r2
 800f0c4:	b99c      	cbnz	r4, 800f0ee <_malloc_r+0x56>
 800f0c6:	4f20      	ldr	r7, [pc, #128]	; (800f148 <_malloc_r+0xb0>)
 800f0c8:	683b      	ldr	r3, [r7, #0]
 800f0ca:	b923      	cbnz	r3, 800f0d6 <_malloc_r+0x3e>
 800f0cc:	4621      	mov	r1, r4
 800f0ce:	4630      	mov	r0, r6
 800f0d0:	f000 f998 	bl	800f404 <_sbrk_r>
 800f0d4:	6038      	str	r0, [r7, #0]
 800f0d6:	4629      	mov	r1, r5
 800f0d8:	4630      	mov	r0, r6
 800f0da:	f000 f993 	bl	800f404 <_sbrk_r>
 800f0de:	1c43      	adds	r3, r0, #1
 800f0e0:	d123      	bne.n	800f12a <_malloc_r+0x92>
 800f0e2:	230c      	movs	r3, #12
 800f0e4:	6033      	str	r3, [r6, #0]
 800f0e6:	4630      	mov	r0, r6
 800f0e8:	f000 f9fe 	bl	800f4e8 <__malloc_unlock>
 800f0ec:	e7e3      	b.n	800f0b6 <_malloc_r+0x1e>
 800f0ee:	6823      	ldr	r3, [r4, #0]
 800f0f0:	1b5b      	subs	r3, r3, r5
 800f0f2:	d417      	bmi.n	800f124 <_malloc_r+0x8c>
 800f0f4:	2b0b      	cmp	r3, #11
 800f0f6:	d903      	bls.n	800f100 <_malloc_r+0x68>
 800f0f8:	6023      	str	r3, [r4, #0]
 800f0fa:	441c      	add	r4, r3
 800f0fc:	6025      	str	r5, [r4, #0]
 800f0fe:	e004      	b.n	800f10a <_malloc_r+0x72>
 800f100:	6863      	ldr	r3, [r4, #4]
 800f102:	42a2      	cmp	r2, r4
 800f104:	bf0c      	ite	eq
 800f106:	600b      	streq	r3, [r1, #0]
 800f108:	6053      	strne	r3, [r2, #4]
 800f10a:	4630      	mov	r0, r6
 800f10c:	f000 f9ec 	bl	800f4e8 <__malloc_unlock>
 800f110:	f104 000b 	add.w	r0, r4, #11
 800f114:	1d23      	adds	r3, r4, #4
 800f116:	f020 0007 	bic.w	r0, r0, #7
 800f11a:	1ac2      	subs	r2, r0, r3
 800f11c:	d0cc      	beq.n	800f0b8 <_malloc_r+0x20>
 800f11e:	1a1b      	subs	r3, r3, r0
 800f120:	50a3      	str	r3, [r4, r2]
 800f122:	e7c9      	b.n	800f0b8 <_malloc_r+0x20>
 800f124:	4622      	mov	r2, r4
 800f126:	6864      	ldr	r4, [r4, #4]
 800f128:	e7cc      	b.n	800f0c4 <_malloc_r+0x2c>
 800f12a:	1cc4      	adds	r4, r0, #3
 800f12c:	f024 0403 	bic.w	r4, r4, #3
 800f130:	42a0      	cmp	r0, r4
 800f132:	d0e3      	beq.n	800f0fc <_malloc_r+0x64>
 800f134:	1a21      	subs	r1, r4, r0
 800f136:	4630      	mov	r0, r6
 800f138:	f000 f964 	bl	800f404 <_sbrk_r>
 800f13c:	3001      	adds	r0, #1
 800f13e:	d1dd      	bne.n	800f0fc <_malloc_r+0x64>
 800f140:	e7cf      	b.n	800f0e2 <_malloc_r+0x4a>
 800f142:	bf00      	nop
 800f144:	24000898 	.word	0x24000898
 800f148:	2400089c 	.word	0x2400089c

0800f14c <__ssputs_r>:
 800f14c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f150:	688e      	ldr	r6, [r1, #8]
 800f152:	429e      	cmp	r6, r3
 800f154:	4682      	mov	sl, r0
 800f156:	460c      	mov	r4, r1
 800f158:	4690      	mov	r8, r2
 800f15a:	461f      	mov	r7, r3
 800f15c:	d838      	bhi.n	800f1d0 <__ssputs_r+0x84>
 800f15e:	898a      	ldrh	r2, [r1, #12]
 800f160:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f164:	d032      	beq.n	800f1cc <__ssputs_r+0x80>
 800f166:	6825      	ldr	r5, [r4, #0]
 800f168:	6909      	ldr	r1, [r1, #16]
 800f16a:	eba5 0901 	sub.w	r9, r5, r1
 800f16e:	6965      	ldr	r5, [r4, #20]
 800f170:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f174:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f178:	3301      	adds	r3, #1
 800f17a:	444b      	add	r3, r9
 800f17c:	106d      	asrs	r5, r5, #1
 800f17e:	429d      	cmp	r5, r3
 800f180:	bf38      	it	cc
 800f182:	461d      	movcc	r5, r3
 800f184:	0553      	lsls	r3, r2, #21
 800f186:	d531      	bpl.n	800f1ec <__ssputs_r+0xa0>
 800f188:	4629      	mov	r1, r5
 800f18a:	f7ff ff85 	bl	800f098 <_malloc_r>
 800f18e:	4606      	mov	r6, r0
 800f190:	b950      	cbnz	r0, 800f1a8 <__ssputs_r+0x5c>
 800f192:	230c      	movs	r3, #12
 800f194:	f8ca 3000 	str.w	r3, [sl]
 800f198:	89a3      	ldrh	r3, [r4, #12]
 800f19a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f19e:	81a3      	strh	r3, [r4, #12]
 800f1a0:	f04f 30ff 	mov.w	r0, #4294967295
 800f1a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1a8:	6921      	ldr	r1, [r4, #16]
 800f1aa:	464a      	mov	r2, r9
 800f1ac:	f7fe f8fa 	bl	800d3a4 <memcpy>
 800f1b0:	89a3      	ldrh	r3, [r4, #12]
 800f1b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f1b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f1ba:	81a3      	strh	r3, [r4, #12]
 800f1bc:	6126      	str	r6, [r4, #16]
 800f1be:	6165      	str	r5, [r4, #20]
 800f1c0:	444e      	add	r6, r9
 800f1c2:	eba5 0509 	sub.w	r5, r5, r9
 800f1c6:	6026      	str	r6, [r4, #0]
 800f1c8:	60a5      	str	r5, [r4, #8]
 800f1ca:	463e      	mov	r6, r7
 800f1cc:	42be      	cmp	r6, r7
 800f1ce:	d900      	bls.n	800f1d2 <__ssputs_r+0x86>
 800f1d0:	463e      	mov	r6, r7
 800f1d2:	4632      	mov	r2, r6
 800f1d4:	6820      	ldr	r0, [r4, #0]
 800f1d6:	4641      	mov	r1, r8
 800f1d8:	f000 f966 	bl	800f4a8 <memmove>
 800f1dc:	68a3      	ldr	r3, [r4, #8]
 800f1de:	6822      	ldr	r2, [r4, #0]
 800f1e0:	1b9b      	subs	r3, r3, r6
 800f1e2:	4432      	add	r2, r6
 800f1e4:	60a3      	str	r3, [r4, #8]
 800f1e6:	6022      	str	r2, [r4, #0]
 800f1e8:	2000      	movs	r0, #0
 800f1ea:	e7db      	b.n	800f1a4 <__ssputs_r+0x58>
 800f1ec:	462a      	mov	r2, r5
 800f1ee:	f000 f981 	bl	800f4f4 <_realloc_r>
 800f1f2:	4606      	mov	r6, r0
 800f1f4:	2800      	cmp	r0, #0
 800f1f6:	d1e1      	bne.n	800f1bc <__ssputs_r+0x70>
 800f1f8:	6921      	ldr	r1, [r4, #16]
 800f1fa:	4650      	mov	r0, sl
 800f1fc:	f7ff fefc 	bl	800eff8 <_free_r>
 800f200:	e7c7      	b.n	800f192 <__ssputs_r+0x46>
	...

0800f204 <_svfiprintf_r>:
 800f204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f208:	4698      	mov	r8, r3
 800f20a:	898b      	ldrh	r3, [r1, #12]
 800f20c:	061b      	lsls	r3, r3, #24
 800f20e:	b09d      	sub	sp, #116	; 0x74
 800f210:	4607      	mov	r7, r0
 800f212:	460d      	mov	r5, r1
 800f214:	4614      	mov	r4, r2
 800f216:	d50e      	bpl.n	800f236 <_svfiprintf_r+0x32>
 800f218:	690b      	ldr	r3, [r1, #16]
 800f21a:	b963      	cbnz	r3, 800f236 <_svfiprintf_r+0x32>
 800f21c:	2140      	movs	r1, #64	; 0x40
 800f21e:	f7ff ff3b 	bl	800f098 <_malloc_r>
 800f222:	6028      	str	r0, [r5, #0]
 800f224:	6128      	str	r0, [r5, #16]
 800f226:	b920      	cbnz	r0, 800f232 <_svfiprintf_r+0x2e>
 800f228:	230c      	movs	r3, #12
 800f22a:	603b      	str	r3, [r7, #0]
 800f22c:	f04f 30ff 	mov.w	r0, #4294967295
 800f230:	e0d1      	b.n	800f3d6 <_svfiprintf_r+0x1d2>
 800f232:	2340      	movs	r3, #64	; 0x40
 800f234:	616b      	str	r3, [r5, #20]
 800f236:	2300      	movs	r3, #0
 800f238:	9309      	str	r3, [sp, #36]	; 0x24
 800f23a:	2320      	movs	r3, #32
 800f23c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f240:	f8cd 800c 	str.w	r8, [sp, #12]
 800f244:	2330      	movs	r3, #48	; 0x30
 800f246:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f3f0 <_svfiprintf_r+0x1ec>
 800f24a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f24e:	f04f 0901 	mov.w	r9, #1
 800f252:	4623      	mov	r3, r4
 800f254:	469a      	mov	sl, r3
 800f256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f25a:	b10a      	cbz	r2, 800f260 <_svfiprintf_r+0x5c>
 800f25c:	2a25      	cmp	r2, #37	; 0x25
 800f25e:	d1f9      	bne.n	800f254 <_svfiprintf_r+0x50>
 800f260:	ebba 0b04 	subs.w	fp, sl, r4
 800f264:	d00b      	beq.n	800f27e <_svfiprintf_r+0x7a>
 800f266:	465b      	mov	r3, fp
 800f268:	4622      	mov	r2, r4
 800f26a:	4629      	mov	r1, r5
 800f26c:	4638      	mov	r0, r7
 800f26e:	f7ff ff6d 	bl	800f14c <__ssputs_r>
 800f272:	3001      	adds	r0, #1
 800f274:	f000 80aa 	beq.w	800f3cc <_svfiprintf_r+0x1c8>
 800f278:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f27a:	445a      	add	r2, fp
 800f27c:	9209      	str	r2, [sp, #36]	; 0x24
 800f27e:	f89a 3000 	ldrb.w	r3, [sl]
 800f282:	2b00      	cmp	r3, #0
 800f284:	f000 80a2 	beq.w	800f3cc <_svfiprintf_r+0x1c8>
 800f288:	2300      	movs	r3, #0
 800f28a:	f04f 32ff 	mov.w	r2, #4294967295
 800f28e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f292:	f10a 0a01 	add.w	sl, sl, #1
 800f296:	9304      	str	r3, [sp, #16]
 800f298:	9307      	str	r3, [sp, #28]
 800f29a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f29e:	931a      	str	r3, [sp, #104]	; 0x68
 800f2a0:	4654      	mov	r4, sl
 800f2a2:	2205      	movs	r2, #5
 800f2a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2a8:	4851      	ldr	r0, [pc, #324]	; (800f3f0 <_svfiprintf_r+0x1ec>)
 800f2aa:	f7f1 f881 	bl	80003b0 <memchr>
 800f2ae:	9a04      	ldr	r2, [sp, #16]
 800f2b0:	b9d8      	cbnz	r0, 800f2ea <_svfiprintf_r+0xe6>
 800f2b2:	06d0      	lsls	r0, r2, #27
 800f2b4:	bf44      	itt	mi
 800f2b6:	2320      	movmi	r3, #32
 800f2b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f2bc:	0711      	lsls	r1, r2, #28
 800f2be:	bf44      	itt	mi
 800f2c0:	232b      	movmi	r3, #43	; 0x2b
 800f2c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f2c6:	f89a 3000 	ldrb.w	r3, [sl]
 800f2ca:	2b2a      	cmp	r3, #42	; 0x2a
 800f2cc:	d015      	beq.n	800f2fa <_svfiprintf_r+0xf6>
 800f2ce:	9a07      	ldr	r2, [sp, #28]
 800f2d0:	4654      	mov	r4, sl
 800f2d2:	2000      	movs	r0, #0
 800f2d4:	f04f 0c0a 	mov.w	ip, #10
 800f2d8:	4621      	mov	r1, r4
 800f2da:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f2de:	3b30      	subs	r3, #48	; 0x30
 800f2e0:	2b09      	cmp	r3, #9
 800f2e2:	d94e      	bls.n	800f382 <_svfiprintf_r+0x17e>
 800f2e4:	b1b0      	cbz	r0, 800f314 <_svfiprintf_r+0x110>
 800f2e6:	9207      	str	r2, [sp, #28]
 800f2e8:	e014      	b.n	800f314 <_svfiprintf_r+0x110>
 800f2ea:	eba0 0308 	sub.w	r3, r0, r8
 800f2ee:	fa09 f303 	lsl.w	r3, r9, r3
 800f2f2:	4313      	orrs	r3, r2
 800f2f4:	9304      	str	r3, [sp, #16]
 800f2f6:	46a2      	mov	sl, r4
 800f2f8:	e7d2      	b.n	800f2a0 <_svfiprintf_r+0x9c>
 800f2fa:	9b03      	ldr	r3, [sp, #12]
 800f2fc:	1d19      	adds	r1, r3, #4
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	9103      	str	r1, [sp, #12]
 800f302:	2b00      	cmp	r3, #0
 800f304:	bfbb      	ittet	lt
 800f306:	425b      	neglt	r3, r3
 800f308:	f042 0202 	orrlt.w	r2, r2, #2
 800f30c:	9307      	strge	r3, [sp, #28]
 800f30e:	9307      	strlt	r3, [sp, #28]
 800f310:	bfb8      	it	lt
 800f312:	9204      	strlt	r2, [sp, #16]
 800f314:	7823      	ldrb	r3, [r4, #0]
 800f316:	2b2e      	cmp	r3, #46	; 0x2e
 800f318:	d10c      	bne.n	800f334 <_svfiprintf_r+0x130>
 800f31a:	7863      	ldrb	r3, [r4, #1]
 800f31c:	2b2a      	cmp	r3, #42	; 0x2a
 800f31e:	d135      	bne.n	800f38c <_svfiprintf_r+0x188>
 800f320:	9b03      	ldr	r3, [sp, #12]
 800f322:	1d1a      	adds	r2, r3, #4
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	9203      	str	r2, [sp, #12]
 800f328:	2b00      	cmp	r3, #0
 800f32a:	bfb8      	it	lt
 800f32c:	f04f 33ff 	movlt.w	r3, #4294967295
 800f330:	3402      	adds	r4, #2
 800f332:	9305      	str	r3, [sp, #20]
 800f334:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f400 <_svfiprintf_r+0x1fc>
 800f338:	7821      	ldrb	r1, [r4, #0]
 800f33a:	2203      	movs	r2, #3
 800f33c:	4650      	mov	r0, sl
 800f33e:	f7f1 f837 	bl	80003b0 <memchr>
 800f342:	b140      	cbz	r0, 800f356 <_svfiprintf_r+0x152>
 800f344:	2340      	movs	r3, #64	; 0x40
 800f346:	eba0 000a 	sub.w	r0, r0, sl
 800f34a:	fa03 f000 	lsl.w	r0, r3, r0
 800f34e:	9b04      	ldr	r3, [sp, #16]
 800f350:	4303      	orrs	r3, r0
 800f352:	3401      	adds	r4, #1
 800f354:	9304      	str	r3, [sp, #16]
 800f356:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f35a:	4826      	ldr	r0, [pc, #152]	; (800f3f4 <_svfiprintf_r+0x1f0>)
 800f35c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f360:	2206      	movs	r2, #6
 800f362:	f7f1 f825 	bl	80003b0 <memchr>
 800f366:	2800      	cmp	r0, #0
 800f368:	d038      	beq.n	800f3dc <_svfiprintf_r+0x1d8>
 800f36a:	4b23      	ldr	r3, [pc, #140]	; (800f3f8 <_svfiprintf_r+0x1f4>)
 800f36c:	bb1b      	cbnz	r3, 800f3b6 <_svfiprintf_r+0x1b2>
 800f36e:	9b03      	ldr	r3, [sp, #12]
 800f370:	3307      	adds	r3, #7
 800f372:	f023 0307 	bic.w	r3, r3, #7
 800f376:	3308      	adds	r3, #8
 800f378:	9303      	str	r3, [sp, #12]
 800f37a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f37c:	4433      	add	r3, r6
 800f37e:	9309      	str	r3, [sp, #36]	; 0x24
 800f380:	e767      	b.n	800f252 <_svfiprintf_r+0x4e>
 800f382:	fb0c 3202 	mla	r2, ip, r2, r3
 800f386:	460c      	mov	r4, r1
 800f388:	2001      	movs	r0, #1
 800f38a:	e7a5      	b.n	800f2d8 <_svfiprintf_r+0xd4>
 800f38c:	2300      	movs	r3, #0
 800f38e:	3401      	adds	r4, #1
 800f390:	9305      	str	r3, [sp, #20]
 800f392:	4619      	mov	r1, r3
 800f394:	f04f 0c0a 	mov.w	ip, #10
 800f398:	4620      	mov	r0, r4
 800f39a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f39e:	3a30      	subs	r2, #48	; 0x30
 800f3a0:	2a09      	cmp	r2, #9
 800f3a2:	d903      	bls.n	800f3ac <_svfiprintf_r+0x1a8>
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d0c5      	beq.n	800f334 <_svfiprintf_r+0x130>
 800f3a8:	9105      	str	r1, [sp, #20]
 800f3aa:	e7c3      	b.n	800f334 <_svfiprintf_r+0x130>
 800f3ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800f3b0:	4604      	mov	r4, r0
 800f3b2:	2301      	movs	r3, #1
 800f3b4:	e7f0      	b.n	800f398 <_svfiprintf_r+0x194>
 800f3b6:	ab03      	add	r3, sp, #12
 800f3b8:	9300      	str	r3, [sp, #0]
 800f3ba:	462a      	mov	r2, r5
 800f3bc:	4b0f      	ldr	r3, [pc, #60]	; (800f3fc <_svfiprintf_r+0x1f8>)
 800f3be:	a904      	add	r1, sp, #16
 800f3c0:	4638      	mov	r0, r7
 800f3c2:	f7fe f895 	bl	800d4f0 <_printf_float>
 800f3c6:	1c42      	adds	r2, r0, #1
 800f3c8:	4606      	mov	r6, r0
 800f3ca:	d1d6      	bne.n	800f37a <_svfiprintf_r+0x176>
 800f3cc:	89ab      	ldrh	r3, [r5, #12]
 800f3ce:	065b      	lsls	r3, r3, #25
 800f3d0:	f53f af2c 	bmi.w	800f22c <_svfiprintf_r+0x28>
 800f3d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f3d6:	b01d      	add	sp, #116	; 0x74
 800f3d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3dc:	ab03      	add	r3, sp, #12
 800f3de:	9300      	str	r3, [sp, #0]
 800f3e0:	462a      	mov	r2, r5
 800f3e2:	4b06      	ldr	r3, [pc, #24]	; (800f3fc <_svfiprintf_r+0x1f8>)
 800f3e4:	a904      	add	r1, sp, #16
 800f3e6:	4638      	mov	r0, r7
 800f3e8:	f7fe fb0e 	bl	800da08 <_printf_i>
 800f3ec:	e7eb      	b.n	800f3c6 <_svfiprintf_r+0x1c2>
 800f3ee:	bf00      	nop
 800f3f0:	0801a4cc 	.word	0x0801a4cc
 800f3f4:	0801a4d6 	.word	0x0801a4d6
 800f3f8:	0800d4f1 	.word	0x0800d4f1
 800f3fc:	0800f14d 	.word	0x0800f14d
 800f400:	0801a4d2 	.word	0x0801a4d2

0800f404 <_sbrk_r>:
 800f404:	b538      	push	{r3, r4, r5, lr}
 800f406:	4d06      	ldr	r5, [pc, #24]	; (800f420 <_sbrk_r+0x1c>)
 800f408:	2300      	movs	r3, #0
 800f40a:	4604      	mov	r4, r0
 800f40c:	4608      	mov	r0, r1
 800f40e:	602b      	str	r3, [r5, #0]
 800f410:	f7f4 f842 	bl	8003498 <_sbrk>
 800f414:	1c43      	adds	r3, r0, #1
 800f416:	d102      	bne.n	800f41e <_sbrk_r+0x1a>
 800f418:	682b      	ldr	r3, [r5, #0]
 800f41a:	b103      	cbz	r3, 800f41e <_sbrk_r+0x1a>
 800f41c:	6023      	str	r3, [r4, #0]
 800f41e:	bd38      	pop	{r3, r4, r5, pc}
 800f420:	2400f2dc 	.word	0x2400f2dc

0800f424 <__assert_func>:
 800f424:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f426:	4614      	mov	r4, r2
 800f428:	461a      	mov	r2, r3
 800f42a:	4b09      	ldr	r3, [pc, #36]	; (800f450 <__assert_func+0x2c>)
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	4605      	mov	r5, r0
 800f430:	68d8      	ldr	r0, [r3, #12]
 800f432:	b14c      	cbz	r4, 800f448 <__assert_func+0x24>
 800f434:	4b07      	ldr	r3, [pc, #28]	; (800f454 <__assert_func+0x30>)
 800f436:	9100      	str	r1, [sp, #0]
 800f438:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f43c:	4906      	ldr	r1, [pc, #24]	; (800f458 <__assert_func+0x34>)
 800f43e:	462b      	mov	r3, r5
 800f440:	f000 f80e 	bl	800f460 <fiprintf>
 800f444:	f000 faa4 	bl	800f990 <abort>
 800f448:	4b04      	ldr	r3, [pc, #16]	; (800f45c <__assert_func+0x38>)
 800f44a:	461c      	mov	r4, r3
 800f44c:	e7f3      	b.n	800f436 <__assert_func+0x12>
 800f44e:	bf00      	nop
 800f450:	24000380 	.word	0x24000380
 800f454:	0801a4dd 	.word	0x0801a4dd
 800f458:	0801a4ea 	.word	0x0801a4ea
 800f45c:	0801a518 	.word	0x0801a518

0800f460 <fiprintf>:
 800f460:	b40e      	push	{r1, r2, r3}
 800f462:	b503      	push	{r0, r1, lr}
 800f464:	4601      	mov	r1, r0
 800f466:	ab03      	add	r3, sp, #12
 800f468:	4805      	ldr	r0, [pc, #20]	; (800f480 <fiprintf+0x20>)
 800f46a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f46e:	6800      	ldr	r0, [r0, #0]
 800f470:	9301      	str	r3, [sp, #4]
 800f472:	f000 f88f 	bl	800f594 <_vfiprintf_r>
 800f476:	b002      	add	sp, #8
 800f478:	f85d eb04 	ldr.w	lr, [sp], #4
 800f47c:	b003      	add	sp, #12
 800f47e:	4770      	bx	lr
 800f480:	24000380 	.word	0x24000380

0800f484 <__ascii_mbtowc>:
 800f484:	b082      	sub	sp, #8
 800f486:	b901      	cbnz	r1, 800f48a <__ascii_mbtowc+0x6>
 800f488:	a901      	add	r1, sp, #4
 800f48a:	b142      	cbz	r2, 800f49e <__ascii_mbtowc+0x1a>
 800f48c:	b14b      	cbz	r3, 800f4a2 <__ascii_mbtowc+0x1e>
 800f48e:	7813      	ldrb	r3, [r2, #0]
 800f490:	600b      	str	r3, [r1, #0]
 800f492:	7812      	ldrb	r2, [r2, #0]
 800f494:	1e10      	subs	r0, r2, #0
 800f496:	bf18      	it	ne
 800f498:	2001      	movne	r0, #1
 800f49a:	b002      	add	sp, #8
 800f49c:	4770      	bx	lr
 800f49e:	4610      	mov	r0, r2
 800f4a0:	e7fb      	b.n	800f49a <__ascii_mbtowc+0x16>
 800f4a2:	f06f 0001 	mvn.w	r0, #1
 800f4a6:	e7f8      	b.n	800f49a <__ascii_mbtowc+0x16>

0800f4a8 <memmove>:
 800f4a8:	4288      	cmp	r0, r1
 800f4aa:	b510      	push	{r4, lr}
 800f4ac:	eb01 0402 	add.w	r4, r1, r2
 800f4b0:	d902      	bls.n	800f4b8 <memmove+0x10>
 800f4b2:	4284      	cmp	r4, r0
 800f4b4:	4623      	mov	r3, r4
 800f4b6:	d807      	bhi.n	800f4c8 <memmove+0x20>
 800f4b8:	1e43      	subs	r3, r0, #1
 800f4ba:	42a1      	cmp	r1, r4
 800f4bc:	d008      	beq.n	800f4d0 <memmove+0x28>
 800f4be:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f4c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f4c6:	e7f8      	b.n	800f4ba <memmove+0x12>
 800f4c8:	4402      	add	r2, r0
 800f4ca:	4601      	mov	r1, r0
 800f4cc:	428a      	cmp	r2, r1
 800f4ce:	d100      	bne.n	800f4d2 <memmove+0x2a>
 800f4d0:	bd10      	pop	{r4, pc}
 800f4d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f4d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f4da:	e7f7      	b.n	800f4cc <memmove+0x24>

0800f4dc <__malloc_lock>:
 800f4dc:	4801      	ldr	r0, [pc, #4]	; (800f4e4 <__malloc_lock+0x8>)
 800f4de:	f000 bc17 	b.w	800fd10 <__retarget_lock_acquire_recursive>
 800f4e2:	bf00      	nop
 800f4e4:	2400f2e4 	.word	0x2400f2e4

0800f4e8 <__malloc_unlock>:
 800f4e8:	4801      	ldr	r0, [pc, #4]	; (800f4f0 <__malloc_unlock+0x8>)
 800f4ea:	f000 bc12 	b.w	800fd12 <__retarget_lock_release_recursive>
 800f4ee:	bf00      	nop
 800f4f0:	2400f2e4 	.word	0x2400f2e4

0800f4f4 <_realloc_r>:
 800f4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4f6:	4607      	mov	r7, r0
 800f4f8:	4614      	mov	r4, r2
 800f4fa:	460e      	mov	r6, r1
 800f4fc:	b921      	cbnz	r1, 800f508 <_realloc_r+0x14>
 800f4fe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f502:	4611      	mov	r1, r2
 800f504:	f7ff bdc8 	b.w	800f098 <_malloc_r>
 800f508:	b922      	cbnz	r2, 800f514 <_realloc_r+0x20>
 800f50a:	f7ff fd75 	bl	800eff8 <_free_r>
 800f50e:	4625      	mov	r5, r4
 800f510:	4628      	mov	r0, r5
 800f512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f514:	f000 fc62 	bl	800fddc <_malloc_usable_size_r>
 800f518:	42a0      	cmp	r0, r4
 800f51a:	d20f      	bcs.n	800f53c <_realloc_r+0x48>
 800f51c:	4621      	mov	r1, r4
 800f51e:	4638      	mov	r0, r7
 800f520:	f7ff fdba 	bl	800f098 <_malloc_r>
 800f524:	4605      	mov	r5, r0
 800f526:	2800      	cmp	r0, #0
 800f528:	d0f2      	beq.n	800f510 <_realloc_r+0x1c>
 800f52a:	4631      	mov	r1, r6
 800f52c:	4622      	mov	r2, r4
 800f52e:	f7fd ff39 	bl	800d3a4 <memcpy>
 800f532:	4631      	mov	r1, r6
 800f534:	4638      	mov	r0, r7
 800f536:	f7ff fd5f 	bl	800eff8 <_free_r>
 800f53a:	e7e9      	b.n	800f510 <_realloc_r+0x1c>
 800f53c:	4635      	mov	r5, r6
 800f53e:	e7e7      	b.n	800f510 <_realloc_r+0x1c>

0800f540 <__sfputc_r>:
 800f540:	6893      	ldr	r3, [r2, #8]
 800f542:	3b01      	subs	r3, #1
 800f544:	2b00      	cmp	r3, #0
 800f546:	b410      	push	{r4}
 800f548:	6093      	str	r3, [r2, #8]
 800f54a:	da08      	bge.n	800f55e <__sfputc_r+0x1e>
 800f54c:	6994      	ldr	r4, [r2, #24]
 800f54e:	42a3      	cmp	r3, r4
 800f550:	db01      	blt.n	800f556 <__sfputc_r+0x16>
 800f552:	290a      	cmp	r1, #10
 800f554:	d103      	bne.n	800f55e <__sfputc_r+0x1e>
 800f556:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f55a:	f000 b94b 	b.w	800f7f4 <__swbuf_r>
 800f55e:	6813      	ldr	r3, [r2, #0]
 800f560:	1c58      	adds	r0, r3, #1
 800f562:	6010      	str	r0, [r2, #0]
 800f564:	7019      	strb	r1, [r3, #0]
 800f566:	4608      	mov	r0, r1
 800f568:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f56c:	4770      	bx	lr

0800f56e <__sfputs_r>:
 800f56e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f570:	4606      	mov	r6, r0
 800f572:	460f      	mov	r7, r1
 800f574:	4614      	mov	r4, r2
 800f576:	18d5      	adds	r5, r2, r3
 800f578:	42ac      	cmp	r4, r5
 800f57a:	d101      	bne.n	800f580 <__sfputs_r+0x12>
 800f57c:	2000      	movs	r0, #0
 800f57e:	e007      	b.n	800f590 <__sfputs_r+0x22>
 800f580:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f584:	463a      	mov	r2, r7
 800f586:	4630      	mov	r0, r6
 800f588:	f7ff ffda 	bl	800f540 <__sfputc_r>
 800f58c:	1c43      	adds	r3, r0, #1
 800f58e:	d1f3      	bne.n	800f578 <__sfputs_r+0xa>
 800f590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f594 <_vfiprintf_r>:
 800f594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f598:	460d      	mov	r5, r1
 800f59a:	b09d      	sub	sp, #116	; 0x74
 800f59c:	4614      	mov	r4, r2
 800f59e:	4698      	mov	r8, r3
 800f5a0:	4606      	mov	r6, r0
 800f5a2:	b118      	cbz	r0, 800f5ac <_vfiprintf_r+0x18>
 800f5a4:	6983      	ldr	r3, [r0, #24]
 800f5a6:	b90b      	cbnz	r3, 800f5ac <_vfiprintf_r+0x18>
 800f5a8:	f000 fb14 	bl	800fbd4 <__sinit>
 800f5ac:	4b89      	ldr	r3, [pc, #548]	; (800f7d4 <_vfiprintf_r+0x240>)
 800f5ae:	429d      	cmp	r5, r3
 800f5b0:	d11b      	bne.n	800f5ea <_vfiprintf_r+0x56>
 800f5b2:	6875      	ldr	r5, [r6, #4]
 800f5b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f5b6:	07d9      	lsls	r1, r3, #31
 800f5b8:	d405      	bmi.n	800f5c6 <_vfiprintf_r+0x32>
 800f5ba:	89ab      	ldrh	r3, [r5, #12]
 800f5bc:	059a      	lsls	r2, r3, #22
 800f5be:	d402      	bmi.n	800f5c6 <_vfiprintf_r+0x32>
 800f5c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f5c2:	f000 fba5 	bl	800fd10 <__retarget_lock_acquire_recursive>
 800f5c6:	89ab      	ldrh	r3, [r5, #12]
 800f5c8:	071b      	lsls	r3, r3, #28
 800f5ca:	d501      	bpl.n	800f5d0 <_vfiprintf_r+0x3c>
 800f5cc:	692b      	ldr	r3, [r5, #16]
 800f5ce:	b9eb      	cbnz	r3, 800f60c <_vfiprintf_r+0x78>
 800f5d0:	4629      	mov	r1, r5
 800f5d2:	4630      	mov	r0, r6
 800f5d4:	f000 f96e 	bl	800f8b4 <__swsetup_r>
 800f5d8:	b1c0      	cbz	r0, 800f60c <_vfiprintf_r+0x78>
 800f5da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f5dc:	07dc      	lsls	r4, r3, #31
 800f5de:	d50e      	bpl.n	800f5fe <_vfiprintf_r+0x6a>
 800f5e0:	f04f 30ff 	mov.w	r0, #4294967295
 800f5e4:	b01d      	add	sp, #116	; 0x74
 800f5e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5ea:	4b7b      	ldr	r3, [pc, #492]	; (800f7d8 <_vfiprintf_r+0x244>)
 800f5ec:	429d      	cmp	r5, r3
 800f5ee:	d101      	bne.n	800f5f4 <_vfiprintf_r+0x60>
 800f5f0:	68b5      	ldr	r5, [r6, #8]
 800f5f2:	e7df      	b.n	800f5b4 <_vfiprintf_r+0x20>
 800f5f4:	4b79      	ldr	r3, [pc, #484]	; (800f7dc <_vfiprintf_r+0x248>)
 800f5f6:	429d      	cmp	r5, r3
 800f5f8:	bf08      	it	eq
 800f5fa:	68f5      	ldreq	r5, [r6, #12]
 800f5fc:	e7da      	b.n	800f5b4 <_vfiprintf_r+0x20>
 800f5fe:	89ab      	ldrh	r3, [r5, #12]
 800f600:	0598      	lsls	r0, r3, #22
 800f602:	d4ed      	bmi.n	800f5e0 <_vfiprintf_r+0x4c>
 800f604:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f606:	f000 fb84 	bl	800fd12 <__retarget_lock_release_recursive>
 800f60a:	e7e9      	b.n	800f5e0 <_vfiprintf_r+0x4c>
 800f60c:	2300      	movs	r3, #0
 800f60e:	9309      	str	r3, [sp, #36]	; 0x24
 800f610:	2320      	movs	r3, #32
 800f612:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f616:	f8cd 800c 	str.w	r8, [sp, #12]
 800f61a:	2330      	movs	r3, #48	; 0x30
 800f61c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f7e0 <_vfiprintf_r+0x24c>
 800f620:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f624:	f04f 0901 	mov.w	r9, #1
 800f628:	4623      	mov	r3, r4
 800f62a:	469a      	mov	sl, r3
 800f62c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f630:	b10a      	cbz	r2, 800f636 <_vfiprintf_r+0xa2>
 800f632:	2a25      	cmp	r2, #37	; 0x25
 800f634:	d1f9      	bne.n	800f62a <_vfiprintf_r+0x96>
 800f636:	ebba 0b04 	subs.w	fp, sl, r4
 800f63a:	d00b      	beq.n	800f654 <_vfiprintf_r+0xc0>
 800f63c:	465b      	mov	r3, fp
 800f63e:	4622      	mov	r2, r4
 800f640:	4629      	mov	r1, r5
 800f642:	4630      	mov	r0, r6
 800f644:	f7ff ff93 	bl	800f56e <__sfputs_r>
 800f648:	3001      	adds	r0, #1
 800f64a:	f000 80aa 	beq.w	800f7a2 <_vfiprintf_r+0x20e>
 800f64e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f650:	445a      	add	r2, fp
 800f652:	9209      	str	r2, [sp, #36]	; 0x24
 800f654:	f89a 3000 	ldrb.w	r3, [sl]
 800f658:	2b00      	cmp	r3, #0
 800f65a:	f000 80a2 	beq.w	800f7a2 <_vfiprintf_r+0x20e>
 800f65e:	2300      	movs	r3, #0
 800f660:	f04f 32ff 	mov.w	r2, #4294967295
 800f664:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f668:	f10a 0a01 	add.w	sl, sl, #1
 800f66c:	9304      	str	r3, [sp, #16]
 800f66e:	9307      	str	r3, [sp, #28]
 800f670:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f674:	931a      	str	r3, [sp, #104]	; 0x68
 800f676:	4654      	mov	r4, sl
 800f678:	2205      	movs	r2, #5
 800f67a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f67e:	4858      	ldr	r0, [pc, #352]	; (800f7e0 <_vfiprintf_r+0x24c>)
 800f680:	f7f0 fe96 	bl	80003b0 <memchr>
 800f684:	9a04      	ldr	r2, [sp, #16]
 800f686:	b9d8      	cbnz	r0, 800f6c0 <_vfiprintf_r+0x12c>
 800f688:	06d1      	lsls	r1, r2, #27
 800f68a:	bf44      	itt	mi
 800f68c:	2320      	movmi	r3, #32
 800f68e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f692:	0713      	lsls	r3, r2, #28
 800f694:	bf44      	itt	mi
 800f696:	232b      	movmi	r3, #43	; 0x2b
 800f698:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f69c:	f89a 3000 	ldrb.w	r3, [sl]
 800f6a0:	2b2a      	cmp	r3, #42	; 0x2a
 800f6a2:	d015      	beq.n	800f6d0 <_vfiprintf_r+0x13c>
 800f6a4:	9a07      	ldr	r2, [sp, #28]
 800f6a6:	4654      	mov	r4, sl
 800f6a8:	2000      	movs	r0, #0
 800f6aa:	f04f 0c0a 	mov.w	ip, #10
 800f6ae:	4621      	mov	r1, r4
 800f6b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f6b4:	3b30      	subs	r3, #48	; 0x30
 800f6b6:	2b09      	cmp	r3, #9
 800f6b8:	d94e      	bls.n	800f758 <_vfiprintf_r+0x1c4>
 800f6ba:	b1b0      	cbz	r0, 800f6ea <_vfiprintf_r+0x156>
 800f6bc:	9207      	str	r2, [sp, #28]
 800f6be:	e014      	b.n	800f6ea <_vfiprintf_r+0x156>
 800f6c0:	eba0 0308 	sub.w	r3, r0, r8
 800f6c4:	fa09 f303 	lsl.w	r3, r9, r3
 800f6c8:	4313      	orrs	r3, r2
 800f6ca:	9304      	str	r3, [sp, #16]
 800f6cc:	46a2      	mov	sl, r4
 800f6ce:	e7d2      	b.n	800f676 <_vfiprintf_r+0xe2>
 800f6d0:	9b03      	ldr	r3, [sp, #12]
 800f6d2:	1d19      	adds	r1, r3, #4
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	9103      	str	r1, [sp, #12]
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	bfbb      	ittet	lt
 800f6dc:	425b      	neglt	r3, r3
 800f6de:	f042 0202 	orrlt.w	r2, r2, #2
 800f6e2:	9307      	strge	r3, [sp, #28]
 800f6e4:	9307      	strlt	r3, [sp, #28]
 800f6e6:	bfb8      	it	lt
 800f6e8:	9204      	strlt	r2, [sp, #16]
 800f6ea:	7823      	ldrb	r3, [r4, #0]
 800f6ec:	2b2e      	cmp	r3, #46	; 0x2e
 800f6ee:	d10c      	bne.n	800f70a <_vfiprintf_r+0x176>
 800f6f0:	7863      	ldrb	r3, [r4, #1]
 800f6f2:	2b2a      	cmp	r3, #42	; 0x2a
 800f6f4:	d135      	bne.n	800f762 <_vfiprintf_r+0x1ce>
 800f6f6:	9b03      	ldr	r3, [sp, #12]
 800f6f8:	1d1a      	adds	r2, r3, #4
 800f6fa:	681b      	ldr	r3, [r3, #0]
 800f6fc:	9203      	str	r2, [sp, #12]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	bfb8      	it	lt
 800f702:	f04f 33ff 	movlt.w	r3, #4294967295
 800f706:	3402      	adds	r4, #2
 800f708:	9305      	str	r3, [sp, #20]
 800f70a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f7f0 <_vfiprintf_r+0x25c>
 800f70e:	7821      	ldrb	r1, [r4, #0]
 800f710:	2203      	movs	r2, #3
 800f712:	4650      	mov	r0, sl
 800f714:	f7f0 fe4c 	bl	80003b0 <memchr>
 800f718:	b140      	cbz	r0, 800f72c <_vfiprintf_r+0x198>
 800f71a:	2340      	movs	r3, #64	; 0x40
 800f71c:	eba0 000a 	sub.w	r0, r0, sl
 800f720:	fa03 f000 	lsl.w	r0, r3, r0
 800f724:	9b04      	ldr	r3, [sp, #16]
 800f726:	4303      	orrs	r3, r0
 800f728:	3401      	adds	r4, #1
 800f72a:	9304      	str	r3, [sp, #16]
 800f72c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f730:	482c      	ldr	r0, [pc, #176]	; (800f7e4 <_vfiprintf_r+0x250>)
 800f732:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f736:	2206      	movs	r2, #6
 800f738:	f7f0 fe3a 	bl	80003b0 <memchr>
 800f73c:	2800      	cmp	r0, #0
 800f73e:	d03f      	beq.n	800f7c0 <_vfiprintf_r+0x22c>
 800f740:	4b29      	ldr	r3, [pc, #164]	; (800f7e8 <_vfiprintf_r+0x254>)
 800f742:	bb1b      	cbnz	r3, 800f78c <_vfiprintf_r+0x1f8>
 800f744:	9b03      	ldr	r3, [sp, #12]
 800f746:	3307      	adds	r3, #7
 800f748:	f023 0307 	bic.w	r3, r3, #7
 800f74c:	3308      	adds	r3, #8
 800f74e:	9303      	str	r3, [sp, #12]
 800f750:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f752:	443b      	add	r3, r7
 800f754:	9309      	str	r3, [sp, #36]	; 0x24
 800f756:	e767      	b.n	800f628 <_vfiprintf_r+0x94>
 800f758:	fb0c 3202 	mla	r2, ip, r2, r3
 800f75c:	460c      	mov	r4, r1
 800f75e:	2001      	movs	r0, #1
 800f760:	e7a5      	b.n	800f6ae <_vfiprintf_r+0x11a>
 800f762:	2300      	movs	r3, #0
 800f764:	3401      	adds	r4, #1
 800f766:	9305      	str	r3, [sp, #20]
 800f768:	4619      	mov	r1, r3
 800f76a:	f04f 0c0a 	mov.w	ip, #10
 800f76e:	4620      	mov	r0, r4
 800f770:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f774:	3a30      	subs	r2, #48	; 0x30
 800f776:	2a09      	cmp	r2, #9
 800f778:	d903      	bls.n	800f782 <_vfiprintf_r+0x1ee>
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	d0c5      	beq.n	800f70a <_vfiprintf_r+0x176>
 800f77e:	9105      	str	r1, [sp, #20]
 800f780:	e7c3      	b.n	800f70a <_vfiprintf_r+0x176>
 800f782:	fb0c 2101 	mla	r1, ip, r1, r2
 800f786:	4604      	mov	r4, r0
 800f788:	2301      	movs	r3, #1
 800f78a:	e7f0      	b.n	800f76e <_vfiprintf_r+0x1da>
 800f78c:	ab03      	add	r3, sp, #12
 800f78e:	9300      	str	r3, [sp, #0]
 800f790:	462a      	mov	r2, r5
 800f792:	4b16      	ldr	r3, [pc, #88]	; (800f7ec <_vfiprintf_r+0x258>)
 800f794:	a904      	add	r1, sp, #16
 800f796:	4630      	mov	r0, r6
 800f798:	f7fd feaa 	bl	800d4f0 <_printf_float>
 800f79c:	4607      	mov	r7, r0
 800f79e:	1c78      	adds	r0, r7, #1
 800f7a0:	d1d6      	bne.n	800f750 <_vfiprintf_r+0x1bc>
 800f7a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f7a4:	07d9      	lsls	r1, r3, #31
 800f7a6:	d405      	bmi.n	800f7b4 <_vfiprintf_r+0x220>
 800f7a8:	89ab      	ldrh	r3, [r5, #12]
 800f7aa:	059a      	lsls	r2, r3, #22
 800f7ac:	d402      	bmi.n	800f7b4 <_vfiprintf_r+0x220>
 800f7ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f7b0:	f000 faaf 	bl	800fd12 <__retarget_lock_release_recursive>
 800f7b4:	89ab      	ldrh	r3, [r5, #12]
 800f7b6:	065b      	lsls	r3, r3, #25
 800f7b8:	f53f af12 	bmi.w	800f5e0 <_vfiprintf_r+0x4c>
 800f7bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f7be:	e711      	b.n	800f5e4 <_vfiprintf_r+0x50>
 800f7c0:	ab03      	add	r3, sp, #12
 800f7c2:	9300      	str	r3, [sp, #0]
 800f7c4:	462a      	mov	r2, r5
 800f7c6:	4b09      	ldr	r3, [pc, #36]	; (800f7ec <_vfiprintf_r+0x258>)
 800f7c8:	a904      	add	r1, sp, #16
 800f7ca:	4630      	mov	r0, r6
 800f7cc:	f7fe f91c 	bl	800da08 <_printf_i>
 800f7d0:	e7e4      	b.n	800f79c <_vfiprintf_r+0x208>
 800f7d2:	bf00      	nop
 800f7d4:	0801a644 	.word	0x0801a644
 800f7d8:	0801a664 	.word	0x0801a664
 800f7dc:	0801a624 	.word	0x0801a624
 800f7e0:	0801a4cc 	.word	0x0801a4cc
 800f7e4:	0801a4d6 	.word	0x0801a4d6
 800f7e8:	0800d4f1 	.word	0x0800d4f1
 800f7ec:	0800f56f 	.word	0x0800f56f
 800f7f0:	0801a4d2 	.word	0x0801a4d2

0800f7f4 <__swbuf_r>:
 800f7f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7f6:	460e      	mov	r6, r1
 800f7f8:	4614      	mov	r4, r2
 800f7fa:	4605      	mov	r5, r0
 800f7fc:	b118      	cbz	r0, 800f806 <__swbuf_r+0x12>
 800f7fe:	6983      	ldr	r3, [r0, #24]
 800f800:	b90b      	cbnz	r3, 800f806 <__swbuf_r+0x12>
 800f802:	f000 f9e7 	bl	800fbd4 <__sinit>
 800f806:	4b21      	ldr	r3, [pc, #132]	; (800f88c <__swbuf_r+0x98>)
 800f808:	429c      	cmp	r4, r3
 800f80a:	d12b      	bne.n	800f864 <__swbuf_r+0x70>
 800f80c:	686c      	ldr	r4, [r5, #4]
 800f80e:	69a3      	ldr	r3, [r4, #24]
 800f810:	60a3      	str	r3, [r4, #8]
 800f812:	89a3      	ldrh	r3, [r4, #12]
 800f814:	071a      	lsls	r2, r3, #28
 800f816:	d52f      	bpl.n	800f878 <__swbuf_r+0x84>
 800f818:	6923      	ldr	r3, [r4, #16]
 800f81a:	b36b      	cbz	r3, 800f878 <__swbuf_r+0x84>
 800f81c:	6923      	ldr	r3, [r4, #16]
 800f81e:	6820      	ldr	r0, [r4, #0]
 800f820:	1ac0      	subs	r0, r0, r3
 800f822:	6963      	ldr	r3, [r4, #20]
 800f824:	b2f6      	uxtb	r6, r6
 800f826:	4283      	cmp	r3, r0
 800f828:	4637      	mov	r7, r6
 800f82a:	dc04      	bgt.n	800f836 <__swbuf_r+0x42>
 800f82c:	4621      	mov	r1, r4
 800f82e:	4628      	mov	r0, r5
 800f830:	f000 f93c 	bl	800faac <_fflush_r>
 800f834:	bb30      	cbnz	r0, 800f884 <__swbuf_r+0x90>
 800f836:	68a3      	ldr	r3, [r4, #8]
 800f838:	3b01      	subs	r3, #1
 800f83a:	60a3      	str	r3, [r4, #8]
 800f83c:	6823      	ldr	r3, [r4, #0]
 800f83e:	1c5a      	adds	r2, r3, #1
 800f840:	6022      	str	r2, [r4, #0]
 800f842:	701e      	strb	r6, [r3, #0]
 800f844:	6963      	ldr	r3, [r4, #20]
 800f846:	3001      	adds	r0, #1
 800f848:	4283      	cmp	r3, r0
 800f84a:	d004      	beq.n	800f856 <__swbuf_r+0x62>
 800f84c:	89a3      	ldrh	r3, [r4, #12]
 800f84e:	07db      	lsls	r3, r3, #31
 800f850:	d506      	bpl.n	800f860 <__swbuf_r+0x6c>
 800f852:	2e0a      	cmp	r6, #10
 800f854:	d104      	bne.n	800f860 <__swbuf_r+0x6c>
 800f856:	4621      	mov	r1, r4
 800f858:	4628      	mov	r0, r5
 800f85a:	f000 f927 	bl	800faac <_fflush_r>
 800f85e:	b988      	cbnz	r0, 800f884 <__swbuf_r+0x90>
 800f860:	4638      	mov	r0, r7
 800f862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f864:	4b0a      	ldr	r3, [pc, #40]	; (800f890 <__swbuf_r+0x9c>)
 800f866:	429c      	cmp	r4, r3
 800f868:	d101      	bne.n	800f86e <__swbuf_r+0x7a>
 800f86a:	68ac      	ldr	r4, [r5, #8]
 800f86c:	e7cf      	b.n	800f80e <__swbuf_r+0x1a>
 800f86e:	4b09      	ldr	r3, [pc, #36]	; (800f894 <__swbuf_r+0xa0>)
 800f870:	429c      	cmp	r4, r3
 800f872:	bf08      	it	eq
 800f874:	68ec      	ldreq	r4, [r5, #12]
 800f876:	e7ca      	b.n	800f80e <__swbuf_r+0x1a>
 800f878:	4621      	mov	r1, r4
 800f87a:	4628      	mov	r0, r5
 800f87c:	f000 f81a 	bl	800f8b4 <__swsetup_r>
 800f880:	2800      	cmp	r0, #0
 800f882:	d0cb      	beq.n	800f81c <__swbuf_r+0x28>
 800f884:	f04f 37ff 	mov.w	r7, #4294967295
 800f888:	e7ea      	b.n	800f860 <__swbuf_r+0x6c>
 800f88a:	bf00      	nop
 800f88c:	0801a644 	.word	0x0801a644
 800f890:	0801a664 	.word	0x0801a664
 800f894:	0801a624 	.word	0x0801a624

0800f898 <__ascii_wctomb>:
 800f898:	b149      	cbz	r1, 800f8ae <__ascii_wctomb+0x16>
 800f89a:	2aff      	cmp	r2, #255	; 0xff
 800f89c:	bf85      	ittet	hi
 800f89e:	238a      	movhi	r3, #138	; 0x8a
 800f8a0:	6003      	strhi	r3, [r0, #0]
 800f8a2:	700a      	strbls	r2, [r1, #0]
 800f8a4:	f04f 30ff 	movhi.w	r0, #4294967295
 800f8a8:	bf98      	it	ls
 800f8aa:	2001      	movls	r0, #1
 800f8ac:	4770      	bx	lr
 800f8ae:	4608      	mov	r0, r1
 800f8b0:	4770      	bx	lr
	...

0800f8b4 <__swsetup_r>:
 800f8b4:	4b32      	ldr	r3, [pc, #200]	; (800f980 <__swsetup_r+0xcc>)
 800f8b6:	b570      	push	{r4, r5, r6, lr}
 800f8b8:	681d      	ldr	r5, [r3, #0]
 800f8ba:	4606      	mov	r6, r0
 800f8bc:	460c      	mov	r4, r1
 800f8be:	b125      	cbz	r5, 800f8ca <__swsetup_r+0x16>
 800f8c0:	69ab      	ldr	r3, [r5, #24]
 800f8c2:	b913      	cbnz	r3, 800f8ca <__swsetup_r+0x16>
 800f8c4:	4628      	mov	r0, r5
 800f8c6:	f000 f985 	bl	800fbd4 <__sinit>
 800f8ca:	4b2e      	ldr	r3, [pc, #184]	; (800f984 <__swsetup_r+0xd0>)
 800f8cc:	429c      	cmp	r4, r3
 800f8ce:	d10f      	bne.n	800f8f0 <__swsetup_r+0x3c>
 800f8d0:	686c      	ldr	r4, [r5, #4]
 800f8d2:	89a3      	ldrh	r3, [r4, #12]
 800f8d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f8d8:	0719      	lsls	r1, r3, #28
 800f8da:	d42c      	bmi.n	800f936 <__swsetup_r+0x82>
 800f8dc:	06dd      	lsls	r5, r3, #27
 800f8de:	d411      	bmi.n	800f904 <__swsetup_r+0x50>
 800f8e0:	2309      	movs	r3, #9
 800f8e2:	6033      	str	r3, [r6, #0]
 800f8e4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f8e8:	81a3      	strh	r3, [r4, #12]
 800f8ea:	f04f 30ff 	mov.w	r0, #4294967295
 800f8ee:	e03e      	b.n	800f96e <__swsetup_r+0xba>
 800f8f0:	4b25      	ldr	r3, [pc, #148]	; (800f988 <__swsetup_r+0xd4>)
 800f8f2:	429c      	cmp	r4, r3
 800f8f4:	d101      	bne.n	800f8fa <__swsetup_r+0x46>
 800f8f6:	68ac      	ldr	r4, [r5, #8]
 800f8f8:	e7eb      	b.n	800f8d2 <__swsetup_r+0x1e>
 800f8fa:	4b24      	ldr	r3, [pc, #144]	; (800f98c <__swsetup_r+0xd8>)
 800f8fc:	429c      	cmp	r4, r3
 800f8fe:	bf08      	it	eq
 800f900:	68ec      	ldreq	r4, [r5, #12]
 800f902:	e7e6      	b.n	800f8d2 <__swsetup_r+0x1e>
 800f904:	0758      	lsls	r0, r3, #29
 800f906:	d512      	bpl.n	800f92e <__swsetup_r+0x7a>
 800f908:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f90a:	b141      	cbz	r1, 800f91e <__swsetup_r+0x6a>
 800f90c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f910:	4299      	cmp	r1, r3
 800f912:	d002      	beq.n	800f91a <__swsetup_r+0x66>
 800f914:	4630      	mov	r0, r6
 800f916:	f7ff fb6f 	bl	800eff8 <_free_r>
 800f91a:	2300      	movs	r3, #0
 800f91c:	6363      	str	r3, [r4, #52]	; 0x34
 800f91e:	89a3      	ldrh	r3, [r4, #12]
 800f920:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f924:	81a3      	strh	r3, [r4, #12]
 800f926:	2300      	movs	r3, #0
 800f928:	6063      	str	r3, [r4, #4]
 800f92a:	6923      	ldr	r3, [r4, #16]
 800f92c:	6023      	str	r3, [r4, #0]
 800f92e:	89a3      	ldrh	r3, [r4, #12]
 800f930:	f043 0308 	orr.w	r3, r3, #8
 800f934:	81a3      	strh	r3, [r4, #12]
 800f936:	6923      	ldr	r3, [r4, #16]
 800f938:	b94b      	cbnz	r3, 800f94e <__swsetup_r+0x9a>
 800f93a:	89a3      	ldrh	r3, [r4, #12]
 800f93c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f940:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f944:	d003      	beq.n	800f94e <__swsetup_r+0x9a>
 800f946:	4621      	mov	r1, r4
 800f948:	4630      	mov	r0, r6
 800f94a:	f000 fa07 	bl	800fd5c <__smakebuf_r>
 800f94e:	89a0      	ldrh	r0, [r4, #12]
 800f950:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f954:	f010 0301 	ands.w	r3, r0, #1
 800f958:	d00a      	beq.n	800f970 <__swsetup_r+0xbc>
 800f95a:	2300      	movs	r3, #0
 800f95c:	60a3      	str	r3, [r4, #8]
 800f95e:	6963      	ldr	r3, [r4, #20]
 800f960:	425b      	negs	r3, r3
 800f962:	61a3      	str	r3, [r4, #24]
 800f964:	6923      	ldr	r3, [r4, #16]
 800f966:	b943      	cbnz	r3, 800f97a <__swsetup_r+0xc6>
 800f968:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f96c:	d1ba      	bne.n	800f8e4 <__swsetup_r+0x30>
 800f96e:	bd70      	pop	{r4, r5, r6, pc}
 800f970:	0781      	lsls	r1, r0, #30
 800f972:	bf58      	it	pl
 800f974:	6963      	ldrpl	r3, [r4, #20]
 800f976:	60a3      	str	r3, [r4, #8]
 800f978:	e7f4      	b.n	800f964 <__swsetup_r+0xb0>
 800f97a:	2000      	movs	r0, #0
 800f97c:	e7f7      	b.n	800f96e <__swsetup_r+0xba>
 800f97e:	bf00      	nop
 800f980:	24000380 	.word	0x24000380
 800f984:	0801a644 	.word	0x0801a644
 800f988:	0801a664 	.word	0x0801a664
 800f98c:	0801a624 	.word	0x0801a624

0800f990 <abort>:
 800f990:	b508      	push	{r3, lr}
 800f992:	2006      	movs	r0, #6
 800f994:	f000 fa52 	bl	800fe3c <raise>
 800f998:	2001      	movs	r0, #1
 800f99a:	f7f3 fd4d 	bl	8003438 <_exit>
	...

0800f9a0 <__sflush_r>:
 800f9a0:	898a      	ldrh	r2, [r1, #12]
 800f9a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9a6:	4605      	mov	r5, r0
 800f9a8:	0710      	lsls	r0, r2, #28
 800f9aa:	460c      	mov	r4, r1
 800f9ac:	d458      	bmi.n	800fa60 <__sflush_r+0xc0>
 800f9ae:	684b      	ldr	r3, [r1, #4]
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	dc05      	bgt.n	800f9c0 <__sflush_r+0x20>
 800f9b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	dc02      	bgt.n	800f9c0 <__sflush_r+0x20>
 800f9ba:	2000      	movs	r0, #0
 800f9bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f9c2:	2e00      	cmp	r6, #0
 800f9c4:	d0f9      	beq.n	800f9ba <__sflush_r+0x1a>
 800f9c6:	2300      	movs	r3, #0
 800f9c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f9cc:	682f      	ldr	r7, [r5, #0]
 800f9ce:	602b      	str	r3, [r5, #0]
 800f9d0:	d032      	beq.n	800fa38 <__sflush_r+0x98>
 800f9d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f9d4:	89a3      	ldrh	r3, [r4, #12]
 800f9d6:	075a      	lsls	r2, r3, #29
 800f9d8:	d505      	bpl.n	800f9e6 <__sflush_r+0x46>
 800f9da:	6863      	ldr	r3, [r4, #4]
 800f9dc:	1ac0      	subs	r0, r0, r3
 800f9de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f9e0:	b10b      	cbz	r3, 800f9e6 <__sflush_r+0x46>
 800f9e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f9e4:	1ac0      	subs	r0, r0, r3
 800f9e6:	2300      	movs	r3, #0
 800f9e8:	4602      	mov	r2, r0
 800f9ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f9ec:	6a21      	ldr	r1, [r4, #32]
 800f9ee:	4628      	mov	r0, r5
 800f9f0:	47b0      	blx	r6
 800f9f2:	1c43      	adds	r3, r0, #1
 800f9f4:	89a3      	ldrh	r3, [r4, #12]
 800f9f6:	d106      	bne.n	800fa06 <__sflush_r+0x66>
 800f9f8:	6829      	ldr	r1, [r5, #0]
 800f9fa:	291d      	cmp	r1, #29
 800f9fc:	d82c      	bhi.n	800fa58 <__sflush_r+0xb8>
 800f9fe:	4a2a      	ldr	r2, [pc, #168]	; (800faa8 <__sflush_r+0x108>)
 800fa00:	40ca      	lsrs	r2, r1
 800fa02:	07d6      	lsls	r6, r2, #31
 800fa04:	d528      	bpl.n	800fa58 <__sflush_r+0xb8>
 800fa06:	2200      	movs	r2, #0
 800fa08:	6062      	str	r2, [r4, #4]
 800fa0a:	04d9      	lsls	r1, r3, #19
 800fa0c:	6922      	ldr	r2, [r4, #16]
 800fa0e:	6022      	str	r2, [r4, #0]
 800fa10:	d504      	bpl.n	800fa1c <__sflush_r+0x7c>
 800fa12:	1c42      	adds	r2, r0, #1
 800fa14:	d101      	bne.n	800fa1a <__sflush_r+0x7a>
 800fa16:	682b      	ldr	r3, [r5, #0]
 800fa18:	b903      	cbnz	r3, 800fa1c <__sflush_r+0x7c>
 800fa1a:	6560      	str	r0, [r4, #84]	; 0x54
 800fa1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fa1e:	602f      	str	r7, [r5, #0]
 800fa20:	2900      	cmp	r1, #0
 800fa22:	d0ca      	beq.n	800f9ba <__sflush_r+0x1a>
 800fa24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fa28:	4299      	cmp	r1, r3
 800fa2a:	d002      	beq.n	800fa32 <__sflush_r+0x92>
 800fa2c:	4628      	mov	r0, r5
 800fa2e:	f7ff fae3 	bl	800eff8 <_free_r>
 800fa32:	2000      	movs	r0, #0
 800fa34:	6360      	str	r0, [r4, #52]	; 0x34
 800fa36:	e7c1      	b.n	800f9bc <__sflush_r+0x1c>
 800fa38:	6a21      	ldr	r1, [r4, #32]
 800fa3a:	2301      	movs	r3, #1
 800fa3c:	4628      	mov	r0, r5
 800fa3e:	47b0      	blx	r6
 800fa40:	1c41      	adds	r1, r0, #1
 800fa42:	d1c7      	bne.n	800f9d4 <__sflush_r+0x34>
 800fa44:	682b      	ldr	r3, [r5, #0]
 800fa46:	2b00      	cmp	r3, #0
 800fa48:	d0c4      	beq.n	800f9d4 <__sflush_r+0x34>
 800fa4a:	2b1d      	cmp	r3, #29
 800fa4c:	d001      	beq.n	800fa52 <__sflush_r+0xb2>
 800fa4e:	2b16      	cmp	r3, #22
 800fa50:	d101      	bne.n	800fa56 <__sflush_r+0xb6>
 800fa52:	602f      	str	r7, [r5, #0]
 800fa54:	e7b1      	b.n	800f9ba <__sflush_r+0x1a>
 800fa56:	89a3      	ldrh	r3, [r4, #12]
 800fa58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa5c:	81a3      	strh	r3, [r4, #12]
 800fa5e:	e7ad      	b.n	800f9bc <__sflush_r+0x1c>
 800fa60:	690f      	ldr	r7, [r1, #16]
 800fa62:	2f00      	cmp	r7, #0
 800fa64:	d0a9      	beq.n	800f9ba <__sflush_r+0x1a>
 800fa66:	0793      	lsls	r3, r2, #30
 800fa68:	680e      	ldr	r6, [r1, #0]
 800fa6a:	bf08      	it	eq
 800fa6c:	694b      	ldreq	r3, [r1, #20]
 800fa6e:	600f      	str	r7, [r1, #0]
 800fa70:	bf18      	it	ne
 800fa72:	2300      	movne	r3, #0
 800fa74:	eba6 0807 	sub.w	r8, r6, r7
 800fa78:	608b      	str	r3, [r1, #8]
 800fa7a:	f1b8 0f00 	cmp.w	r8, #0
 800fa7e:	dd9c      	ble.n	800f9ba <__sflush_r+0x1a>
 800fa80:	6a21      	ldr	r1, [r4, #32]
 800fa82:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fa84:	4643      	mov	r3, r8
 800fa86:	463a      	mov	r2, r7
 800fa88:	4628      	mov	r0, r5
 800fa8a:	47b0      	blx	r6
 800fa8c:	2800      	cmp	r0, #0
 800fa8e:	dc06      	bgt.n	800fa9e <__sflush_r+0xfe>
 800fa90:	89a3      	ldrh	r3, [r4, #12]
 800fa92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa96:	81a3      	strh	r3, [r4, #12]
 800fa98:	f04f 30ff 	mov.w	r0, #4294967295
 800fa9c:	e78e      	b.n	800f9bc <__sflush_r+0x1c>
 800fa9e:	4407      	add	r7, r0
 800faa0:	eba8 0800 	sub.w	r8, r8, r0
 800faa4:	e7e9      	b.n	800fa7a <__sflush_r+0xda>
 800faa6:	bf00      	nop
 800faa8:	20400001 	.word	0x20400001

0800faac <_fflush_r>:
 800faac:	b538      	push	{r3, r4, r5, lr}
 800faae:	690b      	ldr	r3, [r1, #16]
 800fab0:	4605      	mov	r5, r0
 800fab2:	460c      	mov	r4, r1
 800fab4:	b913      	cbnz	r3, 800fabc <_fflush_r+0x10>
 800fab6:	2500      	movs	r5, #0
 800fab8:	4628      	mov	r0, r5
 800faba:	bd38      	pop	{r3, r4, r5, pc}
 800fabc:	b118      	cbz	r0, 800fac6 <_fflush_r+0x1a>
 800fabe:	6983      	ldr	r3, [r0, #24]
 800fac0:	b90b      	cbnz	r3, 800fac6 <_fflush_r+0x1a>
 800fac2:	f000 f887 	bl	800fbd4 <__sinit>
 800fac6:	4b14      	ldr	r3, [pc, #80]	; (800fb18 <_fflush_r+0x6c>)
 800fac8:	429c      	cmp	r4, r3
 800faca:	d11b      	bne.n	800fb04 <_fflush_r+0x58>
 800facc:	686c      	ldr	r4, [r5, #4]
 800face:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d0ef      	beq.n	800fab6 <_fflush_r+0xa>
 800fad6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fad8:	07d0      	lsls	r0, r2, #31
 800fada:	d404      	bmi.n	800fae6 <_fflush_r+0x3a>
 800fadc:	0599      	lsls	r1, r3, #22
 800fade:	d402      	bmi.n	800fae6 <_fflush_r+0x3a>
 800fae0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fae2:	f000 f915 	bl	800fd10 <__retarget_lock_acquire_recursive>
 800fae6:	4628      	mov	r0, r5
 800fae8:	4621      	mov	r1, r4
 800faea:	f7ff ff59 	bl	800f9a0 <__sflush_r>
 800faee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800faf0:	07da      	lsls	r2, r3, #31
 800faf2:	4605      	mov	r5, r0
 800faf4:	d4e0      	bmi.n	800fab8 <_fflush_r+0xc>
 800faf6:	89a3      	ldrh	r3, [r4, #12]
 800faf8:	059b      	lsls	r3, r3, #22
 800fafa:	d4dd      	bmi.n	800fab8 <_fflush_r+0xc>
 800fafc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fafe:	f000 f908 	bl	800fd12 <__retarget_lock_release_recursive>
 800fb02:	e7d9      	b.n	800fab8 <_fflush_r+0xc>
 800fb04:	4b05      	ldr	r3, [pc, #20]	; (800fb1c <_fflush_r+0x70>)
 800fb06:	429c      	cmp	r4, r3
 800fb08:	d101      	bne.n	800fb0e <_fflush_r+0x62>
 800fb0a:	68ac      	ldr	r4, [r5, #8]
 800fb0c:	e7df      	b.n	800face <_fflush_r+0x22>
 800fb0e:	4b04      	ldr	r3, [pc, #16]	; (800fb20 <_fflush_r+0x74>)
 800fb10:	429c      	cmp	r4, r3
 800fb12:	bf08      	it	eq
 800fb14:	68ec      	ldreq	r4, [r5, #12]
 800fb16:	e7da      	b.n	800face <_fflush_r+0x22>
 800fb18:	0801a644 	.word	0x0801a644
 800fb1c:	0801a664 	.word	0x0801a664
 800fb20:	0801a624 	.word	0x0801a624

0800fb24 <std>:
 800fb24:	2300      	movs	r3, #0
 800fb26:	b510      	push	{r4, lr}
 800fb28:	4604      	mov	r4, r0
 800fb2a:	e9c0 3300 	strd	r3, r3, [r0]
 800fb2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fb32:	6083      	str	r3, [r0, #8]
 800fb34:	8181      	strh	r1, [r0, #12]
 800fb36:	6643      	str	r3, [r0, #100]	; 0x64
 800fb38:	81c2      	strh	r2, [r0, #14]
 800fb3a:	6183      	str	r3, [r0, #24]
 800fb3c:	4619      	mov	r1, r3
 800fb3e:	2208      	movs	r2, #8
 800fb40:	305c      	adds	r0, #92	; 0x5c
 800fb42:	f7fd fc3d 	bl	800d3c0 <memset>
 800fb46:	4b05      	ldr	r3, [pc, #20]	; (800fb5c <std+0x38>)
 800fb48:	6263      	str	r3, [r4, #36]	; 0x24
 800fb4a:	4b05      	ldr	r3, [pc, #20]	; (800fb60 <std+0x3c>)
 800fb4c:	62a3      	str	r3, [r4, #40]	; 0x28
 800fb4e:	4b05      	ldr	r3, [pc, #20]	; (800fb64 <std+0x40>)
 800fb50:	62e3      	str	r3, [r4, #44]	; 0x2c
 800fb52:	4b05      	ldr	r3, [pc, #20]	; (800fb68 <std+0x44>)
 800fb54:	6224      	str	r4, [r4, #32]
 800fb56:	6323      	str	r3, [r4, #48]	; 0x30
 800fb58:	bd10      	pop	{r4, pc}
 800fb5a:	bf00      	nop
 800fb5c:	0800fe75 	.word	0x0800fe75
 800fb60:	0800fe97 	.word	0x0800fe97
 800fb64:	0800fecf 	.word	0x0800fecf
 800fb68:	0800fef3 	.word	0x0800fef3

0800fb6c <_cleanup_r>:
 800fb6c:	4901      	ldr	r1, [pc, #4]	; (800fb74 <_cleanup_r+0x8>)
 800fb6e:	f000 b8af 	b.w	800fcd0 <_fwalk_reent>
 800fb72:	bf00      	nop
 800fb74:	0800faad 	.word	0x0800faad

0800fb78 <__sfmoreglue>:
 800fb78:	b570      	push	{r4, r5, r6, lr}
 800fb7a:	1e4a      	subs	r2, r1, #1
 800fb7c:	2568      	movs	r5, #104	; 0x68
 800fb7e:	4355      	muls	r5, r2
 800fb80:	460e      	mov	r6, r1
 800fb82:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fb86:	f7ff fa87 	bl	800f098 <_malloc_r>
 800fb8a:	4604      	mov	r4, r0
 800fb8c:	b140      	cbz	r0, 800fba0 <__sfmoreglue+0x28>
 800fb8e:	2100      	movs	r1, #0
 800fb90:	e9c0 1600 	strd	r1, r6, [r0]
 800fb94:	300c      	adds	r0, #12
 800fb96:	60a0      	str	r0, [r4, #8]
 800fb98:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fb9c:	f7fd fc10 	bl	800d3c0 <memset>
 800fba0:	4620      	mov	r0, r4
 800fba2:	bd70      	pop	{r4, r5, r6, pc}

0800fba4 <__sfp_lock_acquire>:
 800fba4:	4801      	ldr	r0, [pc, #4]	; (800fbac <__sfp_lock_acquire+0x8>)
 800fba6:	f000 b8b3 	b.w	800fd10 <__retarget_lock_acquire_recursive>
 800fbaa:	bf00      	nop
 800fbac:	2400f2e8 	.word	0x2400f2e8

0800fbb0 <__sfp_lock_release>:
 800fbb0:	4801      	ldr	r0, [pc, #4]	; (800fbb8 <__sfp_lock_release+0x8>)
 800fbb2:	f000 b8ae 	b.w	800fd12 <__retarget_lock_release_recursive>
 800fbb6:	bf00      	nop
 800fbb8:	2400f2e8 	.word	0x2400f2e8

0800fbbc <__sinit_lock_acquire>:
 800fbbc:	4801      	ldr	r0, [pc, #4]	; (800fbc4 <__sinit_lock_acquire+0x8>)
 800fbbe:	f000 b8a7 	b.w	800fd10 <__retarget_lock_acquire_recursive>
 800fbc2:	bf00      	nop
 800fbc4:	2400f2e3 	.word	0x2400f2e3

0800fbc8 <__sinit_lock_release>:
 800fbc8:	4801      	ldr	r0, [pc, #4]	; (800fbd0 <__sinit_lock_release+0x8>)
 800fbca:	f000 b8a2 	b.w	800fd12 <__retarget_lock_release_recursive>
 800fbce:	bf00      	nop
 800fbd0:	2400f2e3 	.word	0x2400f2e3

0800fbd4 <__sinit>:
 800fbd4:	b510      	push	{r4, lr}
 800fbd6:	4604      	mov	r4, r0
 800fbd8:	f7ff fff0 	bl	800fbbc <__sinit_lock_acquire>
 800fbdc:	69a3      	ldr	r3, [r4, #24]
 800fbde:	b11b      	cbz	r3, 800fbe8 <__sinit+0x14>
 800fbe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fbe4:	f7ff bff0 	b.w	800fbc8 <__sinit_lock_release>
 800fbe8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fbec:	6523      	str	r3, [r4, #80]	; 0x50
 800fbee:	4b13      	ldr	r3, [pc, #76]	; (800fc3c <__sinit+0x68>)
 800fbf0:	4a13      	ldr	r2, [pc, #76]	; (800fc40 <__sinit+0x6c>)
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	62a2      	str	r2, [r4, #40]	; 0x28
 800fbf6:	42a3      	cmp	r3, r4
 800fbf8:	bf04      	itt	eq
 800fbfa:	2301      	moveq	r3, #1
 800fbfc:	61a3      	streq	r3, [r4, #24]
 800fbfe:	4620      	mov	r0, r4
 800fc00:	f000 f820 	bl	800fc44 <__sfp>
 800fc04:	6060      	str	r0, [r4, #4]
 800fc06:	4620      	mov	r0, r4
 800fc08:	f000 f81c 	bl	800fc44 <__sfp>
 800fc0c:	60a0      	str	r0, [r4, #8]
 800fc0e:	4620      	mov	r0, r4
 800fc10:	f000 f818 	bl	800fc44 <__sfp>
 800fc14:	2200      	movs	r2, #0
 800fc16:	60e0      	str	r0, [r4, #12]
 800fc18:	2104      	movs	r1, #4
 800fc1a:	6860      	ldr	r0, [r4, #4]
 800fc1c:	f7ff ff82 	bl	800fb24 <std>
 800fc20:	68a0      	ldr	r0, [r4, #8]
 800fc22:	2201      	movs	r2, #1
 800fc24:	2109      	movs	r1, #9
 800fc26:	f7ff ff7d 	bl	800fb24 <std>
 800fc2a:	68e0      	ldr	r0, [r4, #12]
 800fc2c:	2202      	movs	r2, #2
 800fc2e:	2112      	movs	r1, #18
 800fc30:	f7ff ff78 	bl	800fb24 <std>
 800fc34:	2301      	movs	r3, #1
 800fc36:	61a3      	str	r3, [r4, #24]
 800fc38:	e7d2      	b.n	800fbe0 <__sinit+0xc>
 800fc3a:	bf00      	nop
 800fc3c:	0801a2a4 	.word	0x0801a2a4
 800fc40:	0800fb6d 	.word	0x0800fb6d

0800fc44 <__sfp>:
 800fc44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc46:	4607      	mov	r7, r0
 800fc48:	f7ff ffac 	bl	800fba4 <__sfp_lock_acquire>
 800fc4c:	4b1e      	ldr	r3, [pc, #120]	; (800fcc8 <__sfp+0x84>)
 800fc4e:	681e      	ldr	r6, [r3, #0]
 800fc50:	69b3      	ldr	r3, [r6, #24]
 800fc52:	b913      	cbnz	r3, 800fc5a <__sfp+0x16>
 800fc54:	4630      	mov	r0, r6
 800fc56:	f7ff ffbd 	bl	800fbd4 <__sinit>
 800fc5a:	3648      	adds	r6, #72	; 0x48
 800fc5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fc60:	3b01      	subs	r3, #1
 800fc62:	d503      	bpl.n	800fc6c <__sfp+0x28>
 800fc64:	6833      	ldr	r3, [r6, #0]
 800fc66:	b30b      	cbz	r3, 800fcac <__sfp+0x68>
 800fc68:	6836      	ldr	r6, [r6, #0]
 800fc6a:	e7f7      	b.n	800fc5c <__sfp+0x18>
 800fc6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fc70:	b9d5      	cbnz	r5, 800fca8 <__sfp+0x64>
 800fc72:	4b16      	ldr	r3, [pc, #88]	; (800fccc <__sfp+0x88>)
 800fc74:	60e3      	str	r3, [r4, #12]
 800fc76:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fc7a:	6665      	str	r5, [r4, #100]	; 0x64
 800fc7c:	f000 f847 	bl	800fd0e <__retarget_lock_init_recursive>
 800fc80:	f7ff ff96 	bl	800fbb0 <__sfp_lock_release>
 800fc84:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fc88:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fc8c:	6025      	str	r5, [r4, #0]
 800fc8e:	61a5      	str	r5, [r4, #24]
 800fc90:	2208      	movs	r2, #8
 800fc92:	4629      	mov	r1, r5
 800fc94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fc98:	f7fd fb92 	bl	800d3c0 <memset>
 800fc9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fca0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fca4:	4620      	mov	r0, r4
 800fca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fca8:	3468      	adds	r4, #104	; 0x68
 800fcaa:	e7d9      	b.n	800fc60 <__sfp+0x1c>
 800fcac:	2104      	movs	r1, #4
 800fcae:	4638      	mov	r0, r7
 800fcb0:	f7ff ff62 	bl	800fb78 <__sfmoreglue>
 800fcb4:	4604      	mov	r4, r0
 800fcb6:	6030      	str	r0, [r6, #0]
 800fcb8:	2800      	cmp	r0, #0
 800fcba:	d1d5      	bne.n	800fc68 <__sfp+0x24>
 800fcbc:	f7ff ff78 	bl	800fbb0 <__sfp_lock_release>
 800fcc0:	230c      	movs	r3, #12
 800fcc2:	603b      	str	r3, [r7, #0]
 800fcc4:	e7ee      	b.n	800fca4 <__sfp+0x60>
 800fcc6:	bf00      	nop
 800fcc8:	0801a2a4 	.word	0x0801a2a4
 800fccc:	ffff0001 	.word	0xffff0001

0800fcd0 <_fwalk_reent>:
 800fcd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fcd4:	4606      	mov	r6, r0
 800fcd6:	4688      	mov	r8, r1
 800fcd8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fcdc:	2700      	movs	r7, #0
 800fcde:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fce2:	f1b9 0901 	subs.w	r9, r9, #1
 800fce6:	d505      	bpl.n	800fcf4 <_fwalk_reent+0x24>
 800fce8:	6824      	ldr	r4, [r4, #0]
 800fcea:	2c00      	cmp	r4, #0
 800fcec:	d1f7      	bne.n	800fcde <_fwalk_reent+0xe>
 800fcee:	4638      	mov	r0, r7
 800fcf0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fcf4:	89ab      	ldrh	r3, [r5, #12]
 800fcf6:	2b01      	cmp	r3, #1
 800fcf8:	d907      	bls.n	800fd0a <_fwalk_reent+0x3a>
 800fcfa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fcfe:	3301      	adds	r3, #1
 800fd00:	d003      	beq.n	800fd0a <_fwalk_reent+0x3a>
 800fd02:	4629      	mov	r1, r5
 800fd04:	4630      	mov	r0, r6
 800fd06:	47c0      	blx	r8
 800fd08:	4307      	orrs	r7, r0
 800fd0a:	3568      	adds	r5, #104	; 0x68
 800fd0c:	e7e9      	b.n	800fce2 <_fwalk_reent+0x12>

0800fd0e <__retarget_lock_init_recursive>:
 800fd0e:	4770      	bx	lr

0800fd10 <__retarget_lock_acquire_recursive>:
 800fd10:	4770      	bx	lr

0800fd12 <__retarget_lock_release_recursive>:
 800fd12:	4770      	bx	lr

0800fd14 <__swhatbuf_r>:
 800fd14:	b570      	push	{r4, r5, r6, lr}
 800fd16:	460e      	mov	r6, r1
 800fd18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd1c:	2900      	cmp	r1, #0
 800fd1e:	b096      	sub	sp, #88	; 0x58
 800fd20:	4614      	mov	r4, r2
 800fd22:	461d      	mov	r5, r3
 800fd24:	da07      	bge.n	800fd36 <__swhatbuf_r+0x22>
 800fd26:	2300      	movs	r3, #0
 800fd28:	602b      	str	r3, [r5, #0]
 800fd2a:	89b3      	ldrh	r3, [r6, #12]
 800fd2c:	061a      	lsls	r2, r3, #24
 800fd2e:	d410      	bmi.n	800fd52 <__swhatbuf_r+0x3e>
 800fd30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fd34:	e00e      	b.n	800fd54 <__swhatbuf_r+0x40>
 800fd36:	466a      	mov	r2, sp
 800fd38:	f000 f902 	bl	800ff40 <_fstat_r>
 800fd3c:	2800      	cmp	r0, #0
 800fd3e:	dbf2      	blt.n	800fd26 <__swhatbuf_r+0x12>
 800fd40:	9a01      	ldr	r2, [sp, #4]
 800fd42:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fd46:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fd4a:	425a      	negs	r2, r3
 800fd4c:	415a      	adcs	r2, r3
 800fd4e:	602a      	str	r2, [r5, #0]
 800fd50:	e7ee      	b.n	800fd30 <__swhatbuf_r+0x1c>
 800fd52:	2340      	movs	r3, #64	; 0x40
 800fd54:	2000      	movs	r0, #0
 800fd56:	6023      	str	r3, [r4, #0]
 800fd58:	b016      	add	sp, #88	; 0x58
 800fd5a:	bd70      	pop	{r4, r5, r6, pc}

0800fd5c <__smakebuf_r>:
 800fd5c:	898b      	ldrh	r3, [r1, #12]
 800fd5e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fd60:	079d      	lsls	r5, r3, #30
 800fd62:	4606      	mov	r6, r0
 800fd64:	460c      	mov	r4, r1
 800fd66:	d507      	bpl.n	800fd78 <__smakebuf_r+0x1c>
 800fd68:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fd6c:	6023      	str	r3, [r4, #0]
 800fd6e:	6123      	str	r3, [r4, #16]
 800fd70:	2301      	movs	r3, #1
 800fd72:	6163      	str	r3, [r4, #20]
 800fd74:	b002      	add	sp, #8
 800fd76:	bd70      	pop	{r4, r5, r6, pc}
 800fd78:	ab01      	add	r3, sp, #4
 800fd7a:	466a      	mov	r2, sp
 800fd7c:	f7ff ffca 	bl	800fd14 <__swhatbuf_r>
 800fd80:	9900      	ldr	r1, [sp, #0]
 800fd82:	4605      	mov	r5, r0
 800fd84:	4630      	mov	r0, r6
 800fd86:	f7ff f987 	bl	800f098 <_malloc_r>
 800fd8a:	b948      	cbnz	r0, 800fda0 <__smakebuf_r+0x44>
 800fd8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fd90:	059a      	lsls	r2, r3, #22
 800fd92:	d4ef      	bmi.n	800fd74 <__smakebuf_r+0x18>
 800fd94:	f023 0303 	bic.w	r3, r3, #3
 800fd98:	f043 0302 	orr.w	r3, r3, #2
 800fd9c:	81a3      	strh	r3, [r4, #12]
 800fd9e:	e7e3      	b.n	800fd68 <__smakebuf_r+0xc>
 800fda0:	4b0d      	ldr	r3, [pc, #52]	; (800fdd8 <__smakebuf_r+0x7c>)
 800fda2:	62b3      	str	r3, [r6, #40]	; 0x28
 800fda4:	89a3      	ldrh	r3, [r4, #12]
 800fda6:	6020      	str	r0, [r4, #0]
 800fda8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fdac:	81a3      	strh	r3, [r4, #12]
 800fdae:	9b00      	ldr	r3, [sp, #0]
 800fdb0:	6163      	str	r3, [r4, #20]
 800fdb2:	9b01      	ldr	r3, [sp, #4]
 800fdb4:	6120      	str	r0, [r4, #16]
 800fdb6:	b15b      	cbz	r3, 800fdd0 <__smakebuf_r+0x74>
 800fdb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fdbc:	4630      	mov	r0, r6
 800fdbe:	f000 f8d1 	bl	800ff64 <_isatty_r>
 800fdc2:	b128      	cbz	r0, 800fdd0 <__smakebuf_r+0x74>
 800fdc4:	89a3      	ldrh	r3, [r4, #12]
 800fdc6:	f023 0303 	bic.w	r3, r3, #3
 800fdca:	f043 0301 	orr.w	r3, r3, #1
 800fdce:	81a3      	strh	r3, [r4, #12]
 800fdd0:	89a0      	ldrh	r0, [r4, #12]
 800fdd2:	4305      	orrs	r5, r0
 800fdd4:	81a5      	strh	r5, [r4, #12]
 800fdd6:	e7cd      	b.n	800fd74 <__smakebuf_r+0x18>
 800fdd8:	0800fb6d 	.word	0x0800fb6d

0800fddc <_malloc_usable_size_r>:
 800fddc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fde0:	1f18      	subs	r0, r3, #4
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	bfbc      	itt	lt
 800fde6:	580b      	ldrlt	r3, [r1, r0]
 800fde8:	18c0      	addlt	r0, r0, r3
 800fdea:	4770      	bx	lr

0800fdec <_raise_r>:
 800fdec:	291f      	cmp	r1, #31
 800fdee:	b538      	push	{r3, r4, r5, lr}
 800fdf0:	4604      	mov	r4, r0
 800fdf2:	460d      	mov	r5, r1
 800fdf4:	d904      	bls.n	800fe00 <_raise_r+0x14>
 800fdf6:	2316      	movs	r3, #22
 800fdf8:	6003      	str	r3, [r0, #0]
 800fdfa:	f04f 30ff 	mov.w	r0, #4294967295
 800fdfe:	bd38      	pop	{r3, r4, r5, pc}
 800fe00:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fe02:	b112      	cbz	r2, 800fe0a <_raise_r+0x1e>
 800fe04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fe08:	b94b      	cbnz	r3, 800fe1e <_raise_r+0x32>
 800fe0a:	4620      	mov	r0, r4
 800fe0c:	f000 f830 	bl	800fe70 <_getpid_r>
 800fe10:	462a      	mov	r2, r5
 800fe12:	4601      	mov	r1, r0
 800fe14:	4620      	mov	r0, r4
 800fe16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fe1a:	f000 b817 	b.w	800fe4c <_kill_r>
 800fe1e:	2b01      	cmp	r3, #1
 800fe20:	d00a      	beq.n	800fe38 <_raise_r+0x4c>
 800fe22:	1c59      	adds	r1, r3, #1
 800fe24:	d103      	bne.n	800fe2e <_raise_r+0x42>
 800fe26:	2316      	movs	r3, #22
 800fe28:	6003      	str	r3, [r0, #0]
 800fe2a:	2001      	movs	r0, #1
 800fe2c:	e7e7      	b.n	800fdfe <_raise_r+0x12>
 800fe2e:	2400      	movs	r4, #0
 800fe30:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fe34:	4628      	mov	r0, r5
 800fe36:	4798      	blx	r3
 800fe38:	2000      	movs	r0, #0
 800fe3a:	e7e0      	b.n	800fdfe <_raise_r+0x12>

0800fe3c <raise>:
 800fe3c:	4b02      	ldr	r3, [pc, #8]	; (800fe48 <raise+0xc>)
 800fe3e:	4601      	mov	r1, r0
 800fe40:	6818      	ldr	r0, [r3, #0]
 800fe42:	f7ff bfd3 	b.w	800fdec <_raise_r>
 800fe46:	bf00      	nop
 800fe48:	24000380 	.word	0x24000380

0800fe4c <_kill_r>:
 800fe4c:	b538      	push	{r3, r4, r5, lr}
 800fe4e:	4d07      	ldr	r5, [pc, #28]	; (800fe6c <_kill_r+0x20>)
 800fe50:	2300      	movs	r3, #0
 800fe52:	4604      	mov	r4, r0
 800fe54:	4608      	mov	r0, r1
 800fe56:	4611      	mov	r1, r2
 800fe58:	602b      	str	r3, [r5, #0]
 800fe5a:	f7f3 fae3 	bl	8003424 <_kill>
 800fe5e:	1c43      	adds	r3, r0, #1
 800fe60:	d102      	bne.n	800fe68 <_kill_r+0x1c>
 800fe62:	682b      	ldr	r3, [r5, #0]
 800fe64:	b103      	cbz	r3, 800fe68 <_kill_r+0x1c>
 800fe66:	6023      	str	r3, [r4, #0]
 800fe68:	bd38      	pop	{r3, r4, r5, pc}
 800fe6a:	bf00      	nop
 800fe6c:	2400f2dc 	.word	0x2400f2dc

0800fe70 <_getpid_r>:
 800fe70:	f7f3 bad6 	b.w	8003420 <_getpid>

0800fe74 <__sread>:
 800fe74:	b510      	push	{r4, lr}
 800fe76:	460c      	mov	r4, r1
 800fe78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fe7c:	f000 f894 	bl	800ffa8 <_read_r>
 800fe80:	2800      	cmp	r0, #0
 800fe82:	bfab      	itete	ge
 800fe84:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fe86:	89a3      	ldrhlt	r3, [r4, #12]
 800fe88:	181b      	addge	r3, r3, r0
 800fe8a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fe8e:	bfac      	ite	ge
 800fe90:	6563      	strge	r3, [r4, #84]	; 0x54
 800fe92:	81a3      	strhlt	r3, [r4, #12]
 800fe94:	bd10      	pop	{r4, pc}

0800fe96 <__swrite>:
 800fe96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe9a:	461f      	mov	r7, r3
 800fe9c:	898b      	ldrh	r3, [r1, #12]
 800fe9e:	05db      	lsls	r3, r3, #23
 800fea0:	4605      	mov	r5, r0
 800fea2:	460c      	mov	r4, r1
 800fea4:	4616      	mov	r6, r2
 800fea6:	d505      	bpl.n	800feb4 <__swrite+0x1e>
 800fea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800feac:	2302      	movs	r3, #2
 800feae:	2200      	movs	r2, #0
 800feb0:	f000 f868 	bl	800ff84 <_lseek_r>
 800feb4:	89a3      	ldrh	r3, [r4, #12]
 800feb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800feba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800febe:	81a3      	strh	r3, [r4, #12]
 800fec0:	4632      	mov	r2, r6
 800fec2:	463b      	mov	r3, r7
 800fec4:	4628      	mov	r0, r5
 800fec6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800feca:	f000 b817 	b.w	800fefc <_write_r>

0800fece <__sseek>:
 800fece:	b510      	push	{r4, lr}
 800fed0:	460c      	mov	r4, r1
 800fed2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fed6:	f000 f855 	bl	800ff84 <_lseek_r>
 800feda:	1c43      	adds	r3, r0, #1
 800fedc:	89a3      	ldrh	r3, [r4, #12]
 800fede:	bf15      	itete	ne
 800fee0:	6560      	strne	r0, [r4, #84]	; 0x54
 800fee2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fee6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800feea:	81a3      	strheq	r3, [r4, #12]
 800feec:	bf18      	it	ne
 800feee:	81a3      	strhne	r3, [r4, #12]
 800fef0:	bd10      	pop	{r4, pc}

0800fef2 <__sclose>:
 800fef2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fef6:	f000 b813 	b.w	800ff20 <_close_r>
	...

0800fefc <_write_r>:
 800fefc:	b538      	push	{r3, r4, r5, lr}
 800fefe:	4d07      	ldr	r5, [pc, #28]	; (800ff1c <_write_r+0x20>)
 800ff00:	4604      	mov	r4, r0
 800ff02:	4608      	mov	r0, r1
 800ff04:	4611      	mov	r1, r2
 800ff06:	2200      	movs	r2, #0
 800ff08:	602a      	str	r2, [r5, #0]
 800ff0a:	461a      	mov	r2, r3
 800ff0c:	f7f3 faa8 	bl	8003460 <_write>
 800ff10:	1c43      	adds	r3, r0, #1
 800ff12:	d102      	bne.n	800ff1a <_write_r+0x1e>
 800ff14:	682b      	ldr	r3, [r5, #0]
 800ff16:	b103      	cbz	r3, 800ff1a <_write_r+0x1e>
 800ff18:	6023      	str	r3, [r4, #0]
 800ff1a:	bd38      	pop	{r3, r4, r5, pc}
 800ff1c:	2400f2dc 	.word	0x2400f2dc

0800ff20 <_close_r>:
 800ff20:	b538      	push	{r3, r4, r5, lr}
 800ff22:	4d06      	ldr	r5, [pc, #24]	; (800ff3c <_close_r+0x1c>)
 800ff24:	2300      	movs	r3, #0
 800ff26:	4604      	mov	r4, r0
 800ff28:	4608      	mov	r0, r1
 800ff2a:	602b      	str	r3, [r5, #0]
 800ff2c:	f7f3 faa6 	bl	800347c <_close>
 800ff30:	1c43      	adds	r3, r0, #1
 800ff32:	d102      	bne.n	800ff3a <_close_r+0x1a>
 800ff34:	682b      	ldr	r3, [r5, #0]
 800ff36:	b103      	cbz	r3, 800ff3a <_close_r+0x1a>
 800ff38:	6023      	str	r3, [r4, #0]
 800ff3a:	bd38      	pop	{r3, r4, r5, pc}
 800ff3c:	2400f2dc 	.word	0x2400f2dc

0800ff40 <_fstat_r>:
 800ff40:	b538      	push	{r3, r4, r5, lr}
 800ff42:	4d07      	ldr	r5, [pc, #28]	; (800ff60 <_fstat_r+0x20>)
 800ff44:	2300      	movs	r3, #0
 800ff46:	4604      	mov	r4, r0
 800ff48:	4608      	mov	r0, r1
 800ff4a:	4611      	mov	r1, r2
 800ff4c:	602b      	str	r3, [r5, #0]
 800ff4e:	f7f3 fa99 	bl	8003484 <_fstat>
 800ff52:	1c43      	adds	r3, r0, #1
 800ff54:	d102      	bne.n	800ff5c <_fstat_r+0x1c>
 800ff56:	682b      	ldr	r3, [r5, #0]
 800ff58:	b103      	cbz	r3, 800ff5c <_fstat_r+0x1c>
 800ff5a:	6023      	str	r3, [r4, #0]
 800ff5c:	bd38      	pop	{r3, r4, r5, pc}
 800ff5e:	bf00      	nop
 800ff60:	2400f2dc 	.word	0x2400f2dc

0800ff64 <_isatty_r>:
 800ff64:	b538      	push	{r3, r4, r5, lr}
 800ff66:	4d06      	ldr	r5, [pc, #24]	; (800ff80 <_isatty_r+0x1c>)
 800ff68:	2300      	movs	r3, #0
 800ff6a:	4604      	mov	r4, r0
 800ff6c:	4608      	mov	r0, r1
 800ff6e:	602b      	str	r3, [r5, #0]
 800ff70:	f7f3 fa8e 	bl	8003490 <_isatty>
 800ff74:	1c43      	adds	r3, r0, #1
 800ff76:	d102      	bne.n	800ff7e <_isatty_r+0x1a>
 800ff78:	682b      	ldr	r3, [r5, #0]
 800ff7a:	b103      	cbz	r3, 800ff7e <_isatty_r+0x1a>
 800ff7c:	6023      	str	r3, [r4, #0]
 800ff7e:	bd38      	pop	{r3, r4, r5, pc}
 800ff80:	2400f2dc 	.word	0x2400f2dc

0800ff84 <_lseek_r>:
 800ff84:	b538      	push	{r3, r4, r5, lr}
 800ff86:	4d07      	ldr	r5, [pc, #28]	; (800ffa4 <_lseek_r+0x20>)
 800ff88:	4604      	mov	r4, r0
 800ff8a:	4608      	mov	r0, r1
 800ff8c:	4611      	mov	r1, r2
 800ff8e:	2200      	movs	r2, #0
 800ff90:	602a      	str	r2, [r5, #0]
 800ff92:	461a      	mov	r2, r3
 800ff94:	f7f3 fa7e 	bl	8003494 <_lseek>
 800ff98:	1c43      	adds	r3, r0, #1
 800ff9a:	d102      	bne.n	800ffa2 <_lseek_r+0x1e>
 800ff9c:	682b      	ldr	r3, [r5, #0]
 800ff9e:	b103      	cbz	r3, 800ffa2 <_lseek_r+0x1e>
 800ffa0:	6023      	str	r3, [r4, #0]
 800ffa2:	bd38      	pop	{r3, r4, r5, pc}
 800ffa4:	2400f2dc 	.word	0x2400f2dc

0800ffa8 <_read_r>:
 800ffa8:	b538      	push	{r3, r4, r5, lr}
 800ffaa:	4d07      	ldr	r5, [pc, #28]	; (800ffc8 <_read_r+0x20>)
 800ffac:	4604      	mov	r4, r0
 800ffae:	4608      	mov	r0, r1
 800ffb0:	4611      	mov	r1, r2
 800ffb2:	2200      	movs	r2, #0
 800ffb4:	602a      	str	r2, [r5, #0]
 800ffb6:	461a      	mov	r2, r3
 800ffb8:	f7f3 fa44 	bl	8003444 <_read>
 800ffbc:	1c43      	adds	r3, r0, #1
 800ffbe:	d102      	bne.n	800ffc6 <_read_r+0x1e>
 800ffc0:	682b      	ldr	r3, [r5, #0]
 800ffc2:	b103      	cbz	r3, 800ffc6 <_read_r+0x1e>
 800ffc4:	6023      	str	r3, [r4, #0]
 800ffc6:	bd38      	pop	{r3, r4, r5, pc}
 800ffc8:	2400f2dc 	.word	0x2400f2dc
 800ffcc:	00000000 	.word	0x00000000

0800ffd0 <exp>:
 800ffd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffd4:	b087      	sub	sp, #28
 800ffd6:	ed8d 0b00 	vstr	d0, [sp]
 800ffda:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ffde:	f46f 7372 	mvn.w	r3, #968	; 0x3c8
 800ffe2:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800ffe6:	18f7      	adds	r7, r6, r3
 800ffe8:	2f3e      	cmp	r7, #62	; 0x3e
 800ffea:	d929      	bls.n	8010040 <exp+0x70>
 800ffec:	2f00      	cmp	r7, #0
 800ffee:	da08      	bge.n	8010002 <exp+0x32>
 800fff0:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800fff4:	ed9d 7b00 	vldr	d7, [sp]
 800fff8:	ee37 0b00 	vadd.f64	d0, d7, d0
 800fffc:	b007      	add	sp, #28
 800fffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010002:	f5b6 6f81 	cmp.w	r6, #1032	; 0x408
 8010006:	d91a      	bls.n	801003e <exp+0x6e>
 8010008:	4b65      	ldr	r3, [pc, #404]	; (80101a0 <exp+0x1d0>)
 801000a:	2200      	movs	r2, #0
 801000c:	4299      	cmp	r1, r3
 801000e:	bf08      	it	eq
 8010010:	4290      	cmpeq	r0, r2
 8010012:	f000 80b6 	beq.w	8010182 <exp+0x1b2>
 8010016:	f240 73ff 	movw	r3, #2047	; 0x7ff
 801001a:	429e      	cmp	r6, r3
 801001c:	d0e8      	beq.n	800fff0 <exp+0x20>
 801001e:	2800      	cmp	r0, #0
 8010020:	f171 0300 	sbcs.w	r3, r1, #0
 8010024:	f04f 0000 	mov.w	r0, #0
 8010028:	da04      	bge.n	8010034 <exp+0x64>
 801002a:	b007      	add	sp, #28
 801002c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010030:	f000 b8da 	b.w	80101e8 <__math_uflow>
 8010034:	b007      	add	sp, #28
 8010036:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801003a:	f000 b8dd 	b.w	80101f8 <__math_oflow>
 801003e:	2600      	movs	r6, #0
 8010040:	4858      	ldr	r0, [pc, #352]	; (80101a4 <exp+0x1d4>)
 8010042:	ed9d 3b00 	vldr	d3, [sp]
 8010046:	ed90 6b02 	vldr	d6, [r0, #8]
 801004a:	ed90 7b00 	vldr	d7, [r0]
 801004e:	eeb0 4b46 	vmov.f64	d4, d6
 8010052:	eea7 4b03 	vfma.f64	d4, d7, d3
 8010056:	ee34 7b46 	vsub.f64	d7, d4, d6
 801005a:	ed90 6b04 	vldr	d6, [r0, #16]
 801005e:	ee14 ca10 	vmov	ip, s8
 8010062:	eeb0 4b43 	vmov.f64	d4, d3
 8010066:	f00c 017f 	and.w	r1, ip, #127	; 0x7f
 801006a:	eea6 4b07 	vfma.f64	d4, d6, d7
 801006e:	eeb0 6b44 	vmov.f64	d6, d4
 8010072:	ed90 4b06 	vldr	d4, [r0, #24]
 8010076:	1849      	adds	r1, r1, r1
 8010078:	eb00 09c1 	add.w	r9, r0, r1, lsl #3
 801007c:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8010080:	eea4 6b07 	vfma.f64	d6, d4, d7
 8010084:	ed90 3b0a 	vldr	d3, [r0, #40]	; 0x28
 8010088:	ee26 2b06 	vmul.f64	d2, d6, d6
 801008c:	ed91 7b1c 	vldr	d7, [r1, #112]	; 0x70
 8010090:	ed90 4b08 	vldr	d4, [r0, #32]
 8010094:	ee36 7b07 	vadd.f64	d7, d6, d7
 8010098:	e9d9 891e 	ldrd	r8, r9, [r9, #120]	; 0x78
 801009c:	eea3 4b06 	vfma.f64	d4, d3, d6
 80100a0:	eea4 7b02 	vfma.f64	d7, d4, d2
 80100a4:	ed90 3b0e 	vldr	d3, [r0, #56]	; 0x38
 80100a8:	ee22 2b02 	vmul.f64	d2, d2, d2
 80100ac:	ed90 4b0c 	vldr	d4, [r0, #48]	; 0x30
 80100b0:	2700      	movs	r7, #0
 80100b2:	ea4f 3e4c 	mov.w	lr, ip, lsl #13
 80100b6:	eb17 0a08 	adds.w	sl, r7, r8
 80100ba:	eea3 4b06 	vfma.f64	d4, d3, d6
 80100be:	eb4e 0b09 	adc.w	fp, lr, r9
 80100c2:	eea2 7b04 	vfma.f64	d7, d2, d4
 80100c6:	2e00      	cmp	r6, #0
 80100c8:	d156      	bne.n	8010178 <exp+0x1a8>
 80100ca:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80100ce:	4631      	mov	r1, r6
 80100d0:	ea50 0301 	orrs.w	r3, r0, r1
 80100d4:	d113      	bne.n	80100fe <exp+0x12e>
 80100d6:	4a34      	ldr	r2, [pc, #208]	; (80101a8 <exp+0x1d8>)
 80100d8:	eb1a 0407 	adds.w	r4, sl, r7
 80100dc:	eb4b 0502 	adc.w	r5, fp, r2
 80100e0:	ec45 4b10 	vmov	d0, r4, r5
 80100e4:	ec45 4b16 	vmov	d6, r4, r5
 80100e8:	eea7 0b06 	vfma.f64	d0, d7, d6
 80100ec:	ed9f 7b26 	vldr	d7, [pc, #152]	; 8010188 <exp+0x1b8>
 80100f0:	ee20 0b07 	vmul.f64	d0, d0, d7
 80100f4:	b007      	add	sp, #28
 80100f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100fa:	f000 b8b5 	b.w	8010268 <__math_check_oflow>
 80100fe:	4a2b      	ldr	r2, [pc, #172]	; (80101ac <exp+0x1dc>)
 8010100:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8010104:	2100      	movs	r1, #0
 8010106:	eb1a 0301 	adds.w	r3, sl, r1
 801010a:	ee05 3a10 	vmov	s10, r3
 801010e:	eb4b 0302 	adc.w	r3, fp, r2
 8010112:	ee05 3a90 	vmov	s11, r3
 8010116:	ee27 7b05 	vmul.f64	d7, d7, d5
 801011a:	ee35 6b07 	vadd.f64	d6, d5, d7
 801011e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8010122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010126:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8010190 <exp+0x1c0>
 801012a:	d51e      	bpl.n	801016a <exp+0x19a>
 801012c:	ee35 5b46 	vsub.f64	d5, d5, d6
 8010130:	ee36 3b04 	vadd.f64	d3, d6, d4
 8010134:	ee35 7b07 	vadd.f64	d7, d5, d7
 8010138:	ee34 5b43 	vsub.f64	d5, d4, d3
 801013c:	ee35 6b06 	vadd.f64	d6, d5, d6
 8010140:	ee36 6b07 	vadd.f64	d6, d6, d7
 8010144:	ee36 6b03 	vadd.f64	d6, d6, d3
 8010148:	ee36 6b44 	vsub.f64	d6, d6, d4
 801014c:	eeb5 6b40 	vcmp.f64	d6, #0.0
 8010150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010154:	d101      	bne.n	801015a <exp+0x18a>
 8010156:	ed9f 6b10 	vldr	d6, [pc, #64]	; 8010198 <exp+0x1c8>
 801015a:	ed8d 0b02 	vstr	d0, [sp, #8]
 801015e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010162:	ee27 7b00 	vmul.f64	d7, d7, d0
 8010166:	ed8d 7b04 	vstr	d7, [sp, #16]
 801016a:	ee26 0b00 	vmul.f64	d0, d6, d0
 801016e:	b007      	add	sp, #28
 8010170:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010174:	f000 b86f 	b.w	8010256 <__math_check_uflow>
 8010178:	ec4b ab10 	vmov	d0, sl, fp
 801017c:	eea7 0b00 	vfma.f64	d0, d7, d0
 8010180:	e73c      	b.n	800fffc <exp+0x2c>
 8010182:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8010198 <exp+0x1c8>
 8010186:	e739      	b.n	800fffc <exp+0x2c>
 8010188:	00000000 	.word	0x00000000
 801018c:	7f000000 	.word	0x7f000000
 8010190:	00000000 	.word	0x00000000
 8010194:	00100000 	.word	0x00100000
	...
 80101a0:	fff00000 	.word	0xfff00000
 80101a4:	0801a688 	.word	0x0801a688
 80101a8:	c0f00000 	.word	0xc0f00000
 80101ac:	3fe00000 	.word	0x3fe00000

080101b0 <with_errno>:
 80101b0:	b513      	push	{r0, r1, r4, lr}
 80101b2:	4604      	mov	r4, r0
 80101b4:	ed8d 0b00 	vstr	d0, [sp]
 80101b8:	f7fd f8ca 	bl	800d350 <__errno>
 80101bc:	ed9d 0b00 	vldr	d0, [sp]
 80101c0:	6004      	str	r4, [r0, #0]
 80101c2:	b002      	add	sp, #8
 80101c4:	bd10      	pop	{r4, pc}

080101c6 <xflow>:
 80101c6:	b082      	sub	sp, #8
 80101c8:	b158      	cbz	r0, 80101e2 <xflow+0x1c>
 80101ca:	eeb1 7b40 	vneg.f64	d7, d0
 80101ce:	ed8d 7b00 	vstr	d7, [sp]
 80101d2:	ed9d 7b00 	vldr	d7, [sp]
 80101d6:	2022      	movs	r0, #34	; 0x22
 80101d8:	ee20 0b07 	vmul.f64	d0, d0, d7
 80101dc:	b002      	add	sp, #8
 80101de:	f7ff bfe7 	b.w	80101b0 <with_errno>
 80101e2:	eeb0 7b40 	vmov.f64	d7, d0
 80101e6:	e7f2      	b.n	80101ce <xflow+0x8>

080101e8 <__math_uflow>:
 80101e8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80101f0 <__math_uflow+0x8>
 80101ec:	f7ff bfeb 	b.w	80101c6 <xflow>
 80101f0:	00000000 	.word	0x00000000
 80101f4:	10000000 	.word	0x10000000

080101f8 <__math_oflow>:
 80101f8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010200 <__math_oflow+0x8>
 80101fc:	f7ff bfe3 	b.w	80101c6 <xflow>
 8010200:	00000000 	.word	0x00000000
 8010204:	70000000 	.word	0x70000000

08010208 <__math_divzero>:
 8010208:	b082      	sub	sp, #8
 801020a:	2800      	cmp	r0, #0
 801020c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8010210:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 8010214:	fe06 7b07 	vseleq.f64	d7, d6, d7
 8010218:	ed8d 7b00 	vstr	d7, [sp]
 801021c:	ed9d 0b00 	vldr	d0, [sp]
 8010220:	ed9f 7b03 	vldr	d7, [pc, #12]	; 8010230 <__math_divzero+0x28>
 8010224:	2022      	movs	r0, #34	; 0x22
 8010226:	ee80 0b07 	vdiv.f64	d0, d0, d7
 801022a:	b002      	add	sp, #8
 801022c:	f7ff bfc0 	b.w	80101b0 <with_errno>
	...

08010238 <__math_invalid>:
 8010238:	eeb0 7b40 	vmov.f64	d7, d0
 801023c:	eeb4 7b47 	vcmp.f64	d7, d7
 8010240:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010244:	ee30 6b40 	vsub.f64	d6, d0, d0
 8010248:	ee86 0b06 	vdiv.f64	d0, d6, d6
 801024c:	d602      	bvs.n	8010254 <__math_invalid+0x1c>
 801024e:	2021      	movs	r0, #33	; 0x21
 8010250:	f7ff bfae 	b.w	80101b0 <with_errno>
 8010254:	4770      	bx	lr

08010256 <__math_check_uflow>:
 8010256:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801025a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801025e:	d102      	bne.n	8010266 <__math_check_uflow+0x10>
 8010260:	2022      	movs	r0, #34	; 0x22
 8010262:	f7ff bfa5 	b.w	80101b0 <with_errno>
 8010266:	4770      	bx	lr

08010268 <__math_check_oflow>:
 8010268:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8010288 <__math_check_oflow+0x20>
 801026c:	eeb0 7bc0 	vabs.f64	d7, d0
 8010270:	eeb4 7b46 	vcmp.f64	d7, d6
 8010274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010278:	dd02      	ble.n	8010280 <__math_check_oflow+0x18>
 801027a:	2022      	movs	r0, #34	; 0x22
 801027c:	f7ff bf98 	b.w	80101b0 <with_errno>
 8010280:	4770      	bx	lr
 8010282:	bf00      	nop
 8010284:	f3af 8000 	nop.w
 8010288:	ffffffff 	.word	0xffffffff
 801028c:	7fefffff 	.word	0x7fefffff

08010290 <cos>:
 8010290:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010292:	eeb0 7b40 	vmov.f64	d7, d0
 8010296:	ee17 3a90 	vmov	r3, s15
 801029a:	4a1f      	ldr	r2, [pc, #124]	; (8010318 <cos+0x88>)
 801029c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80102a0:	4293      	cmp	r3, r2
 80102a2:	dc04      	bgt.n	80102ae <cos+0x1e>
 80102a4:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8010310 <cos+0x80>
 80102a8:	f000 fa72 	bl	8010790 <__kernel_cos>
 80102ac:	e004      	b.n	80102b8 <cos+0x28>
 80102ae:	4a1b      	ldr	r2, [pc, #108]	; (801031c <cos+0x8c>)
 80102b0:	4293      	cmp	r3, r2
 80102b2:	dd04      	ble.n	80102be <cos+0x2e>
 80102b4:	ee30 0b40 	vsub.f64	d0, d0, d0
 80102b8:	b005      	add	sp, #20
 80102ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80102be:	4668      	mov	r0, sp
 80102c0:	f000 f926 	bl	8010510 <__ieee754_rem_pio2>
 80102c4:	f000 0003 	and.w	r0, r0, #3
 80102c8:	2801      	cmp	r0, #1
 80102ca:	d007      	beq.n	80102dc <cos+0x4c>
 80102cc:	2802      	cmp	r0, #2
 80102ce:	d00e      	beq.n	80102ee <cos+0x5e>
 80102d0:	b9a0      	cbnz	r0, 80102fc <cos+0x6c>
 80102d2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80102d6:	ed9d 0b00 	vldr	d0, [sp]
 80102da:	e7e5      	b.n	80102a8 <cos+0x18>
 80102dc:	ed9d 1b02 	vldr	d1, [sp, #8]
 80102e0:	ed9d 0b00 	vldr	d0, [sp]
 80102e4:	f000 fd40 	bl	8010d68 <__kernel_sin>
 80102e8:	eeb1 0b40 	vneg.f64	d0, d0
 80102ec:	e7e4      	b.n	80102b8 <cos+0x28>
 80102ee:	ed9d 1b02 	vldr	d1, [sp, #8]
 80102f2:	ed9d 0b00 	vldr	d0, [sp]
 80102f6:	f000 fa4b 	bl	8010790 <__kernel_cos>
 80102fa:	e7f5      	b.n	80102e8 <cos+0x58>
 80102fc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010300:	ed9d 0b00 	vldr	d0, [sp]
 8010304:	2001      	movs	r0, #1
 8010306:	f000 fd2f 	bl	8010d68 <__kernel_sin>
 801030a:	e7d5      	b.n	80102b8 <cos+0x28>
 801030c:	f3af 8000 	nop.w
	...
 8010318:	3fe921fb 	.word	0x3fe921fb
 801031c:	7fefffff 	.word	0x7fefffff

08010320 <sin>:
 8010320:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010322:	eeb0 7b40 	vmov.f64	d7, d0
 8010326:	ee17 3a90 	vmov	r3, s15
 801032a:	4a1f      	ldr	r2, [pc, #124]	; (80103a8 <sin+0x88>)
 801032c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010330:	4293      	cmp	r3, r2
 8010332:	dc05      	bgt.n	8010340 <sin+0x20>
 8010334:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 80103a0 <sin+0x80>
 8010338:	2000      	movs	r0, #0
 801033a:	f000 fd15 	bl	8010d68 <__kernel_sin>
 801033e:	e004      	b.n	801034a <sin+0x2a>
 8010340:	4a1a      	ldr	r2, [pc, #104]	; (80103ac <sin+0x8c>)
 8010342:	4293      	cmp	r3, r2
 8010344:	dd04      	ble.n	8010350 <sin+0x30>
 8010346:	ee30 0b40 	vsub.f64	d0, d0, d0
 801034a:	b005      	add	sp, #20
 801034c:	f85d fb04 	ldr.w	pc, [sp], #4
 8010350:	4668      	mov	r0, sp
 8010352:	f000 f8dd 	bl	8010510 <__ieee754_rem_pio2>
 8010356:	f000 0003 	and.w	r0, r0, #3
 801035a:	2801      	cmp	r0, #1
 801035c:	d008      	beq.n	8010370 <sin+0x50>
 801035e:	2802      	cmp	r0, #2
 8010360:	d00d      	beq.n	801037e <sin+0x5e>
 8010362:	b9b0      	cbnz	r0, 8010392 <sin+0x72>
 8010364:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010368:	ed9d 0b00 	vldr	d0, [sp]
 801036c:	2001      	movs	r0, #1
 801036e:	e7e4      	b.n	801033a <sin+0x1a>
 8010370:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010374:	ed9d 0b00 	vldr	d0, [sp]
 8010378:	f000 fa0a 	bl	8010790 <__kernel_cos>
 801037c:	e7e5      	b.n	801034a <sin+0x2a>
 801037e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010382:	ed9d 0b00 	vldr	d0, [sp]
 8010386:	2001      	movs	r0, #1
 8010388:	f000 fcee 	bl	8010d68 <__kernel_sin>
 801038c:	eeb1 0b40 	vneg.f64	d0, d0
 8010390:	e7db      	b.n	801034a <sin+0x2a>
 8010392:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010396:	ed9d 0b00 	vldr	d0, [sp]
 801039a:	f000 f9f9 	bl	8010790 <__kernel_cos>
 801039e:	e7f5      	b.n	801038c <sin+0x6c>
	...
 80103a8:	3fe921fb 	.word	0x3fe921fb
 80103ac:	7fefffff 	.word	0x7fefffff

080103b0 <log10>:
 80103b0:	b508      	push	{r3, lr}
 80103b2:	ed2d 8b02 	vpush	{d8}
 80103b6:	eeb0 8b40 	vmov.f64	d8, d0
 80103ba:	f000 f831 	bl	8010420 <__ieee754_log10>
 80103be:	4b16      	ldr	r3, [pc, #88]	; (8010418 <log10+0x68>)
 80103c0:	f993 3000 	ldrsb.w	r3, [r3]
 80103c4:	3301      	adds	r3, #1
 80103c6:	d014      	beq.n	80103f2 <log10+0x42>
 80103c8:	eeb4 8b48 	vcmp.f64	d8, d8
 80103cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103d0:	d60f      	bvs.n	80103f2 <log10+0x42>
 80103d2:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 80103d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103da:	d80a      	bhi.n	80103f2 <log10+0x42>
 80103dc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80103e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80103e4:	d108      	bne.n	80103f8 <log10+0x48>
 80103e6:	f7fc ffb3 	bl	800d350 <__errno>
 80103ea:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8010410 <log10+0x60>
 80103ee:	2322      	movs	r3, #34	; 0x22
 80103f0:	6003      	str	r3, [r0, #0]
 80103f2:	ecbd 8b02 	vpop	{d8}
 80103f6:	bd08      	pop	{r3, pc}
 80103f8:	f7fc ffaa 	bl	800d350 <__errno>
 80103fc:	ecbd 8b02 	vpop	{d8}
 8010400:	2321      	movs	r3, #33	; 0x21
 8010402:	6003      	str	r3, [r0, #0]
 8010404:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8010408:	4804      	ldr	r0, [pc, #16]	; (801041c <log10+0x6c>)
 801040a:	f000 be9d 	b.w	8011148 <nan>
 801040e:	bf00      	nop
 8010410:	00000000 	.word	0x00000000
 8010414:	fff00000 	.word	0xfff00000
 8010418:	24000550 	.word	0x24000550
 801041c:	0801a518 	.word	0x0801a518

08010420 <__ieee754_log10>:
 8010420:	b510      	push	{r4, lr}
 8010422:	ed2d 8b02 	vpush	{d8}
 8010426:	b082      	sub	sp, #8
 8010428:	ed8d 0b00 	vstr	d0, [sp]
 801042c:	9b01      	ldr	r3, [sp, #4]
 801042e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010432:	da28      	bge.n	8010486 <__ieee754_log10+0x66>
 8010434:	9900      	ldr	r1, [sp, #0]
 8010436:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801043a:	430a      	orrs	r2, r1
 801043c:	d109      	bne.n	8010452 <__ieee754_log10+0x32>
 801043e:	ed9f 6b26 	vldr	d6, [pc, #152]	; 80104d8 <__ieee754_log10+0xb8>
 8010442:	ed9f 7b27 	vldr	d7, [pc, #156]	; 80104e0 <__ieee754_log10+0xc0>
 8010446:	ee86 0b07 	vdiv.f64	d0, d6, d7
 801044a:	b002      	add	sp, #8
 801044c:	ecbd 8b02 	vpop	{d8}
 8010450:	bd10      	pop	{r4, pc}
 8010452:	2b00      	cmp	r3, #0
 8010454:	da04      	bge.n	8010460 <__ieee754_log10+0x40>
 8010456:	ed9d 7b00 	vldr	d7, [sp]
 801045a:	ee37 6b47 	vsub.f64	d6, d7, d7
 801045e:	e7f0      	b.n	8010442 <__ieee754_log10+0x22>
 8010460:	ed9d 6b00 	vldr	d6, [sp]
 8010464:	ed9f 7b20 	vldr	d7, [pc, #128]	; 80104e8 <__ieee754_log10+0xc8>
 8010468:	ee26 7b07 	vmul.f64	d7, d6, d7
 801046c:	ed8d 7b00 	vstr	d7, [sp]
 8010470:	9b01      	ldr	r3, [sp, #4]
 8010472:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8010476:	4924      	ldr	r1, [pc, #144]	; (8010508 <__ieee754_log10+0xe8>)
 8010478:	428b      	cmp	r3, r1
 801047a:	dd06      	ble.n	801048a <__ieee754_log10+0x6a>
 801047c:	ed9d 7b00 	vldr	d7, [sp]
 8010480:	ee37 0b07 	vadd.f64	d0, d7, d7
 8010484:	e7e1      	b.n	801044a <__ieee754_log10+0x2a>
 8010486:	2200      	movs	r2, #0
 8010488:	e7f5      	b.n	8010476 <__ieee754_log10+0x56>
 801048a:	1518      	asrs	r0, r3, #20
 801048c:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8010490:	4410      	add	r0, r2
 8010492:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8010496:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 801049a:	ee08 3a10 	vmov	s16, r3
 801049e:	f240 34ff 	movw	r4, #1023	; 0x3ff
 80104a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80104a6:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 80104aa:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 80104ae:	ec43 2b10 	vmov	d0, r2, r3
 80104b2:	f000 fcb1 	bl	8010e18 <log>
 80104b6:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80104f0 <__ieee754_log10+0xd0>
 80104ba:	ee20 0b07 	vmul.f64	d0, d0, d7
 80104be:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80104f8 <__ieee754_log10+0xd8>
 80104c2:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 80104c6:	eea8 0b07 	vfma.f64	d0, d8, d7
 80104ca:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8010500 <__ieee754_log10+0xe0>
 80104ce:	eea8 0b07 	vfma.f64	d0, d8, d7
 80104d2:	e7ba      	b.n	801044a <__ieee754_log10+0x2a>
 80104d4:	f3af 8000 	nop.w
 80104d8:	00000000 	.word	0x00000000
 80104dc:	c3500000 	.word	0xc3500000
	...
 80104ec:	43500000 	.word	0x43500000
 80104f0:	1526e50e 	.word	0x1526e50e
 80104f4:	3fdbcb7b 	.word	0x3fdbcb7b
 80104f8:	11f12b36 	.word	0x11f12b36
 80104fc:	3d59fef3 	.word	0x3d59fef3
 8010500:	509f6000 	.word	0x509f6000
 8010504:	3fd34413 	.word	0x3fd34413
 8010508:	7fefffff 	.word	0x7fefffff
 801050c:	00000000 	.word	0x00000000

08010510 <__ieee754_rem_pio2>:
 8010510:	b570      	push	{r4, r5, r6, lr}
 8010512:	eeb0 7b40 	vmov.f64	d7, d0
 8010516:	ee17 5a90 	vmov	r5, s15
 801051a:	4b97      	ldr	r3, [pc, #604]	; (8010778 <__ieee754_rem_pio2+0x268>)
 801051c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010520:	429e      	cmp	r6, r3
 8010522:	b088      	sub	sp, #32
 8010524:	4604      	mov	r4, r0
 8010526:	dc07      	bgt.n	8010538 <__ieee754_rem_pio2+0x28>
 8010528:	2200      	movs	r2, #0
 801052a:	2300      	movs	r3, #0
 801052c:	ed84 0b00 	vstr	d0, [r4]
 8010530:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010534:	2000      	movs	r0, #0
 8010536:	e01b      	b.n	8010570 <__ieee754_rem_pio2+0x60>
 8010538:	4b90      	ldr	r3, [pc, #576]	; (801077c <__ieee754_rem_pio2+0x26c>)
 801053a:	429e      	cmp	r6, r3
 801053c:	dc3b      	bgt.n	80105b6 <__ieee754_rem_pio2+0xa6>
 801053e:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 8010542:	2d00      	cmp	r5, #0
 8010544:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8010738 <__ieee754_rem_pio2+0x228>
 8010548:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 801054c:	dd19      	ble.n	8010582 <__ieee754_rem_pio2+0x72>
 801054e:	ee30 7b46 	vsub.f64	d7, d0, d6
 8010552:	429e      	cmp	r6, r3
 8010554:	d00e      	beq.n	8010574 <__ieee754_rem_pio2+0x64>
 8010556:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 8010740 <__ieee754_rem_pio2+0x230>
 801055a:	ee37 5b46 	vsub.f64	d5, d7, d6
 801055e:	ee37 7b45 	vsub.f64	d7, d7, d5
 8010562:	ed84 5b00 	vstr	d5, [r4]
 8010566:	ee37 7b46 	vsub.f64	d7, d7, d6
 801056a:	ed84 7b02 	vstr	d7, [r4, #8]
 801056e:	2001      	movs	r0, #1
 8010570:	b008      	add	sp, #32
 8010572:	bd70      	pop	{r4, r5, r6, pc}
 8010574:	ed9f 6b74 	vldr	d6, [pc, #464]	; 8010748 <__ieee754_rem_pio2+0x238>
 8010578:	ee37 7b46 	vsub.f64	d7, d7, d6
 801057c:	ed9f 6b74 	vldr	d6, [pc, #464]	; 8010750 <__ieee754_rem_pio2+0x240>
 8010580:	e7eb      	b.n	801055a <__ieee754_rem_pio2+0x4a>
 8010582:	429e      	cmp	r6, r3
 8010584:	ee30 7b06 	vadd.f64	d7, d0, d6
 8010588:	d00e      	beq.n	80105a8 <__ieee754_rem_pio2+0x98>
 801058a:	ed9f 6b6d 	vldr	d6, [pc, #436]	; 8010740 <__ieee754_rem_pio2+0x230>
 801058e:	ee37 5b06 	vadd.f64	d5, d7, d6
 8010592:	ee37 7b45 	vsub.f64	d7, d7, d5
 8010596:	ed84 5b00 	vstr	d5, [r4]
 801059a:	ee37 7b06 	vadd.f64	d7, d7, d6
 801059e:	f04f 30ff 	mov.w	r0, #4294967295
 80105a2:	ed84 7b02 	vstr	d7, [r4, #8]
 80105a6:	e7e3      	b.n	8010570 <__ieee754_rem_pio2+0x60>
 80105a8:	ed9f 6b67 	vldr	d6, [pc, #412]	; 8010748 <__ieee754_rem_pio2+0x238>
 80105ac:	ee37 7b06 	vadd.f64	d7, d7, d6
 80105b0:	ed9f 6b67 	vldr	d6, [pc, #412]	; 8010750 <__ieee754_rem_pio2+0x240>
 80105b4:	e7eb      	b.n	801058e <__ieee754_rem_pio2+0x7e>
 80105b6:	4b72      	ldr	r3, [pc, #456]	; (8010780 <__ieee754_rem_pio2+0x270>)
 80105b8:	429e      	cmp	r6, r3
 80105ba:	dc6e      	bgt.n	801069a <__ieee754_rem_pio2+0x18a>
 80105bc:	f000 fd46 	bl	801104c <fabs>
 80105c0:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80105c4:	ed9f 6b64 	vldr	d6, [pc, #400]	; 8010758 <__ieee754_rem_pio2+0x248>
 80105c8:	eea0 7b06 	vfma.f64	d7, d0, d6
 80105cc:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80105d0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80105d4:	ee17 0a90 	vmov	r0, s15
 80105d8:	eeb1 4b45 	vneg.f64	d4, d5
 80105dc:	ed9f 7b56 	vldr	d7, [pc, #344]	; 8010738 <__ieee754_rem_pio2+0x228>
 80105e0:	eea5 0b47 	vfms.f64	d0, d5, d7
 80105e4:	ed9f 7b56 	vldr	d7, [pc, #344]	; 8010740 <__ieee754_rem_pio2+0x230>
 80105e8:	281f      	cmp	r0, #31
 80105ea:	ee25 7b07 	vmul.f64	d7, d5, d7
 80105ee:	ee30 6b47 	vsub.f64	d6, d0, d7
 80105f2:	dc08      	bgt.n	8010606 <__ieee754_rem_pio2+0xf6>
 80105f4:	4b63      	ldr	r3, [pc, #396]	; (8010784 <__ieee754_rem_pio2+0x274>)
 80105f6:	1e42      	subs	r2, r0, #1
 80105f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80105fc:	42b3      	cmp	r3, r6
 80105fe:	d002      	beq.n	8010606 <__ieee754_rem_pio2+0xf6>
 8010600:	ed84 6b00 	vstr	d6, [r4]
 8010604:	e024      	b.n	8010650 <__ieee754_rem_pio2+0x140>
 8010606:	ee16 3a90 	vmov	r3, s13
 801060a:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801060e:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8010612:	2b10      	cmp	r3, #16
 8010614:	ea4f 5226 	mov.w	r2, r6, asr #20
 8010618:	ddf2      	ble.n	8010600 <__ieee754_rem_pio2+0xf0>
 801061a:	eeb0 6b40 	vmov.f64	d6, d0
 801061e:	ed9f 3b4a 	vldr	d3, [pc, #296]	; 8010748 <__ieee754_rem_pio2+0x238>
 8010622:	eea4 6b03 	vfma.f64	d6, d4, d3
 8010626:	ee30 7b46 	vsub.f64	d7, d0, d6
 801062a:	eea4 7b03 	vfma.f64	d7, d4, d3
 801062e:	ed9f 3b48 	vldr	d3, [pc, #288]	; 8010750 <__ieee754_rem_pio2+0x240>
 8010632:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8010636:	ee36 3b47 	vsub.f64	d3, d6, d7
 801063a:	ee13 3a90 	vmov	r3, s7
 801063e:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8010642:	1ad3      	subs	r3, r2, r3
 8010644:	2b31      	cmp	r3, #49	; 0x31
 8010646:	dc17      	bgt.n	8010678 <__ieee754_rem_pio2+0x168>
 8010648:	eeb0 0b46 	vmov.f64	d0, d6
 801064c:	ed84 3b00 	vstr	d3, [r4]
 8010650:	ed94 6b00 	vldr	d6, [r4]
 8010654:	2d00      	cmp	r5, #0
 8010656:	ee30 0b46 	vsub.f64	d0, d0, d6
 801065a:	ee30 7b47 	vsub.f64	d7, d0, d7
 801065e:	ed84 7b02 	vstr	d7, [r4, #8]
 8010662:	da85      	bge.n	8010570 <__ieee754_rem_pio2+0x60>
 8010664:	eeb1 6b46 	vneg.f64	d6, d6
 8010668:	ed84 6b00 	vstr	d6, [r4]
 801066c:	eeb1 7b47 	vneg.f64	d7, d7
 8010670:	4240      	negs	r0, r0
 8010672:	ed84 7b02 	vstr	d7, [r4, #8]
 8010676:	e77b      	b.n	8010570 <__ieee754_rem_pio2+0x60>
 8010678:	ed9f 3b39 	vldr	d3, [pc, #228]	; 8010760 <__ieee754_rem_pio2+0x250>
 801067c:	eeb0 0b46 	vmov.f64	d0, d6
 8010680:	eea4 0b03 	vfma.f64	d0, d4, d3
 8010684:	ee36 7b40 	vsub.f64	d7, d6, d0
 8010688:	ed9f 6b37 	vldr	d6, [pc, #220]	; 8010768 <__ieee754_rem_pio2+0x258>
 801068c:	eea4 7b03 	vfma.f64	d7, d4, d3
 8010690:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8010694:	ee30 6b47 	vsub.f64	d6, d0, d7
 8010698:	e7b2      	b.n	8010600 <__ieee754_rem_pio2+0xf0>
 801069a:	4b3b      	ldr	r3, [pc, #236]	; (8010788 <__ieee754_rem_pio2+0x278>)
 801069c:	429e      	cmp	r6, r3
 801069e:	dd06      	ble.n	80106ae <__ieee754_rem_pio2+0x19e>
 80106a0:	ee30 7b40 	vsub.f64	d7, d0, d0
 80106a4:	ed80 7b02 	vstr	d7, [r0, #8]
 80106a8:	ed80 7b00 	vstr	d7, [r0]
 80106ac:	e742      	b.n	8010534 <__ieee754_rem_pio2+0x24>
 80106ae:	1532      	asrs	r2, r6, #20
 80106b0:	ee10 0a10 	vmov	r0, s0
 80106b4:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 80106b8:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 80106bc:	ec41 0b17 	vmov	d7, r0, r1
 80106c0:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 80106c4:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 8010770 <__ieee754_rem_pio2+0x260>
 80106c8:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80106cc:	ee37 7b46 	vsub.f64	d7, d7, d6
 80106d0:	ed8d 6b02 	vstr	d6, [sp, #8]
 80106d4:	ee27 7b05 	vmul.f64	d7, d7, d5
 80106d8:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 80106dc:	a902      	add	r1, sp, #8
 80106de:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 80106e2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80106e6:	ed8d 6b04 	vstr	d6, [sp, #16]
 80106ea:	ee27 7b05 	vmul.f64	d7, d7, d5
 80106ee:	ed8d 7b06 	vstr	d7, [sp, #24]
 80106f2:	2603      	movs	r6, #3
 80106f4:	4608      	mov	r0, r1
 80106f6:	ed91 7b04 	vldr	d7, [r1, #16]
 80106fa:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80106fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010702:	4633      	mov	r3, r6
 8010704:	f1a1 0108 	sub.w	r1, r1, #8
 8010708:	f106 36ff 	add.w	r6, r6, #4294967295
 801070c:	d0f3      	beq.n	80106f6 <__ieee754_rem_pio2+0x1e6>
 801070e:	491f      	ldr	r1, [pc, #124]	; (801078c <__ieee754_rem_pio2+0x27c>)
 8010710:	9101      	str	r1, [sp, #4]
 8010712:	2102      	movs	r1, #2
 8010714:	9100      	str	r1, [sp, #0]
 8010716:	4621      	mov	r1, r4
 8010718:	f000 f8a6 	bl	8010868 <__kernel_rem_pio2>
 801071c:	2d00      	cmp	r5, #0
 801071e:	f6bf af27 	bge.w	8010570 <__ieee754_rem_pio2+0x60>
 8010722:	ed94 7b00 	vldr	d7, [r4]
 8010726:	eeb1 7b47 	vneg.f64	d7, d7
 801072a:	ed84 7b00 	vstr	d7, [r4]
 801072e:	ed94 7b02 	vldr	d7, [r4, #8]
 8010732:	e79b      	b.n	801066c <__ieee754_rem_pio2+0x15c>
 8010734:	f3af 8000 	nop.w
 8010738:	54400000 	.word	0x54400000
 801073c:	3ff921fb 	.word	0x3ff921fb
 8010740:	1a626331 	.word	0x1a626331
 8010744:	3dd0b461 	.word	0x3dd0b461
 8010748:	1a600000 	.word	0x1a600000
 801074c:	3dd0b461 	.word	0x3dd0b461
 8010750:	2e037073 	.word	0x2e037073
 8010754:	3ba3198a 	.word	0x3ba3198a
 8010758:	6dc9c883 	.word	0x6dc9c883
 801075c:	3fe45f30 	.word	0x3fe45f30
 8010760:	2e000000 	.word	0x2e000000
 8010764:	3ba3198a 	.word	0x3ba3198a
 8010768:	252049c1 	.word	0x252049c1
 801076c:	397b839a 	.word	0x397b839a
 8010770:	00000000 	.word	0x00000000
 8010774:	41700000 	.word	0x41700000
 8010778:	3fe921fb 	.word	0x3fe921fb
 801077c:	4002d97b 	.word	0x4002d97b
 8010780:	413921fb 	.word	0x413921fb
 8010784:	0801aef8 	.word	0x0801aef8
 8010788:	7fefffff 	.word	0x7fefffff
 801078c:	0801af78 	.word	0x0801af78

08010790 <__kernel_cos>:
 8010790:	ee10 1a90 	vmov	r1, s1
 8010794:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8010798:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801079c:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 80107a0:	da05      	bge.n	80107ae <__kernel_cos+0x1e>
 80107a2:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 80107a6:	ee17 3a90 	vmov	r3, s15
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d03d      	beq.n	801082a <__kernel_cos+0x9a>
 80107ae:	ee20 3b00 	vmul.f64	d3, d0, d0
 80107b2:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8010830 <__kernel_cos+0xa0>
 80107b6:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8010838 <__kernel_cos+0xa8>
 80107ba:	eea3 6b07 	vfma.f64	d6, d3, d7
 80107be:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8010840 <__kernel_cos+0xb0>
 80107c2:	eea6 7b03 	vfma.f64	d7, d6, d3
 80107c6:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8010848 <__kernel_cos+0xb8>
 80107ca:	eea7 6b03 	vfma.f64	d6, d7, d3
 80107ce:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8010850 <__kernel_cos+0xc0>
 80107d2:	4b23      	ldr	r3, [pc, #140]	; (8010860 <__kernel_cos+0xd0>)
 80107d4:	eea6 7b03 	vfma.f64	d7, d6, d3
 80107d8:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 8010858 <__kernel_cos+0xc8>
 80107dc:	4299      	cmp	r1, r3
 80107de:	eea7 6b03 	vfma.f64	d6, d7, d3
 80107e2:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 80107e6:	ee26 5b03 	vmul.f64	d5, d6, d3
 80107ea:	ee23 7b07 	vmul.f64	d7, d3, d7
 80107ee:	ee21 6b40 	vnmul.f64	d6, d1, d0
 80107f2:	eea3 6b05 	vfma.f64	d6, d3, d5
 80107f6:	dc04      	bgt.n	8010802 <__kernel_cos+0x72>
 80107f8:	ee37 6b46 	vsub.f64	d6, d7, d6
 80107fc:	ee34 0b46 	vsub.f64	d0, d4, d6
 8010800:	4770      	bx	lr
 8010802:	4b18      	ldr	r3, [pc, #96]	; (8010864 <__kernel_cos+0xd4>)
 8010804:	4299      	cmp	r1, r3
 8010806:	dc0d      	bgt.n	8010824 <__kernel_cos+0x94>
 8010808:	2200      	movs	r2, #0
 801080a:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 801080e:	ec43 2b15 	vmov	d5, r2, r3
 8010812:	ee34 0b45 	vsub.f64	d0, d4, d5
 8010816:	ee37 7b45 	vsub.f64	d7, d7, d5
 801081a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801081e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8010822:	4770      	bx	lr
 8010824:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 8010828:	e7f3      	b.n	8010812 <__kernel_cos+0x82>
 801082a:	eeb0 0b44 	vmov.f64	d0, d4
 801082e:	4770      	bx	lr
 8010830:	be8838d4 	.word	0xbe8838d4
 8010834:	bda8fae9 	.word	0xbda8fae9
 8010838:	bdb4b1c4 	.word	0xbdb4b1c4
 801083c:	3e21ee9e 	.word	0x3e21ee9e
 8010840:	809c52ad 	.word	0x809c52ad
 8010844:	be927e4f 	.word	0xbe927e4f
 8010848:	19cb1590 	.word	0x19cb1590
 801084c:	3efa01a0 	.word	0x3efa01a0
 8010850:	16c15177 	.word	0x16c15177
 8010854:	bf56c16c 	.word	0xbf56c16c
 8010858:	5555554c 	.word	0x5555554c
 801085c:	3fa55555 	.word	0x3fa55555
 8010860:	3fd33332 	.word	0x3fd33332
 8010864:	3fe90000 	.word	0x3fe90000

08010868 <__kernel_rem_pio2>:
 8010868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801086c:	ed2d 8b06 	vpush	{d8-d10}
 8010870:	f5ad 7d11 	sub.w	sp, sp, #580	; 0x244
 8010874:	469b      	mov	fp, r3
 8010876:	460f      	mov	r7, r1
 8010878:	4bcf      	ldr	r3, [pc, #828]	; (8010bb8 <__kernel_rem_pio2+0x350>)
 801087a:	99a0      	ldr	r1, [sp, #640]	; 0x280
 801087c:	f8dd c284 	ldr.w	ip, [sp, #644]	; 0x284
 8010880:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8010884:	9000      	str	r0, [sp, #0]
 8010886:	f112 0f14 	cmn.w	r2, #20
 801088a:	bfa8      	it	ge
 801088c:	2318      	movge	r3, #24
 801088e:	f10b 31ff 	add.w	r1, fp, #4294967295
 8010892:	bfb8      	it	lt
 8010894:	2300      	movlt	r3, #0
 8010896:	f06f 0417 	mvn.w	r4, #23
 801089a:	ed9f 6bc1 	vldr	d6, [pc, #772]	; 8010ba0 <__kernel_rem_pio2+0x338>
 801089e:	bfa4      	itt	ge
 80108a0:	f1a2 0a03 	subge.w	sl, r2, #3
 80108a4:	fb9a f3f3 	sdivge	r3, sl, r3
 80108a8:	fb03 4404 	mla	r4, r3, r4, r4
 80108ac:	1a5d      	subs	r5, r3, r1
 80108ae:	4414      	add	r4, r2
 80108b0:	eb09 0601 	add.w	r6, r9, r1
 80108b4:	f10d 0860 	add.w	r8, sp, #96	; 0x60
 80108b8:	eb0c 0e85 	add.w	lr, ip, r5, lsl #2
 80108bc:	2200      	movs	r2, #0
 80108be:	42b2      	cmp	r2, r6
 80108c0:	dd12      	ble.n	80108e8 <__kernel_rem_pio2+0x80>
 80108c2:	aa18      	add	r2, sp, #96	; 0x60
 80108c4:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 80108c8:	460e      	mov	r6, r1
 80108ca:	f50d 78d0 	add.w	r8, sp, #416	; 0x1a0
 80108ce:	f1cb 0a01 	rsb	sl, fp, #1
 80108d2:	eb0a 0006 	add.w	r0, sl, r6
 80108d6:	4581      	cmp	r9, r0
 80108d8:	db25      	blt.n	8010926 <__kernel_rem_pio2+0xbe>
 80108da:	ed9f 7bb1 	vldr	d7, [pc, #708]	; 8010ba0 <__kernel_rem_pio2+0x338>
 80108de:	f8dd e000 	ldr.w	lr, [sp]
 80108e2:	4615      	mov	r5, r2
 80108e4:	2000      	movs	r0, #0
 80108e6:	e015      	b.n	8010914 <__kernel_rem_pio2+0xac>
 80108e8:	42d5      	cmn	r5, r2
 80108ea:	d409      	bmi.n	8010900 <__kernel_rem_pio2+0x98>
 80108ec:	f85e 0022 	ldr.w	r0, [lr, r2, lsl #2]
 80108f0:	ee07 0a90 	vmov	s15, r0
 80108f4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80108f8:	eca8 7b02 	vstmia	r8!, {d7}
 80108fc:	3201      	adds	r2, #1
 80108fe:	e7de      	b.n	80108be <__kernel_rem_pio2+0x56>
 8010900:	eeb0 7b46 	vmov.f64	d7, d6
 8010904:	e7f8      	b.n	80108f8 <__kernel_rem_pio2+0x90>
 8010906:	ecbe 5b02 	vldmia	lr!, {d5}
 801090a:	ed95 6b00 	vldr	d6, [r5]
 801090e:	3001      	adds	r0, #1
 8010910:	eea5 7b06 	vfma.f64	d7, d5, d6
 8010914:	4288      	cmp	r0, r1
 8010916:	f1a5 0508 	sub.w	r5, r5, #8
 801091a:	ddf4      	ble.n	8010906 <__kernel_rem_pio2+0x9e>
 801091c:	eca8 7b02 	vstmia	r8!, {d7}
 8010920:	3208      	adds	r2, #8
 8010922:	3601      	adds	r6, #1
 8010924:	e7d5      	b.n	80108d2 <__kernel_rem_pio2+0x6a>
 8010926:	aa04      	add	r2, sp, #16
 8010928:	ed9f 9b9f 	vldr	d9, [pc, #636]	; 8010ba8 <__kernel_rem_pio2+0x340>
 801092c:	ed9f aba0 	vldr	d10, [pc, #640]	; 8010bb0 <__kernel_rem_pio2+0x348>
 8010930:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 8010934:	9201      	str	r2, [sp, #4]
 8010936:	eb0c 0a83 	add.w	sl, ip, r3, lsl #2
 801093a:	464e      	mov	r6, r9
 801093c:	ab90      	add	r3, sp, #576	; 0x240
 801093e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010942:	ed13 0b28 	vldr	d0, [r3, #-160]	; 0xffffff60
 8010946:	ab04      	add	r3, sp, #16
 8010948:	4618      	mov	r0, r3
 801094a:	4632      	mov	r2, r6
 801094c:	2a00      	cmp	r2, #0
 801094e:	dc4e      	bgt.n	80109ee <__kernel_rem_pio2+0x186>
 8010950:	4620      	mov	r0, r4
 8010952:	e9cd 1302 	strd	r1, r3, [sp, #8]
 8010956:	f000 fbff 	bl	8011158 <scalbn>
 801095a:	eeb0 8b40 	vmov.f64	d8, d0
 801095e:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 8010962:	ee28 0b00 	vmul.f64	d0, d8, d0
 8010966:	f000 fb7b 	bl	8011060 <floor>
 801096a:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 801096e:	eea0 8b47 	vfms.f64	d8, d0, d7
 8010972:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8010976:	2c00      	cmp	r4, #0
 8010978:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 801097c:	e9dd 1302 	ldrd	r1, r3, [sp, #8]
 8010980:	ee38 8b40 	vsub.f64	d8, d8, d0
 8010984:	ee17 8a90 	vmov	r8, s15
 8010988:	dd46      	ble.n	8010a18 <__kernel_rem_pio2+0x1b0>
 801098a:	1e70      	subs	r0, r6, #1
 801098c:	aa04      	add	r2, sp, #16
 801098e:	f1c4 0c18 	rsb	ip, r4, #24
 8010992:	f852 5020 	ldr.w	r5, [r2, r0, lsl #2]
 8010996:	fa45 f20c 	asr.w	r2, r5, ip
 801099a:	4490      	add	r8, r2
 801099c:	fa02 f20c 	lsl.w	r2, r2, ip
 80109a0:	1aad      	subs	r5, r5, r2
 80109a2:	aa04      	add	r2, sp, #16
 80109a4:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 80109a8:	f1c4 0217 	rsb	r2, r4, #23
 80109ac:	4115      	asrs	r5, r2
 80109ae:	2d00      	cmp	r5, #0
 80109b0:	dd41      	ble.n	8010a36 <__kernel_rem_pio2+0x1ce>
 80109b2:	f04f 0c00 	mov.w	ip, #0
 80109b6:	f108 0801 	add.w	r8, r8, #1
 80109ba:	4660      	mov	r0, ip
 80109bc:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 80109c0:	4566      	cmp	r6, ip
 80109c2:	dc69      	bgt.n	8010a98 <__kernel_rem_pio2+0x230>
 80109c4:	2c00      	cmp	r4, #0
 80109c6:	dd03      	ble.n	80109d0 <__kernel_rem_pio2+0x168>
 80109c8:	2c01      	cmp	r4, #1
 80109ca:	d076      	beq.n	8010aba <__kernel_rem_pio2+0x252>
 80109cc:	2c02      	cmp	r4, #2
 80109ce:	d07f      	beq.n	8010ad0 <__kernel_rem_pio2+0x268>
 80109d0:	2d02      	cmp	r5, #2
 80109d2:	d130      	bne.n	8010a36 <__kernel_rem_pio2+0x1ce>
 80109d4:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 80109d8:	ee30 8b48 	vsub.f64	d8, d0, d8
 80109dc:	b358      	cbz	r0, 8010a36 <__kernel_rem_pio2+0x1ce>
 80109de:	4620      	mov	r0, r4
 80109e0:	9102      	str	r1, [sp, #8]
 80109e2:	f000 fbb9 	bl	8011158 <scalbn>
 80109e6:	9902      	ldr	r1, [sp, #8]
 80109e8:	ee38 8b40 	vsub.f64	d8, d8, d0
 80109ec:	e023      	b.n	8010a36 <__kernel_rem_pio2+0x1ce>
 80109ee:	ee20 7b09 	vmul.f64	d7, d0, d9
 80109f2:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 80109f6:	3a01      	subs	r2, #1
 80109f8:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 80109fc:	ad68      	add	r5, sp, #416	; 0x1a0
 80109fe:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8010a02:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8010a06:	eb05 05c2 	add.w	r5, r5, r2, lsl #3
 8010a0a:	eca0 0a01 	vstmia	r0!, {s0}
 8010a0e:	ed95 0b00 	vldr	d0, [r5]
 8010a12:	ee37 0b00 	vadd.f64	d0, d7, d0
 8010a16:	e799      	b.n	801094c <__kernel_rem_pio2+0xe4>
 8010a18:	d105      	bne.n	8010a26 <__kernel_rem_pio2+0x1be>
 8010a1a:	1e72      	subs	r2, r6, #1
 8010a1c:	a804      	add	r0, sp, #16
 8010a1e:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
 8010a22:	15ed      	asrs	r5, r5, #23
 8010a24:	e7c3      	b.n	80109ae <__kernel_rem_pio2+0x146>
 8010a26:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8010a2a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a32:	da2f      	bge.n	8010a94 <__kernel_rem_pio2+0x22c>
 8010a34:	2500      	movs	r5, #0
 8010a36:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8010a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010a3e:	f040 8087 	bne.w	8010b50 <__kernel_rem_pio2+0x2e8>
 8010a42:	1e73      	subs	r3, r6, #1
 8010a44:	4618      	mov	r0, r3
 8010a46:	f04f 0c00 	mov.w	ip, #0
 8010a4a:	4548      	cmp	r0, r9
 8010a4c:	da47      	bge.n	8010ade <__kernel_rem_pio2+0x276>
 8010a4e:	f1bc 0f00 	cmp.w	ip, #0
 8010a52:	d070      	beq.n	8010b36 <__kernel_rem_pio2+0x2ce>
 8010a54:	aa04      	add	r2, sp, #16
 8010a56:	3c18      	subs	r4, #24
 8010a58:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8010a5c:	2a00      	cmp	r2, #0
 8010a5e:	d075      	beq.n	8010b4c <__kernel_rem_pio2+0x2e4>
 8010a60:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8010a64:	4620      	mov	r0, r4
 8010a66:	9300      	str	r3, [sp, #0]
 8010a68:	f000 fb76 	bl	8011158 <scalbn>
 8010a6c:	9b00      	ldr	r3, [sp, #0]
 8010a6e:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 8010ba8 <__kernel_rem_pio2+0x340>
 8010a72:	461a      	mov	r2, r3
 8010a74:	2a00      	cmp	r2, #0
 8010a76:	f280 80ac 	bge.w	8010bd2 <__kernel_rem_pio2+0x36a>
 8010a7a:	4619      	mov	r1, r3
 8010a7c:	2000      	movs	r0, #0
 8010a7e:	2900      	cmp	r1, #0
 8010a80:	f2c0 80cd 	blt.w	8010c1e <__kernel_rem_pio2+0x3b6>
 8010a84:	aa68      	add	r2, sp, #416	; 0x1a0
 8010a86:	eb02 04c1 	add.w	r4, r2, r1, lsl #3
 8010a8a:	ed9f 7b45 	vldr	d7, [pc, #276]	; 8010ba0 <__kernel_rem_pio2+0x338>
 8010a8e:	4e4b      	ldr	r6, [pc, #300]	; (8010bbc <__kernel_rem_pio2+0x354>)
 8010a90:	2200      	movs	r2, #0
 8010a92:	e0b8      	b.n	8010c06 <__kernel_rem_pio2+0x39e>
 8010a94:	2502      	movs	r5, #2
 8010a96:	e78c      	b.n	80109b2 <__kernel_rem_pio2+0x14a>
 8010a98:	681a      	ldr	r2, [r3, #0]
 8010a9a:	b948      	cbnz	r0, 8010ab0 <__kernel_rem_pio2+0x248>
 8010a9c:	b11a      	cbz	r2, 8010aa6 <__kernel_rem_pio2+0x23e>
 8010a9e:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 8010aa2:	601a      	str	r2, [r3, #0]
 8010aa4:	2201      	movs	r2, #1
 8010aa6:	f10c 0c01 	add.w	ip, ip, #1
 8010aaa:	3304      	adds	r3, #4
 8010aac:	4610      	mov	r0, r2
 8010aae:	e787      	b.n	80109c0 <__kernel_rem_pio2+0x158>
 8010ab0:	ebae 0202 	sub.w	r2, lr, r2
 8010ab4:	601a      	str	r2, [r3, #0]
 8010ab6:	4602      	mov	r2, r0
 8010ab8:	e7f5      	b.n	8010aa6 <__kernel_rem_pio2+0x23e>
 8010aba:	1e72      	subs	r2, r6, #1
 8010abc:	ab04      	add	r3, sp, #16
 8010abe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ac2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8010ac6:	f10d 0c10 	add.w	ip, sp, #16
 8010aca:	f84c 3022 	str.w	r3, [ip, r2, lsl #2]
 8010ace:	e77f      	b.n	80109d0 <__kernel_rem_pio2+0x168>
 8010ad0:	1e72      	subs	r2, r6, #1
 8010ad2:	ab04      	add	r3, sp, #16
 8010ad4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ad8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8010adc:	e7f3      	b.n	8010ac6 <__kernel_rem_pio2+0x25e>
 8010ade:	aa04      	add	r2, sp, #16
 8010ae0:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 8010ae4:	3801      	subs	r0, #1
 8010ae6:	ea4c 0c02 	orr.w	ip, ip, r2
 8010aea:	e7ae      	b.n	8010a4a <__kernel_rem_pio2+0x1e2>
 8010aec:	3001      	adds	r0, #1
 8010aee:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8010af2:	2a00      	cmp	r2, #0
 8010af4:	d0fa      	beq.n	8010aec <__kernel_rem_pio2+0x284>
 8010af6:	eb06 020b 	add.w	r2, r6, fp
 8010afa:	ad18      	add	r5, sp, #96	; 0x60
 8010afc:	1c73      	adds	r3, r6, #1
 8010afe:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8010b02:	4406      	add	r6, r0
 8010b04:	429e      	cmp	r6, r3
 8010b06:	f6ff af19 	blt.w	801093c <__kernel_rem_pio2+0xd4>
 8010b0a:	f85a 0023 	ldr.w	r0, [sl, r3, lsl #2]
 8010b0e:	9d00      	ldr	r5, [sp, #0]
 8010b10:	ee07 0a90 	vmov	s15, r0
 8010b14:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8010b18:	2000      	movs	r0, #0
 8010b1a:	eca2 7b02 	vstmia	r2!, {d7}
 8010b1e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8010ba0 <__kernel_rem_pio2+0x338>
 8010b22:	4694      	mov	ip, r2
 8010b24:	4288      	cmp	r0, r1
 8010b26:	dd09      	ble.n	8010b3c <__kernel_rem_pio2+0x2d4>
 8010b28:	a868      	add	r0, sp, #416	; 0x1a0
 8010b2a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8010b2e:	ed80 7b00 	vstr	d7, [r0]
 8010b32:	3301      	adds	r3, #1
 8010b34:	e7e6      	b.n	8010b04 <__kernel_rem_pio2+0x29c>
 8010b36:	9b01      	ldr	r3, [sp, #4]
 8010b38:	2001      	movs	r0, #1
 8010b3a:	e7d8      	b.n	8010aee <__kernel_rem_pio2+0x286>
 8010b3c:	ecb5 5b02 	vldmia	r5!, {d5}
 8010b40:	ed3c 6b02 	vldmdb	ip!, {d6}
 8010b44:	3001      	adds	r0, #1
 8010b46:	eea5 7b06 	vfma.f64	d7, d5, d6
 8010b4a:	e7eb      	b.n	8010b24 <__kernel_rem_pio2+0x2bc>
 8010b4c:	3b01      	subs	r3, #1
 8010b4e:	e781      	b.n	8010a54 <__kernel_rem_pio2+0x1ec>
 8010b50:	4260      	negs	r0, r4
 8010b52:	eeb0 0b48 	vmov.f64	d0, d8
 8010b56:	f000 faff 	bl	8011158 <scalbn>
 8010b5a:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8010bb0 <__kernel_rem_pio2+0x348>
 8010b5e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8010b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b66:	db2b      	blt.n	8010bc0 <__kernel_rem_pio2+0x358>
 8010b68:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8010ba8 <__kernel_rem_pio2+0x340>
 8010b6c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8010b70:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8010b74:	aa04      	add	r2, sp, #16
 8010b76:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8010b7a:	eea5 0b46 	vfms.f64	d0, d5, d6
 8010b7e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8010b82:	a904      	add	r1, sp, #16
 8010b84:	ee10 3a10 	vmov	r3, s0
 8010b88:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8010b8c:	ee17 2a10 	vmov	r2, s14
 8010b90:	1c73      	adds	r3, r6, #1
 8010b92:	3418      	adds	r4, #24
 8010b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8010b98:	e762      	b.n	8010a60 <__kernel_rem_pio2+0x1f8>
 8010b9a:	bf00      	nop
 8010b9c:	f3af 8000 	nop.w
	...
 8010bac:	3e700000 	.word	0x3e700000
 8010bb0:	00000000 	.word	0x00000000
 8010bb4:	41700000 	.word	0x41700000
 8010bb8:	0801b0c0 	.word	0x0801b0c0
 8010bbc:	0801b080 	.word	0x0801b080
 8010bc0:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8010bc4:	aa04      	add	r2, sp, #16
 8010bc6:	ee10 3a10 	vmov	r3, s0
 8010bca:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8010bce:	4633      	mov	r3, r6
 8010bd0:	e746      	b.n	8010a60 <__kernel_rem_pio2+0x1f8>
 8010bd2:	a804      	add	r0, sp, #16
 8010bd4:	a968      	add	r1, sp, #416	; 0x1a0
 8010bd6:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8010bda:	9000      	str	r0, [sp, #0]
 8010bdc:	ee07 0a90 	vmov	s15, r0
 8010be0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8010be4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8010be8:	3a01      	subs	r2, #1
 8010bea:	ee27 7b00 	vmul.f64	d7, d7, d0
 8010bee:	ee20 0b06 	vmul.f64	d0, d0, d6
 8010bf2:	ed81 7b00 	vstr	d7, [r1]
 8010bf6:	e73d      	b.n	8010a74 <__kernel_rem_pio2+0x20c>
 8010bf8:	ecb6 5b02 	vldmia	r6!, {d5}
 8010bfc:	ecb4 6b02 	vldmia	r4!, {d6}
 8010c00:	3201      	adds	r2, #1
 8010c02:	eea5 7b06 	vfma.f64	d7, d5, d6
 8010c06:	454a      	cmp	r2, r9
 8010c08:	dc01      	bgt.n	8010c0e <__kernel_rem_pio2+0x3a6>
 8010c0a:	4290      	cmp	r0, r2
 8010c0c:	daf4      	bge.n	8010bf8 <__kernel_rem_pio2+0x390>
 8010c0e:	aa40      	add	r2, sp, #256	; 0x100
 8010c10:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8010c14:	ed82 7b00 	vstr	d7, [r2]
 8010c18:	3901      	subs	r1, #1
 8010c1a:	3001      	adds	r0, #1
 8010c1c:	e72f      	b.n	8010a7e <__kernel_rem_pio2+0x216>
 8010c1e:	9aa0      	ldr	r2, [sp, #640]	; 0x280
 8010c20:	2a02      	cmp	r2, #2
 8010c22:	dc0a      	bgt.n	8010c3a <__kernel_rem_pio2+0x3d2>
 8010c24:	2a00      	cmp	r2, #0
 8010c26:	dc5a      	bgt.n	8010cde <__kernel_rem_pio2+0x476>
 8010c28:	d039      	beq.n	8010c9e <__kernel_rem_pio2+0x436>
 8010c2a:	f008 0007 	and.w	r0, r8, #7
 8010c2e:	f50d 7d11 	add.w	sp, sp, #580	; 0x244
 8010c32:	ecbd 8b06 	vpop	{d8-d10}
 8010c36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c3a:	9aa0      	ldr	r2, [sp, #640]	; 0x280
 8010c3c:	2a03      	cmp	r2, #3
 8010c3e:	d1f4      	bne.n	8010c2a <__kernel_rem_pio2+0x3c2>
 8010c40:	aa40      	add	r2, sp, #256	; 0x100
 8010c42:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8010c46:	4611      	mov	r1, r2
 8010c48:	4618      	mov	r0, r3
 8010c4a:	2800      	cmp	r0, #0
 8010c4c:	f1a1 0108 	sub.w	r1, r1, #8
 8010c50:	dc52      	bgt.n	8010cf8 <__kernel_rem_pio2+0x490>
 8010c52:	4619      	mov	r1, r3
 8010c54:	2901      	cmp	r1, #1
 8010c56:	f1a2 0208 	sub.w	r2, r2, #8
 8010c5a:	dc5d      	bgt.n	8010d18 <__kernel_rem_pio2+0x4b0>
 8010c5c:	ed9f 7b40 	vldr	d7, [pc, #256]	; 8010d60 <__kernel_rem_pio2+0x4f8>
 8010c60:	2b01      	cmp	r3, #1
 8010c62:	dc69      	bgt.n	8010d38 <__kernel_rem_pio2+0x4d0>
 8010c64:	ed9d 5b40 	vldr	d5, [sp, #256]	; 0x100
 8010c68:	ed9d 6b42 	vldr	d6, [sp, #264]	; 0x108
 8010c6c:	2d00      	cmp	r5, #0
 8010c6e:	d16c      	bne.n	8010d4a <__kernel_rem_pio2+0x4e2>
 8010c70:	ed87 5b00 	vstr	d5, [r7]
 8010c74:	ed87 6b02 	vstr	d6, [r7, #8]
 8010c78:	ed87 7b04 	vstr	d7, [r7, #16]
 8010c7c:	e7d5      	b.n	8010c2a <__kernel_rem_pio2+0x3c2>
 8010c7e:	aa40      	add	r2, sp, #256	; 0x100
 8010c80:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8010c84:	ed92 6b00 	vldr	d6, [r2]
 8010c88:	3b01      	subs	r3, #1
 8010c8a:	ee37 7b06 	vadd.f64	d7, d7, d6
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	daf5      	bge.n	8010c7e <__kernel_rem_pio2+0x416>
 8010c92:	b10d      	cbz	r5, 8010c98 <__kernel_rem_pio2+0x430>
 8010c94:	eeb1 7b47 	vneg.f64	d7, d7
 8010c98:	ed87 7b00 	vstr	d7, [r7]
 8010c9c:	e7c5      	b.n	8010c2a <__kernel_rem_pio2+0x3c2>
 8010c9e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8010d60 <__kernel_rem_pio2+0x4f8>
 8010ca2:	e7f4      	b.n	8010c8e <__kernel_rem_pio2+0x426>
 8010ca4:	a940      	add	r1, sp, #256	; 0x100
 8010ca6:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8010caa:	ed91 7b00 	vldr	d7, [r1]
 8010cae:	3a01      	subs	r2, #1
 8010cb0:	ee36 6b07 	vadd.f64	d6, d6, d7
 8010cb4:	2a00      	cmp	r2, #0
 8010cb6:	daf5      	bge.n	8010ca4 <__kernel_rem_pio2+0x43c>
 8010cb8:	b1ad      	cbz	r5, 8010ce6 <__kernel_rem_pio2+0x47e>
 8010cba:	eeb1 7b46 	vneg.f64	d7, d6
 8010cbe:	ed87 7b00 	vstr	d7, [r7]
 8010cc2:	ed9d 7b40 	vldr	d7, [sp, #256]	; 0x100
 8010cc6:	a942      	add	r1, sp, #264	; 0x108
 8010cc8:	2201      	movs	r2, #1
 8010cca:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010cce:	4293      	cmp	r3, r2
 8010cd0:	da0c      	bge.n	8010cec <__kernel_rem_pio2+0x484>
 8010cd2:	b10d      	cbz	r5, 8010cd8 <__kernel_rem_pio2+0x470>
 8010cd4:	eeb1 7b47 	vneg.f64	d7, d7
 8010cd8:	ed87 7b02 	vstr	d7, [r7, #8]
 8010cdc:	e7a5      	b.n	8010c2a <__kernel_rem_pio2+0x3c2>
 8010cde:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8010d60 <__kernel_rem_pio2+0x4f8>
 8010ce2:	461a      	mov	r2, r3
 8010ce4:	e7e6      	b.n	8010cb4 <__kernel_rem_pio2+0x44c>
 8010ce6:	eeb0 7b46 	vmov.f64	d7, d6
 8010cea:	e7e8      	b.n	8010cbe <__kernel_rem_pio2+0x456>
 8010cec:	ecb1 6b02 	vldmia	r1!, {d6}
 8010cf0:	3201      	adds	r2, #1
 8010cf2:	ee37 7b06 	vadd.f64	d7, d7, d6
 8010cf6:	e7ea      	b.n	8010cce <__kernel_rem_pio2+0x466>
 8010cf8:	ed91 7b00 	vldr	d7, [r1]
 8010cfc:	ed91 5b02 	vldr	d5, [r1, #8]
 8010d00:	3801      	subs	r0, #1
 8010d02:	ee37 6b05 	vadd.f64	d6, d7, d5
 8010d06:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010d0a:	ed81 6b00 	vstr	d6, [r1]
 8010d0e:	ee37 7b05 	vadd.f64	d7, d7, d5
 8010d12:	ed81 7b02 	vstr	d7, [r1, #8]
 8010d16:	e798      	b.n	8010c4a <__kernel_rem_pio2+0x3e2>
 8010d18:	ed92 7b00 	vldr	d7, [r2]
 8010d1c:	ed92 5b02 	vldr	d5, [r2, #8]
 8010d20:	3901      	subs	r1, #1
 8010d22:	ee37 6b05 	vadd.f64	d6, d7, d5
 8010d26:	ee37 7b46 	vsub.f64	d7, d7, d6
 8010d2a:	ed82 6b00 	vstr	d6, [r2]
 8010d2e:	ee37 7b05 	vadd.f64	d7, d7, d5
 8010d32:	ed82 7b02 	vstr	d7, [r2, #8]
 8010d36:	e78d      	b.n	8010c54 <__kernel_rem_pio2+0x3ec>
 8010d38:	aa40      	add	r2, sp, #256	; 0x100
 8010d3a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8010d3e:	ed92 6b00 	vldr	d6, [r2]
 8010d42:	3b01      	subs	r3, #1
 8010d44:	ee37 7b06 	vadd.f64	d7, d7, d6
 8010d48:	e78a      	b.n	8010c60 <__kernel_rem_pio2+0x3f8>
 8010d4a:	eeb1 5b45 	vneg.f64	d5, d5
 8010d4e:	eeb1 6b46 	vneg.f64	d6, d6
 8010d52:	ed87 5b00 	vstr	d5, [r7]
 8010d56:	eeb1 7b47 	vneg.f64	d7, d7
 8010d5a:	ed87 6b02 	vstr	d6, [r7, #8]
 8010d5e:	e78b      	b.n	8010c78 <__kernel_rem_pio2+0x410>
	...

08010d68 <__kernel_sin>:
 8010d68:	ee10 3a90 	vmov	r3, s1
 8010d6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010d70:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8010d74:	da04      	bge.n	8010d80 <__kernel_sin+0x18>
 8010d76:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8010d7a:	ee17 3a90 	vmov	r3, s15
 8010d7e:	b35b      	cbz	r3, 8010dd8 <__kernel_sin+0x70>
 8010d80:	ee20 6b00 	vmul.f64	d6, d0, d0
 8010d84:	ee20 5b06 	vmul.f64	d5, d0, d6
 8010d88:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8010de0 <__kernel_sin+0x78>
 8010d8c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8010de8 <__kernel_sin+0x80>
 8010d90:	eea6 4b07 	vfma.f64	d4, d6, d7
 8010d94:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8010df0 <__kernel_sin+0x88>
 8010d98:	eea4 7b06 	vfma.f64	d7, d4, d6
 8010d9c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8010df8 <__kernel_sin+0x90>
 8010da0:	eea7 4b06 	vfma.f64	d4, d7, d6
 8010da4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8010e00 <__kernel_sin+0x98>
 8010da8:	eea4 7b06 	vfma.f64	d7, d4, d6
 8010dac:	b930      	cbnz	r0, 8010dbc <__kernel_sin+0x54>
 8010dae:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8010e08 <__kernel_sin+0xa0>
 8010db2:	eea6 4b07 	vfma.f64	d4, d6, d7
 8010db6:	eea4 0b05 	vfma.f64	d0, d4, d5
 8010dba:	4770      	bx	lr
 8010dbc:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8010dc0:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8010dc4:	eea1 7b04 	vfma.f64	d7, d1, d4
 8010dc8:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8010dcc:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8010e10 <__kernel_sin+0xa8>
 8010dd0:	eea5 1b07 	vfma.f64	d1, d5, d7
 8010dd4:	ee30 0b41 	vsub.f64	d0, d0, d1
 8010dd8:	4770      	bx	lr
 8010dda:	bf00      	nop
 8010ddc:	f3af 8000 	nop.w
 8010de0:	5acfd57c 	.word	0x5acfd57c
 8010de4:	3de5d93a 	.word	0x3de5d93a
 8010de8:	8a2b9ceb 	.word	0x8a2b9ceb
 8010dec:	be5ae5e6 	.word	0xbe5ae5e6
 8010df0:	57b1fe7d 	.word	0x57b1fe7d
 8010df4:	3ec71de3 	.word	0x3ec71de3
 8010df8:	19c161d5 	.word	0x19c161d5
 8010dfc:	bf2a01a0 	.word	0xbf2a01a0
 8010e00:	1110f8a6 	.word	0x1110f8a6
 8010e04:	3f811111 	.word	0x3f811111
 8010e08:	55555549 	.word	0x55555549
 8010e0c:	bfc55555 	.word	0xbfc55555
 8010e10:	55555549 	.word	0x55555549
 8010e14:	3fc55555 	.word	0x3fc55555

08010e18 <log>:
 8010e18:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8010e1c:	ed2d 8b02 	vpush	{d8}
 8010e20:	b082      	sub	sp, #8
 8010e22:	ed8d 0b00 	vstr	d0, [sp]
 8010e26:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010e2a:	2600      	movs	r6, #0
 8010e2c:	1994      	adds	r4, r2, r6
 8010e2e:	4e80      	ldr	r6, [pc, #512]	; (8011030 <log+0x218>)
 8010e30:	4f80      	ldr	r7, [pc, #512]	; (8011034 <log+0x21c>)
 8010e32:	eb43 0506 	adc.w	r5, r3, r6
 8010e36:	42af      	cmp	r7, r5
 8010e38:	f04f 36ff 	mov.w	r6, #4294967295
 8010e3c:	bf08      	it	eq
 8010e3e:	42a6      	cmpeq	r6, r4
 8010e40:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8010e44:	d363      	bcc.n	8010f0e <log+0xf6>
 8010e46:	497c      	ldr	r1, [pc, #496]	; (8011038 <log+0x220>)
 8010e48:	2000      	movs	r0, #0
 8010e4a:	428b      	cmp	r3, r1
 8010e4c:	bf08      	it	eq
 8010e4e:	4282      	cmpeq	r2, r0
 8010e50:	f000 80de 	beq.w	8011010 <log+0x1f8>
 8010e54:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8010e58:	ee30 7b47 	vsub.f64	d7, d0, d7
 8010e5c:	4b77      	ldr	r3, [pc, #476]	; (801103c <log+0x224>)
 8010e5e:	ee27 1b07 	vmul.f64	d1, d7, d7
 8010e62:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 8010e66:	ee27 3b01 	vmul.f64	d3, d7, d1
 8010e6a:	ed93 4b10 	vldr	d4, [r3, #64]	; 0x40
 8010e6e:	eea6 4b07 	vfma.f64	d4, d6, d7
 8010e72:	ed93 6b14 	vldr	d6, [r3, #80]	; 0x50
 8010e76:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 8010e7a:	eea6 4b01 	vfma.f64	d4, d6, d1
 8010e7e:	ed93 6b16 	vldr	d6, [r3, #88]	; 0x58
 8010e82:	eea5 6b07 	vfma.f64	d6, d5, d7
 8010e86:	ed93 5b1a 	vldr	d5, [r3, #104]	; 0x68
 8010e8a:	eea5 6b01 	vfma.f64	d6, d5, d1
 8010e8e:	ed93 5b1e 	vldr	d5, [r3, #120]	; 0x78
 8010e92:	eeb0 2b46 	vmov.f64	d2, d6
 8010e96:	ed93 6b1c 	vldr	d6, [r3, #112]	; 0x70
 8010e9a:	eea5 6b07 	vfma.f64	d6, d5, d7
 8010e9e:	ed93 5b20 	vldr	d5, [r3, #128]	; 0x80
 8010ea2:	eea5 6b01 	vfma.f64	d6, d5, d1
 8010ea6:	ed93 5b22 	vldr	d5, [r3, #136]	; 0x88
 8010eaa:	ed93 1b0e 	vldr	d1, [r3, #56]	; 0x38
 8010eae:	eea5 6b03 	vfma.f64	d6, d5, d3
 8010eb2:	eea6 2b03 	vfma.f64	d2, d6, d3
 8010eb6:	ed9f 6b58 	vldr	d6, [pc, #352]	; 8011018 <log+0x200>
 8010eba:	eea2 4b03 	vfma.f64	d4, d2, d3
 8010ebe:	eeb0 2b47 	vmov.f64	d2, d7
 8010ec2:	eea7 2b06 	vfma.f64	d2, d7, d6
 8010ec6:	eea7 2b46 	vfms.f64	d2, d7, d6
 8010eca:	eeb0 6b47 	vmov.f64	d6, d7
 8010ece:	ee37 8b42 	vsub.f64	d8, d7, d2
 8010ed2:	ee22 0b02 	vmul.f64	d0, d2, d2
 8010ed6:	eea0 6b01 	vfma.f64	d6, d0, d1
 8010eda:	ee37 5b46 	vsub.f64	d5, d7, d6
 8010ede:	ee37 7b02 	vadd.f64	d7, d7, d2
 8010ee2:	eea0 5b01 	vfma.f64	d5, d0, d1
 8010ee6:	ee21 1b08 	vmul.f64	d1, d1, d8
 8010eea:	eea1 5b07 	vfma.f64	d5, d1, d7
 8010eee:	eeb0 7b45 	vmov.f64	d7, d5
 8010ef2:	eea4 7b03 	vfma.f64	d7, d4, d3
 8010ef6:	ee36 7b07 	vadd.f64	d7, d6, d7
 8010efa:	ed8d 7b00 	vstr	d7, [sp]
 8010efe:	ed9d 0b00 	vldr	d0, [sp]
 8010f02:	b002      	add	sp, #8
 8010f04:	ecbd 8b02 	vpop	{d8}
 8010f08:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8010f0c:	4770      	bx	lr
 8010f0e:	f1ac 0510 	sub.w	r5, ip, #16
 8010f12:	f647 74df 	movw	r4, #32735	; 0x7fdf
 8010f16:	42a5      	cmp	r5, r4
 8010f18:	d930      	bls.n	8010f7c <log+0x164>
 8010f1a:	1890      	adds	r0, r2, r2
 8010f1c:	eb43 0103 	adc.w	r1, r3, r3
 8010f20:	4301      	orrs	r1, r0
 8010f22:	d107      	bne.n	8010f34 <log+0x11c>
 8010f24:	2001      	movs	r0, #1
 8010f26:	b002      	add	sp, #8
 8010f28:	ecbd 8b02 	vpop	{d8}
 8010f2c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8010f30:	f7ff b96a 	b.w	8010208 <__math_divzero>
 8010f34:	4942      	ldr	r1, [pc, #264]	; (8011040 <log+0x228>)
 8010f36:	2000      	movs	r0, #0
 8010f38:	428b      	cmp	r3, r1
 8010f3a:	bf08      	it	eq
 8010f3c:	4282      	cmpeq	r2, r0
 8010f3e:	d0de      	beq.n	8010efe <log+0xe6>
 8010f40:	f41c 4f00 	tst.w	ip, #32768	; 0x8000
 8010f44:	d104      	bne.n	8010f50 <log+0x138>
 8010f46:	f647 71f0 	movw	r1, #32752	; 0x7ff0
 8010f4a:	ea31 010c 	bics.w	r1, r1, ip
 8010f4e:	d108      	bne.n	8010f62 <log+0x14a>
 8010f50:	ed9d 0b00 	vldr	d0, [sp]
 8010f54:	b002      	add	sp, #8
 8010f56:	ecbd 8b02 	vpop	{d8}
 8010f5a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8010f5e:	f7ff b96b 	b.w	8010238 <__math_invalid>
 8010f62:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8011020 <log+0x208>
 8010f66:	ed9d 6b00 	vldr	d6, [sp]
 8010f6a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8010f6e:	ec56 5b17 	vmov	r5, r6, d7
 8010f72:	4834      	ldr	r0, [pc, #208]	; (8011044 <log+0x22c>)
 8010f74:	2400      	movs	r4, #0
 8010f76:	192a      	adds	r2, r5, r4
 8010f78:	eb46 0300 	adc.w	r3, r6, r0
 8010f7c:	2100      	movs	r1, #0
 8010f7e:	1851      	adds	r1, r2, r1
 8010f80:	4931      	ldr	r1, [pc, #196]	; (8011048 <log+0x230>)
 8010f82:	eebf 4b00 	vmov.f64	d4, #240	; 0xbf800000 -1.0
 8010f86:	eb43 0101 	adc.w	r1, r3, r1
 8010f8a:	0d0c      	lsrs	r4, r1, #20
 8010f8c:	2500      	movs	r5, #0
 8010f8e:	ebb2 0805 	subs.w	r8, r2, r5
 8010f92:	ea4f 5404 	mov.w	r4, r4, lsl #20
 8010f96:	eb63 0904 	sbc.w	r9, r3, r4
 8010f9a:	4b28      	ldr	r3, [pc, #160]	; (801103c <log+0x224>)
 8010f9c:	f3c1 3046 	ubfx	r0, r1, #13, #7
 8010fa0:	eb03 1200 	add.w	r2, r3, r0, lsl #4
 8010fa4:	ed92 7b24 	vldr	d7, [r2, #144]	; 0x90
 8010fa8:	ec49 8b16 	vmov	d6, r8, r9
 8010fac:	1509      	asrs	r1, r1, #20
 8010fae:	eea6 4b07 	vfma.f64	d4, d6, d7
 8010fb2:	ee07 1a90 	vmov	s15, r1
 8010fb6:	ee24 1b04 	vmul.f64	d1, d4, d4
 8010fba:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8010fbe:	ed93 5b00 	vldr	d5, [r3]
 8010fc2:	ee24 0b01 	vmul.f64	d0, d4, d1
 8010fc6:	ed93 3b02 	vldr	d3, [r3, #8]
 8010fca:	ed92 7b26 	vldr	d7, [r2, #152]	; 0x98
 8010fce:	eea5 7b06 	vfma.f64	d7, d5, d6
 8010fd2:	ee34 5b07 	vadd.f64	d5, d4, d7
 8010fd6:	ee37 7b45 	vsub.f64	d7, d7, d5
 8010fda:	ee37 7b04 	vadd.f64	d7, d7, d4
 8010fde:	eea3 7b06 	vfma.f64	d7, d3, d6
 8010fe2:	ed93 6b04 	vldr	d6, [r3, #16]
 8010fe6:	ed93 3b08 	vldr	d3, [r3, #32]
 8010fea:	eea6 7b01 	vfma.f64	d7, d6, d1
 8010fee:	ed93 6b06 	vldr	d6, [r3, #24]
 8010ff2:	ed93 2b0c 	vldr	d2, [r3, #48]	; 0x30
 8010ff6:	eea3 6b04 	vfma.f64	d6, d3, d4
 8010ffa:	ed93 3b0a 	vldr	d3, [r3, #40]	; 0x28
 8010ffe:	eea2 3b04 	vfma.f64	d3, d2, d4
 8011002:	eea3 6b01 	vfma.f64	d6, d3, d1
 8011006:	eea0 7b06 	vfma.f64	d7, d0, d6
 801100a:	ee37 7b05 	vadd.f64	d7, d7, d5
 801100e:	e774      	b.n	8010efa <log+0xe2>
 8011010:	ed9f 7b05 	vldr	d7, [pc, #20]	; 8011028 <log+0x210>
 8011014:	e771      	b.n	8010efa <log+0xe2>
 8011016:	bf00      	nop
 8011018:	00000000 	.word	0x00000000
 801101c:	41a00000 	.word	0x41a00000
 8011020:	00000000 	.word	0x00000000
 8011024:	43300000 	.word	0x43300000
	...
 8011030:	c0120000 	.word	0xc0120000
 8011034:	000308ff 	.word	0x000308ff
 8011038:	3ff00000 	.word	0x3ff00000
 801103c:	0801b0d0 	.word	0x0801b0d0
 8011040:	7ff00000 	.word	0x7ff00000
 8011044:	fcc00000 	.word	0xfcc00000
 8011048:	c01a0000 	.word	0xc01a0000

0801104c <fabs>:
 801104c:	ec51 0b10 	vmov	r0, r1, d0
 8011050:	ee10 2a10 	vmov	r2, s0
 8011054:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011058:	ec43 2b10 	vmov	d0, r2, r3
 801105c:	4770      	bx	lr
	...

08011060 <floor>:
 8011060:	ee10 1a90 	vmov	r1, s1
 8011064:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8011068:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 801106c:	2b13      	cmp	r3, #19
 801106e:	b530      	push	{r4, r5, lr}
 8011070:	ee10 0a10 	vmov	r0, s0
 8011074:	ee10 5a10 	vmov	r5, s0
 8011078:	dc31      	bgt.n	80110de <floor+0x7e>
 801107a:	2b00      	cmp	r3, #0
 801107c:	da15      	bge.n	80110aa <floor+0x4a>
 801107e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8011138 <floor+0xd8>
 8011082:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011086:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801108a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801108e:	dd07      	ble.n	80110a0 <floor+0x40>
 8011090:	2900      	cmp	r1, #0
 8011092:	da4e      	bge.n	8011132 <floor+0xd2>
 8011094:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011098:	4318      	orrs	r0, r3
 801109a:	d001      	beq.n	80110a0 <floor+0x40>
 801109c:	4928      	ldr	r1, [pc, #160]	; (8011140 <floor+0xe0>)
 801109e:	2000      	movs	r0, #0
 80110a0:	460b      	mov	r3, r1
 80110a2:	4602      	mov	r2, r0
 80110a4:	ec43 2b10 	vmov	d0, r2, r3
 80110a8:	e020      	b.n	80110ec <floor+0x8c>
 80110aa:	4a26      	ldr	r2, [pc, #152]	; (8011144 <floor+0xe4>)
 80110ac:	411a      	asrs	r2, r3
 80110ae:	ea01 0402 	and.w	r4, r1, r2
 80110b2:	4304      	orrs	r4, r0
 80110b4:	d01a      	beq.n	80110ec <floor+0x8c>
 80110b6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8011138 <floor+0xd8>
 80110ba:	ee30 0b07 	vadd.f64	d0, d0, d7
 80110be:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80110c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110c6:	ddeb      	ble.n	80110a0 <floor+0x40>
 80110c8:	2900      	cmp	r1, #0
 80110ca:	bfbe      	ittt	lt
 80110cc:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 80110d0:	fa40 f303 	asrlt.w	r3, r0, r3
 80110d4:	18c9      	addlt	r1, r1, r3
 80110d6:	ea21 0102 	bic.w	r1, r1, r2
 80110da:	2000      	movs	r0, #0
 80110dc:	e7e0      	b.n	80110a0 <floor+0x40>
 80110de:	2b33      	cmp	r3, #51	; 0x33
 80110e0:	dd05      	ble.n	80110ee <floor+0x8e>
 80110e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80110e6:	d101      	bne.n	80110ec <floor+0x8c>
 80110e8:	ee30 0b00 	vadd.f64	d0, d0, d0
 80110ec:	bd30      	pop	{r4, r5, pc}
 80110ee:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 80110f2:	f04f 32ff 	mov.w	r2, #4294967295
 80110f6:	40e2      	lsrs	r2, r4
 80110f8:	4202      	tst	r2, r0
 80110fa:	d0f7      	beq.n	80110ec <floor+0x8c>
 80110fc:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8011138 <floor+0xd8>
 8011100:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011104:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801110c:	ddc8      	ble.n	80110a0 <floor+0x40>
 801110e:	2900      	cmp	r1, #0
 8011110:	da02      	bge.n	8011118 <floor+0xb8>
 8011112:	2b14      	cmp	r3, #20
 8011114:	d103      	bne.n	801111e <floor+0xbe>
 8011116:	3101      	adds	r1, #1
 8011118:	ea20 0002 	bic.w	r0, r0, r2
 801111c:	e7c0      	b.n	80110a0 <floor+0x40>
 801111e:	2401      	movs	r4, #1
 8011120:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8011124:	fa04 f303 	lsl.w	r3, r4, r3
 8011128:	4418      	add	r0, r3
 801112a:	42a8      	cmp	r0, r5
 801112c:	bf38      	it	cc
 801112e:	1909      	addcc	r1, r1, r4
 8011130:	e7f2      	b.n	8011118 <floor+0xb8>
 8011132:	2000      	movs	r0, #0
 8011134:	4601      	mov	r1, r0
 8011136:	e7b3      	b.n	80110a0 <floor+0x40>
 8011138:	8800759c 	.word	0x8800759c
 801113c:	7e37e43c 	.word	0x7e37e43c
 8011140:	bff00000 	.word	0xbff00000
 8011144:	000fffff 	.word	0x000fffff

08011148 <nan>:
 8011148:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011150 <nan+0x8>
 801114c:	4770      	bx	lr
 801114e:	bf00      	nop
 8011150:	00000000 	.word	0x00000000
 8011154:	7ff80000 	.word	0x7ff80000

08011158 <scalbn>:
 8011158:	b082      	sub	sp, #8
 801115a:	ed8d 0b00 	vstr	d0, [sp]
 801115e:	9b01      	ldr	r3, [sp, #4]
 8011160:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8011164:	b9a2      	cbnz	r2, 8011190 <scalbn+0x38>
 8011166:	9a00      	ldr	r2, [sp, #0]
 8011168:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801116c:	4313      	orrs	r3, r2
 801116e:	d03a      	beq.n	80111e6 <scalbn+0x8e>
 8011170:	ed9f 7b35 	vldr	d7, [pc, #212]	; 8011248 <scalbn+0xf0>
 8011174:	4b40      	ldr	r3, [pc, #256]	; (8011278 <scalbn+0x120>)
 8011176:	ee20 7b07 	vmul.f64	d7, d0, d7
 801117a:	4298      	cmp	r0, r3
 801117c:	ed8d 7b00 	vstr	d7, [sp]
 8011180:	da11      	bge.n	80111a6 <scalbn+0x4e>
 8011182:	ed9f 7b33 	vldr	d7, [pc, #204]	; 8011250 <scalbn+0xf8>
 8011186:	ed9d 6b00 	vldr	d6, [sp]
 801118a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801118e:	e007      	b.n	80111a0 <scalbn+0x48>
 8011190:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8011194:	428a      	cmp	r2, r1
 8011196:	d10a      	bne.n	80111ae <scalbn+0x56>
 8011198:	ed9d 7b00 	vldr	d7, [sp]
 801119c:	ee37 7b07 	vadd.f64	d7, d7, d7
 80111a0:	ed8d 7b00 	vstr	d7, [sp]
 80111a4:	e01f      	b.n	80111e6 <scalbn+0x8e>
 80111a6:	9b01      	ldr	r3, [sp, #4]
 80111a8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80111ac:	3a36      	subs	r2, #54	; 0x36
 80111ae:	4402      	add	r2, r0
 80111b0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80111b4:	428a      	cmp	r2, r1
 80111b6:	dd0a      	ble.n	80111ce <scalbn+0x76>
 80111b8:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8011258 <scalbn+0x100>
 80111bc:	ed9f 5b28 	vldr	d5, [pc, #160]	; 8011260 <scalbn+0x108>
 80111c0:	eeb0 6b47 	vmov.f64	d6, d7
 80111c4:	9b01      	ldr	r3, [sp, #4]
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	fe27 7b05 	vselge.f64	d7, d7, d5
 80111cc:	e7dd      	b.n	801118a <scalbn+0x32>
 80111ce:	2a00      	cmp	r2, #0
 80111d0:	dd0d      	ble.n	80111ee <scalbn+0x96>
 80111d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80111d6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80111da:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80111de:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80111e2:	e9cd 0100 	strd	r0, r1, [sp]
 80111e6:	ed9d 0b00 	vldr	d0, [sp]
 80111ea:	b002      	add	sp, #8
 80111ec:	4770      	bx	lr
 80111ee:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80111f2:	da18      	bge.n	8011226 <scalbn+0xce>
 80111f4:	f24c 3350 	movw	r3, #50000	; 0xc350
 80111f8:	4298      	cmp	r0, r3
 80111fa:	9b01      	ldr	r3, [sp, #4]
 80111fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8011200:	dd09      	ble.n	8011216 <scalbn+0xbe>
 8011202:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8011258 <scalbn+0x100>
 8011206:	ed9f 5b16 	vldr	d5, [pc, #88]	; 8011260 <scalbn+0x108>
 801120a:	eeb0 6b47 	vmov.f64	d6, d7
 801120e:	2b00      	cmp	r3, #0
 8011210:	fe07 7b05 	vseleq.f64	d7, d7, d5
 8011214:	e7b9      	b.n	801118a <scalbn+0x32>
 8011216:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8011250 <scalbn+0xf8>
 801121a:	ed9f 5b13 	vldr	d5, [pc, #76]	; 8011268 <scalbn+0x110>
 801121e:	eeb0 6b47 	vmov.f64	d6, d7
 8011222:	2b00      	cmp	r3, #0
 8011224:	e7f4      	b.n	8011210 <scalbn+0xb8>
 8011226:	e9dd 0100 	ldrd	r0, r1, [sp]
 801122a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801122e:	3236      	adds	r2, #54	; 0x36
 8011230:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011234:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8011238:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8011270 <scalbn+0x118>
 801123c:	ec41 0b17 	vmov	d7, r0, r1
 8011240:	e7a3      	b.n	801118a <scalbn+0x32>
 8011242:	bf00      	nop
 8011244:	f3af 8000 	nop.w
 8011248:	00000000 	.word	0x00000000
 801124c:	43500000 	.word	0x43500000
 8011250:	c2f8f359 	.word	0xc2f8f359
 8011254:	01a56e1f 	.word	0x01a56e1f
 8011258:	8800759c 	.word	0x8800759c
 801125c:	7e37e43c 	.word	0x7e37e43c
 8011260:	8800759c 	.word	0x8800759c
 8011264:	fe37e43c 	.word	0xfe37e43c
 8011268:	c2f8f359 	.word	0xc2f8f359
 801126c:	81a56e1f 	.word	0x81a56e1f
 8011270:	00000000 	.word	0x00000000
 8011274:	3c900000 	.word	0x3c900000
 8011278:	ffff3cb0 	.word	0xffff3cb0

0801127c <_init>:
 801127c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801127e:	bf00      	nop
 8011280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011282:	bc08      	pop	{r3}
 8011284:	469e      	mov	lr, r3
 8011286:	4770      	bx	lr

08011288 <_fini>:
 8011288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801128a:	bf00      	nop
 801128c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801128e:	bc08      	pop	{r3}
 8011290:	469e      	mov	lr, r3
 8011292:	4770      	bx	lr
