sch2hdl,-intstyle,ise,-family,spartan6,-verilog,C:/FPGA3/JK_FF_NE/JK_FF_NE.vf,-w,C:/FPGA3/JK_FF_NE/JK_FF_NE.sch
