Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Sep 16 14:00:41 2020
| Host         : DESKTOP-OJFSORI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rtsh_rs422_test_top_timing_summary_routed.rpt -pb rtsh_rs422_test_top_timing_summary_routed.pb -rpx rtsh_rs422_test_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rtsh_rs422_test_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.210        0.000                      0                   83        0.263        0.000                      0                   83        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.210        0.000                      0                   83        0.263        0.000                      0                   83        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZTCPulseTrainGen/gen_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.230ns (24.261%)  route 3.840ns (75.739%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.637     5.189    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  main_counter_reg_reg[27]/Q
                         net (fo=2, routed)           0.857     6.502    ZTCPulseTrainGen/main_counter_reg[27]
    SLICE_X0Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.626 r  ZTCPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.647     7.273    ZTCPulseTrainGen/main_counter_reg_reg[29]
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  ZTCPulseTrainGen/polarity_reg_i_3/O
                         net (fo=4, routed)           0.828     8.225    ZTCPulseTrainGen/main_counter_reg_reg[30]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.150     8.375 r  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.841     9.216    ZTCPulseTrainGen/main_counter_reg_reg[15]
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.376     9.592 r  ZTCPulseTrainGen/gen_reg_i_1__1/O
                         net (fo=3, routed)           0.667    10.259    ZTCPulseTrainGen/gen_reg_i_1__1_n_0
    SLICE_X1Y31          FDRE                                         r  ZTCPulseTrainGen/gen_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.884    ZTCPulseTrainGen/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  ZTCPulseTrainGen/gen_reg_reg/C
                         clock pessimism              0.273    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X1Y31          FDRE (Setup_fdre_C_R)       -0.653    14.468    ZTCPulseTrainGen/gen_reg_reg
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  4.210    

Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZTCPulseTrainGen/gen_reg_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.230ns (24.261%)  route 3.840ns (75.739%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.637     5.189    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  main_counter_reg_reg[27]/Q
                         net (fo=2, routed)           0.857     6.502    ZTCPulseTrainGen/main_counter_reg[27]
    SLICE_X0Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.626 r  ZTCPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.647     7.273    ZTCPulseTrainGen/main_counter_reg_reg[29]
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  ZTCPulseTrainGen/polarity_reg_i_3/O
                         net (fo=4, routed)           0.828     8.225    ZTCPulseTrainGen/main_counter_reg_reg[30]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.150     8.375 r  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.841     9.216    ZTCPulseTrainGen/main_counter_reg_reg[15]
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.376     9.592 r  ZTCPulseTrainGen/gen_reg_i_1__1/O
                         net (fo=3, routed)           0.667    10.259    ZTCPulseTrainGen/gen_reg_i_1__1_n_0
    SLICE_X1Y31          FDRE                                         r  ZTCPulseTrainGen/gen_reg_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.884    ZTCPulseTrainGen/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  ZTCPulseTrainGen/gen_reg_reg_lopt_replica/C
                         clock pessimism              0.273    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X1Y31          FDRE (Setup_fdre_C_R)       -0.653    14.468    ZTCPulseTrainGen/gen_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  4.210    

Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZTCPulseTrainGen/gen_reg_reg_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 1.230ns (24.261%)  route 3.840ns (75.739%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.637     5.189    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  main_counter_reg_reg[27]/Q
                         net (fo=2, routed)           0.857     6.502    ZTCPulseTrainGen/main_counter_reg[27]
    SLICE_X0Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.626 r  ZTCPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.647     7.273    ZTCPulseTrainGen/main_counter_reg_reg[29]
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  ZTCPulseTrainGen/polarity_reg_i_3/O
                         net (fo=4, routed)           0.828     8.225    ZTCPulseTrainGen/main_counter_reg_reg[30]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.150     8.375 r  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.841     9.216    ZTCPulseTrainGen/main_counter_reg_reg[15]
    SLICE_X2Y33          LUT3 (Prop_lut3_I1_O)        0.376     9.592 r  ZTCPulseTrainGen/gen_reg_i_1__1/O
                         net (fo=3, routed)           0.667    10.259    ZTCPulseTrainGen/gen_reg_i_1__1_n_0
    SLICE_X1Y31          FDRE                                         r  ZTCPulseTrainGen/gen_reg_reg_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.884    ZTCPulseTrainGen/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  ZTCPulseTrainGen/gen_reg_reg_lopt_replica_2/C
                         clock pessimism              0.273    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X1Y31          FDRE (Setup_fdre_C_R)       -0.653    14.468    ZTCPulseTrainGen/gen_reg_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  4.210    

Slack (MET) :             4.374ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMPulseTrainGen/gen_reg_reg_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 1.202ns (23.860%)  route 3.836ns (76.140%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.637     5.189    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  main_counter_reg_reg[27]/Q
                         net (fo=2, routed)           0.857     6.502    ZTCPulseTrainGen/main_counter_reg[27]
    SLICE_X0Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.626 r  ZTCPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.647     7.273    ZTCPulseTrainGen/main_counter_reg_reg[29]
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  ZTCPulseTrainGen/polarity_reg_i_3/O
                         net (fo=4, routed)           0.828     8.225    ZTCPulseTrainGen/main_counter_reg_reg[30]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.150     8.375 r  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.841     9.216    FMPulseTrainGen/gen_reg_reg_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.348     9.564 r  FMPulseTrainGen/gen_reg_i_1/O
                         net (fo=3, routed)           0.662    10.227    FMPulseTrainGen/gen_next7_out
    SLICE_X2Y33          FDRE                                         r  FMPulseTrainGen/gen_reg_reg_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.515    14.887    FMPulseTrainGen/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  FMPulseTrainGen/gen_reg_reg_lopt_replica_2/C
                         clock pessimism              0.273    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    14.600    FMPulseTrainGen/gen_reg_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.374    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMPulseTrainGen/gen_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 1.202ns (24.648%)  route 3.675ns (75.352%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.637     5.189    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  main_counter_reg_reg[27]/Q
                         net (fo=2, routed)           0.857     6.502    ZTCPulseTrainGen/main_counter_reg[27]
    SLICE_X0Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.626 r  ZTCPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.647     7.273    ZTCPulseTrainGen/main_counter_reg_reg[29]
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  ZTCPulseTrainGen/polarity_reg_i_3/O
                         net (fo=4, routed)           0.828     8.225    ZTCPulseTrainGen/main_counter_reg_reg[30]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.150     8.375 r  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.841     9.216    FMPulseTrainGen/gen_reg_reg_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.348     9.564 r  FMPulseTrainGen/gen_reg_i_1/O
                         net (fo=3, routed)           0.501    10.065    FMPulseTrainGen/gen_next7_out
    SLICE_X2Y31          FDRE                                         r  FMPulseTrainGen/gen_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.884    FMPulseTrainGen/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  FMPulseTrainGen/gen_reg_reg/C
                         clock pessimism              0.273    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X2Y31          FDRE (Setup_fdre_C_R)       -0.524    14.597    FMPulseTrainGen/gen_reg_reg
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FMPulseTrainGen/gen_reg_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 1.202ns (24.648%)  route 3.675ns (75.352%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.637     5.189    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  main_counter_reg_reg[27]/Q
                         net (fo=2, routed)           0.857     6.502    ZTCPulseTrainGen/main_counter_reg[27]
    SLICE_X0Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.626 r  ZTCPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.647     7.273    ZTCPulseTrainGen/main_counter_reg_reg[29]
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  ZTCPulseTrainGen/polarity_reg_i_3/O
                         net (fo=4, routed)           0.828     8.225    ZTCPulseTrainGen/main_counter_reg_reg[30]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.150     8.375 r  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.841     9.216    FMPulseTrainGen/gen_reg_reg_0
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.348     9.564 r  FMPulseTrainGen/gen_reg_i_1/O
                         net (fo=3, routed)           0.501    10.065    FMPulseTrainGen/gen_next7_out
    SLICE_X2Y31          FDRE                                         r  FMPulseTrainGen/gen_reg_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.884    FMPulseTrainGen/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  FMPulseTrainGen/gen_reg_reg_lopt_replica/C
                         clock pessimism              0.273    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X2Y31          FDRE (Setup_fdre_C_R)       -0.524    14.597    FMPulseTrainGen/gen_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                  4.532    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZTCPulseTrainGen/gen_reg_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.188ns (23.905%)  route 3.782ns (76.095%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.631     5.183    clk_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  main_counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.456     5.639 f  main_counter_reg_reg[0]/Q
                         net (fo=12, routed)          1.283     6.922    ZTCPulseTrainGen/main_counter_reg[0]
    SLICE_X4Y35          LUT6 (Prop_lut6_I3_O)        0.124     7.046 r  ZTCPulseTrainGen/gen_reg_i_16/O
                         net (fo=2, routed)           0.444     7.490    ZTCPulseTrainGen/main_counter_reg_reg[5]_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.124     7.614 r  ZTCPulseTrainGen/gen_reg_i_7__1/O
                         net (fo=1, routed)           0.781     8.395    ZTCPulseTrainGen/gen_reg_i_7__1_n_0
    SLICE_X4Y33          LUT5 (Prop_lut5_I0_O)        0.152     8.547 r  ZTCPulseTrainGen/gen_reg_i_3/O
                         net (fo=1, routed)           0.588     9.135    ZTCPulseTrainGen/gen_reg_i_3_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.332     9.467 r  ZTCPulseTrainGen/gen_reg_i_2__0/O
                         net (fo=3, routed)           0.685    10.153    ZTCPulseTrainGen/gen_reg_i_2__0_n_0
    SLICE_X1Y31          FDRE                                         r  ZTCPulseTrainGen/gen_reg_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.512    14.884    ZTCPulseTrainGen/clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  ZTCPulseTrainGen/gen_reg_reg_lopt_replica/C
                         clock pessimism              0.273    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.081    15.040    ZTCPulseTrainGen/gen_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IRIGPulseTrainGen/gen_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.202ns (26.086%)  route 3.406ns (73.914%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.637     5.189    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  main_counter_reg_reg[27]/Q
                         net (fo=2, routed)           0.857     6.502    ZTCPulseTrainGen/main_counter_reg[27]
    SLICE_X0Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.626 r  ZTCPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.647     7.273    ZTCPulseTrainGen/main_counter_reg_reg[29]
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  ZTCPulseTrainGen/polarity_reg_i_3/O
                         net (fo=4, routed)           0.828     8.225    ZTCPulseTrainGen/main_counter_reg_reg[30]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.150     8.375 r  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.447     8.823    IRIGPulseTrainGen/gen_reg_reg_4
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.348     9.171 r  IRIGPulseTrainGen/gen_reg_i_1__0/O
                         net (fo=3, routed)           0.626     9.797    IRIGPulseTrainGen/gen_reg_i_1__0_n_0
    SLICE_X0Y34          FDRE                                         r  IRIGPulseTrainGen/gen_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.516    14.888    IRIGPulseTrainGen/clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  IRIGPulseTrainGen/gen_reg_reg/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.429    14.696    IRIGPulseTrainGen/gen_reg_reg
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IRIGPulseTrainGen/gen_reg_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.202ns (26.086%)  route 3.406ns (73.914%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.637     5.189    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  main_counter_reg_reg[27]/Q
                         net (fo=2, routed)           0.857     6.502    ZTCPulseTrainGen/main_counter_reg[27]
    SLICE_X0Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.626 r  ZTCPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.647     7.273    ZTCPulseTrainGen/main_counter_reg_reg[29]
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  ZTCPulseTrainGen/polarity_reg_i_3/O
                         net (fo=4, routed)           0.828     8.225    ZTCPulseTrainGen/main_counter_reg_reg[30]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.150     8.375 r  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.447     8.823    IRIGPulseTrainGen/gen_reg_reg_4
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.348     9.171 r  IRIGPulseTrainGen/gen_reg_i_1__0/O
                         net (fo=3, routed)           0.626     9.797    IRIGPulseTrainGen/gen_reg_i_1__0_n_0
    SLICE_X0Y34          FDRE                                         r  IRIGPulseTrainGen/gen_reg_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.516    14.888    IRIGPulseTrainGen/clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  IRIGPulseTrainGen/gen_reg_reg_lopt_replica/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.429    14.696    IRIGPulseTrainGen/gen_reg_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 main_counter_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IRIGPulseTrainGen/gen_reg_reg_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.202ns (26.086%)  route 3.406ns (73.914%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.637     5.189    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  main_counter_reg_reg[27]/Q
                         net (fo=2, routed)           0.857     6.502    ZTCPulseTrainGen/main_counter_reg[27]
    SLICE_X0Y38          LUT4 (Prop_lut4_I1_O)        0.124     6.626 r  ZTCPulseTrainGen/main_counter_reg[31]_i_9/O
                         net (fo=2, routed)           0.647     7.273    ZTCPulseTrainGen/main_counter_reg_reg[29]
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.397 r  ZTCPulseTrainGen/polarity_reg_i_3/O
                         net (fo=4, routed)           0.828     8.225    ZTCPulseTrainGen/main_counter_reg_reg[30]
    SLICE_X2Y35          LUT3 (Prop_lut3_I0_O)        0.150     8.375 r  ZTCPulseTrainGen/gen_reg_i_3__1/O
                         net (fo=4, routed)           0.447     8.823    IRIGPulseTrainGen/gen_reg_reg_4
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.348     9.171 r  IRIGPulseTrainGen/gen_reg_i_1__0/O
                         net (fo=3, routed)           0.626     9.797    IRIGPulseTrainGen/gen_reg_i_1__0_n_0
    SLICE_X0Y34          FDRE                                         r  IRIGPulseTrainGen/gen_reg_reg_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.516    14.888    IRIGPulseTrainGen/clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  IRIGPulseTrainGen/gen_reg_reg_lopt_replica_2/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.429    14.696    IRIGPulseTrainGen/gen_reg_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  4.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  main_counter_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  main_counter_reg_reg[20]/Q
                         net (fo=2, routed)           0.119     1.767    main_counter_reg[20]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  main_counter_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    data0[20]
    SLICE_X1Y36          FDRE                                         r  main_counter_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  main_counter_reg_reg[20]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.611    main_counter_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.508    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  main_counter_reg_reg[28]/Q
                         net (fo=2, routed)           0.119     1.769    main_counter_reg[28]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  main_counter_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    data0[28]
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     2.024    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[28]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.613    main_counter_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  main_counter_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  main_counter_reg_reg[16]/Q
                         net (fo=2, routed)           0.120     1.768    main_counter_reg[16]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  main_counter_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    data0[16]
    SLICE_X1Y35          FDRE                                         r  main_counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  main_counter_reg_reg[16]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.105     1.611    main_counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.594     1.507    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  main_counter_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  main_counter_reg_reg[21]/Q
                         net (fo=3, routed)           0.114     1.762    main_counter_reg[21]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  main_counter_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    data0[21]
    SLICE_X1Y37          FDRE                                         r  main_counter_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     2.022    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  main_counter_reg_reg[21]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.105     1.612    main_counter_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 polarity_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            polarity_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  polarity_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  polarity_reg_reg/Q
                         net (fo=2, routed)           0.177     1.848    polarity_reg
    SLICE_X2Y35          LUT6 (Prop_lut6_I5_O)        0.045     1.893 r  polarity_reg_i_1/O
                         net (fo=1, routed)           0.000     1.893    polarity_reg_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  polarity_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  polarity_reg_reg/C
                         clock pessimism             -0.515     1.506    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.120     1.626    polarity_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  main_counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  main_counter_reg_reg[17]/Q
                         net (fo=2, routed)           0.116     1.764    main_counter_reg[17]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  main_counter_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    data0[17]
    SLICE_X1Y36          FDRE                                         r  main_counter_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  main_counter_reg_reg[17]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.611    main_counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.593     1.506    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  main_counter_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  main_counter_reg_reg[19]/Q
                         net (fo=2, routed)           0.121     1.768    main_counter_reg[19]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.879 r  main_counter_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    data0[19]
    SLICE_X1Y36          FDRE                                         r  main_counter_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  main_counter_reg_reg[19]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.611    main_counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.594     1.507    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  main_counter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  main_counter_reg_reg[23]/Q
                         net (fo=3, routed)           0.121     1.769    main_counter_reg[23]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  main_counter_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    data0[23]
    SLICE_X1Y37          FDRE                                         r  main_counter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     2.022    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  main_counter_reg_reg[23]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.105     1.612    main_counter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.508    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  main_counter_reg_reg[27]/Q
                         net (fo=2, routed)           0.121     1.770    main_counter_reg[27]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  main_counter_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    data0[27]
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     2.024    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[27]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.613    main_counter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 main_counter_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_counter_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.508    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  main_counter_reg_reg[25]/Q
                         net (fo=3, routed)           0.117     1.767    main_counter_reg[25]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.882 r  main_counter_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.882    data0[25]
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     2.024    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  main_counter_reg_reg[25]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.613    main_counter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31     FMPulseTrainGen/gen_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31     FMPulseTrainGen/gen_reg_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33     FMPulseTrainGen/gen_reg_reg_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34     IRIGPulseTrainGen/gen_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34     IRIGPulseTrainGen/gen_reg_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34     IRIGPulseTrainGen/gen_reg_reg_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31     ZTCPulseTrainGen/gen_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31     ZTCPulseTrainGen/gen_reg_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31     ZTCPulseTrainGen/gen_reg_reg_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32     main_counter_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     main_counter_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     main_counter_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     main_counter_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     main_counter_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     main_counter_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     main_counter_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     main_counter_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32     main_counter_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     main_counter_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     FMPulseTrainGen/gen_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     FMPulseTrainGen/gen_reg_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31     ZTCPulseTrainGen/gen_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31     ZTCPulseTrainGen/gen_reg_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31     ZTCPulseTrainGen/gen_reg_reg_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38     main_counter_reg_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38     main_counter_reg_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38     main_counter_reg_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38     main_counter_reg_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y39     main_counter_reg_reg[29]/C



