{"sha": "3dbb4dcecd9a93e308c01ec61a725b9a3c9d2381", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6M2RiYjRkY2VjZDlhOTNlMzA4YzAxZWM2MWE3MjViOWEzYzlkMjM4MQ==", "commit": {"author": {"name": "James E Wilson", "email": "wilson@specifixinc.com", "date": "2005-10-08T00:39:09Z"}, "committer": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "2005-10-08T00:39:09Z"}, "message": "Fix gcc.dg/vect/vect-shift-1.c failure.\n\n* config/ia64/vect.md (ashl<mode>3, ashr<mode>3, lshr<mode>3): Use\nDImode not VECINT24 for operand 2.\n\nFrom-SVN: r105113", "tree": {"sha": "080c383566f254b0a6a5d13455a71d59d47eb972", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/080c383566f254b0a6a5d13455a71d59d47eb972"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3dbb4dcecd9a93e308c01ec61a725b9a3c9d2381", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3dbb4dcecd9a93e308c01ec61a725b9a3c9d2381", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3dbb4dcecd9a93e308c01ec61a725b9a3c9d2381", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3dbb4dcecd9a93e308c01ec61a725b9a3c9d2381/comments", "author": null, "committer": null, "parents": [{"sha": "4383bf26c3af818be23458d7f47e66bb12ee2523", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4383bf26c3af818be23458d7f47e66bb12ee2523", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4383bf26c3af818be23458d7f47e66bb12ee2523"}], "stats": {"total": 9, "additions": 6, "deletions": 3}, "files": [{"sha": "86ba1b278dfe22fb9990e69a62f251773824d8bb", "filename": "gcc/ChangeLog", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3dbb4dcecd9a93e308c01ec61a725b9a3c9d2381/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3dbb4dcecd9a93e308c01ec61a725b9a3c9d2381/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=3dbb4dcecd9a93e308c01ec61a725b9a3c9d2381", "patch": "@@ -1,5 +1,8 @@\n 2005-10-07  James E. Wilson  <wilson@specifix.com>\n \n+\t* config/ia64/vect.md (ashl<mode>3, ashr<mode>3, lshr<mode>3): Use\n+\tDImode not VECINT24 for operand 2.\n+\n \tPR target/23644\n \t* doc/invoke.texi (IA-64 Options, item -mtune): Renamed from\n \t-mtune-arch."}, {"sha": "94380bfcc492690759255fa1f8a4a5892da01516", "filename": "gcc/config/ia64/vect.md", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3dbb4dcecd9a93e308c01ec61a725b9a3c9d2381/gcc%2Fconfig%2Fia64%2Fvect.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3dbb4dcecd9a93e308c01ec61a725b9a3c9d2381/gcc%2Fconfig%2Fia64%2Fvect.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fia64%2Fvect.md?ref=3dbb4dcecd9a93e308c01ec61a725b9a3c9d2381", "patch": "@@ -318,7 +318,7 @@\n   [(set (match_operand:VECINT24 0 \"gr_register_operand\" \"=r\")\n \t(ashift:VECINT24\n \t  (match_operand:VECINT24 1 \"gr_register_operand\" \"r\")\n-\t  (match_operand:VECINT24 2 \"gr_reg_or_5bit_operand\" \"rn\")))]\n+\t  (match_operand:DI 2 \"gr_reg_or_5bit_operand\" \"rn\")))]\n   \"\"\n   \"pshl<vecsize> %0 = %1, %2\"\n   [(set_attr \"itanium_class\" \"mmshf\")])\n@@ -327,7 +327,7 @@\n   [(set (match_operand:VECINT24 0 \"gr_register_operand\" \"=r\")\n \t(ashiftrt:VECINT24\n \t  (match_operand:VECINT24 1 \"gr_register_operand\" \"r\")\n-\t  (match_operand:VECINT24 2 \"gr_reg_or_5bit_operand\" \"rn\")))]\n+\t  (match_operand:DI 2 \"gr_reg_or_5bit_operand\" \"rn\")))]\n   \"\"\n   \"pshr<vecsize> %0 = %1, %2\"\n   [(set_attr \"itanium_class\" \"mmshf\")])\n@@ -336,7 +336,7 @@\n   [(set (match_operand:VECINT24 0 \"gr_register_operand\" \"=r\")\n \t(lshiftrt:VECINT24\n \t  (match_operand:VECINT24 1 \"gr_register_operand\" \"r\")\n-\t  (match_operand:VECINT24 2 \"gr_reg_or_5bit_operand\" \"rn\")))]\n+\t  (match_operand:DI 2 \"gr_reg_or_5bit_operand\" \"rn\")))]\n   \"\"\n   \"pshr<vecsize>.u %0 = %1, %2\"\n   [(set_attr \"itanium_class\" \"mmshf\")])"}]}