// Seed: 824755218
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    input  wire  id_2,
    output wire  id_3
);
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd72,
    parameter id_6 = 32'd22
) (
    input wire id_0,
    input supply0 id_1,
    output supply1 id_2,
    output uwire id_3,
    input wand _id_4,
    output wire id_5,
    input wor _id_6,
    input uwire id_7,
    input wire id_8,
    input tri1 id_9
);
  assign id_3 = 1;
  assign id_3 = ~1;
  tri1 id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_2
  );
  always $unsigned(87);
  ;
  assign id_11 = 1;
  wire [id_4 : id_6] id_12;
endmodule
