
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

000114cc <.init>:
   114cc:	push	{r3, lr}
   114d0:	bl	11934 <ftello64@plt+0x4c>
   114d4:	pop	{r3, pc}

Disassembly of section .plt:

000114d8 <pthread_mutex_unlock@plt-0x14>:
   114d8:	push	{lr}		; (str lr, [sp, #-4]!)
   114dc:	ldr	lr, [pc, #4]	; 114e8 <pthread_mutex_unlock@plt-0x4>
   114e0:	add	lr, pc, lr
   114e4:	ldr	pc, [lr, #8]!
   114e8:	andeq	r7, r2, r8, lsl fp

000114ec <pthread_mutex_unlock@plt>:
   114ec:	add	ip, pc, #0, 12
   114f0:	add	ip, ip, #159744	; 0x27000
   114f4:	ldr	pc, [ip, #2840]!	; 0xb18

000114f8 <calloc@plt>:
   114f8:	add	ip, pc, #0, 12
   114fc:	add	ip, ip, #159744	; 0x27000
   11500:	ldr	pc, [ip, #2832]!	; 0xb10

00011504 <fputs_unlocked@plt>:
   11504:	add	ip, pc, #0, 12
   11508:	add	ip, ip, #159744	; 0x27000
   1150c:	ldr	pc, [ip, #2824]!	; 0xb08

00011510 <wctype@plt>:
   11510:	add	ip, pc, #0, 12
   11514:	add	ip, ip, #159744	; 0x27000
   11518:	ldr	pc, [ip, #2816]!	; 0xb00

0001151c <raise@plt>:
   1151c:	add	ip, pc, #0, 12
   11520:	add	ip, ip, #159744	; 0x27000
   11524:	ldr	pc, [ip, #2808]!	; 0xaf8

00011528 <wcrtomb@plt>:
   11528:	add	ip, pc, #0, 12
   1152c:	add	ip, ip, #159744	; 0x27000
   11530:	ldr	pc, [ip, #2800]!	; 0xaf0

00011534 <iconv_close@plt>:
   11534:	add	ip, pc, #0, 12
   11538:	add	ip, ip, #159744	; 0x27000
   1153c:	ldr	pc, [ip, #2792]!	; 0xae8

00011540 <iswctype@plt>:
   11540:	add	ip, pc, #0, 12
   11544:	add	ip, ip, #159744	; 0x27000
   11548:	ldr	pc, [ip, #2784]!	; 0xae0

0001154c <iconv@plt>:
   1154c:	add	ip, pc, #0, 12
   11550:	add	ip, ip, #159744	; 0x27000
   11554:	ldr	pc, [ip, #2776]!	; 0xad8

00011558 <strcmp@plt>:
   11558:	add	ip, pc, #0, 12
   1155c:	add	ip, ip, #159744	; 0x27000
   11560:	ldr	pc, [ip, #2768]!	; 0xad0

00011564 <pthread_mutex_destroy@plt>:
   11564:	add	ip, pc, #0, 12
   11568:	add	ip, ip, #159744	; 0x27000
   1156c:	ldr	pc, [ip, #2760]!	; 0xac8

00011570 <fflush@plt>:
   11570:	add	ip, pc, #0, 12
   11574:	add	ip, ip, #159744	; 0x27000
   11578:	ldr	pc, [ip, #2752]!	; 0xac0

0001157c <wcwidth@plt>:
   1157c:	add	ip, pc, #0, 12
   11580:	add	ip, ip, #159744	; 0x27000
   11584:	ldr	pc, [ip, #2744]!	; 0xab8

00011588 <memmove@plt>:
   11588:	add	ip, pc, #0, 12
   1158c:	add	ip, ip, #159744	; 0x27000
   11590:	ldr	pc, [ip, #2736]!	; 0xab0

00011594 <free@plt>:
   11594:	add	ip, pc, #0, 12
   11598:	add	ip, ip, #159744	; 0x27000
   1159c:	ldr	pc, [ip, #2728]!	; 0xaa8

000115a0 <pthread_mutex_lock@plt>:
   115a0:	add	ip, pc, #0, 12
   115a4:	add	ip, ip, #159744	; 0x27000
   115a8:	ldr	pc, [ip, #2720]!	; 0xaa0

000115ac <ferror@plt>:
   115ac:	add	ip, pc, #0, 12
   115b0:	add	ip, ip, #159744	; 0x27000
   115b4:	ldr	pc, [ip, #2712]!	; 0xa98

000115b8 <_exit@plt>:
   115b8:	add	ip, pc, #0, 12
   115bc:	add	ip, ip, #159744	; 0x27000
   115c0:	ldr	pc, [ip, #2704]!	; 0xa90

000115c4 <memcpy@plt>:
   115c4:	add	ip, pc, #0, 12
   115c8:	add	ip, ip, #159744	; 0x27000
   115cc:	ldr	pc, [ip, #2696]!	; 0xa88

000115d0 <tolower@plt>:
   115d0:	add	ip, pc, #0, 12
   115d4:	add	ip, ip, #159744	; 0x27000
   115d8:	ldr	pc, [ip, #2688]!	; 0xa80

000115dc <pthread_mutex_init@plt>:
   115dc:	add	ip, pc, #0, 12
   115e0:	add	ip, ip, #159744	; 0x27000
   115e4:	ldr	pc, [ip, #2680]!	; 0xa78

000115e8 <towlower@plt>:
   115e8:	add	ip, pc, #0, 12
   115ec:	add	ip, ip, #159744	; 0x27000
   115f0:	ldr	pc, [ip, #2672]!	; 0xa70

000115f4 <mbsinit@plt>:
   115f4:	add	ip, pc, #0, 12
   115f8:	add	ip, ip, #159744	; 0x27000
   115fc:	ldr	pc, [ip, #2664]!	; 0xa68

00011600 <stpcpy@plt>:
   11600:	add	ip, pc, #0, 12
   11604:	add	ip, ip, #159744	; 0x27000
   11608:	ldr	pc, [ip, #2656]!	; 0xa60

0001160c <dcgettext@plt>:
   1160c:	add	ip, pc, #0, 12
   11610:	add	ip, ip, #159744	; 0x27000
   11614:	ldr	pc, [ip, #2648]!	; 0xa58

00011618 <strdup@plt>:
   11618:	add	ip, pc, #0, 12
   1161c:	add	ip, ip, #159744	; 0x27000
   11620:	ldr	pc, [ip, #2640]!	; 0xa50

00011624 <dup2@plt>:
   11624:	add	ip, pc, #0, 12
   11628:	add	ip, ip, #159744	; 0x27000
   1162c:	ldr	pc, [ip, #2632]!	; 0xa48

00011630 <realloc@plt>:
   11630:	add	ip, pc, #0, 12
   11634:	add	ip, ip, #159744	; 0x27000
   11638:	ldr	pc, [ip, #2624]!	; 0xa40

0001163c <textdomain@plt>:
   1163c:	add	ip, pc, #0, 12
   11640:	add	ip, ip, #159744	; 0x27000
   11644:	ldr	pc, [ip, #2616]!	; 0xa38

00011648 <iswcntrl@plt>:
   11648:	add	ip, pc, #0, 12
   1164c:	add	ip, ip, #159744	; 0x27000
   11650:	ldr	pc, [ip, #2608]!	; 0xa30

00011654 <iswprint@plt>:
   11654:	add	ip, pc, #0, 12
   11658:	add	ip, ip, #159744	; 0x27000
   1165c:	ldr	pc, [ip, #2600]!	; 0xa28

00011660 <__fxstat64@plt>:
   11660:	add	ip, pc, #0, 12
   11664:	add	ip, ip, #159744	; 0x27000
   11668:	ldr	pc, [ip, #2592]!	; 0xa20

0001166c <lseek64@plt>:
   1166c:	add	ip, pc, #0, 12
   11670:	add	ip, ip, #159744	; 0x27000
   11674:	ldr	pc, [ip, #2584]!	; 0xa18

00011678 <__ctype_get_mb_cur_max@plt>:
   11678:	add	ip, pc, #0, 12
   1167c:	add	ip, ip, #159744	; 0x27000
   11680:	ldr	pc, [ip, #2576]!	; 0xa10

00011684 <fread@plt>:
   11684:	add	ip, pc, #0, 12
   11688:	add	ip, ip, #159744	; 0x27000
   1168c:	ldr	pc, [ip, #2568]!	; 0xa08

00011690 <__fpending@plt>:
   11690:	add	ip, pc, #0, 12
   11694:	add	ip, ip, #159744	; 0x27000
   11698:	ldr	pc, [ip, #2560]!	; 0xa00

0001169c <ferror_unlocked@plt>:
   1169c:	add	ip, pc, #0, 12
   116a0:	add	ip, ip, #159744	; 0x27000
   116a4:	ldr	pc, [ip, #2552]!	; 0x9f8

000116a8 <mbrtowc@plt>:
   116a8:	add	ip, pc, #0, 12
   116ac:	add	ip, ip, #159744	; 0x27000
   116b0:	ldr	pc, [ip, #2544]!	; 0x9f0

000116b4 <error@plt>:
   116b4:	add	ip, pc, #0, 12
   116b8:	add	ip, ip, #159744	; 0x27000
   116bc:	ldr	pc, [ip, #2536]!	; 0x9e8

000116c0 <open64@plt>:
   116c0:	add	ip, pc, #0, 12
   116c4:	add	ip, ip, #159744	; 0x27000
   116c8:	ldr	pc, [ip, #2528]!	; 0x9e0

000116cc <malloc@plt>:
   116cc:	add	ip, pc, #0, 12
   116d0:	add	ip, ip, #159744	; 0x27000
   116d4:	ldr	pc, [ip, #2520]!	; 0x9d8

000116d8 <iconv_open@plt>:
   116d8:	add	ip, pc, #0, 12
   116dc:	add	ip, ip, #159744	; 0x27000
   116e0:	ldr	pc, [ip, #2512]!	; 0x9d0

000116e4 <__libc_start_main@plt>:
   116e4:	add	ip, pc, #0, 12
   116e8:	add	ip, ip, #159744	; 0x27000
   116ec:	ldr	pc, [ip, #2504]!	; 0x9c8

000116f0 <__freading@plt>:
   116f0:	add	ip, pc, #0, 12
   116f4:	add	ip, ip, #159744	; 0x27000
   116f8:	ldr	pc, [ip, #2496]!	; 0x9c0

000116fc <__gmon_start__@plt>:
   116fc:	add	ip, pc, #0, 12
   11700:	add	ip, ip, #159744	; 0x27000
   11704:	ldr	pc, [ip, #2488]!	; 0x9b8

00011708 <freopen64@plt>:
   11708:	add	ip, pc, #0, 12
   1170c:	add	ip, ip, #159744	; 0x27000
   11710:	ldr	pc, [ip, #2480]!	; 0x9b0

00011714 <getopt_long@plt>:
   11714:	add	ip, pc, #0, 12
   11718:	add	ip, ip, #159744	; 0x27000
   1171c:	ldr	pc, [ip, #2472]!	; 0x9a8

00011720 <__ctype_b_loc@plt>:
   11720:	add	ip, pc, #0, 12
   11724:	add	ip, ip, #159744	; 0x27000
   11728:	ldr	pc, [ip, #2464]!	; 0x9a0

0001172c <exit@plt>:
   1172c:	add	ip, pc, #0, 12
   11730:	add	ip, ip, #159744	; 0x27000
   11734:	ldr	pc, [ip, #2456]!	; 0x998

00011738 <iswspace@plt>:
   11738:	add	ip, pc, #0, 12
   1173c:	add	ip, ip, #159744	; 0x27000
   11740:	ldr	pc, [ip, #2448]!	; 0x990

00011744 <bcmp@plt>:
   11744:	add	ip, pc, #0, 12
   11748:	add	ip, ip, #159744	; 0x27000
   1174c:	ldr	pc, [ip, #2440]!	; 0x988

00011750 <strlen@plt>:
   11750:	add	ip, pc, #0, 12
   11754:	add	ip, ip, #159744	; 0x27000
   11758:	ldr	pc, [ip, #2432]!	; 0x980

0001175c <strchr@plt>:
   1175c:	add	ip, pc, #0, 12
   11760:	add	ip, ip, #159744	; 0x27000
   11764:	ldr	pc, [ip, #2424]!	; 0x978

00011768 <__errno_location@plt>:
   11768:	add	ip, pc, #0, 12
   1176c:	add	ip, ip, #159744	; 0x27000
   11770:	ldr	pc, [ip, #2416]!	; 0x970

00011774 <iswalnum@plt>:
   11774:	add	ip, pc, #0, 12
   11778:	add	ip, ip, #159744	; 0x27000
   1177c:	ldr	pc, [ip, #2408]!	; 0x968

00011780 <__sprintf_chk@plt>:
   11780:	add	ip, pc, #0, 12
   11784:	add	ip, ip, #159744	; 0x27000
   11788:	ldr	pc, [ip, #2400]!	; 0x960

0001178c <__cxa_atexit@plt>:
   1178c:	add	ip, pc, #0, 12
   11790:	add	ip, ip, #159744	; 0x27000
   11794:	ldr	pc, [ip, #2392]!	; 0x958

00011798 <setvbuf@plt>:
   11798:	add	ip, pc, #0, 12
   1179c:	add	ip, ip, #159744	; 0x27000
   117a0:	ldr	pc, [ip, #2384]!	; 0x950

000117a4 <memset@plt>:
   117a4:	add	ip, pc, #0, 12
   117a8:	add	ip, ip, #159744	; 0x27000
   117ac:	ldr	pc, [ip, #2376]!	; 0x948

000117b0 <btowc@plt>:
   117b0:	add	ip, pc, #0, 12
   117b4:	add	ip, ip, #159744	; 0x27000
   117b8:	ldr	pc, [ip, #2368]!	; 0x940

000117bc <__printf_chk@plt>:
   117bc:	add	ip, pc, #0, 12
   117c0:	add	ip, ip, #159744	; 0x27000
   117c4:	ldr	pc, [ip, #2360]!	; 0x938

000117c8 <fileno@plt>:
   117c8:	add	ip, pc, #0, 12
   117cc:	add	ip, ip, #159744	; 0x27000
   117d0:	ldr	pc, [ip, #2352]!	; 0x930

000117d4 <__fprintf_chk@plt>:
   117d4:	add	ip, pc, #0, 12
   117d8:	add	ip, ip, #159744	; 0x27000
   117dc:	ldr	pc, [ip, #2344]!	; 0x928

000117e0 <memchr@plt>:
   117e0:	add	ip, pc, #0, 12
   117e4:	add	ip, ip, #159744	; 0x27000
   117e8:	ldr	pc, [ip, #2336]!	; 0x920

000117ec <strtoimax@plt>:
   117ec:	add	ip, pc, #0, 12
   117f0:	add	ip, ip, #159744	; 0x27000
   117f4:	ldr	pc, [ip, #2328]!	; 0x918

000117f8 <fclose@plt>:
   117f8:	add	ip, pc, #0, 12
   117fc:	add	ip, ip, #159744	; 0x27000
   11800:	ldr	pc, [ip, #2320]!	; 0x910

00011804 <strnlen@plt>:
   11804:	add	ip, pc, #0, 12
   11808:	add	ip, ip, #159744	; 0x27000
   1180c:	ldr	pc, [ip, #2312]!	; 0x908

00011810 <fseeko64@plt>:
   11810:	add	ip, pc, #0, 12
   11814:	add	ip, ip, #159744	; 0x27000
   11818:	ldr	pc, [ip, #2304]!	; 0x900

0001181c <setlocale@plt>:
   1181c:	add	ip, pc, #0, 12
   11820:	add	ip, ip, #159744	; 0x27000
   11824:	ldr	pc, [ip, #2296]!	; 0x8f8

00011828 <toupper@plt>:
   11828:	add	ip, pc, #0, 12
   1182c:	add	ip, ip, #159744	; 0x27000
   11830:	ldr	pc, [ip, #2288]!	; 0x8f0

00011834 <__explicit_bzero_chk@plt>:
   11834:	add	ip, pc, #0, 12
   11838:	add	ip, ip, #159744	; 0x27000
   1183c:	ldr	pc, [ip, #2280]!	; 0x8e8

00011840 <strrchr@plt>:
   11840:	add	ip, pc, #0, 12
   11844:	add	ip, ip, #159744	; 0x27000
   11848:	ldr	pc, [ip, #2272]!	; 0x8e0

0001184c <nl_langinfo@plt>:
   1184c:	add	ip, pc, #0, 12
   11850:	add	ip, ip, #159744	; 0x27000
   11854:	ldr	pc, [ip, #2264]!	; 0x8d8

00011858 <clearerr_unlocked@plt>:
   11858:	add	ip, pc, #0, 12
   1185c:	add	ip, ip, #159744	; 0x27000
   11860:	ldr	pc, [ip, #2256]!	; 0x8d0

00011864 <fopen64@plt>:
   11864:	add	ip, pc, #0, 12
   11868:	add	ip, ip, #159744	; 0x27000
   1186c:	ldr	pc, [ip, #2248]!	; 0x8c8

00011870 <qsort@plt>:
   11870:	add	ip, pc, #0, 12
   11874:	add	ip, ip, #159744	; 0x27000
   11878:	ldr	pc, [ip, #2240]!	; 0x8c0

0001187c <bindtextdomain@plt>:
   1187c:	add	ip, pc, #0, 12
   11880:	add	ip, ip, #159744	; 0x27000
   11884:	ldr	pc, [ip, #2232]!	; 0x8b8

00011888 <towupper@plt>:
   11888:	add	ip, pc, #0, 12
   1188c:	add	ip, ip, #159744	; 0x27000
   11890:	ldr	pc, [ip, #2224]!	; 0x8b0

00011894 <fputs@plt>:
   11894:	add	ip, pc, #0, 12
   11898:	add	ip, ip, #159744	; 0x27000
   1189c:	ldr	pc, [ip, #2216]!	; 0x8a8

000118a0 <strncmp@plt>:
   118a0:	add	ip, pc, #0, 12
   118a4:	add	ip, ip, #159744	; 0x27000
   118a8:	ldr	pc, [ip, #2208]!	; 0x8a0

000118ac <abort@plt>:
   118ac:	add	ip, pc, #0, 12
   118b0:	add	ip, ip, #159744	; 0x27000
   118b4:	ldr	pc, [ip, #2200]!	; 0x898

000118b8 <close@plt>:
   118b8:	add	ip, pc, #0, 12
   118bc:	add	ip, ip, #159744	; 0x27000
   118c0:	ldr	pc, [ip, #2192]!	; 0x890

000118c4 <putchar_unlocked@plt>:
   118c4:	add	ip, pc, #0, 12
   118c8:	add	ip, ip, #159744	; 0x27000
   118cc:	ldr	pc, [ip, #2184]!	; 0x888

000118d0 <__assert_fail@plt>:
   118d0:	add	ip, pc, #0, 12
   118d4:	add	ip, ip, #159744	; 0x27000
   118d8:	ldr	pc, [ip, #2176]!	; 0x880

000118dc <putc_unlocked@plt>:
   118dc:	add	ip, pc, #0, 12
   118e0:	add	ip, ip, #159744	; 0x27000
   118e4:	ldr	pc, [ip, #2168]!	; 0x878

000118e8 <ftello64@plt>:
   118e8:	add	ip, pc, #0, 12
   118ec:	add	ip, ip, #159744	; 0x27000
   118f0:	ldr	pc, [ip, #2160]!	; 0x870

Disassembly of section .text:

000118f8 <.text>:
   118f8:	mov	fp, #0
   118fc:	mov	lr, #0
   11900:	pop	{r1}		; (ldr r1, [sp], #4)
   11904:	mov	r2, sp
   11908:	push	{r2}		; (str r2, [sp, #-4]!)
   1190c:	push	{r0}		; (str r0, [sp, #-4]!)
   11910:	ldr	ip, [pc, #16]	; 11928 <ftello64@plt+0x40>
   11914:	push	{ip}		; (str ip, [sp, #-4]!)
   11918:	ldr	r0, [pc, #12]	; 1192c <ftello64@plt+0x44>
   1191c:	ldr	r3, [pc, #12]	; 11930 <ftello64@plt+0x48>
   11920:	bl	116e4 <__libc_start_main@plt>
   11924:	bl	118ac <abort@plt>
   11928:	andeq	r7, r2, r0, asr r1
   1192c:	ldrdeq	r1, [r1], -r4
   11930:	strdeq	r7, [r2], -r0
   11934:	ldr	r3, [pc, #20]	; 11950 <ftello64@plt+0x68>
   11938:	ldr	r2, [pc, #20]	; 11954 <ftello64@plt+0x6c>
   1193c:	add	r3, pc, r3
   11940:	ldr	r2, [r3, r2]
   11944:	cmp	r2, #0
   11948:	bxeq	lr
   1194c:	b	116fc <__gmon_start__@plt>
   11950:			; <UNDEFINED> instruction: 0x000276bc
   11954:	andeq	r0, r0, r4, ror #2
   11958:	ldr	r0, [pc, #24]	; 11978 <ftello64@plt+0x90>
   1195c:	ldr	r3, [pc, #24]	; 1197c <ftello64@plt+0x94>
   11960:	cmp	r3, r0
   11964:	bxeq	lr
   11968:	ldr	r3, [pc, #16]	; 11980 <ftello64@plt+0x98>
   1196c:	cmp	r3, #0
   11970:	bxeq	lr
   11974:	bx	r3
   11978:	ldrdeq	r9, [r3], -r0
   1197c:	ldrdeq	r9, [r3], -r0
   11980:	andeq	r0, r0, r0
   11984:	ldr	r0, [pc, #36]	; 119b0 <ftello64@plt+0xc8>
   11988:	ldr	r1, [pc, #36]	; 119b4 <ftello64@plt+0xcc>
   1198c:	sub	r1, r1, r0
   11990:	asr	r1, r1, #2
   11994:	add	r1, r1, r1, lsr #31
   11998:	asrs	r1, r1, #1
   1199c:	bxeq	lr
   119a0:	ldr	r3, [pc, #16]	; 119b8 <ftello64@plt+0xd0>
   119a4:	cmp	r3, #0
   119a8:	bxeq	lr
   119ac:	bx	r3
   119b0:	ldrdeq	r9, [r3], -r0
   119b4:	ldrdeq	r9, [r3], -r0
   119b8:	andeq	r0, r0, r0
   119bc:	push	{r4, lr}
   119c0:	ldr	r4, [pc, #24]	; 119e0 <ftello64@plt+0xf8>
   119c4:	ldrb	r3, [r4]
   119c8:	cmp	r3, #0
   119cc:	popne	{r4, pc}
   119d0:	bl	11958 <ftello64@plt+0x70>
   119d4:	mov	r3, #1
   119d8:	strb	r3, [r4]
   119dc:	pop	{r4, pc}
   119e0:	strdeq	r9, [r3], -r4
   119e4:	b	11984 <ftello64@plt+0x9c>
   119e8:	push	{fp, lr}
   119ec:	mov	fp, sp
   119f0:	sub	sp, sp, #56	; 0x38
   119f4:	mov	r8, r0
   119f8:	cmp	r0, #0
   119fc:	bne	11c94 <ftello64@plt+0x3ac>
   11a00:	movw	r1, #29107	; 0x71b3
   11a04:	mov	r0, #0
   11a08:	mov	r2, #5
   11a0c:	movt	r1, #2
   11a10:	bl	1160c <dcgettext@plt>
   11a14:	mov	r1, r0
   11a18:	movw	r0, #38924	; 0x980c
   11a1c:	movt	r0, #3
   11a20:	ldr	r2, [r0]
   11a24:	mov	r0, #1
   11a28:	mov	r3, r2
   11a2c:	bl	117bc <__printf_chk@plt>
   11a30:	movw	r1, #29198	; 0x720e
   11a34:	mov	r0, #0
   11a38:	mov	r2, #5
   11a3c:	movt	r1, #2
   11a40:	bl	1160c <dcgettext@plt>
   11a44:	movw	r9, #37356	; 0x91ec
   11a48:	movt	r9, #3
   11a4c:	ldr	r1, [r9]
   11a50:	bl	11504 <fputs_unlocked@plt>
   11a54:	movw	r1, #30786	; 0x7842
   11a58:	mov	r0, #0
   11a5c:	mov	r2, #5
   11a60:	movt	r1, #2
   11a64:	bl	1160c <dcgettext@plt>
   11a68:	ldr	r1, [r9]
   11a6c:	bl	11504 <fputs_unlocked@plt>
   11a70:	movw	r1, #30842	; 0x787a
   11a74:	mov	r0, #0
   11a78:	mov	r2, #5
   11a7c:	movt	r1, #2
   11a80:	bl	1160c <dcgettext@plt>
   11a84:	ldr	r1, [r9]
   11a88:	bl	11504 <fputs_unlocked@plt>
   11a8c:	movw	r1, #29276	; 0x725c
   11a90:	mov	r0, #0
   11a94:	mov	r2, #5
   11a98:	movt	r1, #2
   11a9c:	bl	1160c <dcgettext@plt>
   11aa0:	ldr	r1, [r9]
   11aa4:	bl	11504 <fputs_unlocked@plt>
   11aa8:	movw	r1, #29417	; 0x72e9
   11aac:	mov	r0, #0
   11ab0:	mov	r2, #5
   11ab4:	movt	r1, #2
   11ab8:	bl	1160c <dcgettext@plt>
   11abc:	ldr	r1, [r9]
   11ac0:	bl	11504 <fputs_unlocked@plt>
   11ac4:	movw	r1, #29545	; 0x7369
   11ac8:	mov	r0, #0
   11acc:	mov	r2, #5
   11ad0:	movt	r1, #2
   11ad4:	bl	1160c <dcgettext@plt>
   11ad8:	ldr	r1, [r9]
   11adc:	bl	11504 <fputs_unlocked@plt>
   11ae0:	movw	r1, #29894	; 0x74c6
   11ae4:	mov	r0, #0
   11ae8:	mov	r2, #5
   11aec:	movt	r1, #2
   11af0:	bl	1160c <dcgettext@plt>
   11af4:	ldr	r1, [r9]
   11af8:	bl	11504 <fputs_unlocked@plt>
   11afc:	movw	r1, #30312	; 0x7668
   11b00:	mov	r0, #0
   11b04:	mov	r2, #5
   11b08:	movt	r1, #2
   11b0c:	bl	1160c <dcgettext@plt>
   11b10:	ldr	r1, [r9]
   11b14:	bl	11504 <fputs_unlocked@plt>
   11b18:	movw	r1, #30518	; 0x7736
   11b1c:	mov	r0, #0
   11b20:	mov	r2, #5
   11b24:	movt	r1, #2
   11b28:	bl	1160c <dcgettext@plt>
   11b2c:	ldr	r1, [r9]
   11b30:	bl	11504 <fputs_unlocked@plt>
   11b34:	movw	r1, #30563	; 0x7763
   11b38:	mov	r0, #0
   11b3c:	mov	r2, #5
   11b40:	movt	r1, #2
   11b44:	bl	1160c <dcgettext@plt>
   11b48:	ldr	r1, [r9]
   11b4c:	bl	11504 <fputs_unlocked@plt>
   11b50:	movw	r0, #31960	; 0x7cd8
   11b54:	mov	r6, sp
   11b58:	movt	r0, #2
   11b5c:	mov	r1, r6
   11b60:	ldm	r0!, {r2, r3, r4, r5}
   11b64:	stmia	r1!, {r2, r3, r4, r5}
   11b68:	ldm	r0!, {r2, r3, r4, r5, r7}
   11b6c:	stmia	r1!, {r2, r3, r4, r5, r7}
   11b70:	ldm	r0, {r2, r3, r4, r5, r7}
   11b74:	stm	r1, {r2, r3, r4, r5, r7}
   11b78:	movw	r1, #30917	; 0x78c5
   11b7c:	movw	r5, #30617	; 0x7799
   11b80:	movt	r1, #2
   11b84:	movt	r5, #2
   11b88:	mov	r0, r5
   11b8c:	bl	11558 <strcmp@plt>
   11b90:	cmp	r0, #0
   11b94:	ldrne	r1, [r6, #8]!
   11b98:	cmpne	r1, #0
   11b9c:	bne	11b88 <ftello64@plt+0x2a0>
   11ba0:	movw	r1, #31012	; 0x7924
   11ba4:	ldr	r6, [r6, #4]
   11ba8:	mov	r0, #0
   11bac:	mov	r2, #5
   11bb0:	movt	r1, #2
   11bb4:	bl	1160c <dcgettext@plt>
   11bb8:	movw	r2, #30726	; 0x7806
   11bbc:	movw	r3, #31035	; 0x793b
   11bc0:	mov	r1, r0
   11bc4:	mov	r0, #1
   11bc8:	movt	r2, #2
   11bcc:	movt	r3, #2
   11bd0:	bl	117bc <__printf_chk@plt>
   11bd4:	cmp	r6, #0
   11bd8:	mov	r0, #5
   11bdc:	mov	r1, #0
   11be0:	moveq	r6, r5
   11be4:	bl	1181c <setlocale@plt>
   11be8:	cmp	r0, #0
   11bec:	beq	11c24 <ftello64@plt+0x33c>
   11bf0:	movw	r1, #31075	; 0x7963
   11bf4:	mov	r2, #3
   11bf8:	movt	r1, #2
   11bfc:	bl	118a0 <strncmp@plt>
   11c00:	cmp	r0, #0
   11c04:	beq	11c24 <ftello64@plt+0x33c>
   11c08:	movw	r1, #31079	; 0x7967
   11c0c:	mov	r0, #0
   11c10:	mov	r2, #5
   11c14:	movt	r1, #2
   11c18:	bl	1160c <dcgettext@plt>
   11c1c:	ldr	r1, [r9]
   11c20:	bl	11504 <fputs_unlocked@plt>
   11c24:	movw	r1, #31150	; 0x79ae
   11c28:	mov	r0, #0
   11c2c:	mov	r2, #5
   11c30:	movt	r1, #2
   11c34:	bl	1160c <dcgettext@plt>
   11c38:	movw	r2, #31035	; 0x793b
   11c3c:	mov	r1, r0
   11c40:	mov	r0, #1
   11c44:	mov	r3, r5
   11c48:	movt	r2, #2
   11c4c:	bl	117bc <__printf_chk@plt>
   11c50:	movw	r1, #31177	; 0x79c9
   11c54:	mov	r0, #0
   11c58:	mov	r2, #5
   11c5c:	movt	r1, #2
   11c60:	bl	1160c <dcgettext@plt>
   11c64:	mov	r1, r0
   11c68:	movw	r0, #30945	; 0x78e1
   11c6c:	movw	r3, #29544	; 0x7368
   11c70:	cmp	r6, r5
   11c74:	mov	r2, r6
   11c78:	movt	r0, #2
   11c7c:	movt	r3, #2
   11c80:	moveq	r3, r0
   11c84:	mov	r0, #1
   11c88:	bl	117bc <__printf_chk@plt>
   11c8c:	mov	r0, r8
   11c90:	bl	1172c <exit@plt>
   11c94:	movw	r0, #37344	; 0x91e0
   11c98:	movw	r1, #29068	; 0x718c
   11c9c:	mov	r2, #5
   11ca0:	movt	r0, #3
   11ca4:	movt	r1, #2
   11ca8:	ldr	r5, [r0]
   11cac:	mov	r0, #0
   11cb0:	bl	1160c <dcgettext@plt>
   11cb4:	mov	r2, r0
   11cb8:	movw	r0, #38924	; 0x980c
   11cbc:	mov	r1, #1
   11cc0:	movt	r0, #3
   11cc4:	ldr	r3, [r0]
   11cc8:	mov	r0, r5
   11ccc:	bl	117d4 <__fprintf_chk@plt>
   11cd0:	b	11c8c <ftello64@plt+0x3a4>
   11cd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11cd8:	add	fp, sp, #28
   11cdc:	sub	sp, sp, #76	; 0x4c
   11ce0:	mov	r5, r0
   11ce4:	ldr	r0, [r1]
   11ce8:	mov	r9, r1
   11cec:	bl	1526c <ftello64@plt+0x3984>
   11cf0:	movw	r1, #29544	; 0x7368
   11cf4:	mov	r0, #6
   11cf8:	movt	r1, #2
   11cfc:	bl	1181c <setlocale@plt>
   11d00:	movw	r6, #30730	; 0x780a
   11d04:	movw	r1, #30621	; 0x779d
   11d08:	movt	r6, #2
   11d0c:	movt	r1, #2
   11d10:	mov	r0, r6
   11d14:	bl	1187c <bindtextdomain@plt>
   11d18:	mov	r0, r6
   11d1c:	bl	1163c <textdomain@plt>
   11d20:	movw	r0, #20364	; 0x4f8c
   11d24:	movt	r0, #1
   11d28:	bl	27154 <ftello64@plt+0x1586c>
   11d2c:	movw	r7, #30645	; 0x77b5
   11d30:	movw	sl, #31632	; 0x7b90
   11d34:	movw	r6, #37360	; 0x91f0
   11d38:	mov	r4, #0
   11d3c:	mov	r8, #1
   11d40:	movt	r7, #2
   11d44:	movt	sl, #2
   11d48:	movt	r6, #3
   11d4c:	mov	r0, r5
   11d50:	mov	r1, r9
   11d54:	mov	r2, r7
   11d58:	mov	r3, sl
   11d5c:	str	r4, [sp]
   11d60:	bl	11714 <getopt_long@plt>
   11d64:	cmp	r0, #69	; 0x45
   11d68:	bgt	11dd4 <ftello64@plt+0x4ec>
   11d6c:	cmp	r0, #9
   11d70:	ble	1207c <ftello64@plt+0x794>
   11d74:	cmp	r0, #10
   11d78:	bne	11e98 <ftello64@plt+0x5b0>
   11d7c:	movw	r0, #37252	; 0x9184
   11d80:	mov	r2, #4
   11d84:	ldr	r1, [r6]
   11d88:	movt	r0, #3
   11d8c:	str	r2, [sp]
   11d90:	movw	r2, #31944	; 0x7cc8
   11d94:	movt	r2, #2
   11d98:	ldr	r0, [r0]
   11d9c:	stmib	sp, {r0, r8}
   11da0:	movw	r8, #31936	; 0x7cc0
   11da4:	movw	r0, #30717	; 0x77fd
   11da8:	movt	r8, #2
   11dac:	movt	r0, #2
   11db0:	mov	r3, r8
   11db4:	bl	14e2c <ftello64@plt+0x3544>
   11db8:	ldr	r0, [r8, r0, lsl #2]
   11dbc:	movw	r1, #37392	; 0x9210
   11dc0:	mov	r4, #0
   11dc4:	mov	r8, #1
   11dc8:	movt	r1, #3
   11dcc:	str	r0, [r1]
   11dd0:	b	11d4c <ftello64@plt+0x464>
   11dd4:	sub	r1, r0, #70	; 0x46
   11dd8:	cmp	r1, #17
   11ddc:	bls	11e38 <ftello64@plt+0x550>
   11de0:	sub	r1, r0, #98	; 0x62
   11de4:	cmp	r1, #7
   11de8:	bls	11eb0 <ftello64@plt+0x5c8>
   11dec:	sub	r0, r0, #111	; 0x6f
   11df0:	cmp	r0, #8
   11df4:	bhi	14380 <ftello64@plt+0x2a98>
   11df8:	add	r1, pc, #0
   11dfc:	ldr	pc, [r1, r0, lsl #2]
   11e00:	andeq	r1, r1, r4, lsr #28
   11e04:	andeq	r4, r1, r0, lsl #7
   11e08:	andeq	r4, r1, r0, lsl #7
   11e0c:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   11e10:	andeq	r4, r1, r0, lsl #7
   11e14:	andeq	r1, r1, ip, asr #26
   11e18:	andeq	r4, r1, r0, lsl #7
   11e1c:	andeq	r4, r1, r0, lsl #7
   11e20:	andeq	r2, r1, r4, lsr #32
   11e24:	ldr	r0, [r6]
   11e28:	movw	r1, #37384	; 0x9208
   11e2c:	movt	r1, #3
   11e30:	str	r0, [r1]
   11e34:	b	11d4c <ftello64@plt+0x464>
   11e38:	add	r0, pc, #0
   11e3c:	ldr	pc, [r0, r1, lsl #2]
   11e40:	andeq	r1, r1, r8, lsl #29
   11e44:	andeq	r1, r1, r0, ror pc
   11e48:	andeq	r4, r1, r0, lsl #7
   11e4c:	andeq	r4, r1, r0, lsl #7
   11e50:	andeq	r4, r1, r0, lsl #7
   11e54:	andeq	r4, r1, r0, lsl #7
   11e58:	andeq	r4, r1, r0, lsl #7
   11e5c:	andeq	r1, r1, ip, asr #30
   11e60:	andeq	r4, r1, r0, lsl #7
   11e64:	andeq	r1, r1, ip, ror #29
   11e68:	andeq	r4, r1, r0, lsl #7
   11e6c:	andeq	r4, r1, r0, lsl #7
   11e70:	andeq	r2, r1, r4, lsl r0
   11e74:	andeq	r1, r1, r0, lsl #31
   11e78:	andeq	r1, r1, r8, lsr #31
   11e7c:	andeq	r4, r1, r0, lsl #7
   11e80:	andeq	r4, r1, r0, lsl #7
   11e84:	andeq	r1, r1, r0, lsl #30
   11e88:	ldr	r0, [r6]
   11e8c:	movw	r1, #37240	; 0x9178
   11e90:	movt	r1, #3
   11e94:	b	11f8c <ftello64@plt+0x6a4>
   11e98:	cmp	r0, #65	; 0x41
   11e9c:	bne	14380 <ftello64@plt+0x2a98>
   11ea0:	movw	r0, #37389	; 0x920d
   11ea4:	movt	r0, #3
   11ea8:	strb	r8, [r0]
   11eac:	b	11d4c <ftello64@plt+0x464>
   11eb0:	add	r0, pc, #0
   11eb4:	ldr	pc, [r0, r1, lsl #2]
   11eb8:	ldrdeq	r1, [r1], -r8
   11ebc:	andeq	r4, r1, r0, lsl #7
   11ec0:	andeq	r4, r1, r0, lsl #7
   11ec4:	andeq	r4, r1, r0, lsl #7
   11ec8:	andeq	r1, r1, r0, ror #30
   11ecc:			; <UNDEFINED> instruction: 0x00011fbc
   11ed0:	andeq	r4, r1, r0, lsl #7
   11ed4:	andeq	r1, r1, r8, lsr pc
   11ed8:	ldr	r0, [r6]
   11edc:	movw	r1, #37372	; 0x91fc
   11ee0:	movt	r1, #3
   11ee4:	str	r0, [r1]
   11ee8:	b	11d4c <ftello64@plt+0x464>
   11eec:	movw	r0, #37392	; 0x9210
   11ef0:	mov	r1, #2
   11ef4:	movt	r0, #3
   11ef8:	str	r1, [r0]
   11efc:	b	11d4c <ftello64@plt+0x464>
   11f00:	ldr	r0, [r6]
   11f04:	movw	r1, #37692	; 0x933c
   11f08:	movt	r1, #3
   11f0c:	str	r0, [r1]
   11f10:	bl	143bc <ftello64@plt+0x2ad4>
   11f14:	movw	r0, #37692	; 0x933c
   11f18:	movt	r0, #3
   11f1c:	ldr	r0, [r0]
   11f20:	ldrb	r0, [r0]
   11f24:	cmp	r0, #0
   11f28:	movweq	r0, #37692	; 0x933c
   11f2c:	movteq	r0, #3
   11f30:	streq	r4, [r0]
   11f34:	b	11d4c <ftello64@plt+0x464>
   11f38:	ldr	r0, [r6]
   11f3c:	movw	r1, #37380	; 0x9204
   11f40:	movt	r1, #3
   11f44:	str	r0, [r1]
   11f48:	b	11d4c <ftello64@plt+0x464>
   11f4c:	ldr	r0, [r6]
   11f50:	movw	r1, #37244	; 0x917c
   11f54:	movt	r1, #3
   11f58:	str	r0, [r1]
   11f5c:	b	11d4c <ftello64@plt+0x464>
   11f60:	movw	r0, #37376	; 0x9200
   11f64:	movt	r0, #3
   11f68:	strb	r8, [r0]
   11f6c:	b	11d4c <ftello64@plt+0x464>
   11f70:	movw	r0, #37368	; 0x91f8
   11f74:	movt	r0, #3
   11f78:	strb	r8, [r0]
   11f7c:	b	11d4c <ftello64@plt+0x464>
   11f80:	ldr	r0, [r6]
   11f84:	movw	r1, #37400	; 0x9218
   11f88:	movt	r1, #3
   11f8c:	str	r0, [r1]
   11f90:	bl	143bc <ftello64@plt+0x2ad4>
   11f94:	b	11d4c <ftello64@plt+0x464>
   11f98:	movw	r0, #37388	; 0x920c
   11f9c:	movt	r0, #3
   11fa0:	strb	r8, [r0]
   11fa4:	b	11d4c <ftello64@plt+0x464>
   11fa8:	movw	r0, #37392	; 0x9210
   11fac:	mov	r1, #3
   11fb0:	movt	r0, #3
   11fb4:	str	r1, [r0]
   11fb8:	b	11d4c <ftello64@plt+0x464>
   11fbc:	movw	r1, #29544	; 0x7368
   11fc0:	ldr	r0, [r6]
   11fc4:	mov	r2, #0
   11fc8:	add	r3, sp, #48	; 0x30
   11fcc:	movt	r1, #2
   11fd0:	str	r1, [sp]
   11fd4:	mov	r1, #0
   11fd8:	bl	24c70 <ftello64@plt+0x13388>
   11fdc:	ldr	r1, [sp, #48]	; 0x30
   11fe0:	ldr	r3, [sp, #52]	; 0x34
   11fe4:	subs	r2, r1, #1
   11fe8:	sbc	r3, r3, #0
   11fec:	cmp	r0, #0
   11ff0:	bne	1431c <ftello64@plt+0x2a34>
   11ff4:	mvn	r0, #-2147483648	; 0x80000000
   11ff8:	subs	r0, r2, r0
   11ffc:	sbcs	r0, r3, #0
   12000:	bcs	1431c <ftello64@plt+0x2a34>
   12004:	movw	r0, #37232	; 0x9170
   12008:	movt	r0, #3
   1200c:	str	r1, [r0]
   12010:	b	11d4c <ftello64@plt+0x464>
   12014:	movw	r0, #37396	; 0x9214
   12018:	movt	r0, #3
   1201c:	strb	r8, [r0]
   12020:	b	11d4c <ftello64@plt+0x464>
   12024:	movw	r1, #29544	; 0x7368
   12028:	ldr	r0, [r6]
   1202c:	mov	r2, #0
   12030:	add	r3, sp, #48	; 0x30
   12034:	movt	r1, #2
   12038:	str	r1, [sp]
   1203c:	mov	r1, #0
   12040:	bl	24c70 <ftello64@plt+0x13388>
   12044:	ldr	r1, [sp, #48]	; 0x30
   12048:	ldr	r3, [sp, #52]	; 0x34
   1204c:	subs	r2, r1, #1
   12050:	sbc	r3, r3, #0
   12054:	cmp	r0, #0
   12058:	bne	14328 <ftello64@plt+0x2a40>
   1205c:	mvn	r0, #-2147483648	; 0x80000000
   12060:	subs	r0, r2, r0
   12064:	sbcs	r0, r3, #0
   12068:	bcs	14328 <ftello64@plt+0x2a40>
   1206c:	movw	r0, #37236	; 0x9174
   12070:	movt	r0, #3
   12074:	str	r1, [r0]
   12078:	b	11d4c <ftello64@plt+0x464>
   1207c:	cmn	r0, #1
   12080:	bne	142ac <ftello64@plt+0x29c4>
   12084:	movw	r8, #37336	; 0x91d8
   12088:	movw	r7, #37996	; 0x946c
   1208c:	movw	r6, #37992	; 0x9468
   12090:	movw	r4, #37984	; 0x9460
   12094:	movw	sl, #37988	; 0x9464
   12098:	movt	r8, #3
   1209c:	movt	r7, #3
   120a0:	movt	r6, #3
   120a4:	movt	r4, #3
   120a8:	movt	sl, #3
   120ac:	ldr	r0, [r8]
   120b0:	cmp	r0, r5
   120b4:	bne	120f4 <ftello64@plt+0x80c>
   120b8:	mov	r0, #4
   120bc:	bl	24754 <ftello64@plt+0x12e6c>
   120c0:	str	r0, [r4]
   120c4:	mov	r0, #8
   120c8:	bl	24754 <ftello64@plt+0x12e6c>
   120cc:	str	r0, [sl]
   120d0:	mov	r0, #8
   120d4:	bl	24754 <ftello64@plt+0x12e6c>
   120d8:	str	r0, [r6]
   120dc:	mov	r0, #1
   120e0:	mov	r1, #0
   120e4:	str	r0, [r7]
   120e8:	ldr	r0, [r4]
   120ec:	str	r1, [r0]
   120f0:	b	12260 <ftello64@plt+0x978>
   120f4:	movw	r1, #37368	; 0x91f8
   120f8:	movt	r1, #3
   120fc:	ldrb	r1, [r1]
   12100:	cmp	r1, #0
   12104:	beq	12164 <ftello64@plt+0x87c>
   12108:	mov	r0, #1
   1210c:	str	r0, [r7]
   12110:	mov	r0, #4
   12114:	bl	24754 <ftello64@plt+0x12e6c>
   12118:	str	r0, [r4]
   1211c:	mov	r0, #8
   12120:	bl	24754 <ftello64@plt+0x12e6c>
   12124:	str	r0, [sl]
   12128:	mov	r0, #8
   1212c:	bl	24754 <ftello64@plt+0x12e6c>
   12130:	ldr	r7, [r8]
   12134:	str	r0, [r6]
   12138:	ldr	r6, [r9, r7, lsl #2]
   1213c:	ldrb	r0, [r6]
   12140:	cmp	r0, #0
   12144:	beq	1220c <ftello64@plt+0x924>
   12148:	movw	r1, #32216	; 0x7dd8
   1214c:	mov	r0, r6
   12150:	movt	r1, #2
   12154:	bl	11558 <strcmp@plt>
   12158:	cmp	r0, #0
   1215c:	movne	r0, r6
   12160:	b	12210 <ftello64@plt+0x928>
   12164:	sub	r0, r5, r0
   12168:	mov	r1, #4
   1216c:	str	r0, [r7]
   12170:	bl	24824 <ftello64@plt+0x12f3c>
   12174:	str	r0, [r4]
   12178:	ldr	r0, [r7]
   1217c:	mov	r1, #8
   12180:	bl	24824 <ftello64@plt+0x12f3c>
   12184:	str	r0, [sl]
   12188:	ldr	r0, [r7]
   1218c:	mov	r1, #8
   12190:	bl	24824 <ftello64@plt+0x12f3c>
   12194:	ldr	sl, [r7]
   12198:	str	r0, [r6]
   1219c:	cmp	sl, #1
   121a0:	blt	12260 <ftello64@plt+0x978>
   121a4:	ldr	r0, [r8]
   121a8:	mov	r6, #0
   121ac:	add	r7, r9, r0, lsl #2
   121b0:	movw	r9, #32216	; 0x7dd8
   121b4:	add	r4, r0, #1
   121b8:	movt	r9, #2
   121bc:	ldr	r5, [r7, r6, lsl #2]
   121c0:	ldrb	r0, [r5]
   121c4:	cmp	r0, #0
   121c8:	mov	r0, #0
   121cc:	beq	121e4 <ftello64@plt+0x8fc>
   121d0:	mov	r0, r5
   121d4:	mov	r1, r9
   121d8:	bl	11558 <strcmp@plt>
   121dc:	cmp	r0, #0
   121e0:	movne	r0, r5
   121e4:	movw	r1, #37984	; 0x9460
   121e8:	movt	r1, #3
   121ec:	ldr	r1, [r1]
   121f0:	str	r0, [r1, r6, lsl #2]
   121f4:	add	r0, r4, r6
   121f8:	add	r6, r6, #1
   121fc:	cmp	r6, sl
   12200:	str	r0, [r8]
   12204:	blt	121bc <ftello64@plt+0x8d4>
   12208:	b	12260 <ftello64@plt+0x978>
   1220c:	mov	r0, #0
   12210:	ldr	r1, [r4]
   12214:	str	r0, [r1]
   12218:	add	r0, r7, #1
   1221c:	cmp	r0, r5
   12220:	str	r0, [r8]
   12224:	bge	12258 <ftello64@plt+0x970>
   12228:	movw	r1, #37356	; 0x91ec
   1222c:	ldr	r0, [r9, r0, lsl #2]
   12230:	movt	r1, #3
   12234:	ldr	r2, [r1]
   12238:	movw	r1, #30767	; 0x782f
   1223c:	movt	r1, #2
   12240:	bl	1509c <ftello64@plt+0x37b4>
   12244:	cmp	r0, #0
   12248:	beq	14388 <ftello64@plt+0x2aa0>
   1224c:	ldr	r0, [r8]
   12250:	add	r0, r0, #1
   12254:	str	r0, [r8]
   12258:	cmp	r0, r5
   1225c:	blt	14348 <ftello64@plt+0x2a60>
   12260:	movw	r0, #37392	; 0x9210
   12264:	movt	r0, #3
   12268:	ldr	r0, [r0]
   1226c:	cmp	r0, #0
   12270:	bne	12298 <ftello64@plt+0x9b0>
   12274:	movw	r0, #37368	; 0x91f8
   12278:	mov	r1, #1
   1227c:	movt	r0, #3
   12280:	ldrb	r0, [r0]
   12284:	cmp	r0, #0
   12288:	movw	r0, #37392	; 0x9210
   1228c:	movt	r0, #3
   12290:	movwne	r1, #2
   12294:	str	r1, [r0]
   12298:	movw	r0, #37376	; 0x9200
   1229c:	movw	r9, #37389	; 0x920d
   122a0:	movw	sl, #37992	; 0x9468
   122a4:	movw	r7, #37400	; 0x9218
   122a8:	movt	r0, #3
   122ac:	movt	r9, #3
   122b0:	movt	sl, #3
   122b4:	movt	r7, #3
   122b8:	ldrb	r0, [r0]
   122bc:	cmp	r0, #1
   122c0:	bne	122e8 <ftello64@plt+0xa00>
   122c4:	movw	r5, #38040	; 0x9498
   122c8:	mov	r4, #0
   122cc:	movt	r5, #3
   122d0:	mov	r0, r4
   122d4:	bl	11828 <toupper@plt>
   122d8:	strb	r0, [r5, r4]
   122dc:	add	r4, r4, #1
   122e0:	cmp	r4, #256	; 0x100
   122e4:	bne	122d0 <ftello64@plt+0x9e8>
   122e8:	ldr	r0, [r7]
   122ec:	cmp	r0, #0
   122f0:	beq	12314 <ftello64@plt+0xa2c>
   122f4:	ldrb	r0, [r0]
   122f8:	movw	r5, #37692	; 0x933c
   122fc:	movt	r5, #3
   12300:	cmp	r0, #0
   12304:	bne	1235c <ftello64@plt+0xa74>
   12308:	mov	r0, #0
   1230c:	str	r0, [r7]
   12310:	b	12368 <ftello64@plt+0xa80>
   12314:	movw	r0, #37368	; 0x91f8
   12318:	movw	r5, #37692	; 0x933c
   1231c:	movt	r0, #3
   12320:	movt	r5, #3
   12324:	ldrb	r0, [r0]
   12328:	cmp	r0, #0
   1232c:	bne	12344 <ftello64@plt+0xa5c>
   12330:	movw	r0, #37388	; 0x920c
   12334:	movt	r0, #3
   12338:	ldrb	r0, [r0]
   1233c:	cmp	r0, #1
   12340:	bne	12350 <ftello64@plt+0xa68>
   12344:	movw	r0, #29543	; 0x7367
   12348:	movt	r0, #2
   1234c:	b	12358 <ftello64@plt+0xa70>
   12350:	movw	r0, #31435	; 0x7acb
   12354:	movt	r0, #2
   12358:	str	r0, [r7]
   1235c:	movw	r0, #37400	; 0x9218
   12360:	movt	r0, #3
   12364:	bl	1480c <ftello64@plt+0x2f24>
   12368:	ldr	r0, [r5]
   1236c:	cmp	r0, #0
   12370:	beq	12398 <ftello64@plt+0xab0>
   12374:	movw	r0, #37692	; 0x933c
   12378:	movt	r0, #3
   1237c:	bl	1480c <ftello64@plt+0x2f24>
   12380:	movw	r0, #37372	; 0x91fc
   12384:	movt	r0, #3
   12388:	ldr	r0, [r0]
   1238c:	cmp	r0, #0
   12390:	bne	123ac <ftello64@plt+0xac4>
   12394:	b	1241c <ftello64@plt+0xb34>
   12398:	movw	r0, #37372	; 0x91fc
   1239c:	movt	r0, #3
   123a0:	ldr	r0, [r0]
   123a4:	cmp	r0, #0
   123a8:	beq	14204 <ftello64@plt+0x291c>
   123ac:	add	r1, sp, #48	; 0x30
   123b0:	bl	14724 <ftello64@plt+0x2e3c>
   123b4:	movw	r4, #38296	; 0x9598
   123b8:	mov	r1, #1
   123bc:	mov	r2, #256	; 0x100
   123c0:	movt	r4, #3
   123c4:	mov	r0, r4
   123c8:	bl	117a4 <memset@plt>
   123cc:	ldr	r0, [sp, #48]	; 0x30
   123d0:	ldr	r1, [sp, #52]	; 0x34
   123d4:	cmp	r0, r1
   123d8:	bcs	123f4 <ftello64@plt+0xb0c>
   123dc:	mov	r2, #0
   123e0:	mov	r3, r0
   123e4:	ldrb	r7, [r3], #1
   123e8:	cmp	r1, r3
   123ec:	strb	r2, [r4, r7]
   123f0:	bne	123e4 <ftello64@plt+0xafc>
   123f4:	movw	r1, #37368	; 0x91f8
   123f8:	movt	r1, #3
   123fc:	ldrb	r1, [r1]
   12400:	cmp	r1, #1
   12404:	moveq	r1, #0
   12408:	strheq	r1, [r4, #9]
   1240c:	strbeq	r1, [r4, #32]
   12410:	bl	15074 <ftello64@plt+0x378c>
   12414:	movw	r7, #37400	; 0x9218
   12418:	movt	r7, #3
   1241c:	movw	r0, #37380	; 0x9204
   12420:	movt	r0, #3
   12424:	ldr	r0, [r0]
   12428:	cmp	r0, #0
   1242c:	beq	1245c <ftello64@plt+0xb74>
   12430:	movw	r4, #38000	; 0x9470
   12434:	movt	r4, #3
   12438:	mov	r1, r4
   1243c:	bl	145e0 <ftello64@plt+0x2cf8>
   12440:	ldr	r0, [r4, #8]
   12444:	cmp	r0, #0
   12448:	bne	1245c <ftello64@plt+0xb74>
   1244c:	movw	r1, #37380	; 0x9204
   12450:	mov	r0, #0
   12454:	movt	r1, #3
   12458:	str	r0, [r1]
   1245c:	movw	r0, #37384	; 0x9208
   12460:	movt	r0, #3
   12464:	ldr	r0, [r0]
   12468:	cmp	r0, #0
   1246c:	beq	1249c <ftello64@plt+0xbb4>
   12470:	movw	r4, #38012	; 0x947c
   12474:	movt	r4, #3
   12478:	mov	r1, r4
   1247c:	bl	145e0 <ftello64@plt+0x2cf8>
   12480:	ldr	r0, [r4, #8]
   12484:	cmp	r0, #0
   12488:	bne	1249c <ftello64@plt+0xbb4>
   1248c:	movw	r1, #37384	; 0x9208
   12490:	mov	r0, #0
   12494:	movt	r1, #3
   12498:	str	r0, [r1]
   1249c:	movw	r0, #38024	; 0x9488
   124a0:	mov	r4, #0
   124a4:	movt	r0, #3
   124a8:	str	r4, [r0]
   124ac:	str	r4, [r0, #4]
   124b0:	movw	r0, #38908	; 0x97fc
   124b4:	movt	r0, #3
   124b8:	str	r4, [r0]
   124bc:	movw	r0, #38032	; 0x9490
   124c0:	movt	r0, #3
   124c4:	str	r4, [r0]
   124c8:	movw	r0, #38036	; 0x9494
   124cc:	movt	r0, #3
   124d0:	str	r4, [r0]
   124d4:	movw	r0, #37996	; 0x946c
   124d8:	movt	r0, #3
   124dc:	ldr	r0, [r0]
   124e0:	cmp	r0, #1
   124e4:	blt	12bac <ftello64@plt+0x12c4>
   124e8:	movw	r0, #37984	; 0x9460
   124ec:	ldr	r1, [sl]
   124f0:	movt	r0, #3
   124f4:	ldr	r0, [r0]
   124f8:	add	r1, r1, r4, lsl #3
   124fc:	ldr	r0, [r0, r4, lsl #2]
   12500:	bl	14724 <ftello64@plt+0x2e3c>
   12504:	ldr	r0, [sl]
   12508:	str	r4, [sp, #28]
   1250c:	mov	r8, #0
   12510:	ldr	sl, [r0, r4, lsl #3]!
   12514:	ldr	r4, [r0, #4]!
   12518:	str	r0, [sp, #44]	; 0x2c
   1251c:	movw	r0, #37388	; 0x920c
   12520:	movt	r0, #3
   12524:	mov	r6, sl
   12528:	ldrb	r0, [r0]
   1252c:	cmp	r0, #1
   12530:	bne	125ac <ftello64@plt+0xcc4>
   12534:	cmp	sl, r4
   12538:	mov	r6, sl
   1253c:	bcs	12574 <ftello64@plt+0xc8c>
   12540:	bl	11720 <__ctype_b_loc@plt>
   12544:	ldr	r0, [r0]
   12548:	mov	r6, sl
   1254c:	ldrb	r1, [r6]
   12550:	add	r1, r0, r1, lsl #1
   12554:	ldrb	r1, [r1, #1]
   12558:	tst	r1, #32
   1255c:	bne	12574 <ftello64@plt+0xc8c>
   12560:	add	r6, r6, #1
   12564:	cmp	r4, r6
   12568:	bne	1254c <ftello64@plt+0xc64>
   1256c:	sub	r8, r4, sl
   12570:	b	125a8 <ftello64@plt+0xcc0>
   12574:	sub	r8, r6, sl
   12578:	cmp	r6, r4
   1257c:	bcs	125ac <ftello64@plt+0xcc4>
   12580:	bl	11720 <__ctype_b_loc@plt>
   12584:	ldr	r0, [r0]
   12588:	ldrb	r1, [r6]
   1258c:	add	r1, r0, r1, lsl #1
   12590:	ldrb	r1, [r1, #1]
   12594:	tst	r1, #32
   12598:	beq	125ac <ftello64@plt+0xcc4>
   1259c:	add	r6, r6, #1
   125a0:	cmp	r4, r6
   125a4:	bne	12588 <ftello64@plt+0xca0>
   125a8:	mov	r6, r4
   125ac:	cmp	sl, r4
   125b0:	str	r8, [sp, #36]	; 0x24
   125b4:	bcs	12b20 <ftello64@plt+0x1238>
   125b8:	str	sl, [sp, #40]	; 0x28
   125bc:	ldr	r0, [r7]
   125c0:	mov	r8, sl
   125c4:	cmp	r0, #0
   125c8:	beq	12624 <ftello64@plt+0xd3c>
   125cc:	movw	r0, #38552	; 0x9698
   125d0:	sub	r2, r4, r8
   125d4:	mov	r1, r8
   125d8:	mov	r3, #0
   125dc:	movt	r0, #3
   125e0:	str	r2, [sp]
   125e4:	str	r0, [sp, #4]
   125e8:	add	r0, r7, #4
   125ec:	bl	1a794 <ftello64@plt+0x8eac>
   125f0:	cmn	r0, #1
   125f4:	mov	sl, r4
   125f8:	beq	12628 <ftello64@plt+0xd40>
   125fc:	cmp	r0, #0
   12600:	beq	14278 <ftello64@plt+0x2990>
   12604:	cmn	r0, #2
   12608:	beq	14274 <ftello64@plt+0x298c>
   1260c:	movw	r0, #38552	; 0x9698
   12610:	movt	r0, #3
   12614:	ldr	r0, [r0, #8]
   12618:	ldr	r0, [r0]
   1261c:	add	sl, r8, r0
   12620:	b	12628 <ftello64@plt+0xd40>
   12624:	mov	sl, r4
   12628:	mov	r1, sl
   1262c:	mov	r4, r1
   12630:	cmp	r1, r8
   12634:	bls	12658 <ftello64@plt+0xd70>
   12638:	bl	11720 <__ctype_b_loc@plt>
   1263c:	mov	r1, r4
   12640:	ldr	r0, [r0]
   12644:	ldrb	r2, [r1, #-1]!
   12648:	add	r0, r0, r2, lsl #1
   1264c:	ldrb	r0, [r0, #1]
   12650:	tst	r0, #32
   12654:	bne	1262c <ftello64@plt+0xd44>
   12658:	movw	r2, #38296	; 0x9598
   1265c:	mov	r9, r8
   12660:	movt	r2, #3
   12664:	mov	r7, r9
   12668:	ldr	r0, [r5]
   1266c:	cmp	r0, #0
   12670:	beq	126e0 <ftello64@plt+0xdf8>
   12674:	movw	r0, #38564	; 0x96a4
   12678:	sub	r2, r4, r7
   1267c:	mov	r1, r7
   12680:	mov	r3, #0
   12684:	movt	r0, #3
   12688:	str	r2, [sp]
   1268c:	str	r0, [sp, #4]
   12690:	add	r0, r5, #4
   12694:	bl	1a794 <ftello64@plt+0x8eac>
   12698:	movw	r2, #38296	; 0x9598
   1269c:	cmn	r0, #1
   126a0:	movt	r2, #3
   126a4:	beq	12b08 <ftello64@plt+0x1220>
   126a8:	cmn	r0, #2
   126ac:	beq	14274 <ftello64@plt+0x298c>
   126b0:	movw	r0, #38564	; 0x96a4
   126b4:	movt	r0, #3
   126b8:	mov	r1, r0
   126bc:	ldr	r0, [r0, #4]
   126c0:	ldr	r1, [r1, #8]
   126c4:	ldr	r0, [r0]
   126c8:	ldr	r1, [r1]
   126cc:	add	r9, r7, r1
   126d0:	add	r7, r7, r0
   126d4:	cmp	r9, r7
   126d8:	beq	1273c <ftello64@plt+0xe54>
   126dc:	b	12744 <ftello64@plt+0xe5c>
   126e0:	cmp	r7, r4
   126e4:	bcs	12708 <ftello64@plt+0xe20>
   126e8:	ldrb	r0, [r7]
   126ec:	ldrb	r0, [r2, r0]
   126f0:	cmp	r0, #0
   126f4:	bne	12708 <ftello64@plt+0xe20>
   126f8:	add	r7, r7, #1
   126fc:	cmp	r4, r7
   12700:	bne	126e8 <ftello64@plt+0xe00>
   12704:	b	12b08 <ftello64@plt+0x1220>
   12708:	cmp	r7, r4
   1270c:	beq	12b08 <ftello64@plt+0x1220>
   12710:	bcs	1273c <ftello64@plt+0xe54>
   12714:	mov	r9, r7
   12718:	ldrb	r0, [r9]
   1271c:	ldrb	r0, [r2, r0]
   12720:	cmp	r0, #0
   12724:	beq	126d4 <ftello64@plt+0xdec>
   12728:	add	r9, r9, #1
   1272c:	cmp	r4, r9
   12730:	bne	12718 <ftello64@plt+0xe30>
   12734:	mov	r9, r4
   12738:	b	126d4 <ftello64@plt+0xdec>
   1273c:	add	r7, r7, #1
   12740:	b	12668 <ftello64@plt+0xd80>
   12744:	movw	r1, #38032	; 0x9490
   12748:	sub	r0, r9, r7
   1274c:	str	r7, [sp, #48]	; 0x30
   12750:	movt	r1, #3
   12754:	str	r0, [sp, #52]	; 0x34
   12758:	ldr	r1, [r1]
   1275c:	cmp	r0, r1
   12760:	movwgt	r1, #38032	; 0x9490
   12764:	movtgt	r1, #3
   12768:	strgt	r0, [r1]
   1276c:	movw	r0, #37388	; 0x920c
   12770:	movt	r0, #3
   12774:	ldrb	r0, [r0]
   12778:	cmp	r0, #1
   1277c:	bne	12838 <ftello64@plt+0xf50>
   12780:	cmp	r6, r7
   12784:	bcs	12830 <ftello64@plt+0xf48>
   12788:	str	sl, [sp, #32]
   1278c:	ldrb	r0, [r6]
   12790:	cmp	r0, #10
   12794:	bne	12824 <ftello64@plt+0xf3c>
   12798:	movw	r0, #38024	; 0x9488
   1279c:	add	sl, r6, #1
   127a0:	movt	r0, #3
   127a4:	mov	r6, sl
   127a8:	str	sl, [sp, #40]	; 0x28
   127ac:	mov	r3, r0
   127b0:	ldrd	r0, [r0]
   127b4:	adds	r0, r0, #1
   127b8:	adc	r1, r1, #0
   127bc:	strd	r0, [r3]
   127c0:	ldr	r0, [sp, #44]	; 0x2c
   127c4:	ldr	r5, [r0]
   127c8:	cmp	sl, r5
   127cc:	bcs	1280c <ftello64@plt+0xf24>
   127d0:	bl	11720 <__ctype_b_loc@plt>
   127d4:	ldr	r0, [r0]
   127d8:	mov	r6, sl
   127dc:	ldrb	r1, [r6]
   127e0:	add	r1, r0, r1, lsl #1
   127e4:	ldrb	r1, [r1, #1]
   127e8:	tst	r1, #32
   127ec:	bne	12800 <ftello64@plt+0xf18>
   127f0:	add	r6, r6, #1
   127f4:	cmp	r5, r6
   127f8:	bne	127dc <ftello64@plt+0xef4>
   127fc:	mov	r6, r5
   12800:	ldr	sl, [sp, #40]	; 0x28
   12804:	movw	r2, #38296	; 0x9598
   12808:	movt	r2, #3
   1280c:	sub	r0, r6, sl
   12810:	ldr	sl, [sp, #32]
   12814:	movw	r5, #37692	; 0x933c
   12818:	str	r0, [sp, #36]	; 0x24
   1281c:	movt	r5, #3
   12820:	b	12828 <ftello64@plt+0xf40>
   12824:	add	r6, r6, #1
   12828:	cmp	r6, r7
   1282c:	bcc	1278c <ftello64@plt+0xea4>
   12830:	cmp	r6, r7
   12834:	bhi	12664 <ftello64@plt+0xd7c>
   12838:	movw	r0, #37380	; 0x9204
   1283c:	movt	r0, #3
   12840:	ldr	r0, [r0]
   12844:	cmp	r0, #0
   12848:	beq	1286c <ftello64@plt+0xf84>
   1284c:	movw	r1, #38000	; 0x9470
   12850:	add	r0, sp, #48	; 0x30
   12854:	movt	r1, #3
   12858:	bl	149ac <ftello64@plt+0x30c4>
   1285c:	movw	r2, #38296	; 0x9598
   12860:	cmp	r0, #0
   12864:	movt	r2, #3
   12868:	bne	12664 <ftello64@plt+0xd7c>
   1286c:	movw	r0, #37384	; 0x9208
   12870:	movt	r0, #3
   12874:	ldr	r0, [r0]
   12878:	cmp	r0, #0
   1287c:	beq	128a0 <ftello64@plt+0xfb8>
   12880:	movw	r1, #38012	; 0x947c
   12884:	add	r0, sp, #48	; 0x30
   12888:	movt	r1, #3
   1288c:	bl	149ac <ftello64@plt+0x30c4>
   12890:	movw	r2, #38296	; 0x9598
   12894:	cmp	r0, #0
   12898:	movt	r2, #3
   1289c:	beq	12664 <ftello64@plt+0xd7c>
   128a0:	movw	r0, #38908	; 0x97fc
   128a4:	movw	r1, #38576	; 0x96b0
   128a8:	movt	r0, #3
   128ac:	movt	r1, #3
   128b0:	ldr	ip, [r0]
   128b4:	ldr	r0, [r1]
   128b8:	cmp	ip, r0
   128bc:	bne	128f8 <ftello64@plt+0x1010>
   128c0:	movw	r0, #38912	; 0x9800
   128c4:	mov	r2, #32
   128c8:	movt	r0, #3
   128cc:	ldr	r0, [r0]
   128d0:	bl	24860 <ftello64@plt+0x12f78>
   128d4:	movw	r1, #38912	; 0x9800
   128d8:	movw	r2, #38296	; 0x9598
   128dc:	movt	r1, #3
   128e0:	movt	r2, #3
   128e4:	str	r0, [r1]
   128e8:	movw	r1, #38908	; 0x97fc
   128ec:	movt	r1, #3
   128f0:	ldr	ip, [r1]
   128f4:	b	12904 <ftello64@plt+0x101c>
   128f8:	movw	r0, #38912	; 0x9800
   128fc:	movt	r0, #3
   12900:	ldr	r0, [r0]
   12904:	add	r0, r0, ip, lsl #5
   12908:	str	ip, [sp, #24]
   1290c:	str	r0, [sp, #20]
   12910:	movw	r0, #37389	; 0x920d
   12914:	movt	r0, #3
   12918:	ldrb	r0, [r0]
   1291c:	cmp	r0, #1
   12920:	bne	129b8 <ftello64@plt+0x10d0>
   12924:	cmp	r6, r7
   12928:	bcs	12a00 <ftello64@plt+0x1118>
   1292c:	ldrb	r0, [r6]
   12930:	cmp	r0, #10
   12934:	bne	129b0 <ftello64@plt+0x10c8>
   12938:	movw	r0, #38024	; 0x9488
   1293c:	add	r6, r6, #1
   12940:	movt	r0, #3
   12944:	str	r6, [sp, #40]	; 0x28
   12948:	mov	r3, r0
   1294c:	ldrd	r0, [r0]
   12950:	adds	r0, r0, #1
   12954:	adc	r1, r1, #0
   12958:	strd	r0, [r3]
   1295c:	ldr	r0, [sp, #44]	; 0x2c
   12960:	ldr	r5, [r0]
   12964:	cmp	r6, r5
   12968:	bcs	129a4 <ftello64@plt+0x10bc>
   1296c:	bl	11720 <__ctype_b_loc@plt>
   12970:	ldr	ip, [sp, #24]
   12974:	ldr	r0, [r0]
   12978:	movw	r2, #38296	; 0x9598
   1297c:	movt	r2, #3
   12980:	ldrb	r1, [r6]
   12984:	add	r1, r0, r1, lsl #1
   12988:	ldrb	r1, [r1, #1]
   1298c:	tst	r1, #32
   12990:	bne	129a4 <ftello64@plt+0x10bc>
   12994:	add	r6, r6, #1
   12998:	cmp	r5, r6
   1299c:	bne	12980 <ftello64@plt+0x1098>
   129a0:	mov	r6, r5
   129a4:	movw	r5, #37692	; 0x933c
   129a8:	movt	r5, #3
   129ac:	b	12924 <ftello64@plt+0x103c>
   129b0:	add	r6, r6, #1
   129b4:	b	12924 <ftello64@plt+0x103c>
   129b8:	movw	r0, #37388	; 0x920c
   129bc:	movt	r0, #3
   129c0:	ldrb	r0, [r0]
   129c4:	cmp	r0, #1
   129c8:	bne	12acc <ftello64@plt+0x11e4>
   129cc:	ldr	r0, [sp, #40]	; 0x28
   129d0:	ldr	r3, [sp, #20]
   129d4:	sub	r0, r0, r7
   129d8:	asr	r1, r0, #31
   129dc:	strd	r0, [r3, #16]
   129e0:	movw	r3, #38036	; 0x9494
   129e4:	mov	r0, #1
   129e8:	movt	r3, #3
   129ec:	ldr	r7, [sp, #36]	; 0x24
   129f0:	ldr	r1, [r3]
   129f4:	cmp	r7, r1
   129f8:	strgt	r7, [r3]
   129fc:	b	12a20 <ftello64@plt+0x1138>
   12a00:	movw	r0, #38024	; 0x9488
   12a04:	ldr	r3, [sp, #20]
   12a08:	movt	r0, #3
   12a0c:	ldrd	r0, [r0]
   12a10:	strd	r0, [r3, #16]
   12a14:	movw	r0, #37388	; 0x920c
   12a18:	movt	r0, #3
   12a1c:	ldrb	r0, [r0]
   12a20:	cmp	r0, #0
   12a24:	beq	12acc <ftello64@plt+0x11e4>
   12a28:	ldr	r0, [sp, #40]	; 0x28
   12a2c:	cmp	r0, r8
   12a30:	bne	12acc <ftello64@plt+0x11e4>
   12a34:	cmp	r8, r4
   12a38:	mov	r7, r8
   12a3c:	bcs	12a7c <ftello64@plt+0x1194>
   12a40:	bl	11720 <__ctype_b_loc@plt>
   12a44:	ldr	ip, [sp, #24]
   12a48:	ldr	r0, [r0]
   12a4c:	movw	r2, #38296	; 0x9598
   12a50:	mov	r7, r8
   12a54:	movt	r2, #3
   12a58:	ldrb	r1, [r7]
   12a5c:	add	r1, r0, r1, lsl #1
   12a60:	ldrb	r1, [r1, #1]
   12a64:	tst	r1, #32
   12a68:	bne	12a7c <ftello64@plt+0x1194>
   12a6c:	add	r7, r7, #1
   12a70:	cmp	r4, r7
   12a74:	bne	12a58 <ftello64@plt+0x1170>
   12a78:	b	12ab8 <ftello64@plt+0x11d0>
   12a7c:	cmp	r7, r4
   12a80:	bcs	12ac4 <ftello64@plt+0x11dc>
   12a84:	bl	11720 <__ctype_b_loc@plt>
   12a88:	ldr	ip, [sp, #24]
   12a8c:	ldr	r0, [r0]
   12a90:	movw	r2, #38296	; 0x9598
   12a94:	movt	r2, #3
   12a98:	ldrb	r1, [r7]
   12a9c:	add	r1, r0, r1, lsl #1
   12aa0:	ldrb	r1, [r1, #1]
   12aa4:	tst	r1, #32
   12aa8:	beq	12ac4 <ftello64@plt+0x11dc>
   12aac:	add	r7, r7, #1
   12ab0:	cmp	r4, r7
   12ab4:	bne	12a98 <ftello64@plt+0x11b0>
   12ab8:	str	r8, [sp, #40]	; 0x28
   12abc:	mov	r8, r4
   12ac0:	b	12acc <ftello64@plt+0x11e4>
   12ac4:	str	r8, [sp, #40]	; 0x28
   12ac8:	mov	r8, r7
   12acc:	ldr	r0, [sp, #48]	; 0x30
   12ad0:	ldr	r3, [sp, #28]
   12ad4:	ldr	r1, [sp, #20]
   12ad8:	ldr	lr, [sp, #52]	; 0x34
   12adc:	str	r3, [r1, #24]
   12ae0:	sub	r7, r4, r0
   12ae4:	sub	r3, r8, r0
   12ae8:	stm	r1, {r0, lr}
   12aec:	add	r0, ip, #1
   12af0:	str	r3, [r1, #8]
   12af4:	str	r7, [r1, #12]
   12af8:	movw	r1, #38908	; 0x97fc
   12afc:	movt	r1, #3
   12b00:	str	r0, [r1]
   12b04:	b	12664 <ftello64@plt+0xd7c>
   12b08:	ldr	r0, [sp, #44]	; 0x2c
   12b0c:	movw	r7, #37400	; 0x9218
   12b10:	movt	r7, #3
   12b14:	ldr	r4, [r0]
   12b18:	cmp	sl, r4
   12b1c:	bcc	125bc <ftello64@plt+0xcd4>
   12b20:	movw	r0, #38024	; 0x9488
   12b24:	ldr	r4, [sp, #28]
   12b28:	movw	sl, #37992	; 0x9468
   12b2c:	movt	r0, #3
   12b30:	movt	sl, #3
   12b34:	mov	r2, r0
   12b38:	ldrd	r0, [r0]
   12b3c:	adds	r0, r0, #1
   12b40:	adc	r1, r1, #0
   12b44:	strd	r0, [r2]
   12b48:	movw	r2, #37988	; 0x9464
   12b4c:	movt	r2, #3
   12b50:	ldr	r2, [r2]
   12b54:	str	r0, [r2, r4, lsl #3]!
   12b58:	movw	r0, #37996	; 0x946c
   12b5c:	add	r4, r4, #1
   12b60:	movt	r0, #3
   12b64:	str	r1, [r2, #4]
   12b68:	ldr	r0, [r0]
   12b6c:	cmp	r4, r0
   12b70:	blt	124e8 <ftello64@plt+0xc00>
   12b74:	movw	r0, #38908	; 0x97fc
   12b78:	movw	r9, #37389	; 0x920d
   12b7c:	movt	r0, #3
   12b80:	movt	r9, #3
   12b84:	ldr	r1, [r0]
   12b88:	cmp	r1, #0
   12b8c:	beq	12bac <ftello64@plt+0x12c4>
   12b90:	movw	r0, #38912	; 0x9800
   12b94:	movw	r3, #18972	; 0x4a1c
   12b98:	mov	r2, #32
   12b9c:	movt	r0, #3
   12ba0:	movt	r3, #1
   12ba4:	ldr	r0, [r0]
   12ba8:	bl	11870 <qsort@plt>
   12bac:	ldrb	r0, [r9]
   12bb0:	cmp	r0, #1
   12bb4:	bne	12cc4 <ftello64@plt+0x13dc>
   12bb8:	movw	r1, #38036	; 0x9494
   12bbc:	mov	r0, #0
   12bc0:	movt	r1, #3
   12bc4:	str	r0, [r1]
   12bc8:	movw	r1, #37996	; 0x946c
   12bcc:	movt	r1, #3
   12bd0:	ldr	r1, [r1]
   12bd4:	cmp	r1, #0
   12bd8:	beq	12c94 <ftello64@plt+0x13ac>
   12bdc:	movw	r5, #31589	; 0x7b65
   12be0:	mov	r7, #0
   12be4:	mvn	r4, #7
   12be8:	add	r8, sp, #48	; 0x30
   12bec:	movt	r5, #2
   12bf0:	movw	r0, #37988	; 0x9464
   12bf4:	movt	r0, #3
   12bf8:	ldr	r2, [r0]
   12bfc:	add	r0, r2, r4
   12c00:	ldrd	r0, [r0, #8]
   12c04:	adds	r0, r0, #1
   12c08:	adc	r1, r1, #0
   12c0c:	cmp	r7, #0
   12c10:	beq	12c24 <ftello64@plt+0x133c>
   12c14:	ldr	r3, [r2, r4]!
   12c18:	ldr	r2, [r2, #4]
   12c1c:	subs	r0, r0, r3
   12c20:	sbc	r1, r1, r2
   12c24:	stm	sp, {r0, r1}
   12c28:	mov	r0, r8
   12c2c:	mov	r1, #1
   12c30:	mov	r2, #21
   12c34:	mov	r3, r5
   12c38:	bl	11780 <__sprintf_chk@plt>
   12c3c:	mov	r6, r0
   12c40:	movw	r0, #37984	; 0x9460
   12c44:	movt	r0, #3
   12c48:	ldr	r0, [r0]
   12c4c:	ldr	r0, [r0, r7, lsl #2]
   12c50:	cmp	r0, #0
   12c54:	beq	12c60 <ftello64@plt+0x1378>
   12c58:	bl	11750 <strlen@plt>
   12c5c:	add	r6, r0, r6
   12c60:	movw	r1, #38036	; 0x9494
   12c64:	add	r7, r7, #1
   12c68:	add	r4, r4, #8
   12c6c:	movt	r1, #3
   12c70:	ldr	r0, [r1]
   12c74:	cmp	r6, r0
   12c78:	strgt	r6, [r1]
   12c7c:	movw	r1, #37996	; 0x946c
   12c80:	movgt	r0, r6
   12c84:	movt	r1, #3
   12c88:	ldr	r1, [r1]
   12c8c:	cmp	r7, r1
   12c90:	bcc	12bf0 <ftello64@plt+0x1308>
   12c94:	movw	r2, #38036	; 0x9494
   12c98:	add	r1, r0, #1
   12c9c:	add	r0, r0, #2
   12ca0:	movt	r2, #3
   12ca4:	str	r1, [r2]
   12ca8:	bl	24754 <ftello64@plt+0x12e6c>
   12cac:	movw	r1, #38580	; 0x96b4
   12cb0:	movt	r1, #3
   12cb4:	str	r0, [r1]
   12cb8:	ldrb	r0, [r9]
   12cbc:	cmp	r0, #0
   12cc0:	bne	12cd8 <ftello64@plt+0x13f0>
   12cc4:	movw	r0, #37388	; 0x920c
   12cc8:	movt	r0, #3
   12ccc:	ldrb	r0, [r0]
   12cd0:	cmp	r0, #1
   12cd4:	bne	12cec <ftello64@plt+0x1404>
   12cd8:	movw	r0, #37396	; 0x9214
   12cdc:	movt	r0, #3
   12ce0:	ldrb	r0, [r0]
   12ce4:	cmp	r0, #0
   12ce8:	beq	12cfc <ftello64@plt+0x1414>
   12cec:	movw	r2, #37236	; 0x9174
   12cf0:	movt	r2, #3
   12cf4:	ldr	r0, [r2]
   12cf8:	b	12d2c <ftello64@plt+0x1444>
   12cfc:	movw	r0, #38036	; 0x9494
   12d00:	movw	r1, #37232	; 0x9170
   12d04:	movw	r2, #37236	; 0x9174
   12d08:	movt	r0, #3
   12d0c:	movt	r1, #3
   12d10:	movt	r2, #3
   12d14:	ldr	r0, [r0]
   12d18:	ldr	r1, [r1]
   12d1c:	add	r0, r1, r0
   12d20:	ldr	r1, [r2]
   12d24:	sub	r0, r1, r0
   12d28:	str	r0, [r2]
   12d2c:	cmn	r0, #1
   12d30:	movw	r1, #38588	; 0x96bc
   12d34:	movw	r8, #38596	; 0x96c4
   12d38:	movle	r0, #0
   12d3c:	movt	r1, #3
   12d40:	movt	r8, #3
   12d44:	lsr	r4, r0, #1
   12d48:	strle	r0, [r2]
   12d4c:	str	r4, [r1]
   12d50:	movw	r1, #37232	; 0x9170
   12d54:	str	r4, [r8]
   12d58:	movt	r1, #3
   12d5c:	ldr	r1, [r1]
   12d60:	rsb	r5, r1, r0, lsr #1
   12d64:	movw	r0, #38592	; 0x96c0
   12d68:	movt	r0, #3
   12d6c:	str	r5, [r0]
   12d70:	movw	r0, #37240	; 0x9178
   12d74:	movt	r0, #3
   12d78:	ldr	r0, [r0]
   12d7c:	cmp	r0, #0
   12d80:	beq	12da4 <ftello64@plt+0x14bc>
   12d84:	ldrb	r1, [r0]
   12d88:	cmp	r1, #0
   12d8c:	beq	12da4 <ftello64@plt+0x14bc>
   12d90:	bl	11750 <strlen@plt>
   12d94:	movw	r1, #38600	; 0x96c8
   12d98:	movt	r1, #3
   12d9c:	str	r0, [r1]
   12da0:	b	12dc0 <ftello64@plt+0x14d8>
   12da4:	movw	r1, #37240	; 0x9178
   12da8:	mov	r0, #0
   12dac:	movt	r1, #3
   12db0:	str	r0, [r1]
   12db4:	movw	r0, #38600	; 0x96c8
   12db8:	movt	r0, #3
   12dbc:	ldr	r0, [r0]
   12dc0:	movw	r1, #37368	; 0x91f8
   12dc4:	lsl	r0, r0, #1
   12dc8:	movt	r1, #3
   12dcc:	ldrb	r1, [r1]
   12dd0:	cmp	r1, #0
   12dd4:	beq	12de0 <ftello64@plt+0x14f8>
   12dd8:	orr	r0, r0, #1
   12ddc:	b	12df4 <ftello64@plt+0x150c>
   12de0:	sub	r1, r5, r0
   12de4:	movw	r2, #38592	; 0x96c0
   12de8:	bic	r1, r1, r1, asr #31
   12dec:	movt	r2, #3
   12df0:	str	r1, [r2]
   12df4:	sub	r0, r4, r0
   12df8:	str	r0, [r8]
   12dfc:	bl	11720 <__ctype_b_loc@plt>
   12e00:	ldr	r1, [r0]
   12e04:	str	r0, [sp, #40]	; 0x28
   12e08:	movw	r0, #38604	; 0x96cc
   12e0c:	vmov.i8	d16, #1	; 0x01
   12e10:	mov	r2, #0
   12e14:	movt	r0, #3
   12e18:	vld1.16	{d18-d19}, [r1]!
   12e1c:	add	r3, r0, r2
   12e20:	add	r2, r2, #8
   12e24:	cmp	r2, #256	; 0x100
   12e28:	vshr.u16	q9, q9, #13
   12e2c:	vmovn.i16	d17, q9
   12e30:	vand	d17, d17, d16
   12e34:	vst1.8	{d17}, [r3]
   12e38:	bne	12e18 <ftello64@plt+0x1530>
   12e3c:	movw	r2, #37392	; 0x9210
   12e40:	movw	r5, #38296	; 0x9598
   12e44:	mov	r1, #1
   12e48:	movt	r2, #3
   12e4c:	movt	r5, #3
   12e50:	strb	r1, [r0, #12]
   12e54:	ldr	r2, [r2]
   12e58:	cmp	r2, #2
   12e5c:	beq	12e9c <ftello64@plt+0x15b4>
   12e60:	cmp	r2, #3
   12e64:	bne	12ea0 <ftello64@plt+0x15b8>
   12e68:	movw	r3, #31579	; 0x7b5b
   12e6c:	mov	r7, #36	; 0x24
   12e70:	mov	r1, #0
   12e74:	mov	r2, #1
   12e78:	movt	r3, #2
   12e7c:	uxtb	r7, r7
   12e80:	strb	r2, [r0, r7]
   12e84:	add	r7, r3, r1
   12e88:	add	r1, r1, #1
   12e8c:	ldrb	r7, [r7, #1]
   12e90:	cmp	r1, #8
   12e94:	bne	12e7c <ftello64@plt+0x1594>
   12e98:	b	12ea0 <ftello64@plt+0x15b8>
   12e9c:	strb	r1, [r0, #34]	; 0x22
   12ea0:	movw	r0, #38860	; 0x97cc
   12ea4:	mov	r1, #0
   12ea8:	movt	r0, #3
   12eac:	str	r1, [r0]
   12eb0:	str	r1, [r0, #4]
   12eb4:	movw	r0, #38868	; 0x97d4
   12eb8:	movt	r0, #3
   12ebc:	strb	r1, [r0]
   12ec0:	movw	r0, #38872	; 0x97d8
   12ec4:	movt	r0, #3
   12ec8:	str	r1, [r0]
   12ecc:	str	r1, [r0, #4]
   12ed0:	movw	r0, #38880	; 0x97e0
   12ed4:	movt	r0, #3
   12ed8:	strb	r1, [r0]
   12edc:	movw	r0, #38908	; 0x97fc
   12ee0:	movt	r0, #3
   12ee4:	ldr	r0, [r0]
   12ee8:	cmp	r0, #1
   12eec:	blt	141f8 <ftello64@plt+0x2910>
   12ef0:	movw	r0, #38912	; 0x9800
   12ef4:	movw	r9, #38884	; 0x97e4
   12ef8:	mov	r4, #0
   12efc:	movt	r0, #3
   12f00:	movt	r9, #3
   12f04:	ldr	r3, [r0]
   12f08:	ldr	ip, [r3]
   12f0c:	ldr	r1, [sl]
   12f10:	str	r3, [sp, #32]
   12f14:	str	r4, [sp, #24]
   12f18:	str	ip, [r9]
   12f1c:	str	ip, [sp, #28]
   12f20:	ldr	r0, [r3, #4]
   12f24:	add	r6, ip, r0
   12f28:	str	r6, [r9, #4]
   12f2c:	ldr	r2, [r3, #8]
   12f30:	ldr	sl, [r3, #12]
   12f34:	str	r2, [sp, #16]
   12f38:	ldr	r2, [r3, #24]
   12f3c:	add	r7, ip, sl
   12f40:	cmp	r0, sl
   12f44:	str	r7, [sp, #44]	; 0x2c
   12f48:	ldr	r7, [r1, r2, lsl #3]!
   12f4c:	ldr	r1, [r1, #4]
   12f50:	str	r1, [sp, #20]
   12f54:	bge	13034 <ftello64@plt+0x174c>
   12f58:	ldr	r1, [r8]
   12f5c:	cmp	r0, r1
   12f60:	bgt	13034 <ftello64@plt+0x174c>
   12f64:	add	r0, ip, sl
   12f68:	sub	r4, r0, #1
   12f6c:	movw	r1, #37692	; 0x933c
   12f70:	str	r6, [r9, #4]
   12f74:	movt	r1, #3
   12f78:	ldr	r0, [r1]
   12f7c:	cmp	r0, #0
   12f80:	beq	12fe4 <ftello64@plt+0x16fc>
   12f84:	mov	r0, #0
   12f88:	mov	r3, #0
   12f8c:	str	r0, [sp]
   12f90:	ldr	r0, [sp, #44]	; 0x2c
   12f94:	sub	r2, r0, r6
   12f98:	add	r0, r1, #4
   12f9c:	mov	r1, r6
   12fa0:	bl	1a428 <ftello64@plt+0x8b40>
   12fa4:	cmn	r0, #2
   12fa8:	beq	14274 <ftello64@plt+0x298c>
   12fac:	ldr	ip, [r9]
   12fb0:	cmn	r0, #1
   12fb4:	movw	r5, #38296	; 0x9598
   12fb8:	movweq	r0, #1
   12fbc:	movt	r5, #3
   12fc0:	add	r6, r6, r0
   12fc4:	ldr	r0, [sp, #44]	; 0x2c
   12fc8:	cmp	r6, r0
   12fcc:	bcs	13034 <ftello64@plt+0x174c>
   12fd0:	ldr	r0, [r8]
   12fd4:	add	r0, ip, r0
   12fd8:	cmp	r6, r0
   12fdc:	bls	12f6c <ftello64@plt+0x1684>
   12fe0:	b	13034 <ftello64@plt+0x174c>
   12fe4:	ldrb	r0, [r6]
   12fe8:	ldrb	r0, [r5, r0]
   12fec:	cmp	r0, #0
   12ff0:	beq	13028 <ftello64@plt+0x1740>
   12ff4:	ldr	r0, [sp, #44]	; 0x2c
   12ff8:	cmp	r6, r0
   12ffc:	bcs	12fc4 <ftello64@plt+0x16dc>
   13000:	cmp	r4, r6
   13004:	beq	13030 <ftello64@plt+0x1748>
   13008:	ldrb	r1, [r6, #1]
   1300c:	add	r0, r6, #1
   13010:	mov	r6, r0
   13014:	ldrb	r1, [r5, r1]
   13018:	cmp	r1, #0
   1301c:	bne	13000 <ftello64@plt+0x1718>
   13020:	mov	r6, r0
   13024:	b	12fc4 <ftello64@plt+0x16dc>
   13028:	add	r6, r6, #1
   1302c:	b	12fc4 <ftello64@plt+0x16dc>
   13030:	ldr	r6, [sp, #44]	; 0x2c
   13034:	ldr	r0, [r8]
   13038:	str	sl, [sp, #12]
   1303c:	str	r7, [sp, #36]	; 0x24
   13040:	add	r0, ip, r0
   13044:	cmp	r6, r0
   13048:	bls	13054 <ftello64@plt+0x176c>
   1304c:	ldr	r6, [r9, #4]
   13050:	b	13058 <ftello64@plt+0x1770>
   13054:	str	r6, [r9, #4]
   13058:	movw	r1, #37240	; 0x9178
   1305c:	ldr	r0, [sp, #44]	; 0x2c
   13060:	movw	sl, #38592	; 0x96c0
   13064:	movt	r1, #3
   13068:	movt	sl, #3
   1306c:	ldr	r1, [r1]
   13070:	cmp	r6, r0
   13074:	mov	r0, #0
   13078:	movwcc	r0, #1
   1307c:	cmp	r1, #0
   13080:	movwne	r1, #1
   13084:	cmp	r6, ip
   13088:	and	r0, r0, r1
   1308c:	movw	r1, #38892	; 0x97ec
   13090:	movt	r1, #3
   13094:	strb	r0, [r1]
   13098:	bls	130d0 <ftello64@plt+0x17e8>
   1309c:	ldr	r0, [sp, #40]	; 0x28
   130a0:	sub	r1, r6, #1
   130a4:	ldr	r0, [r0]
   130a8:	ldrb	r2, [r1]
   130ac:	add	r2, r0, r2, lsl #1
   130b0:	ldrb	r2, [r2, #1]
   130b4:	tst	r2, #32
   130b8:	beq	130d0 <ftello64@plt+0x17e8>
   130bc:	sub	r2, r1, #1
   130c0:	str	r1, [r9, #4]
   130c4:	cmp	r1, ip
   130c8:	mov	r1, r2
   130cc:	bhi	130a8 <ftello64@plt+0x17c0>
   130d0:	movw	r0, #38588	; 0x96bc
   130d4:	movw	r1, #38032	; 0x9490
   130d8:	movt	r0, #3
   130dc:	movt	r1, #3
   130e0:	ldr	r0, [r0]
   130e4:	ldr	r1, [r1]
   130e8:	add	r2, r1, r0
   130ec:	ldr	r0, [sp, #32]
   130f0:	ldr	r0, [r0, #8]
   130f4:	rsb	r1, r0, #0
   130f8:	cmp	r2, r1
   130fc:	bge	13154 <ftello64@plt+0x186c>
   13100:	movw	r1, #37692	; 0x933c
   13104:	sub	r8, ip, r2
   13108:	movt	r1, #3
   1310c:	ldr	r0, [r1]
   13110:	cmp	r0, #0
   13114:	beq	131c8 <ftello64@plt+0x18e0>
   13118:	mov	r0, #0
   1311c:	mov	r3, #0
   13120:	str	r0, [sp]
   13124:	add	r0, r1, #4
   13128:	mov	r1, r8
   1312c:	bl	1a428 <ftello64@plt+0x8b40>
   13130:	cmn	r0, #2
   13134:	beq	14274 <ftello64@plt+0x298c>
   13138:	ldr	ip, [r9]
   1313c:	cmn	r0, #1
   13140:	movw	r5, #38296	; 0x9598
   13144:	movweq	r0, #1
   13148:	movt	r5, #3
   1314c:	add	r8, r8, r0
   13150:	b	13158 <ftello64@plt+0x1870>
   13154:	add	r8, ip, r0
   13158:	movw	r4, #38896	; 0x97f0
   1315c:	movt	r4, #3
   13160:	cmp	r8, ip
   13164:	stm	r4, {r8, ip}
   13168:	bcs	131c0 <ftello64@plt+0x18d8>
   1316c:	ldr	r0, [sp, #40]	; 0x28
   13170:	mov	r1, ip
   13174:	ldrb	r2, [r1, #-1]!
   13178:	ldr	r0, [r0]
   1317c:	add	r2, r0, r2, lsl #1
   13180:	ldrb	r2, [r2, #1]
   13184:	tst	r2, #32
   13188:	mov	r2, ip
   1318c:	beq	1321c <ftello64@plt+0x1934>
   13190:	mov	r2, r1
   13194:	cmp	r1, r8
   13198:	str	r1, [r4, #4]
   1319c:	bls	13218 <ftello64@plt+0x1930>
   131a0:	mov	r1, r2
   131a4:	ldrb	r3, [r1, #-1]!
   131a8:	add	r3, r0, r3, lsl #1
   131ac:	ldrb	r3, [r3, #1]
   131b0:	tst	r3, #32
   131b4:	bne	13190 <ftello64@plt+0x18a8>
   131b8:	add	ip, r1, #1
   131bc:	b	1321c <ftello64@plt+0x1934>
   131c0:	mov	r2, ip
   131c4:	b	1321c <ftello64@plt+0x1934>
   131c8:	ldrb	r0, [r8]
   131cc:	movw	r4, #38896	; 0x97f0
   131d0:	movt	r4, #3
   131d4:	ldrb	r0, [r5, r0]
   131d8:	cmp	r0, #0
   131dc:	beq	141d0 <ftello64@plt+0x28e8>
   131e0:	rsb	r0, r2, #0
   131e4:	cmn	r0, #1
   131e8:	bgt	13160 <ftello64@plt+0x1878>
   131ec:	add	r0, ip, r0
   131f0:	add	r0, r0, #1
   131f4:	mov	r8, r0
   131f8:	cmp	r0, ip
   131fc:	bcs	13160 <ftello64@plt+0x1878>
   13200:	mov	r0, r8
   13204:	ldrb	r1, [r0], #1
   13208:	ldrb	r1, [r5, r1]
   1320c:	cmp	r1, #0
   13210:	bne	131f4 <ftello64@plt+0x190c>
   13214:	b	13160 <ftello64@plt+0x1878>
   13218:	mov	ip, r2
   1321c:	ldr	r0, [sl]
   13220:	add	r1, r8, r0
   13224:	cmp	r1, r2
   13228:	bcs	132e8 <ftello64@plt+0x1a00>
   1322c:	mov	r1, r8
   13230:	movw	r7, #37692	; 0x933c
   13234:	movt	r7, #3
   13238:	ldr	r6, [r7]
   1323c:	cmp	r6, #0
   13240:	beq	13298 <ftello64@plt+0x19b0>
   13244:	mov	r0, #0
   13248:	sub	r2, r2, r1
   1324c:	mov	r3, #0
   13250:	str	r0, [sp]
   13254:	add	r0, r7, #4
   13258:	bl	1a428 <ftello64@plt+0x8b40>
   1325c:	cmn	r0, #2
   13260:	beq	14274 <ftello64@plt+0x298c>
   13264:	ldm	r4, {r1, ip}
   13268:	cmn	r0, #1
   1326c:	movw	r5, #38296	; 0x9598
   13270:	mov	r2, ip
   13274:	movweq	r0, #1
   13278:	movt	r5, #3
   1327c:	add	r1, r1, r0
   13280:	ldr	r0, [sl]
   13284:	str	r1, [r4]
   13288:	add	r6, r1, r0
   1328c:	cmp	r6, r2
   13290:	bcc	13230 <ftello64@plt+0x1948>
   13294:	b	132ec <ftello64@plt+0x1a04>
   13298:	ldrb	r6, [r1]
   1329c:	ldrb	r6, [r5, r6]
   132a0:	cmp	r6, #0
   132a4:	beq	132d8 <ftello64@plt+0x19f0>
   132a8:	cmp	r1, r2
   132ac:	bcs	13288 <ftello64@plt+0x19a0>
   132b0:	add	r1, r1, #1
   132b4:	cmp	r2, r1
   132b8:	str	r1, [r4]
   132bc:	beq	132e0 <ftello64@plt+0x19f8>
   132c0:	ldrb	r6, [r1], #1
   132c4:	ldrb	r6, [r5, r6]
   132c8:	cmp	r6, #0
   132cc:	bne	132b4 <ftello64@plt+0x19cc>
   132d0:	sub	r1, r1, #1
   132d4:	b	13288 <ftello64@plt+0x19a0>
   132d8:	add	r1, r1, #1
   132dc:	b	13284 <ftello64@plt+0x199c>
   132e0:	mov	r1, r2
   132e4:	b	13288 <ftello64@plt+0x19a0>
   132e8:	mov	r1, r8
   132ec:	ldr	r2, [sp, #28]
   132f0:	ldr	r3, [sp, #16]
   132f4:	add	lr, r2, r3
   132f8:	movw	r2, #37240	; 0x9178
   132fc:	movt	r2, #3
   13300:	ldr	r2, [r2]
   13304:	cmp	r2, #0
   13308:	beq	13350 <ftello64@plt+0x1a68>
   1330c:	ldr	r3, [sp, #36]	; 0x24
   13310:	mov	r2, r1
   13314:	mov	r6, r2
   13318:	cmp	r2, r3
   1331c:	bls	13340 <ftello64@plt+0x1a58>
   13320:	ldr	r7, [sp, #40]	; 0x28
   13324:	mov	r2, r6
   13328:	ldrb	r4, [r2, #-1]!
   1332c:	ldr	r7, [r7]
   13330:	add	r7, r7, r4, lsl #1
   13334:	ldrb	r7, [r7, #1]
   13338:	tst	r7, #32
   1333c:	bne	13314 <ftello64@plt+0x1a2c>
   13340:	cmp	r6, lr
   13344:	mov	r2, #0
   13348:	movwhi	r2, #1
   1334c:	b	13354 <ftello64@plt+0x1a6c>
   13350:	mov	r2, #0
   13354:	ldr	r6, [sp, #20]
   13358:	movw	r7, #38904	; 0x97f8
   1335c:	movt	r7, #3
   13360:	strb	r2, [r7]
   13364:	cmp	r1, r6
   13368:	bcs	133cc <ftello64@plt+0x1ae4>
   1336c:	ldr	r2, [sp, #40]	; 0x28
   13370:	ldrb	r7, [r1]
   13374:	movw	r9, #38884	; 0x97e4
   13378:	movt	r9, #3
   1337c:	ldr	r2, [r2]
   13380:	add	r7, r2, r7, lsl #1
   13384:	ldrb	r7, [r7, #1]
   13388:	tst	r7, #32
   1338c:	beq	133dc <ftello64@plt+0x1af4>
   13390:	add	r1, r1, #1
   13394:	movw	r7, #38896	; 0x97f0
   13398:	cmp	r6, r1
   1339c:	movt	r7, #3
   133a0:	str	r1, [r7]
   133a4:	beq	133d8 <ftello64@plt+0x1af0>
   133a8:	ldrb	r7, [r1], #1
   133ac:	movw	r9, #38884	; 0x97e4
   133b0:	movt	r9, #3
   133b4:	add	r7, r2, r7, lsl #1
   133b8:	ldrb	r7, [r7, #1]
   133bc:	tst	r7, #32
   133c0:	bne	13394 <ftello64@plt+0x1aac>
   133c4:	sub	r1, r1, #1
   133c8:	b	133dc <ftello64@plt+0x1af4>
   133cc:	movw	r9, #38884	; 0x97e4
   133d0:	movt	r9, #3
   133d4:	b	133dc <ftello64@plt+0x1af4>
   133d8:	mov	r1, r6
   133dc:	sub	r0, r0, ip
   133e0:	str	lr, [sp, #16]
   133e4:	add	r0, r0, r1
   133e8:	movw	r1, #37232	; 0x9170
   133ec:	movt	r1, #3
   133f0:	ldr	r1, [r1]
   133f4:	sub	r4, r0, r1
   133f8:	cmp	r4, #1
   133fc:	blt	13458 <ftello64@plt+0x1b70>
   13400:	ldr	r0, [r9, #4]
   13404:	movw	r1, #38860	; 0x97cc
   13408:	movt	r1, #3
   1340c:	cmp	r6, r0
   13410:	str	r0, [r1]
   13414:	bls	1348c <ftello64@plt+0x1ba4>
   13418:	ldr	r1, [sp, #40]	; 0x28
   1341c:	ldr	r3, [sp, #28]
   13420:	ldr	r1, [r1]
   13424:	ldrb	r2, [r0]
   13428:	add	r2, r1, r2, lsl #1
   1342c:	ldrb	r2, [r2, #1]
   13430:	tst	r2, #32
   13434:	beq	13490 <ftello64@plt+0x1ba8>
   13438:	movw	r2, #38860	; 0x97cc
   1343c:	add	r0, r0, #1
   13440:	movt	r2, #3
   13444:	cmp	r6, r0
   13448:	str	r0, [r2]
   1344c:	bne	13424 <ftello64@plt+0x1b3c>
   13450:	mov	r0, r6
   13454:	b	13490 <ftello64@plt+0x1ba8>
   13458:	movw	r0, #38860	; 0x97cc
   1345c:	mov	r1, #0
   13460:	movw	sl, #37389	; 0x920d
   13464:	movw	r4, #38872	; 0x97d8
   13468:	movt	r0, #3
   1346c:	movt	sl, #3
   13470:	movt	r4, #3
   13474:	str	r1, [r0]
   13478:	str	r1, [r0, #4]
   1347c:	movw	r0, #38868	; 0x97d4
   13480:	movt	r0, #3
   13484:	strb	r1, [r0]
   13488:	b	13690 <ftello64@plt+0x1da8>
   1348c:	ldr	r3, [sp, #28]
   13490:	movw	r1, #38860	; 0x97cc
   13494:	movw	sl, #37389	; 0x920d
   13498:	movt	r1, #3
   1349c:	movt	sl, #3
   134a0:	str	r0, [r1, #4]
   134a4:	ldr	r1, [sp, #44]	; 0x2c
   134a8:	cmp	r0, r1
   134ac:	bcs	13590 <ftello64@plt+0x1ca8>
   134b0:	ldr	r1, [sp, #12]
   134b4:	mov	r6, r0
   134b8:	add	r1, r3, r1
   134bc:	sub	r7, r1, #1
   134c0:	movw	r1, #38860	; 0x97cc
   134c4:	movw	r3, #37692	; 0x933c
   134c8:	movt	r1, #3
   134cc:	movt	r3, #3
   134d0:	str	r6, [r1, #4]
   134d4:	ldr	r1, [r3]
   134d8:	cmp	r1, #0
   134dc:	beq	13540 <ftello64@plt+0x1c58>
   134e0:	mov	r0, #0
   134e4:	mov	r1, r6
   134e8:	str	r0, [sp]
   134ec:	ldr	r0, [sp, #44]	; 0x2c
   134f0:	sub	r2, r0, r6
   134f4:	add	r0, r3, #4
   134f8:	mov	r3, #0
   134fc:	bl	1a428 <ftello64@plt+0x8b40>
   13500:	cmn	r0, #2
   13504:	beq	14274 <ftello64@plt+0x298c>
   13508:	cmn	r0, #1
   1350c:	movw	r5, #38296	; 0x9598
   13510:	movweq	r0, #1
   13514:	movt	r5, #3
   13518:	add	r6, r6, r0
   1351c:	movw	r0, #38860	; 0x97cc
   13520:	movt	r0, #3
   13524:	ldr	r0, [r0]
   13528:	ldr	r2, [sp, #44]	; 0x2c
   1352c:	add	r1, r0, r4
   13530:	cmp	r6, r2
   13534:	cmpcc	r6, r1
   13538:	bcc	134c0 <ftello64@plt+0x1bd8>
   1353c:	b	135c8 <ftello64@plt+0x1ce0>
   13540:	ldrb	r1, [r6]
   13544:	ldrb	r1, [r5, r1]
   13548:	cmp	r1, #0
   1354c:	beq	13588 <ftello64@plt+0x1ca0>
   13550:	ldr	r1, [sp, #44]	; 0x2c
   13554:	cmp	r6, r1
   13558:	bcs	13528 <ftello64@plt+0x1c40>
   1355c:	mov	r1, r6
   13560:	cmp	r7, r1
   13564:	beq	135a0 <ftello64@plt+0x1cb8>
   13568:	add	r2, r1, #1
   1356c:	ldrb	r1, [r1, #1]
   13570:	ldrb	r1, [r5, r1]
   13574:	cmp	r1, #0
   13578:	mov	r1, r2
   1357c:	bne	13560 <ftello64@plt+0x1c78>
   13580:	mov	r6, r2
   13584:	b	13528 <ftello64@plt+0x1c40>
   13588:	add	r6, r6, #1
   1358c:	b	13528 <ftello64@plt+0x1c40>
   13590:	movw	r4, #38872	; 0x97d8
   13594:	mov	r1, r0
   13598:	movt	r4, #3
   1359c:	b	135e4 <ftello64@plt+0x1cfc>
   135a0:	ldr	r2, [sp, #44]	; 0x2c
   135a4:	add	r1, r0, r4
   135a8:	movw	r4, #38872	; 0x97d8
   135ac:	movw	r9, #38884	; 0x97e4
   135b0:	movt	r4, #3
   135b4:	movt	r9, #3
   135b8:	cmp	r2, r1
   135bc:	mov	r1, r2
   135c0:	bcs	135f4 <ftello64@plt+0x1d0c>
   135c4:	b	135e4 <ftello64@plt+0x1cfc>
   135c8:	movw	r4, #38872	; 0x97d8
   135cc:	cmp	r6, r1
   135d0:	movt	r4, #3
   135d4:	bcs	141d8 <ftello64@plt+0x28f0>
   135d8:	movw	r9, #38884	; 0x97e4
   135dc:	mov	r1, r6
   135e0:	movt	r9, #3
   135e4:	movw	r2, #38860	; 0x97cc
   135e8:	mov	r6, r1
   135ec:	movt	r2, #3
   135f0:	str	r1, [r2, #4]
   135f4:	cmp	r6, r0
   135f8:	bls	13680 <ftello64@plt+0x1d98>
   135fc:	movw	r2, #38892	; 0x97ec
   13600:	mov	r1, #0
   13604:	movt	r2, #3
   13608:	strb	r1, [r2]
   1360c:	movw	r2, #37240	; 0x9178
   13610:	ldr	r1, [sp, #44]	; 0x2c
   13614:	movt	r2, #3
   13618:	ldr	r2, [r2]
   1361c:	cmp	r6, r1
   13620:	mov	r1, #0
   13624:	movwcc	r1, #1
   13628:	cmp	r2, #0
   1362c:	movwne	r2, #1
   13630:	and	r1, r1, r2
   13634:	movw	r2, #38868	; 0x97d4
   13638:	movt	r2, #3
   1363c:	strb	r1, [r2]
   13640:	ldr	r1, [sp, #40]	; 0x28
   13644:	sub	r2, r6, #1
   13648:	ldr	r1, [r1]
   1364c:	ldrb	r3, [r2]
   13650:	add	r3, r1, r3, lsl #1
   13654:	ldrb	r3, [r3, #1]
   13658:	tst	r3, #32
   1365c:	beq	13690 <ftello64@plt+0x1da8>
   13660:	movw	r3, #38860	; 0x97cc
   13664:	cmp	r2, r0
   13668:	movt	r3, #3
   1366c:	str	r2, [r3, #4]
   13670:	sub	r3, r2, #1
   13674:	mov	r2, r3
   13678:	bhi	1364c <ftello64@plt+0x1d64>
   1367c:	b	13690 <ftello64@plt+0x1da8>
   13680:	movw	r1, #38868	; 0x97d4
   13684:	mov	r0, #0
   13688:	movt	r1, #3
   1368c:	strb	r0, [r1]
   13690:	movw	r2, #38596	; 0x96c4
   13694:	ldm	r9, {r0, r1}
   13698:	movt	r2, #3
   1369c:	ldr	r2, [r2]
   136a0:	sub	r1, r2, r1
   136a4:	add	r0, r1, r0
   136a8:	movw	r1, #37232	; 0x9170
   136ac:	movt	r1, #3
   136b0:	ldr	r1, [r1]
   136b4:	sub	r6, r0, r1
   136b8:	cmp	r6, #1
   136bc:	blt	1371c <ftello64@plt+0x1e34>
   136c0:	movw	r0, #38896	; 0x97f0
   136c4:	movt	r0, #3
   136c8:	ldr	r1, [r0]
   136cc:	ldr	r0, [sp, #36]	; 0x24
   136d0:	cmp	r0, r1
   136d4:	str	r1, [r4, #4]
   136d8:	bcs	13730 <ftello64@plt+0x1e48>
   136dc:	sub	r0, r1, #1
   136e0:	ldr	r1, [sp, #40]	; 0x28
   136e4:	ldr	r1, [r1]
   136e8:	ldrb	r2, [r0]
   136ec:	add	r2, r1, r2, lsl #1
   136f0:	ldrb	r2, [r2, #1]
   136f4:	tst	r2, #32
   136f8:	beq	1372c <ftello64@plt+0x1e44>
   136fc:	ldr	r3, [sp, #36]	; 0x24
   13700:	sub	r2, r0, #1
   13704:	str	r0, [r4, #4]
   13708:	cmp	r0, r3
   1370c:	mov	r0, r2
   13710:	bhi	136e8 <ftello64@plt+0x1e00>
   13714:	add	r1, r2, #1
   13718:	b	13730 <ftello64@plt+0x1e48>
   1371c:	mov	r0, #0
   13720:	str	r0, [r4]
   13724:	str	r0, [r4, #4]
   13728:	b	13868 <ftello64@plt+0x1f80>
   1372c:	add	r1, r0, #1
   13730:	str	r8, [r4]
   13734:	add	r0, r8, r6
   13738:	cmp	r0, r1
   1373c:	bcs	137ec <ftello64@plt+0x1f04>
   13740:	movw	r3, #37692	; 0x933c
   13744:	movt	r3, #3
   13748:	ldr	r0, [r3]
   1374c:	cmp	r0, #0
   13750:	beq	1379c <ftello64@plt+0x1eb4>
   13754:	mov	r0, #0
   13758:	sub	r2, r1, r8
   1375c:	mov	r1, r8
   13760:	str	r0, [sp]
   13764:	add	r0, r3, #4
   13768:	mov	r3, #0
   1376c:	bl	1a428 <ftello64@plt+0x8b40>
   13770:	cmn	r0, #2
   13774:	beq	14274 <ftello64@plt+0x298c>
   13778:	ldr	r2, [r4]
   1377c:	cmn	r0, #1
   13780:	ldr	r1, [r4, #4]
   13784:	movw	r5, #38296	; 0x9598
   13788:	movweq	r0, #1
   1378c:	movt	r5, #3
   13790:	add	r8, r2, r0
   13794:	str	r8, [r4]
   13798:	b	13734 <ftello64@plt+0x1e4c>
   1379c:	ldrb	r0, [r8]
   137a0:	ldrb	r0, [r5, r0]
   137a4:	cmp	r0, #0
   137a8:	beq	137e4 <ftello64@plt+0x1efc>
   137ac:	cmp	r8, r1
   137b0:	bcs	13734 <ftello64@plt+0x1e4c>
   137b4:	add	r0, r8, #1
   137b8:	cmp	r1, r0
   137bc:	str	r0, [r4]
   137c0:	beq	137dc <ftello64@plt+0x1ef4>
   137c4:	ldrb	r2, [r0], #1
   137c8:	ldrb	r2, [r5, r2]
   137cc:	cmp	r2, #0
   137d0:	bne	137b8 <ftello64@plt+0x1ed0>
   137d4:	sub	r8, r0, #1
   137d8:	b	13734 <ftello64@plt+0x1e4c>
   137dc:	mov	r8, r1
   137e0:	b	13734 <ftello64@plt+0x1e4c>
   137e4:	add	r8, r8, #1
   137e8:	b	13730 <ftello64@plt+0x1e48>
   137ec:	mov	r0, #0
   137f0:	cmp	r1, r8
   137f4:	bls	13868 <ftello64@plt+0x1f80>
   137f8:	movw	r2, #38904	; 0x97f8
   137fc:	movt	r2, #3
   13800:	strb	r0, [r2]
   13804:	movw	r2, #37240	; 0x9178
   13808:	ldr	r0, [sp, #16]
   1380c:	movt	r2, #3
   13810:	ldr	r2, [r2]
   13814:	cmp	r8, r0
   13818:	mov	r0, #0
   1381c:	movwhi	r0, #1
   13820:	cmp	r2, #0
   13824:	movwne	r2, #1
   13828:	and	r0, r0, r2
   1382c:	movw	r2, #38880	; 0x97e0
   13830:	movt	r2, #3
   13834:	strb	r0, [r2]
   13838:	ldr	r0, [sp, #40]	; 0x28
   1383c:	ldr	r0, [r0]
   13840:	ldrb	r2, [r8]
   13844:	add	r2, r0, r2, lsl #1
   13848:	ldrb	r2, [r2, #1]
   1384c:	tst	r2, #32
   13850:	beq	13874 <ftello64@plt+0x1f8c>
   13854:	add	r8, r8, #1
   13858:	cmp	r1, r8
   1385c:	str	r8, [r4]
   13860:	bne	13840 <ftello64@plt+0x1f58>
   13864:	b	13874 <ftello64@plt+0x1f8c>
   13868:	movw	r1, #38880	; 0x97e0
   1386c:	movt	r1, #3
   13870:	strb	r0, [r1]
   13874:	ldrb	r0, [sl]
   13878:	cmp	r0, #1
   1387c:	bne	13930 <ftello64@plt+0x2048>
   13880:	ldr	r0, [sp, #32]
   13884:	movw	r8, #38580	; 0x96b4
   13888:	movt	r8, #3
   1388c:	ldr	r1, [r0, #16]
   13890:	ldr	r2, [r0, #20]
   13894:	ldr	r0, [r0, #24]
   13898:	adds	r6, r1, #1
   1389c:	movw	r1, #37984	; 0x9460
   138a0:	movt	r1, #3
   138a4:	adc	r7, r2, #0
   138a8:	movw	r2, #29544	; 0x7368
   138ac:	movt	r2, #2
   138b0:	ldr	r1, [r1]
   138b4:	ldr	r1, [r1, r0, lsl #2]
   138b8:	cmp	r1, #0
   138bc:	moveq	r1, r2
   138c0:	cmp	r0, #1
   138c4:	blt	138e8 <ftello64@plt+0x2000>
   138c8:	movw	r2, #37988	; 0x9464
   138cc:	movt	r2, #3
   138d0:	ldr	r2, [r2]
   138d4:	add	r0, r2, r0, lsl #3
   138d8:	ldr	r3, [r0, #-4]
   138dc:	ldr	r0, [r0, #-8]
   138e0:	subs	r6, r6, r0
   138e4:	sbc	r7, r7, r3
   138e8:	ldr	r0, [r8]
   138ec:	bl	11600 <stpcpy@plt>
   138f0:	movw	r3, #31588	; 0x7b64
   138f4:	mov	r1, #1
   138f8:	mvn	r2, #0
   138fc:	mov	r4, r0
   13900:	stm	sp, {r6, r7}
   13904:	movt	r3, #2
   13908:	bl	11780 <__sprintf_chk@plt>
   1390c:	add	r0, r4, r0
   13910:	movw	r5, #38296	; 0x9598
   13914:	movw	r4, #38872	; 0x97d8
   13918:	movw	r9, #38884	; 0x97e4
   1391c:	str	r0, [r8, #4]
   13920:	movt	r5, #3
   13924:	movt	r4, #3
   13928:	movt	r9, #3
   1392c:	b	1399c <ftello64@plt+0x20b4>
   13930:	movw	r0, #37388	; 0x920c
   13934:	movw	r8, #38580	; 0x96b4
   13938:	movt	r0, #3
   1393c:	movt	r8, #3
   13940:	ldrb	r0, [r0]
   13944:	cmp	r0, #1
   13948:	bne	1399c <ftello64@plt+0x20b4>
   1394c:	ldr	r0, [sp, #32]
   13950:	ldr	r1, [r9]
   13954:	ldr	r0, [r0, #16]
   13958:	add	r0, r1, r0
   1395c:	ldr	r1, [sp, #44]	; 0x2c
   13960:	str	r0, [r8]
   13964:	str	r0, [r8, #4]
   13968:	cmp	r0, r1
   1396c:	bcs	1399c <ftello64@plt+0x20b4>
   13970:	ldr	r1, [sp, #40]	; 0x28
   13974:	ldr	r1, [r1]
   13978:	ldrb	r2, [r0], #1
   1397c:	add	r2, r1, r2, lsl #1
   13980:	ldrb	r2, [r2, #1]
   13984:	tst	r2, #32
   13988:	bne	1399c <ftello64@plt+0x20b4>
   1398c:	ldr	r2, [sp, #44]	; 0x2c
   13990:	str	r0, [r8, #4]
   13994:	cmp	r2, r0
   13998:	bne	13978 <ftello64@plt+0x2090>
   1399c:	movw	r0, #37392	; 0x9210
   139a0:	movt	r0, #3
   139a4:	ldr	r0, [r0]
   139a8:	cmp	r0, #2
   139ac:	bcc	13b20 <ftello64@plt+0x2238>
   139b0:	movw	r1, #38908	; 0x97fc
   139b4:	movt	r1, #3
   139b8:	beq	13ba4 <ftello64@plt+0x22bc>
   139bc:	cmp	r0, #3
   139c0:	bne	141a0 <ftello64@plt+0x28b8>
   139c4:	movw	r0, #37244	; 0x917c
   139c8:	movw	r1, #31619	; 0x7b83
   139cc:	movt	r0, #3
   139d0:	movt	r1, #2
   139d4:	ldr	r2, [r0]
   139d8:	mov	r0, #1
   139dc:	bl	117bc <__printf_chk@plt>
   139e0:	mov	r0, #123	; 0x7b
   139e4:	bl	118c4 <putchar_unlocked@plt>
   139e8:	movw	r0, #38860	; 0x97cc
   139ec:	movt	r0, #3
   139f0:	mov	r1, r0
   139f4:	ldr	r0, [r0]
   139f8:	ldr	r1, [r1, #4]
   139fc:	bl	14a5c <ftello64@plt+0x3174>
   13a00:	movw	r5, #37356	; 0x91ec
   13a04:	movw	r4, #31624	; 0x7b88
   13a08:	movt	r5, #3
   13a0c:	movt	r4, #2
   13a10:	ldr	r1, [r5]
   13a14:	mov	r0, r4
   13a18:	bl	11504 <fputs_unlocked@plt>
   13a1c:	movw	r0, #38896	; 0x97f0
   13a20:	movt	r0, #3
   13a24:	mov	r1, r0
   13a28:	ldr	r0, [r0]
   13a2c:	ldr	r1, [r1, #4]
   13a30:	bl	14a5c <ftello64@plt+0x3174>
   13a34:	ldr	r1, [r5]
   13a38:	mov	r0, r4
   13a3c:	bl	11504 <fputs_unlocked@plt>
   13a40:	movw	r1, #37692	; 0x933c
   13a44:	ldm	r9, {r4, r6}
   13a48:	movt	r1, #3
   13a4c:	ldr	r0, [r1]
   13a50:	cmp	r0, #0
   13a54:	beq	13e54 <ftello64@plt+0x256c>
   13a58:	mov	r0, #0
   13a5c:	sub	r2, r6, r4
   13a60:	mov	r3, #0
   13a64:	str	r0, [sp]
   13a68:	add	r0, r1, #4
   13a6c:	mov	r1, r4
   13a70:	bl	1a428 <ftello64@plt+0x8b40>
   13a74:	cmn	r0, #2
   13a78:	beq	14274 <ftello64@plt+0x298c>
   13a7c:	cmn	r0, #1
   13a80:	movweq	r0, #1
   13a84:	add	r7, r4, r0
   13a88:	mov	r0, r4
   13a8c:	mov	r1, r7
   13a90:	bl	14a5c <ftello64@plt+0x3174>
   13a94:	movw	r4, #31624	; 0x7b88
   13a98:	ldr	r1, [r5]
   13a9c:	movt	r4, #2
   13aa0:	mov	r0, r4
   13aa4:	bl	11504 <fputs_unlocked@plt>
   13aa8:	mov	r0, r7
   13aac:	mov	r1, r6
   13ab0:	bl	14a5c <ftello64@plt+0x3174>
   13ab4:	ldr	r1, [r5]
   13ab8:	mov	r0, r4
   13abc:	bl	11504 <fputs_unlocked@plt>
   13ac0:	movw	r0, #38872	; 0x97d8
   13ac4:	movt	r0, #3
   13ac8:	mov	r1, r0
   13acc:	ldr	r0, [r0]
   13ad0:	ldr	r1, [r1, #4]
   13ad4:	bl	14a5c <ftello64@plt+0x3174>
   13ad8:	mov	r0, #125	; 0x7d
   13adc:	bl	118c4 <putchar_unlocked@plt>
   13ae0:	ldrb	r0, [sl]
   13ae4:	movw	r9, #38884	; 0x97e4
   13ae8:	movt	r9, #3
   13aec:	cmp	r0, #0
   13af0:	bne	13b08 <ftello64@plt+0x2220>
   13af4:	movw	r0, #37388	; 0x920c
   13af8:	movt	r0, #3
   13afc:	ldrb	r0, [r0]
   13b00:	cmp	r0, #1
   13b04:	bne	14188 <ftello64@plt+0x28a0>
   13b08:	mov	r0, #123	; 0x7b
   13b0c:	bl	118c4 <putchar_unlocked@plt>
   13b10:	ldm	r8, {r0, r1}
   13b14:	bl	14a5c <ftello64@plt+0x3174>
   13b18:	mov	r0, #125	; 0x7d
   13b1c:	b	13d34 <ftello64@plt+0x244c>
   13b20:	movw	r0, #37396	; 0x9214
   13b24:	movw	r5, #37356	; 0x91ec
   13b28:	movt	r0, #3
   13b2c:	movt	r5, #3
   13b30:	ldrb	r0, [r0]
   13b34:	cmp	r0, #0
   13b38:	bne	13d80 <ftello64@plt+0x2498>
   13b3c:	ldrb	r4, [sl]
   13b40:	ldm	r8, {r0, r1}
   13b44:	bl	14a5c <ftello64@plt+0x3174>
   13b48:	cmp	r4, #1
   13b4c:	bne	13d3c <ftello64@plt+0x2454>
   13b50:	mov	r0, #58	; 0x3a
   13b54:	bl	118c4 <putchar_unlocked@plt>
   13b58:	movw	r0, #37232	; 0x9170
   13b5c:	movw	r1, #38036	; 0x9494
   13b60:	movt	r0, #3
   13b64:	movt	r1, #3
   13b68:	ldr	r0, [r0]
   13b6c:	ldr	r1, [r1]
   13b70:	add	r0, r1, r0
   13b74:	ldm	r8, {r1, r2}
   13b78:	sub	r0, r0, r2
   13b7c:	add	r0, r0, r1
   13b80:	sub	r4, r0, #1
   13b84:	cmp	r4, #1
   13b88:	blt	13d80 <ftello64@plt+0x2498>
   13b8c:	mov	r0, #32
   13b90:	bl	118c4 <putchar_unlocked@plt>
   13b94:	sub	r4, r4, #1
   13b98:	cmp	r4, #0
   13b9c:	bgt	13b8c <ftello64@plt+0x22a4>
   13ba0:	b	13d80 <ftello64@plt+0x2498>
   13ba4:	movw	r0, #37244	; 0x917c
   13ba8:	movw	r1, #31613	; 0x7b7d
   13bac:	movt	r0, #3
   13bb0:	movt	r1, #2
   13bb4:	ldr	r2, [r0]
   13bb8:	mov	r0, #1
   13bbc:	bl	117bc <__printf_chk@plt>
   13bc0:	movw	r0, #38860	; 0x97cc
   13bc4:	movt	r0, #3
   13bc8:	mov	r1, r0
   13bcc:	ldr	r0, [r0]
   13bd0:	ldr	r1, [r1, #4]
   13bd4:	bl	14a5c <ftello64@plt+0x3174>
   13bd8:	movw	r0, #38868	; 0x97d4
   13bdc:	movw	r5, #37356	; 0x91ec
   13be0:	movt	r0, #3
   13be4:	movt	r5, #3
   13be8:	ldrb	r0, [r0]
   13bec:	cmp	r0, #0
   13bf0:	beq	13c08 <ftello64@plt+0x2320>
   13bf4:	movw	r0, #37240	; 0x9178
   13bf8:	ldr	r1, [r5]
   13bfc:	movt	r0, #3
   13c00:	ldr	r0, [r0]
   13c04:	bl	11504 <fputs_unlocked@plt>
   13c08:	mov	r0, #34	; 0x22
   13c0c:	bl	118c4 <putchar_unlocked@plt>
   13c10:	ldr	r1, [r5]
   13c14:	movw	r0, #31616	; 0x7b80
   13c18:	movt	r0, #2
   13c1c:	bl	11504 <fputs_unlocked@plt>
   13c20:	movw	r0, #38904	; 0x97f8
   13c24:	movt	r0, #3
   13c28:	ldrb	r0, [r0]
   13c2c:	cmp	r0, #0
   13c30:	beq	13c48 <ftello64@plt+0x2360>
   13c34:	movw	r0, #37240	; 0x9178
   13c38:	ldr	r1, [r5]
   13c3c:	movt	r0, #3
   13c40:	ldr	r0, [r0]
   13c44:	bl	11504 <fputs_unlocked@plt>
   13c48:	movw	r0, #38896	; 0x97f0
   13c4c:	movt	r0, #3
   13c50:	mov	r1, r0
   13c54:	ldr	r0, [r0]
   13c58:	ldr	r1, [r1, #4]
   13c5c:	bl	14a5c <ftello64@plt+0x3174>
   13c60:	mov	r0, #34	; 0x22
   13c64:	bl	118c4 <putchar_unlocked@plt>
   13c68:	ldr	r1, [r5]
   13c6c:	movw	r0, #31616	; 0x7b80
   13c70:	movt	r0, #2
   13c74:	bl	11504 <fputs_unlocked@plt>
   13c78:	ldm	r9, {r0, r1}
   13c7c:	bl	14a5c <ftello64@plt+0x3174>
   13c80:	movw	r0, #38892	; 0x97ec
   13c84:	movt	r0, #3
   13c88:	ldrb	r0, [r0]
   13c8c:	cmp	r0, #0
   13c90:	beq	13ca8 <ftello64@plt+0x23c0>
   13c94:	movw	r0, #37240	; 0x9178
   13c98:	ldr	r1, [r5]
   13c9c:	movt	r0, #3
   13ca0:	ldr	r0, [r0]
   13ca4:	bl	11504 <fputs_unlocked@plt>
   13ca8:	mov	r0, #34	; 0x22
   13cac:	bl	118c4 <putchar_unlocked@plt>
   13cb0:	ldr	r1, [r5]
   13cb4:	movw	r0, #31616	; 0x7b80
   13cb8:	movt	r0, #2
   13cbc:	bl	11504 <fputs_unlocked@plt>
   13cc0:	movw	r0, #38880	; 0x97e0
   13cc4:	movt	r0, #3
   13cc8:	ldrb	r0, [r0]
   13ccc:	cmp	r0, #0
   13cd0:	beq	13ce8 <ftello64@plt+0x2400>
   13cd4:	movw	r0, #37240	; 0x9178
   13cd8:	ldr	r1, [r5]
   13cdc:	movt	r0, #3
   13ce0:	ldr	r0, [r0]
   13ce4:	bl	11504 <fputs_unlocked@plt>
   13ce8:	ldm	r4, {r0, r1}
   13cec:	bl	14a5c <ftello64@plt+0x3174>
   13cf0:	mov	r0, #34	; 0x22
   13cf4:	bl	118c4 <putchar_unlocked@plt>
   13cf8:	ldrb	r0, [sl]
   13cfc:	cmp	r0, #0
   13d00:	bne	13d18 <ftello64@plt+0x2430>
   13d04:	movw	r0, #37388	; 0x920c
   13d08:	movt	r0, #3
   13d0c:	ldrb	r0, [r0]
   13d10:	cmp	r0, #1
   13d14:	bne	14188 <ftello64@plt+0x28a0>
   13d18:	ldr	r1, [r5]
   13d1c:	movw	r0, #31616	; 0x7b80
   13d20:	movt	r0, #2
   13d24:	bl	11504 <fputs_unlocked@plt>
   13d28:	ldm	r8, {r0, r1}
   13d2c:	bl	14a5c <ftello64@plt+0x3174>
   13d30:	mov	r0, #34	; 0x22
   13d34:	bl	118c4 <putchar_unlocked@plt>
   13d38:	b	14188 <ftello64@plt+0x28a0>
   13d3c:	movw	r0, #38036	; 0x9494
   13d40:	movw	r1, #37232	; 0x9170
   13d44:	movt	r0, #3
   13d48:	movt	r1, #3
   13d4c:	ldr	r0, [r0]
   13d50:	ldr	r1, [r1]
   13d54:	add	r0, r1, r0
   13d58:	ldm	r8, {r1, r2}
   13d5c:	sub	r1, r1, r2
   13d60:	add	r4, r0, r1
   13d64:	cmp	r4, #1
   13d68:	blt	13d80 <ftello64@plt+0x2498>
   13d6c:	mov	r0, #32
   13d70:	bl	118c4 <putchar_unlocked@plt>
   13d74:	sub	r4, r4, #1
   13d78:	cmp	r4, #0
   13d7c:	bgt	13d6c <ftello64@plt+0x2484>
   13d80:	movw	r0, #38860	; 0x97cc
   13d84:	movt	r0, #3
   13d88:	mov	r1, r0
   13d8c:	ldr	r0, [r0]
   13d90:	ldr	r1, [r1, #4]
   13d94:	cmp	r0, r1
   13d98:	bcs	13ddc <ftello64@plt+0x24f4>
   13d9c:	bl	14a5c <ftello64@plt+0x3174>
   13da0:	movw	r1, #38868	; 0x97d4
   13da4:	movt	r1, #3
   13da8:	ldrb	r0, [r1]
   13dac:	cmp	r0, #0
   13db0:	beq	13ea0 <ftello64@plt+0x25b8>
   13db4:	movw	r0, #37240	; 0x9178
   13db8:	mov	r4, r1
   13dbc:	ldr	r1, [r5]
   13dc0:	movt	r0, #3
   13dc4:	ldr	r0, [r0]
   13dc8:	bl	11504 <fputs_unlocked@plt>
   13dcc:	ldrb	r0, [r4]
   13dd0:	clz	r0, r0
   13dd4:	lsr	r0, r0, #5
   13dd8:	b	13ea4 <ftello64@plt+0x25bc>
   13ddc:	movw	r0, #37232	; 0x9170
   13de0:	movw	r1, #38588	; 0x96bc
   13de4:	movt	r0, #3
   13de8:	movt	r1, #3
   13dec:	ldr	r0, [r0]
   13df0:	ldr	r1, [r1]
   13df4:	sub	r0, r1, r0
   13df8:	movw	r1, #38896	; 0x97f0
   13dfc:	movt	r1, #3
   13e00:	mov	r2, r1
   13e04:	ldr	r1, [r1]
   13e08:	ldr	r2, [r2, #4]
   13e0c:	sub	r0, r0, r2
   13e10:	add	r4, r0, r1
   13e14:	movw	r1, #38904	; 0x97f8
   13e18:	movw	r0, #38600	; 0x96c8
   13e1c:	movt	r1, #3
   13e20:	movt	r0, #3
   13e24:	ldrb	r1, [r1]
   13e28:	ldr	r0, [r0]
   13e2c:	cmp	r1, #0
   13e30:	subne	r4, r4, r0
   13e34:	cmp	r4, #1
   13e38:	blt	13f3c <ftello64@plt+0x2654>
   13e3c:	mov	r0, #32
   13e40:	bl	118c4 <putchar_unlocked@plt>
   13e44:	sub	r4, r4, #1
   13e48:	cmp	r4, #0
   13e4c:	bgt	13e3c <ftello64@plt+0x2554>
   13e50:	b	13f3c <ftello64@plt+0x2654>
   13e54:	ldrb	r0, [r4]
   13e58:	movw	r2, #38296	; 0x9598
   13e5c:	movt	r2, #3
   13e60:	ldrb	r0, [r2, r0]
   13e64:	cmp	r0, #0
   13e68:	beq	141f0 <ftello64@plt+0x2908>
   13e6c:	cmp	r4, r6
   13e70:	mov	r7, r4
   13e74:	bcs	13a88 <ftello64@plt+0x21a0>
   13e78:	add	r0, r4, #1
   13e7c:	mov	r7, r0
   13e80:	cmp	r0, r6
   13e84:	bcs	13a88 <ftello64@plt+0x21a0>
   13e88:	mov	r0, r7
   13e8c:	ldrb	r1, [r0], #1
   13e90:	ldrb	r1, [r2, r1]
   13e94:	cmp	r1, #0
   13e98:	bne	13e7c <ftello64@plt+0x2594>
   13e9c:	b	13a88 <ftello64@plt+0x21a0>
   13ea0:	mov	r0, #1
   13ea4:	movw	r1, #37232	; 0x9170
   13ea8:	movw	r2, #38588	; 0x96bc
   13eac:	movw	r3, #38896	; 0x97f0
   13eb0:	movw	r9, #38884	; 0x97e4
   13eb4:	movt	r1, #3
   13eb8:	movt	r2, #3
   13ebc:	movt	r3, #3
   13ec0:	movt	r9, #3
   13ec4:	ldr	r1, [r1]
   13ec8:	ldr	r2, [r2]
   13ecc:	sub	r1, r2, r1
   13ed0:	ldm	r3, {r2, r3}
   13ed4:	sub	r1, r1, r3
   13ed8:	movw	r3, #38904	; 0x97f8
   13edc:	movt	r3, #3
   13ee0:	ldrb	r3, [r3]
   13ee4:	add	r1, r1, r2
   13ee8:	movw	r2, #38600	; 0x96c8
   13eec:	movt	r2, #3
   13ef0:	ldr	r2, [r2]
   13ef4:	cmp	r3, #0
   13ef8:	movw	r3, #38860	; 0x97cc
   13efc:	movt	r3, #3
   13f00:	mov	r7, r3
   13f04:	ldr	r3, [r3]
   13f08:	subne	r1, r1, r2
   13f0c:	cmp	r0, #0
   13f10:	ldr	r7, [r7, #4]
   13f14:	sub	r1, r1, r7
   13f18:	subeq	r1, r1, r2
   13f1c:	add	r4, r1, r3
   13f20:	cmp	r4, #1
   13f24:	blt	13f3c <ftello64@plt+0x2654>
   13f28:	mov	r0, #32
   13f2c:	bl	118c4 <putchar_unlocked@plt>
   13f30:	sub	r4, r4, #1
   13f34:	cmp	r4, #0
   13f38:	bgt	13f28 <ftello64@plt+0x2640>
   13f3c:	movw	r0, #38904	; 0x97f8
   13f40:	movt	r0, #3
   13f44:	ldrb	r0, [r0]
   13f48:	cmp	r0, #0
   13f4c:	beq	13f64 <ftello64@plt+0x267c>
   13f50:	movw	r0, #37240	; 0x9178
   13f54:	ldr	r1, [r5]
   13f58:	movt	r0, #3
   13f5c:	ldr	r0, [r0]
   13f60:	bl	11504 <fputs_unlocked@plt>
   13f64:	movw	r0, #38896	; 0x97f0
   13f68:	movt	r0, #3
   13f6c:	mov	r1, r0
   13f70:	ldr	r0, [r0]
   13f74:	ldr	r1, [r1, #4]
   13f78:	bl	14a5c <ftello64@plt+0x3174>
   13f7c:	movw	r0, #37232	; 0x9170
   13f80:	movt	r0, #3
   13f84:	ldr	r4, [r0]
   13f88:	cmp	r4, #1
   13f8c:	blt	13fa4 <ftello64@plt+0x26bc>
   13f90:	mov	r0, #32
   13f94:	bl	118c4 <putchar_unlocked@plt>
   13f98:	sub	r4, r4, #1
   13f9c:	cmp	r4, #0
   13fa0:	bgt	13f90 <ftello64@plt+0x26a8>
   13fa4:	ldm	r9, {r0, r1}
   13fa8:	bl	14a5c <ftello64@plt+0x3174>
   13fac:	movw	r0, #38892	; 0x97ec
   13fb0:	movt	r0, #3
   13fb4:	ldrb	r0, [r0]
   13fb8:	cmp	r0, #0
   13fbc:	beq	13fd4 <ftello64@plt+0x26ec>
   13fc0:	movw	r0, #37240	; 0x9178
   13fc4:	ldr	r1, [r5]
   13fc8:	movt	r0, #3
   13fcc:	ldr	r0, [r0]
   13fd0:	bl	11504 <fputs_unlocked@plt>
   13fd4:	movw	r0, #38872	; 0x97d8
   13fd8:	movt	r0, #3
   13fdc:	mov	r1, r0
   13fe0:	ldr	r0, [r0]
   13fe4:	ldr	r1, [r1, #4]
   13fe8:	cmp	r0, r1
   13fec:	bcs	1409c <ftello64@plt+0x27b4>
   13ff0:	sub	r0, r0, r1
   13ff4:	movw	r1, #38588	; 0x96bc
   13ff8:	movt	r1, #3
   13ffc:	ldr	r1, [r1]
   14000:	add	r0, r0, r1
   14004:	ldm	r9, {r1, r2}
   14008:	sub	r0, r0, r2
   1400c:	add	r4, r0, r1
   14010:	movw	r0, #38600	; 0x96c8
   14014:	movt	r0, #3
   14018:	ldr	r1, [r0]
   1401c:	movw	r0, #38892	; 0x97ec
   14020:	movt	r0, #3
   14024:	ldrb	r0, [r0]
   14028:	cmp	r0, #0
   1402c:	movw	r0, #38880	; 0x97e0
   14030:	movt	r0, #3
   14034:	subne	r4, r4, r1
   14038:	ldrb	r0, [r0]
   1403c:	cmp	r0, #0
   14040:	subne	r4, r4, r1
   14044:	cmp	r4, #1
   14048:	blt	1406c <ftello64@plt+0x2784>
   1404c:	mov	r0, #32
   14050:	bl	118c4 <putchar_unlocked@plt>
   14054:	sub	r4, r4, #1
   14058:	cmp	r4, #0
   1405c:	bgt	1404c <ftello64@plt+0x2764>
   14060:	movw	r0, #38880	; 0x97e0
   14064:	movt	r0, #3
   14068:	ldrb	r0, [r0]
   1406c:	movw	r4, #38872	; 0x97d8
   14070:	cmp	r0, #0
   14074:	movt	r4, #3
   14078:	beq	14090 <ftello64@plt+0x27a8>
   1407c:	movw	r0, #37240	; 0x9178
   14080:	ldr	r1, [r5]
   14084:	movt	r0, #3
   14088:	ldr	r0, [r0]
   1408c:	bl	11504 <fputs_unlocked@plt>
   14090:	ldm	r4, {r0, r1}
   14094:	bl	14a5c <ftello64@plt+0x3174>
   14098:	b	14124 <ftello64@plt+0x283c>
   1409c:	ldrb	r0, [sl]
   140a0:	cmp	r0, #0
   140a4:	bne	140bc <ftello64@plt+0x27d4>
   140a8:	movw	r0, #37388	; 0x920c
   140ac:	movt	r0, #3
   140b0:	ldrb	r0, [r0]
   140b4:	cmp	r0, #1
   140b8:	bne	14188 <ftello64@plt+0x28a0>
   140bc:	movw	r0, #37396	; 0x9214
   140c0:	movt	r0, #3
   140c4:	ldrb	r0, [r0]
   140c8:	cmp	r0, #1
   140cc:	bne	14124 <ftello64@plt+0x283c>
   140d0:	movw	r2, #38588	; 0x96bc
   140d4:	ldm	r9, {r0, r1}
   140d8:	movt	r2, #3
   140dc:	ldr	r2, [r2]
   140e0:	sub	r1, r2, r1
   140e4:	add	r4, r1, r0
   140e8:	movw	r1, #38892	; 0x97ec
   140ec:	movw	r0, #38600	; 0x96c8
   140f0:	movt	r1, #3
   140f4:	movt	r0, #3
   140f8:	ldrb	r1, [r1]
   140fc:	ldr	r0, [r0]
   14100:	cmp	r1, #0
   14104:	subne	r4, r4, r0
   14108:	cmp	r4, #1
   1410c:	blt	14124 <ftello64@plt+0x283c>
   14110:	mov	r0, #32
   14114:	bl	118c4 <putchar_unlocked@plt>
   14118:	sub	r4, r4, #1
   1411c:	cmp	r4, #0
   14120:	bgt	14110 <ftello64@plt+0x2828>
   14124:	ldrb	r0, [sl]
   14128:	cmp	r0, #0
   1412c:	bne	14144 <ftello64@plt+0x285c>
   14130:	movw	r0, #37388	; 0x920c
   14134:	movt	r0, #3
   14138:	ldrb	r0, [r0]
   1413c:	cmp	r0, #1
   14140:	bne	14188 <ftello64@plt+0x28a0>
   14144:	movw	r0, #37396	; 0x9214
   14148:	movt	r0, #3
   1414c:	ldrb	r0, [r0]
   14150:	cmp	r0, #1
   14154:	bne	14188 <ftello64@plt+0x28a0>
   14158:	movw	r0, #37232	; 0x9170
   1415c:	movt	r0, #3
   14160:	ldr	r4, [r0]
   14164:	cmp	r4, #1
   14168:	blt	14180 <ftello64@plt+0x2898>
   1416c:	mov	r0, #32
   14170:	bl	118c4 <putchar_unlocked@plt>
   14174:	sub	r4, r4, #1
   14178:	cmp	r4, #0
   1417c:	bgt	1416c <ftello64@plt+0x2884>
   14180:	ldm	r8, {r0, r1}
   14184:	bl	14a5c <ftello64@plt+0x3174>
   14188:	mov	r0, #10
   1418c:	bl	118c4 <putchar_unlocked@plt>
   14190:	movw	r5, #38296	; 0x9598
   14194:	movw	r1, #38908	; 0x97fc
   14198:	movt	r5, #3
   1419c:	movt	r1, #3
   141a0:	ldr	r4, [sp, #24]
   141a4:	ldr	r3, [sp, #32]
   141a8:	ldr	r0, [r1]
   141ac:	movw	sl, #37992	; 0x9468
   141b0:	movw	r8, #38596	; 0x96c4
   141b4:	movt	sl, #3
   141b8:	movt	r8, #3
   141bc:	add	r4, r4, #1
   141c0:	add	r3, r3, #32
   141c4:	cmp	r4, r0
   141c8:	blt	12f08 <ftello64@plt+0x1620>
   141cc:	b	141f8 <ftello64@plt+0x2910>
   141d0:	add	r8, r8, #1
   141d4:	b	13160 <ftello64@plt+0x1878>
   141d8:	movw	r1, #38860	; 0x97cc
   141dc:	movw	r9, #38884	; 0x97e4
   141e0:	movt	r1, #3
   141e4:	movt	r9, #3
   141e8:	ldr	r6, [r1, #4]
   141ec:	b	135f4 <ftello64@plt+0x1d0c>
   141f0:	add	r7, r4, #1
   141f4:	b	13a88 <ftello64@plt+0x21a0>
   141f8:	mov	r0, #0
   141fc:	sub	sp, fp, #28
   14200:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14204:	movw	r0, #37368	; 0x91f8
   14208:	movt	r0, #3
   1420c:	ldrb	r0, [r0]
   14210:	cmp	r0, #0
   14214:	beq	14240 <ftello64@plt+0x2958>
   14218:	movw	r4, #38296	; 0x9598
   1421c:	mov	r1, #1
   14220:	mov	r2, #256	; 0x100
   14224:	movt	r4, #3
   14228:	mov	r0, r4
   1422c:	bl	117a4 <memset@plt>
   14230:	mov	r0, #0
   14234:	strb	r0, [r4, #32]
   14238:	strh	r0, [r4, #9]
   1423c:	b	1241c <ftello64@plt+0xb34>
   14240:	mov	r4, #0
   14244:	bl	11720 <__ctype_b_loc@plt>
   14248:	movw	r1, #38296	; 0x9598
   1424c:	movt	r1, #3
   14250:	ldr	r2, [r0]
   14254:	add	r2, r2, r4
   14258:	add	r4, r4, #2
   1425c:	ldrh	r2, [r2]
   14260:	cmp	r4, #512	; 0x200
   14264:	ubfx	r2, r2, #10, #1
   14268:	strb	r2, [r1], #1
   1426c:	bne	14250 <ftello64@plt+0x2968>
   14270:	b	1241c <ftello64@plt+0xb34>
   14274:	bl	14978 <ftello64@plt+0x3090>
   14278:	movw	r1, #31486	; 0x7afe
   1427c:	mov	r0, #0
   14280:	mov	r2, #5
   14284:	movt	r1, #2
   14288:	bl	1160c <dcgettext@plt>
   1428c:	mov	r4, r0
   14290:	ldr	r0, [r7]
   14294:	bl	171ec <ftello64@plt+0x5904>
   14298:	mov	r3, r0
   1429c:	mov	r0, #1
   142a0:	mov	r1, #0
   142a4:	mov	r2, r4
   142a8:	bl	116b4 <error@plt>
   142ac:	cmn	r0, #3
   142b0:	bne	1430c <ftello64@plt+0x2a24>
   142b4:	movw	r0, #37248	; 0x9180
   142b8:	movw	r1, #30750	; 0x781e
   142bc:	movt	r0, #3
   142c0:	movt	r1, #2
   142c4:	ldr	r4, [r0]
   142c8:	movw	r0, #37356	; 0x91ec
   142cc:	movt	r0, #3
   142d0:	ldr	r5, [r0]
   142d4:	movw	r0, #30740	; 0x7814
   142d8:	movt	r0, #2
   142dc:	bl	15678 <ftello64@plt+0x3d90>
   142e0:	movw	r2, #30726	; 0x7806
   142e4:	mov	r1, #0
   142e8:	stm	sp, {r0, r1}
   142ec:	movw	r1, #30617	; 0x7799
   142f0:	mov	r0, r5
   142f4:	mov	r3, r4
   142f8:	movt	r1, #2
   142fc:	movt	r2, #2
   14300:	bl	2464c <ftello64@plt+0x12d64>
   14304:	mov	r0, #0
   14308:	bl	1172c <exit@plt>
   1430c:	cmn	r0, #2
   14310:	bne	14380 <ftello64@plt+0x2a98>
   14314:	mov	r0, #0
   14318:	bl	119e8 <ftello64@plt+0x100>
   1431c:	movw	r1, #30672	; 0x77d0
   14320:	movt	r1, #2
   14324:	b	14330 <ftello64@plt+0x2a48>
   14328:	movw	r1, #30694	; 0x77e6
   1432c:	movt	r1, #2
   14330:	mov	r0, #0
   14334:	mov	r2, #5
   14338:	bl	1160c <dcgettext@plt>
   1433c:	mov	r4, r0
   14340:	ldr	r0, [r6]
   14344:	b	14294 <ftello64@plt+0x29ac>
   14348:	movw	r1, #30769	; 0x7831
   1434c:	mov	r0, #0
   14350:	mov	r2, #5
   14354:	movt	r1, #2
   14358:	bl	1160c <dcgettext@plt>
   1435c:	mov	r5, r0
   14360:	ldr	r0, [r8]
   14364:	ldr	r0, [r9, r0, lsl #2]
   14368:	bl	171ec <ftello64@plt+0x5904>
   1436c:	mov	r3, r0
   14370:	mov	r0, #0
   14374:	mov	r1, #0
   14378:	mov	r2, r5
   1437c:	bl	116b4 <error@plt>
   14380:	mov	r0, #1
   14384:	bl	119e8 <ftello64@plt+0x100>
   14388:	bl	11768 <__errno_location@plt>
   1438c:	ldr	r1, [r8]
   14390:	ldr	r4, [r0]
   14394:	mov	r0, #0
   14398:	ldr	r2, [r9, r1, lsl #2]
   1439c:	mov	r1, #3
   143a0:	bl	17058 <ftello64@plt+0x5770>
   143a4:	movw	r2, #32118	; 0x7d76
   143a8:	mov	r3, r0
   143ac:	mov	r0, #1
   143b0:	mov	r1, r4
   143b4:	movt	r2, #2
   143b8:	bl	116b4 <error@plt>
   143bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   143c0:	add	fp, sp, #28
   143c4:	sub	sp, sp, #4
   143c8:	ldrb	r1, [r0]
   143cc:	mov	r4, r0
   143d0:	cmp	r1, #0
   143d4:	beq	145d0 <ftello64@plt+0x2ce8>
   143d8:	mov	r7, #12
   143dc:	mov	r8, #9
   143e0:	mov	r9, #11
   143e4:	mov	r0, r4
   143e8:	uxtb	r3, r1
   143ec:	add	r2, r0, #1
   143f0:	cmp	r3, #92	; 0x5c
   143f4:	bne	1444c <ftello64@plt+0x2b64>
   143f8:	ldrb	r1, [r2]
   143fc:	cmp	r1, #109	; 0x6d
   14400:	ble	14458 <ftello64@plt+0x2b70>
   14404:	sub	r1, r1, #110	; 0x6e
   14408:	cmp	r1, #10
   1440c:	bhi	14584 <ftello64@plt+0x2c9c>
   14410:	add	r2, pc, #0
   14414:	ldr	pc, [r2, r1, lsl #2]
   14418:	andeq	r4, r1, r4, asr #8
   1441c:	andeq	r4, r1, r4, lsl #11
   14420:	andeq	r4, r1, r4, lsl #11
   14424:	andeq	r4, r1, r4, lsl #11
   14428:	andeq	r4, r1, r0, ror #9
   1442c:	andeq	r4, r1, r4, lsl #11
   14430:	strdeq	r4, [r1], -ip
   14434:	andeq	r4, r1, r4, lsl #11
   14438:	andeq	r4, r1, r4, lsl #10
   1443c:	andeq	r4, r1, r4, lsl #11
   14440:	andeq	r4, r1, ip, lsl #10
   14444:	mov	r1, #10
   14448:	b	144e4 <ftello64@plt+0x2bfc>
   1444c:	strb	r1, [r4], #1
   14450:	mov	r0, r2
   14454:	b	144ec <ftello64@plt+0x2c04>
   14458:	sub	r2, r1, #97	; 0x61
   1445c:	cmp	r2, #5
   14460:	bhi	1448c <ftello64@plt+0x2ba4>
   14464:	add	r1, pc, #0
   14468:	ldr	pc, [r1, r2, lsl #2]
   1446c:	andeq	r4, r1, r4, lsl #9
   14470:	ldrdeq	r4, [r1], -r0
   14474:	andeq	r4, r1, r0, asr #11
   14478:	andeq	r4, r1, r4, lsl #11
   1447c:	andeq	r4, r1, r4, lsl #11
   14480:	ldrdeq	r4, [r1], -r8
   14484:	mov	r1, #7
   14488:	b	144e4 <ftello64@plt+0x2bfc>
   1448c:	cmp	r1, #48	; 0x30
   14490:	bne	1457c <ftello64@plt+0x2c94>
   14494:	add	r0, r0, #2
   14498:	mov	r2, #0
   1449c:	mov	r1, #0
   144a0:	ldrb	r3, [r0, r2]
   144a4:	and	r6, r3, #248	; 0xf8
   144a8:	cmp	r6, #48	; 0x30
   144ac:	bne	144c4 <ftello64@plt+0x2bdc>
   144b0:	add	r1, r3, r1, lsl #3
   144b4:	add	r2, r2, #1
   144b8:	cmp	r2, #3
   144bc:	sub	r1, r1, #48	; 0x30
   144c0:	bne	144a0 <ftello64@plt+0x2bb8>
   144c4:	add	r0, r0, r2
   144c8:	strb	r1, [r4], #1
   144cc:	b	144ec <ftello64@plt+0x2c04>
   144d0:	mov	r1, #8
   144d4:	b	144e4 <ftello64@plt+0x2bfc>
   144d8:	strb	r7, [r4], #1
   144dc:	b	144e8 <ftello64@plt+0x2c00>
   144e0:	mov	r1, #13
   144e4:	strb	r1, [r4], #1
   144e8:	add	r0, r0, #2
   144ec:	ldrb	r1, [r0]
   144f0:	cmp	r1, #0
   144f4:	bne	143e8 <ftello64@plt+0x2b00>
   144f8:	b	145d0 <ftello64@plt+0x2ce8>
   144fc:	strb	r8, [r4], #1
   14500:	b	144e8 <ftello64@plt+0x2c00>
   14504:	strb	r9, [r4], #1
   14508:	b	144e8 <ftello64@plt+0x2c00>
   1450c:	add	sl, r0, #2
   14510:	bl	11720 <__ctype_b_loc@plt>
   14514:	ldr	r0, [r0]
   14518:	mov	r1, #0
   1451c:	mov	r2, #0
   14520:	ldrb	r3, [sl, -r1]
   14524:	add	r5, r0, r3, lsl #1
   14528:	ldrb	r5, [r5, #1]
   1452c:	tst	r5, #16
   14530:	beq	145a0 <ftello64@plt+0x2cb8>
   14534:	sub	r5, r3, #97	; 0x61
   14538:	lsl	r2, r2, #4
   1453c:	uxtb	r6, r5
   14540:	mvn	r5, #86	; 0x56
   14544:	cmp	r6, #6
   14548:	bcc	14560 <ftello64@plt+0x2c78>
   1454c:	sub	r6, r3, #65	; 0x41
   14550:	mvn	r5, #47	; 0x2f
   14554:	uxtb	r6, r6
   14558:	cmp	r6, #6
   1455c:	mvncc	r5, #54	; 0x36
   14560:	add	r3, r5, r3
   14564:	sub	r1, r1, #1
   14568:	add	r2, r3, r2
   1456c:	cmn	r1, #3
   14570:	bne	14520 <ftello64@plt+0x2c38>
   14574:	sub	r0, sl, r1
   14578:	b	145ac <ftello64@plt+0x2cc4>
   1457c:	cmp	r1, #0
   14580:	beq	145d0 <ftello64@plt+0x2ce8>
   14584:	mov	r1, #92	; 0x5c
   14588:	strb	r1, [r4]
   1458c:	ldrb	r1, [r0, #1]
   14590:	add	r0, r0, #2
   14594:	strb	r1, [r4, #1]
   14598:	add	r4, r4, #2
   1459c:	b	144ec <ftello64@plt+0x2c04>
   145a0:	sub	r0, sl, r1
   145a4:	cmp	r1, #0
   145a8:	beq	145b4 <ftello64@plt+0x2ccc>
   145ac:	strb	r2, [r4], #1
   145b0:	b	144ec <ftello64@plt+0x2c04>
   145b4:	movw	r1, #30812	; 0x785c
   145b8:	strh	r1, [r4], #2
   145bc:	b	144ec <ftello64@plt+0x2c04>
   145c0:	add	r0, r0, #2
   145c4:	ldrb	r1, [r0], #1
   145c8:	cmp	r1, #0
   145cc:	bne	145c4 <ftello64@plt+0x2cdc>
   145d0:	mov	r0, #0
   145d4:	strb	r0, [r4]
   145d8:	sub	sp, fp, #28
   145dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   145e0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   145e4:	add	fp, sp, #24
   145e8:	sub	sp, sp, #8
   145ec:	mov	r9, r1
   145f0:	mov	r1, sp
   145f4:	bl	14724 <ftello64@plt+0x2e3c>
   145f8:	mov	r1, #0
   145fc:	mov	r8, r9
   14600:	mov	r0, #0
   14604:	str	r1, [r9, #8]
   14608:	str	r1, [r9]
   1460c:	str	r1, [r8, #4]!
   14610:	ldr	r7, [sp]
   14614:	ldr	r6, [sp, #4]
   14618:	cmp	r7, r6
   1461c:	bcs	1470c <ftello64@plt+0x2e24>
   14620:	mov	r0, #0
   14624:	mov	ip, #0
   14628:	mov	r3, #0
   1462c:	mov	r1, #0
   14630:	cmp	r7, r6
   14634:	bcs	14704 <ftello64@plt+0x2e1c>
   14638:	ldrb	r2, [r7]
   1463c:	mov	r4, #1
   14640:	mov	r5, r7
   14644:	cmp	r2, #10
   14648:	beq	14684 <ftello64@plt+0x2d9c>
   1464c:	add	r2, r7, #1
   14650:	mov	r4, r2
   14654:	cmp	r6, r2
   14658:	beq	14674 <ftello64@plt+0x2d8c>
   1465c:	mov	r2, r4
   14660:	ldrb	r5, [r2], #1
   14664:	cmp	r5, #10
   14668:	bne	14650 <ftello64@plt+0x2d68>
   1466c:	sub	r5, r2, #1
   14670:	b	14678 <ftello64@plt+0x2d90>
   14674:	mov	r5, r6
   14678:	cmp	r4, r6
   1467c:	mov	r4, #0
   14680:	movwcc	r4, #1
   14684:	cmp	r5, r7
   14688:	bls	146e8 <ftello64@plt+0x2e00>
   1468c:	ldr	r2, [r8]
   14690:	cmp	r1, r2
   14694:	mov	r2, ip
   14698:	bne	146bc <ftello64@plt+0x2dd4>
   1469c:	mov	r0, r3
   146a0:	mov	r1, r8
   146a4:	mov	r2, #8
   146a8:	bl	24860 <ftello64@plt+0x12f78>
   146ac:	str	r0, [r9]
   146b0:	mov	r2, r0
   146b4:	mov	ip, r0
   146b8:	ldr	r1, [r9, #8]
   146bc:	mov	r3, r0
   146c0:	cmp	r4, #0
   146c4:	str	r7, [r3, r1, lsl #3]!
   146c8:	sub	r7, r5, r7
   146cc:	add	r1, r1, #1
   146d0:	str	r7, [r3, #4]
   146d4:	str	r1, [r9, #8]
   146d8:	bne	146f4 <ftello64@plt+0x2e0c>
   146dc:	mov	r3, r2
   146e0:	mov	ip, r2
   146e4:	b	14700 <ftello64@plt+0x2e18>
   146e8:	cmp	r4, #0
   146ec:	mov	r2, r3
   146f0:	beq	14700 <ftello64@plt+0x2e18>
   146f4:	add	r7, r5, #1
   146f8:	mov	r3, r2
   146fc:	b	14704 <ftello64@plt+0x2e1c>
   14700:	mov	r7, r5
   14704:	cmp	r7, r6
   14708:	bcc	14630 <ftello64@plt+0x2d48>
   1470c:	movw	r3, #18624	; 0x48c0
   14710:	mov	r2, #8
   14714:	movt	r3, #1
   14718:	sub	sp, fp, #24
   1471c:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   14720:	b	11870 <qsort@plt>
   14724:	push	{r4, r5, r6, r7, fp, lr}
   14728:	add	fp, sp, #16
   1472c:	sub	sp, sp, #8
   14730:	movw	r6, #37352	; 0x91e8
   14734:	mov	r4, r1
   14738:	mov	r5, r0
   1473c:	cmp	r0, #0
   14740:	movt	r6, #3
   14744:	beq	14784 <ftello64@plt+0x2e9c>
   14748:	ldrb	r0, [r5]
   1474c:	cmp	r0, #0
   14750:	beq	14784 <ftello64@plt+0x2e9c>
   14754:	movw	r1, #32216	; 0x7dd8
   14758:	mov	r0, r5
   1475c:	movt	r1, #2
   14760:	bl	11558 <strcmp@plt>
   14764:	cmp	r0, #0
   14768:	beq	14784 <ftello64@plt+0x2e9c>
   1476c:	add	r2, sp, #4
   14770:	mov	r0, r5
   14774:	mov	r1, #0
   14778:	mov	r7, #0
   1477c:	bl	175e8 <ftello64@plt+0x5d00>
   14780:	b	14798 <ftello64@plt+0x2eb0>
   14784:	ldr	r0, [r6]
   14788:	add	r2, sp, #4
   1478c:	mov	r1, #0
   14790:	bl	17338 <ftello64@plt+0x5a50>
   14794:	mov	r7, #1
   14798:	cmp	r0, #0
   1479c:	str	r0, [r4]
   147a0:	beq	147cc <ftello64@plt+0x2ee4>
   147a4:	cmp	r7, #0
   147a8:	beq	147b8 <ftello64@plt+0x2ed0>
   147ac:	ldr	r0, [r6]
   147b0:	bl	11858 <clearerr_unlocked@plt>
   147b4:	ldr	r0, [r4]
   147b8:	ldr	r1, [sp, #4]
   147bc:	add	r0, r0, r1
   147c0:	str	r0, [r4, #4]
   147c4:	sub	sp, fp, #16
   147c8:	pop	{r4, r5, r6, r7, fp, pc}
   147cc:	movw	r0, #32216	; 0x7dd8
   147d0:	cmp	r7, #0
   147d4:	movt	r0, #2
   147d8:	movne	r5, r0
   147dc:	bl	11768 <__errno_location@plt>
   147e0:	ldr	r4, [r0]
   147e4:	mov	r0, #0
   147e8:	mov	r1, #3
   147ec:	mov	r2, r5
   147f0:	bl	17058 <ftello64@plt+0x5770>
   147f4:	movw	r2, #32118	; 0x7d76
   147f8:	mov	r3, r0
   147fc:	mov	r0, #1
   14800:	mov	r1, r4
   14804:	movt	r2, #2
   14808:	bl	116b4 <error@plt>
   1480c:	push	{r4, r5, r6, sl, fp, lr}
   14810:	add	fp, sp, #16
   14814:	sub	sp, sp, #8
   14818:	mov	r1, #0
   1481c:	mov	r6, r0
   14820:	movw	r3, #38040	; 0x9498
   14824:	add	r2, r0, #36	; 0x24
   14828:	str	r1, [r0, #8]
   1482c:	str	r1, [r6, #4]!
   14830:	movw	r1, #37376	; 0x9200
   14834:	movt	r3, #3
   14838:	movt	r1, #3
   1483c:	ldrb	r1, [r1]
   14840:	str	r2, [r0, #20]
   14844:	cmp	r1, #0
   14848:	moveq	r3, r1
   1484c:	str	r3, [r0, #24]
   14850:	ldr	r4, [r0]
   14854:	mov	r0, r4
   14858:	bl	11750 <strlen@plt>
   1485c:	mov	r1, r0
   14860:	mov	r0, r4
   14864:	mov	r2, r6
   14868:	bl	176a0 <ftello64@plt+0x5db8>
   1486c:	cmp	r0, #0
   14870:	bne	14884 <ftello64@plt+0x2f9c>
   14874:	mov	r0, r6
   14878:	sub	sp, fp, #16
   1487c:	pop	{r4, r5, r6, sl, fp, lr}
   14880:	b	1837c <ftello64@plt+0x6a94>
   14884:	movw	r1, #31467	; 0x7aeb
   14888:	mov	r5, r0
   1488c:	mov	r0, #0
   14890:	mov	r2, #5
   14894:	movt	r1, #2
   14898:	bl	1160c <dcgettext@plt>
   1489c:	mov	r6, r0
   148a0:	mov	r0, r4
   148a4:	bl	171ec <ftello64@plt+0x5904>
   148a8:	str	r0, [sp]
   148ac:	mov	r0, #1
   148b0:	mov	r1, #0
   148b4:	mov	r2, r6
   148b8:	mov	r3, r5
   148bc:	bl	116b4 <error@plt>
   148c0:	push	{r4, r5, r6, sl, fp, lr}
   148c4:	add	fp, sp, #16
   148c8:	movw	r2, #37376	; 0x9200
   148cc:	ldr	lr, [r1, #4]
   148d0:	ldr	ip, [r0, #4]
   148d4:	movt	r2, #3
   148d8:	ldrb	r2, [r2]
   148dc:	cmp	ip, lr
   148e0:	mov	r3, lr
   148e4:	movlt	r3, ip
   148e8:	cmp	r2, #0
   148ec:	beq	14934 <ftello64@plt+0x304c>
   148f0:	cmp	r3, #1
   148f4:	blt	14964 <ftello64@plt+0x307c>
   148f8:	ldr	r1, [r1]
   148fc:	ldr	r2, [r0]
   14900:	movw	r5, #38040	; 0x9498
   14904:	mov	r4, #0
   14908:	movt	r5, #3
   1490c:	ldrb	r0, [r1, r4]
   14910:	ldrb	r6, [r2, r4]
   14914:	ldrb	r0, [r5, r0]
   14918:	ldrb	r6, [r5, r6]
   1491c:	subs	r0, r6, r0
   14920:	bne	14974 <ftello64@plt+0x308c>
   14924:	add	r4, r4, #1
   14928:	cmp	r4, r3
   1492c:	blt	1490c <ftello64@plt+0x3024>
   14930:	b	14964 <ftello64@plt+0x307c>
   14934:	cmp	r3, #1
   14938:	blt	14964 <ftello64@plt+0x307c>
   1493c:	ldr	r1, [r1]
   14940:	ldr	r2, [r0]
   14944:	mov	r4, #0
   14948:	ldrb	r0, [r1, r4]
   1494c:	ldrb	r5, [r2, r4]
   14950:	subs	r0, r5, r0
   14954:	bne	14974 <ftello64@plt+0x308c>
   14958:	add	r4, r4, #1
   1495c:	cmp	r4, r3
   14960:	blt	14948 <ftello64@plt+0x3060>
   14964:	cmp	ip, lr
   14968:	mov	r0, #0
   1496c:	movwgt	r0, #1
   14970:	mvnlt	r0, #0
   14974:	pop	{r4, r5, r6, sl, fp, pc}
   14978:	push	{fp, lr}
   1497c:	mov	fp, sp
   14980:	bl	11768 <__errno_location@plt>
   14984:	movw	r1, #31543	; 0x7b37
   14988:	ldr	r4, [r0]
   1498c:	mov	r0, #0
   14990:	mov	r2, #5
   14994:	movt	r1, #2
   14998:	bl	1160c <dcgettext@plt>
   1499c:	mov	r2, r0
   149a0:	mov	r0, #1
   149a4:	mov	r1, r4
   149a8:	bl	116b4 <error@plt>
   149ac:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   149b0:	add	fp, sp, #24
   149b4:	mov	r8, r0
   149b8:	ldr	r0, [r1, #8]
   149bc:	cmp	r0, #1
   149c0:	blt	14a0c <ftello64@plt+0x3124>
   149c4:	ldr	r5, [r1]
   149c8:	sub	r6, r0, #1
   149cc:	mov	r7, #0
   149d0:	add	r0, r7, r6
   149d4:	add	r0, r0, r0, lsr #31
   149d8:	asr	r4, r0, #1
   149dc:	mov	r0, r8
   149e0:	add	r1, r5, r4, lsl #3
   149e4:	bl	148c0 <ftello64@plt+0x2fd8>
   149e8:	cmn	r0, #1
   149ec:	ble	14a00 <ftello64@plt+0x3118>
   149f0:	cmp	r0, #0
   149f4:	beq	14a14 <ftello64@plt+0x312c>
   149f8:	add	r7, r4, #1
   149fc:	b	14a04 <ftello64@plt+0x311c>
   14a00:	sub	r6, r4, #1
   14a04:	cmp	r7, r6
   14a08:	ble	149d0 <ftello64@plt+0x30e8>
   14a0c:	mov	r0, #0
   14a10:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14a14:	mov	r0, #1
   14a18:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14a1c:	push	{r4, r5, fp, lr}
   14a20:	add	fp, sp, #8
   14a24:	mov	r5, r1
   14a28:	mov	r4, r0
   14a2c:	bl	148c0 <ftello64@plt+0x2fd8>
   14a30:	cmp	r0, #0
   14a34:	beq	14a3c <ftello64@plt+0x3154>
   14a38:	pop	{r4, r5, fp, pc}
   14a3c:	ldr	r1, [r5]
   14a40:	ldr	r2, [r4]
   14a44:	mvn	r0, #0
   14a48:	cmp	r2, r1
   14a4c:	popcc	{r4, r5, fp, pc}
   14a50:	mov	r0, #0
   14a54:	movwhi	r0, #1
   14a58:	pop	{r4, r5, fp, pc}
   14a5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14a60:	add	fp, sp, #28
   14a64:	sub	sp, sp, #4
   14a68:	cmp	r0, r1
   14a6c:	bcs	14b44 <ftello64@plt+0x325c>
   14a70:	movw	r7, #38604	; 0x96cc
   14a74:	movw	sl, #37356	; 0x91ec
   14a78:	movw	r8, #31600	; 0x7b70
   14a7c:	movw	r9, #31594	; 0x7b6a
   14a80:	mov	r4, r1
   14a84:	mov	r5, r0
   14a88:	movt	r7, #3
   14a8c:	movt	sl, #3
   14a90:	movt	r8, #2
   14a94:	movt	r9, #2
   14a98:	ldrb	r6, [r5]
   14a9c:	ldrb	r0, [r7, r6]
   14aa0:	cmp	r0, #0
   14aa4:	beq	14af4 <ftello64@plt+0x320c>
   14aa8:	cmp	r6, #91	; 0x5b
   14aac:	bgt	14ad4 <ftello64@plt+0x31ec>
   14ab0:	sub	r0, r6, #35	; 0x23
   14ab4:	cmp	r0, #4
   14ab8:	bcc	14aec <ftello64@plt+0x3204>
   14abc:	cmp	r6, #34	; 0x22
   14ac0:	bne	14b3c <ftello64@plt+0x3254>
   14ac4:	mov	r0, #34	; 0x22
   14ac8:	bl	118c4 <putchar_unlocked@plt>
   14acc:	mov	r0, #34	; 0x22
   14ad0:	b	14af8 <ftello64@plt+0x3210>
   14ad4:	cmp	r6, #122	; 0x7a
   14ad8:	bgt	14b0c <ftello64@plt+0x3224>
   14adc:	cmp	r6, #92	; 0x5c
   14ae0:	beq	14b2c <ftello64@plt+0x3244>
   14ae4:	cmp	r6, #95	; 0x5f
   14ae8:	bne	14b3c <ftello64@plt+0x3254>
   14aec:	mov	r0, #92	; 0x5c
   14af0:	bl	118c4 <putchar_unlocked@plt>
   14af4:	mov	r0, r6
   14af8:	bl	118c4 <putchar_unlocked@plt>
   14afc:	add	r5, r5, #1
   14b00:	cmp	r4, r5
   14b04:	bne	14a98 <ftello64@plt+0x31b0>
   14b08:	b	14b44 <ftello64@plt+0x325c>
   14b0c:	cmp	r6, #123	; 0x7b
   14b10:	cmpne	r6, #125	; 0x7d
   14b14:	bne	14b3c <ftello64@plt+0x3254>
   14b18:	mov	r0, #1
   14b1c:	mov	r1, r9
   14b20:	mov	r2, r6
   14b24:	bl	117bc <__printf_chk@plt>
   14b28:	b	14afc <ftello64@plt+0x3214>
   14b2c:	ldr	r1, [sl]
   14b30:	mov	r0, r8
   14b34:	bl	11504 <fputs_unlocked@plt>
   14b38:	b	14afc <ftello64@plt+0x3214>
   14b3c:	mov	r0, #32
   14b40:	b	14af8 <ftello64@plt+0x3210>
   14b44:	sub	sp, fp, #28
   14b48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14b4c:	mov	r0, #1
   14b50:	b	119e8 <ftello64@plt+0x100>
   14b54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b58:	add	fp, sp, #28
   14b5c:	sub	sp, sp, #12
   14b60:	mov	r4, r3
   14b64:	mov	r6, r2
   14b68:	mov	r5, r1
   14b6c:	mov	sl, r0
   14b70:	bl	11750 <strlen@plt>
   14b74:	ldr	r8, [r5]
   14b78:	cmp	r8, #0
   14b7c:	beq	14c34 <ftello64@plt+0x334c>
   14b80:	mov	r7, r0
   14b84:	mov	r0, #0
   14b88:	add	r9, r5, #4
   14b8c:	mov	r5, #0
   14b90:	str	r6, [sp, #4]
   14b94:	str	r0, [sp]
   14b98:	mvn	r0, #0
   14b9c:	str	r0, [sp, #8]
   14ba0:	mov	r0, r8
   14ba4:	mov	r1, sl
   14ba8:	mov	r2, r7
   14bac:	bl	118a0 <strncmp@plt>
   14bb0:	cmp	r0, #0
   14bb4:	bne	14c0c <ftello64@plt+0x3324>
   14bb8:	mov	r0, r8
   14bbc:	bl	11750 <strlen@plt>
   14bc0:	cmp	r0, r7
   14bc4:	beq	14c38 <ftello64@plt+0x3350>
   14bc8:	ldr	r0, [sp, #8]
   14bcc:	cmn	r0, #1
   14bd0:	beq	14c08 <ftello64@plt+0x3320>
   14bd4:	ldr	r0, [sp, #4]
   14bd8:	cmp	r0, #0
   14bdc:	beq	14bfc <ftello64@plt+0x3314>
   14be0:	ldr	r1, [sp, #8]
   14be4:	mov	r2, r4
   14be8:	mla	r0, r1, r4, r0
   14bec:	mov	r1, r6
   14bf0:	bl	11744 <bcmp@plt>
   14bf4:	cmp	r0, #0
   14bf8:	beq	14c0c <ftello64@plt+0x3324>
   14bfc:	mov	r0, #1
   14c00:	str	r0, [sp]
   14c04:	b	14c0c <ftello64@plt+0x3324>
   14c08:	str	r5, [sp, #8]
   14c0c:	ldr	r8, [r9, r5, lsl #2]
   14c10:	add	r6, r6, r4
   14c14:	add	r5, r5, #1
   14c18:	cmp	r8, #0
   14c1c:	bne	14ba0 <ftello64@plt+0x32b8>
   14c20:	ldr	r0, [sp]
   14c24:	tst	r0, #1
   14c28:	ldr	r0, [sp, #8]
   14c2c:	mvnne	r0, #1
   14c30:	b	14c3c <ftello64@plt+0x3354>
   14c34:	mvn	r5, #0
   14c38:	mov	r0, r5
   14c3c:	sub	sp, fp, #28
   14c40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14c44:	push	{r4, r5, r6, r7, fp, lr}
   14c48:	add	fp, sp, #16
   14c4c:	mov	r5, r0
   14c50:	ldr	r0, [r1]
   14c54:	mvn	r4, #0
   14c58:	cmp	r0, #0
   14c5c:	beq	14c90 <ftello64@plt+0x33a8>
   14c60:	add	r7, r1, #4
   14c64:	mov	r6, #0
   14c68:	mov	r1, r5
   14c6c:	bl	11558 <strcmp@plt>
   14c70:	cmp	r0, #0
   14c74:	beq	14c8c <ftello64@plt+0x33a4>
   14c78:	ldr	r0, [r7, r6, lsl #2]
   14c7c:	add	r6, r6, #1
   14c80:	cmp	r0, #0
   14c84:	bne	14c68 <ftello64@plt+0x3380>
   14c88:	b	14c90 <ftello64@plt+0x33a8>
   14c8c:	mov	r4, r6
   14c90:	mov	r0, r4
   14c94:	pop	{r4, r5, r6, r7, fp, pc}
   14c98:	push	{r4, r5, r6, sl, fp, lr}
   14c9c:	add	fp, sp, #16
   14ca0:	sub	sp, sp, #8
   14ca4:	mov	r5, r0
   14ca8:	movw	r0, #32031	; 0x7d1f
   14cac:	mov	r4, r1
   14cb0:	movw	r1, #32058	; 0x7d3a
   14cb4:	cmn	r2, #1
   14cb8:	mov	r2, #5
   14cbc:	movt	r0, #2
   14cc0:	movt	r1, #2
   14cc4:	moveq	r1, r0
   14cc8:	mov	r0, #0
   14ccc:	bl	1160c <dcgettext@plt>
   14cd0:	mov	r6, r0
   14cd4:	mov	r0, #0
   14cd8:	mov	r1, #8
   14cdc:	mov	r2, r4
   14ce0:	bl	16e0c <ftello64@plt+0x5524>
   14ce4:	mov	r4, r0
   14ce8:	mov	r0, #1
   14cec:	mov	r1, r5
   14cf0:	bl	171dc <ftello64@plt+0x58f4>
   14cf4:	str	r0, [sp]
   14cf8:	mov	r0, #0
   14cfc:	mov	r1, #0
   14d00:	mov	r2, r6
   14d04:	mov	r3, r4
   14d08:	bl	116b4 <error@plt>
   14d0c:	sub	sp, fp, #16
   14d10:	pop	{r4, r5, r6, sl, fp, pc}
   14d14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d18:	add	fp, sp, #28
   14d1c:	sub	sp, sp, #4
   14d20:	mov	sl, r1
   14d24:	movw	r1, #32087	; 0x7d57
   14d28:	mov	r4, r2
   14d2c:	mov	r6, r0
   14d30:	mov	r0, #0
   14d34:	mov	r2, #5
   14d38:	mov	r8, #0
   14d3c:	movt	r1, #2
   14d40:	bl	1160c <dcgettext@plt>
   14d44:	movw	r1, #37344	; 0x91e0
   14d48:	movt	r1, #3
   14d4c:	ldr	r1, [r1]
   14d50:	bl	11504 <fputs_unlocked@plt>
   14d54:	ldr	r7, [r6]
   14d58:	cmp	r7, #0
   14d5c:	beq	14e10 <ftello64@plt+0x3528>
   14d60:	add	r0, r6, #4
   14d64:	mov	r9, #0
   14d68:	mov	r6, #0
   14d6c:	str	r0, [sp]
   14d70:	cmp	r9, #0
   14d74:	beq	14dc4 <ftello64@plt+0x34dc>
   14d78:	add	r1, sl, r8
   14d7c:	mov	r0, r6
   14d80:	mov	r2, r4
   14d84:	bl	11744 <bcmp@plt>
   14d88:	cmp	r0, #0
   14d8c:	mov	r5, r8
   14d90:	bne	14dc8 <ftello64@plt+0x34e0>
   14d94:	movw	r0, #37344	; 0x91e0
   14d98:	movt	r0, #3
   14d9c:	ldr	r5, [r0]
   14da0:	mov	r0, r7
   14da4:	bl	171ec <ftello64@plt+0x5904>
   14da8:	movw	r2, #32116	; 0x7d74
   14dac:	mov	r3, r0
   14db0:	mov	r0, r5
   14db4:	mov	r1, #1
   14db8:	movt	r2, #2
   14dbc:	bl	117d4 <__fprintf_chk@plt>
   14dc0:	b	14df8 <ftello64@plt+0x3510>
   14dc4:	mov	r5, #0
   14dc8:	movw	r0, #37344	; 0x91e0
   14dcc:	movt	r0, #3
   14dd0:	ldr	r6, [r0]
   14dd4:	mov	r0, r7
   14dd8:	bl	171ec <ftello64@plt+0x5904>
   14ddc:	movw	r2, #32108	; 0x7d6c
   14de0:	mov	r3, r0
   14de4:	mov	r0, r6
   14de8:	mov	r1, #1
   14dec:	movt	r2, #2
   14df0:	bl	117d4 <__fprintf_chk@plt>
   14df4:	add	r6, sl, r5
   14df8:	ldr	r0, [sp]
   14dfc:	add	r8, r8, r4
   14e00:	ldr	r7, [r0, -r9, lsl #2]
   14e04:	sub	r9, r9, #1
   14e08:	cmp	r7, #0
   14e0c:	bne	14d70 <ftello64@plt+0x3488>
   14e10:	movw	r0, #37344	; 0x91e0
   14e14:	movt	r0, #3
   14e18:	ldr	r1, [r0]
   14e1c:	mov	r0, #10
   14e20:	sub	sp, fp, #28
   14e24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e28:	b	118dc <putc_unlocked@plt>
   14e2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e30:	add	fp, sp, #28
   14e34:	sub	sp, sp, #4
   14e38:	mov	r9, r0
   14e3c:	ldr	r0, [fp, #16]
   14e40:	ldr	r8, [fp, #8]
   14e44:	mov	sl, r3
   14e48:	mov	r5, r2
   14e4c:	mov	r7, r1
   14e50:	cmp	r0, #0
   14e54:	beq	14e74 <ftello64@plt+0x358c>
   14e58:	mov	r0, r7
   14e5c:	mov	r1, r5
   14e60:	mov	r2, sl
   14e64:	mov	r3, r8
   14e68:	bl	14b54 <ftello64@plt+0x326c>
   14e6c:	mov	r6, r0
   14e70:	b	14eb0 <ftello64@plt+0x35c8>
   14e74:	ldr	r0, [r5]
   14e78:	cmp	r0, #0
   14e7c:	beq	14ea8 <ftello64@plt+0x35c0>
   14e80:	add	r4, r5, #4
   14e84:	mov	r6, #0
   14e88:	mov	r1, r7
   14e8c:	bl	11558 <strcmp@plt>
   14e90:	cmp	r0, #0
   14e94:	beq	14eb0 <ftello64@plt+0x35c8>
   14e98:	ldr	r0, [r4, r6, lsl #2]
   14e9c:	add	r6, r6, #1
   14ea0:	cmp	r0, #0
   14ea4:	bne	14e88 <ftello64@plt+0x35a0>
   14ea8:	mvn	r6, #0
   14eac:	b	14eb8 <ftello64@plt+0x35d0>
   14eb0:	cmn	r6, #1
   14eb4:	bgt	14ee4 <ftello64@plt+0x35fc>
   14eb8:	ldr	r4, [fp, #12]
   14ebc:	mov	r0, r9
   14ec0:	mov	r1, r7
   14ec4:	mov	r2, r6
   14ec8:	bl	14c98 <ftello64@plt+0x33b0>
   14ecc:	mov	r0, r5
   14ed0:	mov	r1, sl
   14ed4:	mov	r2, r8
   14ed8:	bl	14d14 <ftello64@plt+0x342c>
   14edc:	blx	r4
   14ee0:	mvn	r6, #0
   14ee4:	mov	r0, r6
   14ee8:	sub	sp, fp, #28
   14eec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ef0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14ef4:	add	fp, sp, #24
   14ef8:	ldr	r6, [r1]
   14efc:	cmp	r6, #0
   14f00:	beq	14f60 <ftello64@plt+0x3678>
   14f04:	mov	r8, r1
   14f08:	mov	r7, r2
   14f0c:	mov	r1, r2
   14f10:	mov	r2, r3
   14f14:	mov	r4, r3
   14f18:	mov	r9, r0
   14f1c:	bl	11744 <bcmp@plt>
   14f20:	cmp	r0, #0
   14f24:	beq	14f64 <ftello64@plt+0x367c>
   14f28:	add	r7, r7, r4
   14f2c:	add	r5, r8, #4
   14f30:	ldr	r6, [r5]
   14f34:	cmp	r6, #0
   14f38:	beq	14f60 <ftello64@plt+0x3678>
   14f3c:	mov	r0, r9
   14f40:	mov	r1, r7
   14f44:	mov	r2, r4
   14f48:	bl	11744 <bcmp@plt>
   14f4c:	add	r7, r7, r4
   14f50:	add	r5, r5, #4
   14f54:	cmp	r0, #0
   14f58:	bne	14f30 <ftello64@plt+0x3648>
   14f5c:	b	14f64 <ftello64@plt+0x367c>
   14f60:	mov	r6, #0
   14f64:	mov	r0, r6
   14f68:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14f6c:	movw	r1, #38916	; 0x9804
   14f70:	movt	r1, #3
   14f74:	str	r0, [r1]
   14f78:	bx	lr
   14f7c:	movw	r1, #38920	; 0x9808
   14f80:	movt	r1, #3
   14f84:	strb	r0, [r1]
   14f88:	bx	lr
   14f8c:	push	{r4, r5, r6, sl, fp, lr}
   14f90:	add	fp, sp, #16
   14f94:	sub	sp, sp, #8
   14f98:	movw	r0, #37356	; 0x91ec
   14f9c:	movt	r0, #3
   14fa0:	ldr	r0, [r0]
   14fa4:	bl	253e8 <ftello64@plt+0x13b00>
   14fa8:	cmp	r0, #0
   14fac:	beq	14fd4 <ftello64@plt+0x36ec>
   14fb0:	movw	r0, #38920	; 0x9808
   14fb4:	movt	r0, #3
   14fb8:	ldrb	r0, [r0]
   14fbc:	cmp	r0, #0
   14fc0:	beq	14ff4 <ftello64@plt+0x370c>
   14fc4:	bl	11768 <__errno_location@plt>
   14fc8:	ldr	r0, [r0]
   14fcc:	cmp	r0, #32
   14fd0:	bne	14ff4 <ftello64@plt+0x370c>
   14fd4:	movw	r0, #37344	; 0x91e0
   14fd8:	movt	r0, #3
   14fdc:	ldr	r0, [r0]
   14fe0:	bl	253e8 <ftello64@plt+0x13b00>
   14fe4:	cmp	r0, #0
   14fe8:	subeq	sp, fp, #16
   14fec:	popeq	{r4, r5, r6, sl, fp, pc}
   14ff0:	b	15064 <ftello64@plt+0x377c>
   14ff4:	movw	r1, #32121	; 0x7d79
   14ff8:	mov	r0, #0
   14ffc:	mov	r2, #5
   15000:	movt	r1, #2
   15004:	bl	1160c <dcgettext@plt>
   15008:	mov	r4, r0
   1500c:	movw	r0, #38916	; 0x9804
   15010:	movt	r0, #3
   15014:	ldr	r6, [r0]
   15018:	bl	11768 <__errno_location@plt>
   1501c:	ldr	r5, [r0]
   15020:	cmp	r6, #0
   15024:	bne	15040 <ftello64@plt+0x3758>
   15028:	movw	r2, #32118	; 0x7d76
   1502c:	mov	r0, #0
   15030:	mov	r1, r5
   15034:	mov	r3, r4
   15038:	movt	r2, #2
   1503c:	b	15060 <ftello64@plt+0x3778>
   15040:	mov	r0, r6
   15044:	bl	16fac <ftello64@plt+0x56c4>
   15048:	movw	r2, #32133	; 0x7d85
   1504c:	mov	r3, r0
   15050:	str	r4, [sp]
   15054:	mov	r0, #0
   15058:	mov	r1, r5
   1505c:	movt	r2, #2
   15060:	bl	116b4 <error@plt>
   15064:	movw	r0, #37256	; 0x9188
   15068:	movt	r0, #3
   1506c:	ldr	r0, [r0]
   15070:	bl	115b8 <_exit@plt>
   15074:	push	{r4, r5, r6, sl, fp, lr}
   15078:	add	fp, sp, #16
   1507c:	mov	r4, r0
   15080:	bl	11768 <__errno_location@plt>
   15084:	ldr	r6, [r0]
   15088:	mov	r5, r0
   1508c:	mov	r0, r4
   15090:	bl	11594 <free@plt>
   15094:	str	r6, [r5]
   15098:	pop	{r4, r5, r6, sl, fp, pc}
   1509c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   150a0:	add	fp, sp, #28
   150a4:	sub	sp, sp, #4
   150a8:	mov	r5, r0
   150ac:	mov	r0, r2
   150b0:	mov	r4, r2
   150b4:	mov	r8, r1
   150b8:	bl	117c8 <fileno@plt>
   150bc:	mov	r6, #0
   150c0:	cmp	r0, #0
   150c4:	beq	15104 <ftello64@plt+0x381c>
   150c8:	cmp	r0, #1
   150cc:	beq	15110 <ftello64@plt+0x3828>
   150d0:	cmp	r0, #2
   150d4:	beq	150ec <ftello64@plt+0x3804>
   150d8:	mov	r0, #2
   150dc:	mov	r1, #2
   150e0:	bl	11624 <dup2@plt>
   150e4:	subs	r6, r0, #2
   150e8:	movwne	r6, #1
   150ec:	mov	r0, #1
   150f0:	mov	r1, #1
   150f4:	bl	11624 <dup2@plt>
   150f8:	subs	r7, r0, #1
   150fc:	movwne	r7, #1
   15100:	b	15114 <ftello64@plt+0x382c>
   15104:	mov	r7, #0
   15108:	mov	r9, #0
   1510c:	b	151bc <ftello64@plt+0x38d4>
   15110:	mov	r7, #0
   15114:	mov	r0, #0
   15118:	mov	r1, #0
   1511c:	mov	sl, #0
   15120:	bl	11624 <dup2@plt>
   15124:	cmp	r0, #0
   15128:	mov	r9, #0
   1512c:	beq	15144 <ftello64@plt+0x385c>
   15130:	mov	r0, #0
   15134:	bl	15220 <ftello64@plt+0x3938>
   15138:	mov	r9, #1
   1513c:	cmp	r0, #0
   15140:	beq	151a0 <ftello64@plt+0x38b8>
   15144:	cmp	r7, #0
   15148:	beq	15160 <ftello64@plt+0x3878>
   1514c:	mov	r0, #1
   15150:	mov	sl, #1
   15154:	bl	15220 <ftello64@plt+0x3938>
   15158:	cmp	r0, #0
   1515c:	beq	151a0 <ftello64@plt+0x38b8>
   15160:	cmp	r6, #0
   15164:	beq	151b4 <ftello64@plt+0x38cc>
   15168:	mov	r0, #2
   1516c:	bl	15220 <ftello64@plt+0x3938>
   15170:	mov	r6, #1
   15174:	cmp	r0, #0
   15178:	bne	151b8 <ftello64@plt+0x38d0>
   1517c:	bl	11768 <__errno_location@plt>
   15180:	ldr	r8, [r0]
   15184:	mov	r4, r0
   15188:	mov	r0, #2
   1518c:	bl	118b8 <close@plt>
   15190:	mov	r5, #0
   15194:	cmp	sl, #0
   15198:	bne	151f4 <ftello64@plt+0x390c>
   1519c:	b	151fc <ftello64@plt+0x3914>
   151a0:	bl	11768 <__errno_location@plt>
   151a4:	ldr	r8, [r0]
   151a8:	mov	r4, r0
   151ac:	mov	r5, #0
   151b0:	b	151dc <ftello64@plt+0x38f4>
   151b4:	mov	r6, #0
   151b8:	mov	r7, sl
   151bc:	mov	r0, r5
   151c0:	mov	r1, r8
   151c4:	mov	r2, r4
   151c8:	bl	11708 <freopen64@plt>
   151cc:	mov	r5, r0
   151d0:	bl	11768 <__errno_location@plt>
   151d4:	ldr	r8, [r0]
   151d8:	mov	r4, r0
   151dc:	cmp	r6, #0
   151e0:	beq	151ec <ftello64@plt+0x3904>
   151e4:	mov	r0, #2
   151e8:	bl	118b8 <close@plt>
   151ec:	cmp	r7, #0
   151f0:	beq	151fc <ftello64@plt+0x3914>
   151f4:	mov	r0, #1
   151f8:	bl	118b8 <close@plt>
   151fc:	cmp	r9, #0
   15200:	beq	1520c <ftello64@plt+0x3924>
   15204:	mov	r0, #0
   15208:	bl	118b8 <close@plt>
   1520c:	cmp	r5, #0
   15210:	mov	r0, r5
   15214:	streq	r8, [r4]
   15218:	sub	sp, fp, #28
   1521c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15220:	push	{r4, sl, fp, lr}
   15224:	add	fp, sp, #8
   15228:	mov	r4, r0
   1522c:	movw	r0, #32140	; 0x7d8c
   15230:	mov	r1, #0
   15234:	movt	r0, #2
   15238:	bl	116c0 <open64@plt>
   1523c:	mov	r1, #1
   15240:	cmp	r0, r4
   15244:	beq	15264 <ftello64@plt+0x397c>
   15248:	cmp	r0, #0
   1524c:	bmi	15260 <ftello64@plt+0x3978>
   15250:	bl	118b8 <close@plt>
   15254:	bl	11768 <__errno_location@plt>
   15258:	mov	r1, #9
   1525c:	str	r1, [r0]
   15260:	mov	r1, #0
   15264:	mov	r0, r1
   15268:	pop	{r4, sl, fp, pc}
   1526c:	push	{r4, r5, fp, lr}
   15270:	add	fp, sp, #8
   15274:	cmp	r0, #0
   15278:	beq	1530c <ftello64@plt+0x3a24>
   1527c:	mov	r1, #47	; 0x2f
   15280:	mov	r4, r0
   15284:	bl	11840 <strrchr@plt>
   15288:	cmp	r0, #0
   1528c:	mov	r5, r4
   15290:	addne	r5, r0, #1
   15294:	sub	r0, r5, r4
   15298:	cmp	r0, #7
   1529c:	blt	152f0 <ftello64@plt+0x3a08>
   152a0:	movw	r1, #32206	; 0x7dce
   152a4:	sub	r0, r5, #7
   152a8:	mov	r2, #7
   152ac:	movt	r1, #2
   152b0:	bl	118a0 <strncmp@plt>
   152b4:	cmp	r0, #0
   152b8:	bne	152f0 <ftello64@plt+0x3a08>
   152bc:	movw	r1, #32214	; 0x7dd6
   152c0:	mov	r0, r5
   152c4:	mov	r2, #3
   152c8:	movt	r1, #2
   152cc:	bl	118a0 <strncmp@plt>
   152d0:	cmp	r0, #0
   152d4:	beq	152e0 <ftello64@plt+0x39f8>
   152d8:	mov	r4, r5
   152dc:	b	152f0 <ftello64@plt+0x3a08>
   152e0:	movw	r0, #37328	; 0x91d0
   152e4:	add	r4, r5, #3
   152e8:	movt	r0, #3
   152ec:	str	r4, [r0]
   152f0:	movw	r0, #37332	; 0x91d4
   152f4:	movt	r0, #3
   152f8:	str	r4, [r0]
   152fc:	movw	r0, #38924	; 0x980c
   15300:	movt	r0, #3
   15304:	str	r4, [r0]
   15308:	pop	{r4, r5, fp, pc}
   1530c:	movw	r0, #37344	; 0x91e0
   15310:	movt	r0, #3
   15314:	ldr	r1, [r0]
   15318:	movw	r0, #32150	; 0x7d96
   1531c:	movt	r0, #2
   15320:	bl	11894 <fputs@plt>
   15324:	bl	118ac <abort@plt>
   15328:	push	{r4, r5, r6, sl, fp, lr}
   1532c:	add	fp, sp, #16
   15330:	sub	sp, sp, #8
   15334:	mov	r4, r0
   15338:	mov	r0, #0
   1533c:	mov	r2, #5
   15340:	mov	r1, r4
   15344:	bl	1160c <dcgettext@plt>
   15348:	cmp	r0, r4
   1534c:	beq	1536c <ftello64@plt+0x3a84>
   15350:	mov	r1, r4
   15354:	mov	r5, r0
   15358:	bl	153c0 <ftello64@plt+0x3ad8>
   1535c:	cmp	r0, #0
   15360:	beq	15374 <ftello64@plt+0x3a8c>
   15364:	mov	r6, r5
   15368:	b	153b4 <ftello64@plt+0x3acc>
   1536c:	mov	r6, r4
   15370:	b	153b4 <ftello64@plt+0x3acc>
   15374:	mov	r0, r5
   15378:	bl	11750 <strlen@plt>
   1537c:	mov	r6, r0
   15380:	mov	r0, r4
   15384:	bl	11750 <strlen@plt>
   15388:	add	r0, r6, r0
   1538c:	add	r0, r0, #4
   15390:	bl	24754 <ftello64@plt+0x12e6c>
   15394:	movw	r3, #32218	; 0x7dda
   15398:	mov	r1, #1
   1539c:	mvn	r2, #0
   153a0:	mov	r6, r0
   153a4:	str	r5, [sp]
   153a8:	str	r4, [sp, #4]
   153ac:	movt	r3, #2
   153b0:	bl	11780 <__sprintf_chk@plt>
   153b4:	mov	r0, r6
   153b8:	sub	sp, fp, #16
   153bc:	pop	{r4, r5, r6, sl, fp, pc}
   153c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   153c4:	add	fp, sp, #28
   153c8:	sub	sp, sp, #124	; 0x7c
   153cc:	mov	r4, r0
   153d0:	mov	r0, r1
   153d4:	mov	r1, #2
   153d8:	bl	23fd4 <ftello64@plt+0x126ec>
   153dc:	mov	sl, r0
   153e0:	ldrb	r0, [r4]
   153e4:	cmp	r0, #0
   153e8:	beq	15650 <ftello64@plt+0x3d68>
   153ec:	add	r5, sp, #12
   153f0:	add	r6, sp, #68	; 0x44
   153f4:	mov	r9, #0
   153f8:	add	r8, r6, #4
   153fc:	add	r0, r5, #4
   15400:	str	r0, [sp, #4]
   15404:	str	r8, [sp]
   15408:	mov	r0, r4
   1540c:	mov	r1, sl
   15410:	bl	25994 <ftello64@plt+0x140ac>
   15414:	cmp	r0, #0
   15418:	beq	15650 <ftello64@plt+0x3d68>
   1541c:	mov	r7, r0
   15420:	bl	11678 <__ctype_get_mb_cur_max@plt>
   15424:	cmp	r0, #2
   15428:	bcc	1553c <ftello64@plt+0x3c54>
   1542c:	mov	r0, #1
   15430:	cmp	r4, r7
   15434:	strb	r9, [sp, #68]	; 0x44
   15438:	str	r4, [sp, #84]	; 0x54
   1543c:	str	r9, [r8]
   15440:	str	r9, [r8, #4]
   15444:	strb	r9, [sp, #80]	; 0x50
   15448:	str	r0, [sp, #8]
   1544c:	bcs	154a4 <ftello64@plt+0x3bbc>
   15450:	mov	r0, r6
   15454:	bl	263cc <ftello64@plt+0x14ae4>
   15458:	ldrb	r1, [sp, #92]	; 0x5c
   1545c:	ldr	r0, [sp, #96]	; 0x60
   15460:	cmp	r1, #0
   15464:	beq	15470 <ftello64@plt+0x3b88>
   15468:	cmp	r0, #0
   1546c:	beq	15674 <ftello64@plt+0x3d8c>
   15470:	strb	r9, [sp, #80]	; 0x50
   15474:	ldr	r2, [sp, #84]	; 0x54
   15478:	ldr	r3, [sp, #88]	; 0x58
   1547c:	add	r2, r2, r3
   15480:	cmp	r2, r7
   15484:	str	r2, [sp, #84]	; 0x54
   15488:	bcc	15450 <ftello64@plt+0x3b68>
   1548c:	cmp	r1, #0
   15490:	beq	154a4 <ftello64@plt+0x3bbc>
   15494:	bl	11774 <iswalnum@plt>
   15498:	clz	r0, r0
   1549c:	lsr	r0, r0, #5
   154a0:	str	r0, [sp, #8]
   154a4:	ldr	r0, [sp, #4]
   154a8:	strb	r9, [sp, #68]	; 0x44
   154ac:	str	r7, [sp, #84]	; 0x54
   154b0:	strb	r9, [sp, #12]
   154b4:	str	sl, [sp, #28]
   154b8:	str	r9, [r8]
   154bc:	str	r9, [r8, #4]
   154c0:	strb	r9, [sp, #80]	; 0x50
   154c4:	str	r9, [r0]
   154c8:	str	r9, [r0, #4]
   154cc:	strb	r9, [sp, #24]
   154d0:	mov	r0, r5
   154d4:	bl	263cc <ftello64@plt+0x14ae4>
   154d8:	ldrb	r0, [sp, #36]	; 0x24
   154dc:	cmp	r0, #0
   154e0:	beq	154f0 <ftello64@plt+0x3c08>
   154e4:	ldr	r0, [sp, #40]	; 0x28
   154e8:	cmp	r0, #0
   154ec:	beq	155c0 <ftello64@plt+0x3cd8>
   154f0:	mov	r0, r6
   154f4:	bl	263cc <ftello64@plt+0x14ae4>
   154f8:	ldrb	r0, [sp, #92]	; 0x5c
   154fc:	cmp	r0, #0
   15500:	beq	15510 <ftello64@plt+0x3c28>
   15504:	ldr	r0, [sp, #96]	; 0x60
   15508:	cmp	r0, #0
   1550c:	beq	15674 <ftello64@plt+0x3d8c>
   15510:	strb	r9, [sp, #80]	; 0x50
   15514:	strb	r9, [sp, #24]
   15518:	ldr	r0, [sp, #84]	; 0x54
   1551c:	ldr	r1, [sp, #88]	; 0x58
   15520:	add	r0, r0, r1
   15524:	ldr	r1, [sp, #32]
   15528:	str	r0, [sp, #84]	; 0x54
   1552c:	ldr	r0, [sp, #28]
   15530:	add	r0, r0, r1
   15534:	str	r0, [sp, #28]
   15538:	b	154d0 <ftello64@plt+0x3be8>
   1553c:	cmp	r4, r7
   15540:	mov	r8, #1
   15544:	mov	r4, #1
   15548:	bcs	15568 <ftello64@plt+0x3c80>
   1554c:	bl	11720 <__ctype_b_loc@plt>
   15550:	ldrb	r1, [r7, #-1]
   15554:	ldr	r0, [r0]
   15558:	ldrb	r0, [r0, r1, lsl #1]
   1555c:	mov	r1, #1
   15560:	and	r0, r0, #8
   15564:	eor	r4, r1, r0, lsr #3
   15568:	mov	r0, sl
   1556c:	mov	r5, sl
   15570:	bl	11750 <strlen@plt>
   15574:	ldrb	sl, [r7, r0]
   15578:	cmp	sl, #0
   1557c:	beq	15598 <ftello64@plt+0x3cb0>
   15580:	bl	11720 <__ctype_b_loc@plt>
   15584:	ldr	r0, [r0]
   15588:	mov	r1, #1
   1558c:	ldrb	r0, [r0, sl, lsl #1]
   15590:	and	r0, r0, #8
   15594:	eor	r8, r1, r0, lsr #3
   15598:	tst	r4, r8
   1559c:	bne	15668 <ftello64@plt+0x3d80>
   155a0:	ldrb	r0, [r7], #1
   155a4:	ldr	r8, [sp]
   155a8:	mov	sl, r5
   155ac:	add	r5, sp, #12
   155b0:	mov	r4, r7
   155b4:	cmp	r0, #0
   155b8:	bne	15644 <ftello64@plt+0x3d5c>
   155bc:	b	15650 <ftello64@plt+0x3d68>
   155c0:	mov	r0, r6
   155c4:	bl	263cc <ftello64@plt+0x14ae4>
   155c8:	ldrb	r0, [sp, #92]	; 0x5c
   155cc:	mov	r4, #1
   155d0:	mov	r1, #1
   155d4:	cmp	r0, #0
   155d8:	beq	155f8 <ftello64@plt+0x3d10>
   155dc:	ldr	r0, [sp, #96]	; 0x60
   155e0:	mov	r1, #1
   155e4:	cmp	r0, #0
   155e8:	beq	155f8 <ftello64@plt+0x3d10>
   155ec:	bl	11774 <iswalnum@plt>
   155f0:	clz	r0, r0
   155f4:	lsr	r1, r0, #5
   155f8:	ldr	r0, [sp, #8]
   155fc:	tst	r0, r1
   15600:	bne	15654 <ftello64@plt+0x3d6c>
   15604:	mov	r4, #0
   15608:	mov	r0, r6
   1560c:	strb	r4, [sp, #68]	; 0x44
   15610:	str	r7, [sp, #84]	; 0x54
   15614:	str	r4, [r8]
   15618:	str	r4, [r8, #4]
   1561c:	strb	r4, [sp, #80]	; 0x50
   15620:	bl	263cc <ftello64@plt+0x14ae4>
   15624:	ldrb	r0, [sp, #92]	; 0x5c
   15628:	cmp	r0, #0
   1562c:	beq	1563c <ftello64@plt+0x3d54>
   15630:	ldr	r0, [sp, #96]	; 0x60
   15634:	cmp	r0, #0
   15638:	beq	15654 <ftello64@plt+0x3d6c>
   1563c:	ldr	r0, [sp, #88]	; 0x58
   15640:	add	r4, r7, r0
   15644:	ldrb	r0, [r4]
   15648:	cmp	r0, #0
   1564c:	bne	15408 <ftello64@plt+0x3b20>
   15650:	mov	r4, #0
   15654:	mov	r0, sl
   15658:	bl	15074 <ftello64@plt+0x378c>
   1565c:	mov	r0, r4
   15660:	sub	sp, fp, #28
   15664:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15668:	mov	r4, #1
   1566c:	mov	sl, r5
   15670:	b	15654 <ftello64@plt+0x3d6c>
   15674:	bl	118ac <abort@plt>
   15678:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1567c:	add	fp, sp, #28
   15680:	sub	sp, sp, #12
   15684:	mov	r8, r0
   15688:	mov	r5, r1
   1568c:	mov	r0, #0
   15690:	mov	r2, #5
   15694:	mov	r7, #0
   15698:	mov	r1, r8
   1569c:	bl	1160c <dcgettext@plt>
   156a0:	mov	r4, r0
   156a4:	bl	256c0 <ftello64@plt+0x13dd8>
   156a8:	movw	r1, #32226	; 0x7de2
   156ac:	mov	r6, r0
   156b0:	movt	r1, #2
   156b4:	bl	25394 <ftello64@plt+0x13aac>
   156b8:	cmp	r0, #0
   156bc:	beq	15770 <ftello64@plt+0x3e88>
   156c0:	str	r4, [sp, #8]
   156c4:	movw	r4, #32226	; 0x7de2
   156c8:	mov	r0, r5
   156cc:	mov	r2, r6
   156d0:	movt	r4, #2
   156d4:	mov	r1, r4
   156d8:	bl	24c3c <ftello64@plt+0x13354>
   156dc:	mov	sl, r0
   156e0:	mov	r0, r6
   156e4:	bl	11750 <strlen@plt>
   156e8:	mov	r7, r0
   156ec:	add	r0, r0, #11
   156f0:	bl	24754 <ftello64@plt+0x12e6c>
   156f4:	mov	r1, r6
   156f8:	mov	r2, r7
   156fc:	mov	r9, r0
   15700:	bl	115c4 <memcpy@plt>
   15704:	movw	r0, #32232	; 0x7de8
   15708:	movw	r1, #18764	; 0x494c
   1570c:	mov	r2, r9
   15710:	movt	r0, #2
   15714:	movt	r1, #84	; 0x54
   15718:	vldr	d16, [r0]
   1571c:	add	r0, r9, r7
   15720:	str	r1, [r0, #7]
   15724:	mov	r1, r4
   15728:	vst1.8	{d16}, [r0]
   1572c:	mov	r0, r5
   15730:	bl	24c3c <ftello64@plt+0x13354>
   15734:	mov	r7, r0
   15738:	mov	r0, r9
   1573c:	bl	15074 <ftello64@plt+0x378c>
   15740:	mov	r5, #0
   15744:	cmp	r7, #0
   15748:	beq	15768 <ftello64@plt+0x3e80>
   1574c:	mov	r0, r7
   15750:	mov	r1, #63	; 0x3f
   15754:	bl	1175c <strchr@plt>
   15758:	cmp	r0, #0
   1575c:	beq	1577c <ftello64@plt+0x3e94>
   15760:	mov	r0, r7
   15764:	bl	15074 <ftello64@plt+0x378c>
   15768:	mov	r7, #0
   1576c:	b	15780 <ftello64@plt+0x3e98>
   15770:	mov	sl, r5
   15774:	mov	r9, #0
   15778:	b	15788 <ftello64@plt+0x3ea0>
   1577c:	mov	r5, r7
   15780:	ldr	r4, [sp, #8]
   15784:	mov	r9, sl
   15788:	cmp	r5, #0
   1578c:	mov	r6, r5
   15790:	mov	r0, r4
   15794:	mov	r1, r8
   15798:	moveq	r6, r8
   1579c:	cmp	sl, #0
   157a0:	movne	r6, sl
   157a4:	bl	11558 <strcmp@plt>
   157a8:	cmp	r0, #0
   157ac:	beq	15820 <ftello64@plt+0x3f38>
   157b0:	mov	r0, r4
   157b4:	mov	r1, r8
   157b8:	bl	153c0 <ftello64@plt+0x3ad8>
   157bc:	cmp	r0, #0
   157c0:	bne	157fc <ftello64@plt+0x3f14>
   157c4:	cmp	sl, #0
   157c8:	beq	157e0 <ftello64@plt+0x3ef8>
   157cc:	mov	r0, r4
   157d0:	mov	r1, sl
   157d4:	bl	153c0 <ftello64@plt+0x3ad8>
   157d8:	cmp	r0, #0
   157dc:	bne	157fc <ftello64@plt+0x3f14>
   157e0:	cmp	r5, #0
   157e4:	beq	15850 <ftello64@plt+0x3f68>
   157e8:	mov	r0, r4
   157ec:	mov	r1, r5
   157f0:	bl	153c0 <ftello64@plt+0x3ad8>
   157f4:	cmp	r0, #0
   157f8:	beq	15850 <ftello64@plt+0x3f68>
   157fc:	cmp	r9, #0
   15800:	beq	1580c <ftello64@plt+0x3f24>
   15804:	mov	r0, r9
   15808:	bl	15074 <ftello64@plt+0x378c>
   1580c:	cmp	r7, #0
   15810:	beq	158b0 <ftello64@plt+0x3fc8>
   15814:	mov	r0, r7
   15818:	bl	15074 <ftello64@plt+0x378c>
   1581c:	b	158b0 <ftello64@plt+0x3fc8>
   15820:	cmp	r9, #0
   15824:	cmpne	r9, r6
   15828:	beq	15834 <ftello64@plt+0x3f4c>
   1582c:	mov	r0, r9
   15830:	bl	15074 <ftello64@plt+0x378c>
   15834:	cmp	r7, #0
   15838:	cmpne	r7, r6
   1583c:	beq	15848 <ftello64@plt+0x3f60>
   15840:	mov	r0, r7
   15844:	bl	15074 <ftello64@plt+0x378c>
   15848:	mov	r4, r6
   1584c:	b	158b0 <ftello64@plt+0x3fc8>
   15850:	mov	r0, r4
   15854:	bl	11750 <strlen@plt>
   15858:	mov	r5, r0
   1585c:	mov	r0, r6
   15860:	bl	11750 <strlen@plt>
   15864:	add	r0, r5, r0
   15868:	add	r0, r0, #4
   1586c:	bl	24754 <ftello64@plt+0x12e6c>
   15870:	movw	r3, #32218	; 0x7dda
   15874:	mov	r1, #1
   15878:	mvn	r2, #0
   1587c:	mov	r5, r0
   15880:	stm	sp, {r4, r6}
   15884:	movt	r3, #2
   15888:	bl	11780 <__sprintf_chk@plt>
   1588c:	cmp	r9, #0
   15890:	beq	1589c <ftello64@plt+0x3fb4>
   15894:	mov	r0, r9
   15898:	bl	15074 <ftello64@plt+0x378c>
   1589c:	cmp	r7, #0
   158a0:	beq	158ac <ftello64@plt+0x3fc4>
   158a4:	mov	r0, r7
   158a8:	bl	15074 <ftello64@plt+0x378c>
   158ac:	mov	r4, r5
   158b0:	mov	r0, r4
   158b4:	sub	sp, fp, #28
   158b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   158bc:	push	{r4, r5, r6, sl, fp, lr}
   158c0:	add	fp, sp, #16
   158c4:	mov	r4, r0
   158c8:	movw	r0, #38928	; 0x9810
   158cc:	movt	r0, #3
   158d0:	cmp	r4, #0
   158d4:	moveq	r4, r0
   158d8:	bl	11768 <__errno_location@plt>
   158dc:	ldr	r6, [r0]
   158e0:	mov	r5, r0
   158e4:	mov	r0, r4
   158e8:	mov	r1, #48	; 0x30
   158ec:	bl	24aa4 <ftello64@plt+0x131bc>
   158f0:	str	r6, [r5]
   158f4:	pop	{r4, r5, r6, sl, fp, pc}
   158f8:	movw	r1, #38928	; 0x9810
   158fc:	cmp	r0, #0
   15900:	movt	r1, #3
   15904:	movne	r1, r0
   15908:	ldr	r0, [r1]
   1590c:	bx	lr
   15910:	movw	r2, #38928	; 0x9810
   15914:	cmp	r0, #0
   15918:	movt	r2, #3
   1591c:	movne	r2, r0
   15920:	str	r1, [r2]
   15924:	bx	lr
   15928:	movw	r3, #38928	; 0x9810
   1592c:	cmp	r0, #0
   15930:	and	r2, r2, #1
   15934:	movt	r3, #3
   15938:	movne	r3, r0
   1593c:	ubfx	r0, r1, #5, #3
   15940:	and	r1, r1, #31
   15944:	add	ip, r3, r0, lsl #2
   15948:	mov	r0, #1
   1594c:	ldr	r3, [ip, #8]
   15950:	and	r0, r0, r3, lsr r1
   15954:	eor	r2, r0, r2
   15958:	eor	r1, r3, r2, lsl r1
   1595c:	str	r1, [ip, #8]
   15960:	bx	lr
   15964:	movw	r2, #38928	; 0x9810
   15968:	cmp	r0, #0
   1596c:	movt	r2, #3
   15970:	movne	r2, r0
   15974:	ldr	r0, [r2, #4]
   15978:	str	r1, [r2, #4]
   1597c:	bx	lr
   15980:	push	{fp, lr}
   15984:	mov	fp, sp
   15988:	movw	r3, #38928	; 0x9810
   1598c:	cmp	r0, #0
   15990:	movt	r3, #3
   15994:	movne	r3, r0
   15998:	cmp	r1, #0
   1599c:	mov	r0, #10
   159a0:	cmpne	r2, #0
   159a4:	str	r0, [r3]
   159a8:	bne	159b0 <ftello64@plt+0x40c8>
   159ac:	bl	118ac <abort@plt>
   159b0:	str	r1, [r3, #40]	; 0x28
   159b4:	str	r2, [r3, #44]	; 0x2c
   159b8:	pop	{fp, pc}
   159bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   159c0:	add	fp, sp, #28
   159c4:	sub	sp, sp, #20
   159c8:	mov	r7, r0
   159cc:	ldr	r0, [fp, #8]
   159d0:	movw	r5, #38928	; 0x9810
   159d4:	mov	r8, r3
   159d8:	mov	r9, r2
   159dc:	mov	sl, r1
   159e0:	movt	r5, #3
   159e4:	cmp	r0, #0
   159e8:	movne	r5, r0
   159ec:	bl	11768 <__errno_location@plt>
   159f0:	ldr	r2, [r5, #40]	; 0x28
   159f4:	ldr	r3, [r5, #44]	; 0x2c
   159f8:	mov	r4, r0
   159fc:	ldm	r5, {r0, r1}
   15a00:	add	r5, r5, #8
   15a04:	ldr	r6, [r4]
   15a08:	stm	sp, {r0, r1, r5}
   15a0c:	mov	r0, r7
   15a10:	mov	r1, sl
   15a14:	str	r2, [sp, #12]
   15a18:	str	r3, [sp, #16]
   15a1c:	mov	r2, r9
   15a20:	mov	r3, r8
   15a24:	bl	15a34 <ftello64@plt+0x414c>
   15a28:	str	r6, [r4]
   15a2c:	sub	sp, fp, #28
   15a30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15a34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15a38:	add	fp, sp, #28
   15a3c:	sub	sp, sp, #156	; 0x9c
   15a40:	mov	r5, r0
   15a44:	add	r0, r2, #1
   15a48:	mov	r6, r1
   15a4c:	mov	sl, r3
   15a50:	str	r2, [fp, #-80]	; 0xffffffb0
   15a54:	str	r0, [sp, #72]	; 0x48
   15a58:	ldr	r0, [fp, #12]
   15a5c:	and	r1, r0, #1
   15a60:	str	r1, [sp, #32]
   15a64:	and	r1, r0, #4
   15a68:	str	r1, [sp, #28]
   15a6c:	ubfx	r9, r0, #1, #1
   15a70:	bl	11678 <__ctype_get_mb_cur_max@plt>
   15a74:	str	r0, [sp, #40]	; 0x28
   15a78:	ldr	r0, [fp, #24]
   15a7c:	ldr	r7, [fp, #8]
   15a80:	mov	r1, #0
   15a84:	mov	lr, #0
   15a88:	str	r5, [fp, #-84]	; 0xffffffac
   15a8c:	str	r1, [sp, #60]	; 0x3c
   15a90:	mov	r1, #1
   15a94:	str	r1, [fp, #-48]	; 0xffffffd0
   15a98:	str	r0, [sp, #80]	; 0x50
   15a9c:	ldr	r0, [fp, #20]
   15aa0:	str	r0, [sp, #76]	; 0x4c
   15aa4:	mov	r0, #0
   15aa8:	str	r0, [sp, #56]	; 0x38
   15aac:	mov	r0, #0
   15ab0:	str	r0, [fp, #-88]	; 0xffffffa8
   15ab4:	mov	r0, #0
   15ab8:	str	r0, [fp, #-72]	; 0xffffffb8
   15abc:	mov	r0, #0
   15ac0:	cmp	r7, #10
   15ac4:	bhi	16aa0 <ftello64@plt+0x51b8>
   15ac8:	add	r1, pc, #24
   15acc:	ldr	r4, [fp, #-80]	; 0xffffffb0
   15ad0:	mov	ip, r6
   15ad4:	mov	r8, #0
   15ad8:	mov	r2, #1
   15adc:	mov	r6, #0
   15ae0:	mov	r3, sl
   15ae4:	ldr	pc, [r1, r7, lsl #2]
   15ae8:	ldrdeq	r5, [r1], -r4
   15aec:	andeq	r5, r1, r8, lsr #24
   15af0:	andeq	r5, r1, r8, ror #23
   15af4:	andeq	r5, r1, ip, asr #23
   15af8:	andeq	r5, r1, ip, lsl ip
   15afc:	andeq	r5, r1, r0, asr ip
   15b00:	strdeq	r5, [r1], -r8
   15b04:	ldrdeq	r5, [r1], -r4
   15b08:	andeq	r5, r1, r4, lsl fp
   15b0c:	andeq	r5, r1, r4, lsl fp
   15b10:	andeq	r5, r1, r4, asr fp
   15b14:	movw	r0, #32324	; 0x7e44
   15b18:	mov	r1, r7
   15b1c:	mov	r6, r5
   15b20:	mov	r4, ip
   15b24:	mov	r5, lr
   15b28:	movt	r0, #2
   15b2c:	bl	17204 <ftello64@plt+0x591c>
   15b30:	str	r0, [sp, #76]	; 0x4c
   15b34:	movw	r0, #34051	; 0x8503
   15b38:	mov	r1, r7
   15b3c:	movt	r0, #2
   15b40:	bl	17204 <ftello64@plt+0x591c>
   15b44:	mov	lr, r5
   15b48:	mov	r5, r6
   15b4c:	mov	ip, r4
   15b50:	str	r0, [sp, #80]	; 0x50
   15b54:	mov	r8, #0
   15b58:	tst	r9, #1
   15b5c:	str	lr, [sp, #44]	; 0x2c
   15b60:	bne	15b98 <ftello64@plt+0x42b0>
   15b64:	ldr	r0, [sp, #76]	; 0x4c
   15b68:	ldrb	r0, [r0]
   15b6c:	cmp	r0, #0
   15b70:	beq	15b98 <ftello64@plt+0x42b0>
   15b74:	ldr	r1, [sp, #76]	; 0x4c
   15b78:	mov	r8, #0
   15b7c:	add	r1, r1, #1
   15b80:	cmp	r8, ip
   15b84:	strbcc	r0, [r5, r8]
   15b88:	ldrb	r0, [r1, r8]
   15b8c:	add	r8, r8, #1
   15b90:	cmp	r0, #0
   15b94:	bne	15b80 <ftello64@plt+0x4298>
   15b98:	ldr	r6, [sp, #80]	; 0x50
   15b9c:	mov	r4, ip
   15ba0:	mov	r0, r6
   15ba4:	bl	11750 <strlen@plt>
   15ba8:	mov	ip, r4
   15bac:	ldr	r4, [fp, #-80]	; 0xffffffb0
   15bb0:	ldr	lr, [sp, #44]	; 0x2c
   15bb4:	str	r6, [fp, #-88]	; 0xffffffa8
   15bb8:	str	r0, [fp, #-72]	; 0xffffffb8
   15bbc:	mov	r2, #1
   15bc0:	mov	r6, r9
   15bc4:	mov	r3, sl
   15bc8:	b	15cd4 <ftello64@plt+0x43ec>
   15bcc:	mov	r0, #1
   15bd0:	b	15c28 <ftello64@plt+0x4340>
   15bd4:	mov	r7, #0
   15bd8:	mov	r8, #0
   15bdc:	mov	r2, r0
   15be0:	mov	r6, #0
   15be4:	b	15cd4 <ftello64@plt+0x43ec>
   15be8:	tst	r9, #1
   15bec:	bne	15c28 <ftello64@plt+0x4340>
   15bf0:	mov	r2, r0
   15bf4:	b	15c80 <ftello64@plt+0x4398>
   15bf8:	mov	r0, #1
   15bfc:	mov	r8, #0
   15c00:	mov	r7, #5
   15c04:	mov	r2, #1
   15c08:	str	r0, [fp, #-72]	; 0xffffffb8
   15c0c:	movw	r0, #31617	; 0x7b81
   15c10:	movt	r0, #2
   15c14:	str	r0, [fp, #-88]	; 0xffffffa8
   15c18:	b	15c48 <ftello64@plt+0x4360>
   15c1c:	mov	r2, #1
   15c20:	tst	r9, #1
   15c24:	beq	15c80 <ftello64@plt+0x4398>
   15c28:	mov	r1, #1
   15c2c:	mov	r8, #0
   15c30:	mov	r7, #2
   15c34:	mov	r2, r0
   15c38:	str	r1, [fp, #-72]	; 0xffffffb8
   15c3c:	movw	r1, #34051	; 0x8503
   15c40:	movt	r1, #2
   15c44:	str	r1, [fp, #-88]	; 0xffffffa8
   15c48:	mov	r6, #1
   15c4c:	b	15cd4 <ftello64@plt+0x43ec>
   15c50:	tst	r9, #1
   15c54:	beq	15ca4 <ftello64@plt+0x43bc>
   15c58:	mov	r0, #1
   15c5c:	mov	r8, #0
   15c60:	mov	r2, #1
   15c64:	mov	r6, #1
   15c68:	mov	r7, #5
   15c6c:	str	r0, [fp, #-72]	; 0xffffffb8
   15c70:	movw	r0, #31617	; 0x7b81
   15c74:	movt	r0, #2
   15c78:	str	r0, [fp, #-88]	; 0xffffffa8
   15c7c:	b	15cd4 <ftello64@plt+0x43ec>
   15c80:	cmp	ip, #0
   15c84:	mov	r8, #1
   15c88:	mov	r6, #0
   15c8c:	mov	r7, #2
   15c90:	movne	r0, #39	; 0x27
   15c94:	strbne	r0, [r5]
   15c98:	movw	r0, #34051	; 0x8503
   15c9c:	movt	r0, #2
   15ca0:	b	15cc8 <ftello64@plt+0x43e0>
   15ca4:	cmp	ip, #0
   15ca8:	mov	r8, #1
   15cac:	mov	r2, #1
   15cb0:	mov	r7, #5
   15cb4:	mov	r6, #0
   15cb8:	movne	r0, #34	; 0x22
   15cbc:	strbne	r0, [r5]
   15cc0:	movw	r0, #31617	; 0x7b81
   15cc4:	movt	r0, #2
   15cc8:	str	r0, [fp, #-88]	; 0xffffffa8
   15ccc:	mov	r0, #1
   15cd0:	str	r0, [fp, #-72]	; 0xffffffb8
   15cd4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   15cd8:	str	r7, [fp, #-68]	; 0xffffffbc
   15cdc:	str	r6, [fp, #-76]	; 0xffffffb4
   15ce0:	str	r2, [sp, #84]	; 0x54
   15ce4:	cmp	r0, #0
   15ce8:	movwne	r0, #1
   15cec:	and	r1, r0, r6
   15cf0:	and	r1, r2, r1
   15cf4:	str	r1, [sp, #48]	; 0x30
   15cf8:	sub	r1, r7, #2
   15cfc:	clz	r1, r1
   15d00:	lsr	r1, r1, #5
   15d04:	and	r1, r1, r6
   15d08:	str	r1, [sp, #64]	; 0x40
   15d0c:	subs	r1, r7, #2
   15d10:	eor	r7, r6, #1
   15d14:	movwne	r1, #1
   15d18:	str	r7, [sp, #92]	; 0x5c
   15d1c:	orr	r7, r1, r7
   15d20:	and	r1, r1, r2
   15d24:	and	r0, r0, r1
   15d28:	str	r7, [sp, #68]	; 0x44
   15d2c:	mov	r7, #0
   15d30:	str	r0, [fp, #-60]	; 0xffffffc4
   15d34:	orr	r0, r1, r6
   15d38:	ldr	r1, [fp, #16]
   15d3c:	eor	r0, r0, #1
   15d40:	clz	r1, r1
   15d44:	lsr	r1, r1, #5
   15d48:	orr	r0, r1, r0
   15d4c:	str	r0, [fp, #-64]	; 0xffffffc0
   15d50:	eor	r0, r2, #1
   15d54:	str	r0, [sp, #52]	; 0x34
   15d58:	cmn	r3, #1
   15d5c:	beq	15d6c <ftello64@plt+0x4484>
   15d60:	cmp	r7, r3
   15d64:	bne	15d78 <ftello64@plt+0x4490>
   15d68:	b	168d4 <ftello64@plt+0x4fec>
   15d6c:	ldrb	r0, [r4, r7]
   15d70:	cmp	r0, #0
   15d74:	beq	168dc <ftello64@plt+0x4ff4>
   15d78:	ldr	r0, [fp, #-60]	; 0xffffffc4
   15d7c:	cmp	r0, #0
   15d80:	beq	15dc8 <ftello64@plt+0x44e0>
   15d84:	ldr	r0, [fp, #-72]	; 0xffffffb8
   15d88:	add	r5, r7, r0
   15d8c:	cmp	r0, #2
   15d90:	bcc	15ddc <ftello64@plt+0x44f4>
   15d94:	mov	r0, #0
   15d98:	cmn	r3, #1
   15d9c:	str	r0, [fp, #-56]	; 0xffffffc8
   15da0:	bne	15de4 <ftello64@plt+0x44fc>
   15da4:	mov	r0, r4
   15da8:	mov	r4, ip
   15dac:	mov	r6, lr
   15db0:	bl	11750 <strlen@plt>
   15db4:	mov	ip, r4
   15db8:	ldr	r4, [fp, #-80]	; 0xffffffb0
   15dbc:	mov	lr, r6
   15dc0:	mov	r3, r0
   15dc4:	b	15de4 <ftello64@plt+0x44fc>
   15dc8:	mov	r0, #0
   15dcc:	mov	sl, r3
   15dd0:	str	r0, [fp, #-56]	; 0xffffffc8
   15dd4:	mov	r0, #0
   15dd8:	b	15e50 <ftello64@plt+0x4568>
   15ddc:	mov	r0, #0
   15de0:	str	r0, [fp, #-56]	; 0xffffffc8
   15de4:	cmp	r5, r3
   15de8:	bls	15dfc <ftello64@plt+0x4514>
   15dec:	ldr	r5, [fp, #-84]	; 0xffffffac
   15df0:	mov	r0, #0
   15df4:	mov	sl, r3
   15df8:	b	15e50 <ftello64@plt+0x4568>
   15dfc:	ldr	r1, [fp, #-88]	; 0xffffffa8
   15e00:	ldr	r2, [fp, #-72]	; 0xffffffb8
   15e04:	add	r0, r4, r7
   15e08:	mov	r5, lr
   15e0c:	mov	r6, ip
   15e10:	mov	sl, r3
   15e14:	bl	11744 <bcmp@plt>
   15e18:	ldr	r2, [sp, #92]	; 0x5c
   15e1c:	cmp	r0, #0
   15e20:	ldr	r3, [fp, #-84]	; 0xffffffac
   15e24:	mov	r1, r0
   15e28:	movwne	r1, #1
   15e2c:	orr	r1, r1, r2
   15e30:	tst	r1, #1
   15e34:	beq	16960 <ftello64@plt+0x5078>
   15e38:	ldr	r4, [fp, #-80]	; 0xffffffb0
   15e3c:	clz	r0, r0
   15e40:	mov	lr, r5
   15e44:	mov	ip, r6
   15e48:	mov	r5, r3
   15e4c:	lsr	r0, r0, #5
   15e50:	str	r0, [fp, #-52]	; 0xffffffcc
   15e54:	ldrb	r6, [r4, r7]
   15e58:	cmp	r6, #126	; 0x7e
   15e5c:	bhi	16384 <ftello64@plt+0x4a9c>
   15e60:	add	r3, pc, #16
   15e64:	mov	r9, #1
   15e68:	mov	r2, #110	; 0x6e
   15e6c:	mov	r0, #97	; 0x61
   15e70:	mov	r1, #0
   15e74:	ldr	pc, [r3, r6, lsl #2]
   15e78:	andeq	r6, r1, r8, ror #3
   15e7c:	andeq	r6, r1, r4, lsl #7
   15e80:	andeq	r6, r1, r4, lsl #7
   15e84:	andeq	r6, r1, r4, lsl #7
   15e88:	andeq	r6, r1, r4, lsl #7
   15e8c:	andeq	r6, r1, r4, lsl #7
   15e90:	andeq	r6, r1, r4, lsl #7
   15e94:	andeq	r6, r1, r4, lsl #8
   15e98:	andeq	r6, r1, r8, asr #3
   15e9c:	andeq	r6, r1, r0, asr #3
   15ea0:	ldrdeq	r6, [r1], -r4
   15ea4:	andeq	r6, r1, ip, ror #5
   15ea8:			; <UNDEFINED> instruction: 0x000161b8
   15eac:	ldrdeq	r6, [r1], -r0
   15eb0:	andeq	r6, r1, r4, lsl #7
   15eb4:	andeq	r6, r1, r4, lsl #7
   15eb8:	andeq	r6, r1, r4, lsl #7
   15ebc:	andeq	r6, r1, r4, lsl #7
   15ec0:	andeq	r6, r1, r4, lsl #7
   15ec4:	andeq	r6, r1, r4, lsl #7
   15ec8:	andeq	r6, r1, r4, lsl #7
   15ecc:	andeq	r6, r1, r4, lsl #7
   15ed0:	andeq	r6, r1, r4, lsl #7
   15ed4:	andeq	r6, r1, r4, lsl #7
   15ed8:	andeq	r6, r1, r4, lsl #7
   15edc:	andeq	r6, r1, r4, lsl #7
   15ee0:	andeq	r6, r1, r4, lsl #7
   15ee4:	andeq	r6, r1, r4, lsl #7
   15ee8:	andeq	r6, r1, r4, lsl #7
   15eec:	andeq	r6, r1, r4, lsl #7
   15ef0:	andeq	r6, r1, r4, lsl #7
   15ef4:	andeq	r6, r1, r4, lsl #7
   15ef8:	andeq	r6, r1, r8, ror #2
   15efc:	andeq	r6, r1, ip, ror #2
   15f00:	andeq	r6, r1, ip, ror #2
   15f04:	andeq	r6, r1, r0, asr r1
   15f08:	andeq	r6, r1, ip, ror #2
   15f0c:	andeq	r6, r1, r4, ror r0
   15f10:	andeq	r6, r1, ip, ror #2
   15f14:	strdeq	r6, [r1], -r4
   15f18:	andeq	r6, r1, ip, ror #2
   15f1c:	andeq	r6, r1, ip, ror #2
   15f20:	andeq	r6, r1, ip, ror #2
   15f24:	andeq	r6, r1, r4, ror r0
   15f28:	andeq	r6, r1, r4, ror r0
   15f2c:	andeq	r6, r1, r4, ror r0
   15f30:	andeq	r6, r1, r4, ror r0
   15f34:	andeq	r6, r1, r4, ror r0
   15f38:	andeq	r6, r1, r4, ror r0
   15f3c:	andeq	r6, r1, r4, ror r0
   15f40:	andeq	r6, r1, r4, ror r0
   15f44:	andeq	r6, r1, r4, ror r0
   15f48:	andeq	r6, r1, r4, ror r0
   15f4c:	andeq	r6, r1, r4, ror r0
   15f50:	andeq	r6, r1, r4, ror r0
   15f54:	andeq	r6, r1, r4, ror r0
   15f58:	andeq	r6, r1, r4, ror r0
   15f5c:	andeq	r6, r1, r4, ror r0
   15f60:	andeq	r6, r1, r4, ror r0
   15f64:	andeq	r6, r1, ip, ror #2
   15f68:	andeq	r6, r1, ip, ror #2
   15f6c:	andeq	r6, r1, ip, ror #2
   15f70:	andeq	r6, r1, ip, ror #2
   15f74:	andeq	r6, r1, r0, asr #5
   15f78:	andeq	r6, r1, r4, lsl #7
   15f7c:	andeq	r6, r1, r4, ror r0
   15f80:	andeq	r6, r1, r4, ror r0
   15f84:	andeq	r6, r1, r4, ror r0
   15f88:	andeq	r6, r1, r4, ror r0
   15f8c:	andeq	r6, r1, r4, ror r0
   15f90:	andeq	r6, r1, r4, ror r0
   15f94:	andeq	r6, r1, r4, ror r0
   15f98:	andeq	r6, r1, r4, ror r0
   15f9c:	andeq	r6, r1, r4, ror r0
   15fa0:	andeq	r6, r1, r4, ror r0
   15fa4:	andeq	r6, r1, r4, ror r0
   15fa8:	andeq	r6, r1, r4, ror r0
   15fac:	andeq	r6, r1, r4, ror r0
   15fb0:	andeq	r6, r1, r4, ror r0
   15fb4:	andeq	r6, r1, r4, ror r0
   15fb8:	andeq	r6, r1, r4, ror r0
   15fbc:	andeq	r6, r1, r4, ror r0
   15fc0:	andeq	r6, r1, r4, ror r0
   15fc4:	andeq	r6, r1, r4, ror r0
   15fc8:	andeq	r6, r1, r4, ror r0
   15fcc:	andeq	r6, r1, r4, ror r0
   15fd0:	andeq	r6, r1, r4, ror r0
   15fd4:	andeq	r6, r1, r4, ror r0
   15fd8:	andeq	r6, r1, r4, ror r0
   15fdc:	andeq	r6, r1, r4, ror r0
   15fe0:	andeq	r6, r1, r4, ror r0
   15fe4:	andeq	r6, r1, ip, ror #2
   15fe8:	muleq	r1, r4, r1
   15fec:	andeq	r6, r1, r4, ror r0
   15ff0:	andeq	r6, r1, ip, ror #2
   15ff4:	andeq	r6, r1, r4, ror r0
   15ff8:	andeq	r6, r1, ip, ror #2
   15ffc:	andeq	r6, r1, r4, ror r0
   16000:	andeq	r6, r1, r4, ror r0
   16004:	andeq	r6, r1, r4, ror r0
   16008:	andeq	r6, r1, r4, ror r0
   1600c:	andeq	r6, r1, r4, ror r0
   16010:	andeq	r6, r1, r4, ror r0
   16014:	andeq	r6, r1, r4, ror r0
   16018:	andeq	r6, r1, r4, ror r0
   1601c:	andeq	r6, r1, r4, ror r0
   16020:	andeq	r6, r1, r4, ror r0
   16024:	andeq	r6, r1, r4, ror r0
   16028:	andeq	r6, r1, r4, ror r0
   1602c:	andeq	r6, r1, r4, ror r0
   16030:	andeq	r6, r1, r4, ror r0
   16034:	andeq	r6, r1, r4, ror r0
   16038:	andeq	r6, r1, r4, ror r0
   1603c:	andeq	r6, r1, r4, ror r0
   16040:	andeq	r6, r1, r4, ror r0
   16044:	andeq	r6, r1, r4, ror r0
   16048:	andeq	r6, r1, r4, ror r0
   1604c:	andeq	r6, r1, r4, ror r0
   16050:	andeq	r6, r1, r4, ror r0
   16054:	andeq	r6, r1, r4, ror r0
   16058:	andeq	r6, r1, r4, ror r0
   1605c:	andeq	r6, r1, r4, ror r0
   16060:	andeq	r6, r1, r4, ror r0
   16064:	andeq	r6, r1, r8, lsr #2
   16068:	andeq	r6, r1, ip, ror #2
   1606c:	andeq	r6, r1, r8, lsr #2
   16070:	andeq	r6, r1, r0, asr r1
   16074:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16078:	tst	r0, #1
   1607c:	bne	160a8 <ftello64@plt+0x47c0>
   16080:	ldr	r1, [fp, #16]
   16084:	ubfx	r0, r6, #5, #3
   16088:	mov	r2, #1
   1608c:	ldr	r0, [r1, r0, lsl #2]
   16090:	and	r1, r6, #31
   16094:	tst	r0, r2, lsl r1
   16098:	beq	160a8 <ftello64@plt+0x47c0>
   1609c:	mov	r0, r6
   160a0:	mov	r1, r9
   160a4:	b	160bc <ftello64@plt+0x47d4>
   160a8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   160ac:	mov	r1, r9
   160b0:	cmp	r0, #0
   160b4:	mov	r0, r6
   160b8:	beq	16808 <ftello64@plt+0x4f20>
   160bc:	ldr	r2, [fp, #-76]	; 0xffffffb4
   160c0:	tst	r2, #1
   160c4:	bne	169a4 <ftello64@plt+0x50bc>
   160c8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   160cc:	subs	r2, r2, #2
   160d0:	movwne	r2, #1
   160d4:	orr	r2, r2, lr
   160d8:	tst	r2, #1
   160dc:	bne	16114 <ftello64@plt+0x482c>
   160e0:	cmp	r8, ip
   160e4:	mov	lr, #1
   160e8:	movcc	r2, #39	; 0x27
   160ec:	strbcc	r2, [r5, r8]
   160f0:	add	r2, r8, #1
   160f4:	cmp	r2, ip
   160f8:	movcc	r3, #36	; 0x24
   160fc:	strbcc	r3, [r5, r2]
   16100:	add	r2, r8, #2
   16104:	add	r8, r8, #3
   16108:	cmp	r2, ip
   1610c:	movcc	r3, #39	; 0x27
   16110:	strbcc	r3, [r5, r2]
   16114:	cmp	r8, ip
   16118:	movcc	r2, #92	; 0x5c
   1611c:	strbcc	r2, [r5, r8]
   16120:	add	r8, r8, #1
   16124:	b	16848 <ftello64@plt+0x4f60>
   16128:	cmp	sl, #1
   1612c:	beq	16150 <ftello64@plt+0x4868>
   16130:	mov	r9, #0
   16134:	cmn	sl, #1
   16138:	bne	1615c <ftello64@plt+0x4874>
   1613c:	ldrb	r0, [r4, #1]
   16140:	cmp	r0, #0
   16144:	beq	16150 <ftello64@plt+0x4868>
   16148:	mvn	sl, #0
   1614c:	b	1615c <ftello64@plt+0x4874>
   16150:	mov	r9, #0
   16154:	cmp	r7, #0
   16158:	beq	16168 <ftello64@plt+0x4880>
   1615c:	mov	r0, #0
   16160:	str	r0, [fp, #-56]	; 0xffffffc8
   16164:	b	16074 <ftello64@plt+0x478c>
   16168:	mov	r1, #1
   1616c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16170:	cmp	r0, #2
   16174:	bne	1618c <ftello64@plt+0x48a4>
   16178:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1617c:	mov	r9, r1
   16180:	tst	r0, #1
   16184:	beq	16074 <ftello64@plt+0x478c>
   16188:	b	169a4 <ftello64@plt+0x50bc>
   1618c:	mov	r9, r1
   16190:	b	16074 <ftello64@plt+0x478c>
   16194:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16198:	cmp	r0, #2
   1619c:	bne	163e0 <ftello64@plt+0x4af8>
   161a0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   161a4:	tst	r0, #1
   161a8:	bne	169a4 <ftello64@plt+0x50bc>
   161ac:	mov	r0, #0
   161b0:	str	r0, [fp, #-56]	; 0xffffffc8
   161b4:	b	163f8 <ftello64@plt+0x4b10>
   161b8:	mov	r0, #102	; 0x66
   161bc:	b	16404 <ftello64@plt+0x4b1c>
   161c0:	mov	r2, #116	; 0x74
   161c4:	b	161d4 <ftello64@plt+0x48ec>
   161c8:	mov	r0, #98	; 0x62
   161cc:	b	16404 <ftello64@plt+0x4b1c>
   161d0:	mov	r2, #114	; 0x72
   161d4:	ldr	r0, [sp, #68]	; 0x44
   161d8:	tst	r0, #1
   161dc:	mov	r0, r2
   161e0:	bne	16404 <ftello64@plt+0x4b1c>
   161e4:	b	169a4 <ftello64@plt+0x50bc>
   161e8:	ldr	r0, [sp, #84]	; 0x54
   161ec:	tst	r0, #1
   161f0:	beq	16424 <ftello64@plt+0x4b3c>
   161f4:	ldr	r0, [fp, #-76]	; 0xffffffb4
   161f8:	tst	r0, #1
   161fc:	bne	16a90 <ftello64@plt+0x51a8>
   16200:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16204:	mov	r2, sl
   16208:	subs	r0, r0, #2
   1620c:	movwne	r0, #1
   16210:	orr	r0, r0, lr
   16214:	tst	r0, #1
   16218:	bne	16250 <ftello64@plt+0x4968>
   1621c:	cmp	r8, ip
   16220:	mov	lr, #1
   16224:	movcc	r0, #39	; 0x27
   16228:	strbcc	r0, [r5, r8]
   1622c:	add	r0, r8, #1
   16230:	cmp	r0, ip
   16234:	movcc	r1, #36	; 0x24
   16238:	strbcc	r1, [r5, r0]
   1623c:	add	r0, r8, #2
   16240:	add	r8, r8, #3
   16244:	cmp	r0, ip
   16248:	movcc	r1, #39	; 0x27
   1624c:	strbcc	r1, [r5, r0]
   16250:	mov	r1, #1
   16254:	cmp	r8, ip
   16258:	mov	r9, #0
   1625c:	mov	r6, #48	; 0x30
   16260:	str	r1, [fp, #-56]	; 0xffffffc8
   16264:	ldr	r1, [fp, #-68]	; 0xffffffbc
   16268:	movcc	r0, #92	; 0x5c
   1626c:	strbcc	r0, [r5, r8]
   16270:	add	r0, r8, #1
   16274:	cmp	r1, #2
   16278:	beq	16580 <ftello64@plt+0x4c98>
   1627c:	add	r1, r7, #1
   16280:	cmp	r1, r2
   16284:	bcs	16580 <ftello64@plt+0x4c98>
   16288:	ldrb	r1, [r4, r1]
   1628c:	sub	r1, r1, #48	; 0x30
   16290:	uxtb	r1, r1
   16294:	cmp	r1, #9
   16298:	bhi	16580 <ftello64@plt+0x4c98>
   1629c:	cmp	r0, ip
   162a0:	movcc	r1, #48	; 0x30
   162a4:	strbcc	r1, [r5, r0]
   162a8:	add	r0, r8, #2
   162ac:	add	r8, r8, #3
   162b0:	cmp	r0, ip
   162b4:	movcc	r1, #48	; 0x30
   162b8:	strbcc	r1, [r5, r0]
   162bc:	b	16074 <ftello64@plt+0x478c>
   162c0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   162c4:	mov	r6, #63	; 0x3f
   162c8:	cmp	r0, #5
   162cc:	beq	16588 <ftello64@plt+0x4ca0>
   162d0:	mov	r1, #0
   162d4:	cmp	r0, #2
   162d8:	str	r1, [fp, #-56]	; 0xffffffc8
   162dc:	bne	1663c <ftello64@plt+0x4d54>
   162e0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   162e4:	mov	r9, #0
   162e8:	b	16180 <ftello64@plt+0x4898>
   162ec:	mov	r0, #118	; 0x76
   162f0:	b	16404 <ftello64@plt+0x4b1c>
   162f4:	mov	r0, #1
   162f8:	mov	r6, #39	; 0x27
   162fc:	str	r0, [sp, #60]	; 0x3c
   16300:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16304:	cmp	r0, #2
   16308:	bne	1637c <ftello64@plt+0x4a94>
   1630c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   16310:	tst	r0, #1
   16314:	bne	169a4 <ftello64@plt+0x50bc>
   16318:	ldr	r2, [sp, #56]	; 0x38
   1631c:	clz	r1, ip
   16320:	mov	lr, #0
   16324:	lsr	r1, r1, #5
   16328:	cmp	r2, #0
   1632c:	mov	r0, r2
   16330:	movwne	r0, #1
   16334:	orrs	r0, r0, r1
   16338:	moveq	r2, ip
   1633c:	moveq	ip, r0
   16340:	cmp	r8, ip
   16344:	str	r2, [sp, #56]	; 0x38
   16348:	movcc	r0, #39	; 0x27
   1634c:	strbcc	r0, [r5, r8]
   16350:	add	r0, r8, #1
   16354:	cmp	r0, ip
   16358:	movcc	r1, #92	; 0x5c
   1635c:	strbcc	r1, [r5, r0]
   16360:	add	r0, r8, #2
   16364:	add	r8, r8, #3
   16368:	cmp	r0, ip
   1636c:	movcc	r1, #39	; 0x27
   16370:	strbcc	r1, [r5, r0]
   16374:	mov	r0, #0
   16378:	str	r0, [fp, #-56]	; 0xffffffc8
   1637c:	mov	r9, #1
   16380:	b	16074 <ftello64@plt+0x478c>
   16384:	ldr	r0, [sp, #40]	; 0x28
   16388:	str	lr, [sp, #44]	; 0x2c
   1638c:	str	ip, [sp, #88]	; 0x58
   16390:	cmp	r0, #1
   16394:	bne	16444 <ftello64@plt+0x4b5c>
   16398:	str	sl, [sp, #36]	; 0x24
   1639c:	bl	11720 <__ctype_b_loc@plt>
   163a0:	ldr	r0, [r0]
   163a4:	ldr	r4, [fp, #-80]	; 0xffffffb0
   163a8:	mov	r1, #1
   163ac:	add	r0, r0, r6, lsl #1
   163b0:	ldrb	r0, [r0, #1]
   163b4:	ubfx	r9, r0, #6, #1
   163b8:	ldr	r0, [sp, #52]	; 0x34
   163bc:	ldr	lr, [sp, #44]	; 0x2c
   163c0:	cmp	r1, #1
   163c4:	orr	r3, r9, r0
   163c8:	bhi	16644 <ftello64@plt+0x4d5c>
   163cc:	tst	r3, #1
   163d0:	beq	16644 <ftello64@plt+0x4d5c>
   163d4:	ldr	sl, [sp, #36]	; 0x24
   163d8:	ldr	ip, [sp, #88]	; 0x58
   163dc:	b	16074 <ftello64@plt+0x478c>
   163e0:	ldr	r1, [sp, #48]	; 0x30
   163e4:	mov	r0, #0
   163e8:	str	r0, [fp, #-56]	; 0xffffffc8
   163ec:	mov	r0, #92	; 0x5c
   163f0:	cmp	r1, #0
   163f4:	beq	16404 <ftello64@plt+0x4b1c>
   163f8:	mov	r6, #92	; 0x5c
   163fc:	mov	r9, #0
   16400:	b	16808 <ftello64@plt+0x4f20>
   16404:	mov	r1, #0
   16408:	mov	r9, #0
   1640c:	str	r1, [fp, #-56]	; 0xffffffc8
   16410:	ldr	r1, [sp, #84]	; 0x54
   16414:	tst	r1, #1
   16418:	mov	r1, #0
   1641c:	beq	16074 <ftello64@plt+0x478c>
   16420:	b	160bc <ftello64@plt+0x47d4>
   16424:	ldr	r0, [sp, #32]
   16428:	mov	r6, #0
   1642c:	mov	r9, #0
   16430:	cmp	r0, #0
   16434:	mov	r0, #0
   16438:	str	r0, [fp, #-56]	; 0xffffffc8
   1643c:	beq	16074 <ftello64@plt+0x478c>
   16440:	b	16860 <ftello64@plt+0x4f78>
   16444:	mov	r0, #0
   16448:	cmn	sl, #1
   1644c:	sub	r3, fp, #40	; 0x28
   16450:	str	r0, [fp, #-36]	; 0xffffffdc
   16454:	str	r0, [fp, #-40]	; 0xffffffd8
   16458:	bne	16470 <ftello64@plt+0x4b88>
   1645c:	mov	r0, r4
   16460:	bl	11750 <strlen@plt>
   16464:	ldr	r4, [fp, #-80]	; 0xffffffb0
   16468:	sub	r3, fp, #40	; 0x28
   1646c:	mov	sl, r0
   16470:	ldr	r0, [sp, #72]	; 0x48
   16474:	mov	r9, #1
   16478:	mov	r1, #0
   1647c:	str	sl, [sp, #36]	; 0x24
   16480:	add	r0, r0, r7
   16484:	str	r0, [sp, #20]
   16488:	add	r0, r1, r7
   1648c:	str	r1, [sp, #24]
   16490:	add	r1, r4, r0
   16494:	mov	r4, r0
   16498:	sub	r2, sl, r0
   1649c:	sub	r0, fp, #44	; 0x2c
   164a0:	bl	25930 <ftello64@plt+0x14048>
   164a4:	cmp	r0, #0
   164a8:	beq	168b4 <ftello64@plt+0x4fcc>
   164ac:	cmn	r0, #1
   164b0:	beq	1686c <ftello64@plt+0x4f84>
   164b4:	ldr	r2, [sp, #36]	; 0x24
   164b8:	cmn	r0, #2
   164bc:	beq	16874 <ftello64@plt+0x4f8c>
   164c0:	ldr	r2, [sp, #64]	; 0x40
   164c4:	ldr	ip, [sp, #88]	; 0x58
   164c8:	ldr	r4, [sp, #84]	; 0x54
   164cc:	ldr	lr, [fp, #-48]	; 0xffffffd0
   164d0:	cmp	r0, #2
   164d4:	mov	r1, #0
   164d8:	movwcc	r1, #1
   164dc:	eor	r2, r2, #1
   164e0:	orrs	r1, r2, r1
   164e4:	bne	16534 <ftello64@plt+0x4c4c>
   164e8:	ldr	r1, [sp, #24]
   164ec:	ldr	r2, [sp, #20]
   164f0:	add	r1, r2, r1
   164f4:	sub	r2, r0, #1
   164f8:	ldrb	r3, [r1]
   164fc:	sub	r5, r3, #94	; 0x5e
   16500:	cmp	r5, #30
   16504:	bhi	1651c <ftello64@plt+0x4c34>
   16508:	mov	r4, #1
   1650c:	mov	sl, #1073741829	; 0x40000005
   16510:	tst	sl, r4, lsl r5
   16514:	ldr	r4, [sp, #84]	; 0x54
   16518:	bne	1697c <ftello64@plt+0x5094>
   1651c:	sub	r3, r3, #91	; 0x5b
   16520:	cmp	r3, #2
   16524:	bcc	1697c <ftello64@plt+0x5094>
   16528:	add	r1, r1, #1
   1652c:	subs	r2, r2, #1
   16530:	bne	164f8 <ftello64@plt+0x4c10>
   16534:	ldr	r5, [sp, #24]
   16538:	str	lr, [fp, #-48]	; 0xffffffd0
   1653c:	add	r5, r0, r5
   16540:	ldr	r0, [fp, #-44]	; 0xffffffd4
   16544:	bl	11654 <iswprint@plt>
   16548:	cmp	r0, #0
   1654c:	sub	r4, fp, #40	; 0x28
   16550:	movwne	r0, #1
   16554:	and	r9, r9, r0
   16558:	mov	r0, r4
   1655c:	bl	115f4 <mbsinit@plt>
   16560:	mov	r1, r5
   16564:	mov	r3, r4
   16568:	ldr	sl, [sp, #36]	; 0x24
   1656c:	ldr	r5, [fp, #-84]	; 0xffffffac
   16570:	ldr	r4, [fp, #-80]	; 0xffffffb0
   16574:	cmp	r0, #0
   16578:	beq	16488 <ftello64@plt+0x4ba0>
   1657c:	b	163b8 <ftello64@plt+0x4ad0>
   16580:	mov	r8, r0
   16584:	b	16074 <ftello64@plt+0x478c>
   16588:	mov	r0, #0
   1658c:	str	r0, [fp, #-56]	; 0xffffffc8
   16590:	ldr	r0, [sp, #28]
   16594:	cmp	r0, #0
   16598:	beq	1663c <ftello64@plt+0x4d54>
   1659c:	add	r0, r7, #2
   165a0:	mov	r1, sl
   165a4:	cmp	r0, sl
   165a8:	bcs	1663c <ftello64@plt+0x4d54>
   165ac:	add	r1, r7, r4
   165b0:	ldrb	r1, [r1, #1]
   165b4:	cmp	r1, #63	; 0x3f
   165b8:	bne	1663c <ftello64@plt+0x4d54>
   165bc:	ldrb	r9, [r4, r0]
   165c0:	sub	r2, r9, #33	; 0x21
   165c4:	cmp	r2, #29
   165c8:	bhi	1663c <ftello64@plt+0x4d54>
   165cc:	mov	r1, r4
   165d0:	movw	r4, #20929	; 0x51c1
   165d4:	mov	r3, #1
   165d8:	movt	r4, #14336	; 0x3800
   165dc:	tst	r4, r3, lsl r2
   165e0:	beq	168c8 <ftello64@plt+0x4fe0>
   165e4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   165e8:	tst	r2, #1
   165ec:	bne	16a98 <ftello64@plt+0x51b0>
   165f0:	cmp	r8, ip
   165f4:	mov	r4, r1
   165f8:	mov	r7, r0
   165fc:	mov	r6, r9
   16600:	movcc	r2, #63	; 0x3f
   16604:	strbcc	r2, [r5, r8]
   16608:	add	r2, r8, #1
   1660c:	cmp	r2, ip
   16610:	movcc	r3, #34	; 0x22
   16614:	strbcc	r3, [r5, r2]
   16618:	add	r2, r8, #2
   1661c:	cmp	r2, ip
   16620:	movcc	r3, #34	; 0x22
   16624:	strbcc	r3, [r5, r2]
   16628:	add	r2, r8, #3
   1662c:	add	r8, r8, #4
   16630:	cmp	r2, ip
   16634:	movcc	r3, #63	; 0x3f
   16638:	strbcc	r3, [r5, r2]
   1663c:	mov	r9, #0
   16640:	b	16074 <ftello64@plt+0x478c>
   16644:	ldr	sl, [sp, #36]	; 0x24
   16648:	add	r0, r1, r7
   1664c:	mov	r2, #0
   16650:	str	r3, [sp, #24]
   16654:	str	r0, [fp, #-56]	; 0xffffffc8
   16658:	tst	r3, #1
   1665c:	beq	16688 <ftello64@plt+0x4da0>
   16660:	ldr	r0, [fp, #-52]	; 0xffffffcc
   16664:	tst	r0, #1
   16668:	beq	16750 <ftello64@plt+0x4e68>
   1666c:	ldr	r1, [sp, #88]	; 0x58
   16670:	mov	r0, r3
   16674:	cmp	r8, r1
   16678:	movcc	r1, #92	; 0x5c
   1667c:	strbcc	r1, [r5, r8]
   16680:	add	r8, r8, #1
   16684:	b	16754 <ftello64@plt+0x4e6c>
   16688:	ldr	r1, [fp, #-76]	; 0xffffffb4
   1668c:	tst	r1, #1
   16690:	bne	169a0 <ftello64@plt+0x50b8>
   16694:	ldr	r1, [fp, #-68]	; 0xffffffbc
   16698:	subs	r2, r1, #2
   1669c:	movwne	r2, #1
   166a0:	orr	r2, r2, lr
   166a4:	tst	r2, #1
   166a8:	bne	166ec <ftello64@plt+0x4e04>
   166ac:	ldr	r1, [sp, #88]	; 0x58
   166b0:	add	r2, r8, #1
   166b4:	mov	lr, #1
   166b8:	cmp	r8, r1
   166bc:	movcc	r1, #39	; 0x27
   166c0:	strbcc	r1, [r5, r8]
   166c4:	ldr	r1, [sp, #88]	; 0x58
   166c8:	cmp	r2, r1
   166cc:	movcc	r1, #36	; 0x24
   166d0:	strbcc	r1, [r5, r2]
   166d4:	ldr	r1, [sp, #88]	; 0x58
   166d8:	add	r2, r8, #2
   166dc:	add	r8, r8, #3
   166e0:	cmp	r2, r1
   166e4:	movcc	r1, #39	; 0x27
   166e8:	strbcc	r1, [r5, r2]
   166ec:	ldr	r1, [sp, #88]	; 0x58
   166f0:	add	r2, r8, #1
   166f4:	mov	r0, r3
   166f8:	cmp	r8, r1
   166fc:	movcc	r1, #92	; 0x5c
   16700:	strbcc	r1, [r5, r8]
   16704:	ldr	r1, [sp, #88]	; 0x58
   16708:	cmp	r2, r1
   1670c:	bcs	16720 <ftello64@plt+0x4e38>
   16710:	uxtb	r3, r6
   16714:	mov	r1, #48	; 0x30
   16718:	orr	r3, r1, r3, lsr #6
   1671c:	strb	r3, [r5, r2]
   16720:	ldr	r1, [sp, #88]	; 0x58
   16724:	add	r2, r8, #2
   16728:	add	r8, r8, #3
   1672c:	cmp	r2, r1
   16730:	lsrcc	r3, r6, #3
   16734:	movcc	r1, #6
   16738:	bficc	r3, r1, #3, #29
   1673c:	mov	r1, #6
   16740:	bfi	r6, r1, #3, #29
   16744:	strbcc	r3, [r5, r2]
   16748:	mov	r2, #1
   1674c:	b	1675c <ftello64@plt+0x4e74>
   16750:	mov	r0, r3
   16754:	mov	r1, #0
   16758:	str	r1, [fp, #-52]	; 0xffffffcc
   1675c:	mov	ip, r2
   16760:	and	r1, r2, #1
   16764:	ldr	r2, [fp, #-56]	; 0xffffffc8
   16768:	add	r3, r7, #1
   1676c:	cmp	r2, r3
   16770:	bls	167f8 <ftello64@plt+0x4f10>
   16774:	cmp	r1, #0
   16778:	mvn	r5, lr
   1677c:	movwne	r1, #1
   16780:	orr	r5, r5, r1
   16784:	tst	r5, #1
   16788:	bne	167cc <ftello64@plt+0x4ee4>
   1678c:	ldr	r1, [sp, #88]	; 0x58
   16790:	ldr	r5, [fp, #-84]	; 0xffffffac
   16794:	mov	r2, r4
   16798:	ldr	r4, [sp, #88]	; 0x58
   1679c:	ldr	r0, [sp, #24]
   167a0:	mov	lr, #0
   167a4:	cmp	r8, r1
   167a8:	movcc	r1, #39	; 0x27
   167ac:	strbcc	r1, [r5, r8]
   167b0:	add	r1, r8, #1
   167b4:	add	r8, r8, #2
   167b8:	cmp	r1, r4
   167bc:	movcc	r4, #39	; 0x27
   167c0:	strbcc	r4, [r5, r1]
   167c4:	mov	r4, r2
   167c8:	b	167d0 <ftello64@plt+0x4ee8>
   167cc:	ldr	r5, [fp, #-84]	; 0xffffffac
   167d0:	ldr	r1, [sp, #88]	; 0x58
   167d4:	mov	r2, ip
   167d8:	cmp	r8, r1
   167dc:	ldr	r1, [sp, #72]	; 0x48
   167e0:	strbcc	r6, [r5, r8]
   167e4:	add	r8, r8, #1
   167e8:	ldrb	r6, [r1, r7]
   167ec:	mov	r7, r3
   167f0:	mov	r3, r0
   167f4:	b	16658 <ftello64@plt+0x4d70>
   167f8:	ldr	ip, [sp, #88]	; 0x58
   167fc:	cmp	r1, #0
   16800:	movwne	r1, #1
   16804:	str	r1, [fp, #-56]	; 0xffffffc8
   16808:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1680c:	cmp	r0, #0
   16810:	bne	16840 <ftello64@plt+0x4f58>
   16814:	tst	lr, #1
   16818:	beq	16840 <ftello64@plt+0x4f58>
   1681c:	cmp	r8, ip
   16820:	mov	lr, #0
   16824:	movcc	r0, #39	; 0x27
   16828:	strbcc	r0, [r5, r8]
   1682c:	add	r0, r8, #1
   16830:	add	r8, r8, #2
   16834:	cmp	r0, ip
   16838:	movcc	r1, #39	; 0x27
   1683c:	strbcc	r1, [r5, r0]
   16840:	mov	r1, r9
   16844:	mov	r0, r6
   16848:	cmp	r8, ip
   1684c:	strbcc	r0, [r5, r8]
   16850:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16854:	add	r8, r8, #1
   16858:	and	r0, r0, r1
   1685c:	str	r0, [fp, #-48]	; 0xffffffd0
   16860:	mov	r3, sl
   16864:	add	r7, r7, #1
   16868:	b	15d58 <ftello64@plt+0x4470>
   1686c:	mov	r9, #0
   16870:	b	168b4 <ftello64@plt+0x4fcc>
   16874:	mov	r9, #0
   16878:	cmp	r2, r4
   1687c:	bls	168b4 <ftello64@plt+0x4fcc>
   16880:	ldr	r4, [fp, #-80]	; 0xffffffb0
   16884:	ldr	r1, [sp, #24]
   16888:	add	r0, r4, r7
   1688c:	mov	r3, r1
   16890:	ldrb	r1, [r0, r1]
   16894:	cmp	r1, #0
   16898:	beq	168c0 <ftello64@plt+0x4fd8>
   1689c:	add	r3, r3, #1
   168a0:	add	r1, r7, r3
   168a4:	cmp	r1, r2
   168a8:	mov	r1, r3
   168ac:	bcc	1688c <ftello64@plt+0x4fa4>
   168b0:	b	163b8 <ftello64@plt+0x4ad0>
   168b4:	ldr	r4, [fp, #-80]	; 0xffffffb0
   168b8:	ldr	r1, [sp, #24]
   168bc:	b	163b8 <ftello64@plt+0x4ad0>
   168c0:	mov	r1, r3
   168c4:	b	163b8 <ftello64@plt+0x4ad0>
   168c8:	mov	r9, #0
   168cc:	mov	r4, r1
   168d0:	b	16074 <ftello64@plt+0x478c>
   168d4:	mov	sl, r7
   168d8:	b	168e0 <ftello64@plt+0x4ff8>
   168dc:	mvn	sl, #0
   168e0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   168e4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   168e8:	eor	r0, r1, #2
   168ec:	orr	r0, r0, r8
   168f0:	clz	r0, r0
   168f4:	lsr	r0, r0, #5
   168f8:	tst	r2, r0
   168fc:	bne	169a4 <ftello64@plt+0x50bc>
   16900:	subs	r0, r1, #2
   16904:	movwne	r0, #1
   16908:	orr	r0, r2, r0
   1690c:	tst	r0, #1
   16910:	ldreq	r0, [sp, #60]	; 0x3c
   16914:	ldreq	r1, [fp, #-48]	; 0xffffffd0
   16918:	eoreq	r0, r0, #1
   1691c:	tsteq	r0, #1
   16920:	bne	16a38 <ftello64@plt+0x5150>
   16924:	tst	r1, #1
   16928:	bne	16a04 <ftello64@plt+0x511c>
   1692c:	ldr	r6, [sp, #56]	; 0x38
   16930:	mov	r9, #0
   16934:	cmp	r6, #0
   16938:	beq	16a30 <ftello64@plt+0x5148>
   1693c:	ldr	r0, [sp, #84]	; 0x54
   16940:	mov	r1, #0
   16944:	mov	r7, #2
   16948:	cmp	ip, #0
   1694c:	str	r1, [fp, #-48]	; 0xffffffd0
   16950:	mov	r1, #0
   16954:	str	r1, [fp, #-76]	; 0xffffffb4
   16958:	beq	15ac0 <ftello64@plt+0x41d8>
   1695c:	b	16a38 <ftello64@plt+0x5150>
   16960:	ldr	r4, [fp, #-80]	; 0xffffffb0
   16964:	ldr	r1, [fp, #12]
   16968:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1696c:	mov	r5, r3
   16970:	mov	ip, r6
   16974:	mov	r3, sl
   16978:	b	169c8 <ftello64@plt+0x50e0>
   1697c:	tst	r4, #1
   16980:	ldr	r5, [fp, #-84]	; 0xffffffac
   16984:	ldr	r4, [fp, #-80]	; 0xffffffb0
   16988:	ldr	r1, [fp, #12]
   1698c:	ldr	r3, [sp, #36]	; 0x24
   16990:	mov	r0, #2
   16994:	movwne	r0, #4
   16998:	mov	r2, r0
   1699c:	b	169c8 <ftello64@plt+0x50e0>
   169a0:	ldr	ip, [sp, #88]	; 0x58
   169a4:	ldr	r1, [sp, #84]	; 0x54
   169a8:	mov	r0, #2
   169ac:	tst	r1, #1
   169b0:	movwne	r0, #4
   169b4:	ldr	r2, [fp, #-68]	; 0xffffffbc
   169b8:	ldr	r1, [fp, #12]
   169bc:	mov	r3, sl
   169c0:	cmp	r2, #2
   169c4:	moveq	r2, r0
   169c8:	mov	r0, #0
   169cc:	bic	r1, r1, #2
   169d0:	str	r2, [sp]
   169d4:	mov	r2, r4
   169d8:	str	r0, [sp, #8]
   169dc:	ldr	r0, [sp, #76]	; 0x4c
   169e0:	str	r1, [sp, #4]
   169e4:	mov	r1, ip
   169e8:	str	r0, [sp, #12]
   169ec:	ldr	r0, [sp, #80]	; 0x50
   169f0:	str	r0, [sp, #16]
   169f4:	mov	r0, r5
   169f8:	bl	15a34 <ftello64@plt+0x414c>
   169fc:	mov	r8, r0
   16a00:	b	16a84 <ftello64@plt+0x519c>
   16a04:	mov	r0, #5
   16a08:	ldr	r1, [sp, #56]	; 0x38
   16a0c:	ldr	r2, [fp, #-80]	; 0xffffffb0
   16a10:	mov	r3, sl
   16a14:	str	r0, [sp]
   16a18:	ldr	r0, [fp, #12]
   16a1c:	str	r0, [sp, #4]
   16a20:	ldr	r0, [fp, #16]
   16a24:	str	r0, [sp, #8]
   16a28:	ldr	r0, [sp, #76]	; 0x4c
   16a2c:	b	169e8 <ftello64@plt+0x5100>
   16a30:	mov	r0, #0
   16a34:	str	r0, [fp, #-76]	; 0xffffffb4
   16a38:	ldr	r1, [fp, #-88]	; 0xffffffa8
   16a3c:	cmp	r1, #0
   16a40:	beq	16a78 <ftello64@plt+0x5190>
   16a44:	ldr	r0, [fp, #-76]	; 0xffffffb4
   16a48:	tst	r0, #1
   16a4c:	bne	16a78 <ftello64@plt+0x5190>
   16a50:	ldrb	r0, [r1]
   16a54:	cmp	r0, #0
   16a58:	beq	16a78 <ftello64@plt+0x5190>
   16a5c:	add	r1, r1, #1
   16a60:	cmp	r8, ip
   16a64:	strbcc	r0, [r5, r8]
   16a68:	add	r8, r8, #1
   16a6c:	ldrb	r0, [r1], #1
   16a70:	cmp	r0, #0
   16a74:	bne	16a60 <ftello64@plt+0x5178>
   16a78:	cmp	r8, ip
   16a7c:	movcc	r0, #0
   16a80:	strbcc	r0, [r5, r8]
   16a84:	mov	r0, r8
   16a88:	sub	sp, fp, #28
   16a8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16a90:	mov	r0, #4
   16a94:	b	169b4 <ftello64@plt+0x50cc>
   16a98:	mov	r4, r1
   16a9c:	b	169a4 <ftello64@plt+0x50bc>
   16aa0:	bl	118ac <abort@plt>
   16aa4:	mov	r3, r2
   16aa8:	mov	r2, #0
   16aac:	b	16ab0 <ftello64@plt+0x51c8>
   16ab0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16ab4:	add	fp, sp, #28
   16ab8:	sub	sp, sp, #36	; 0x24
   16abc:	movw	r8, #38928	; 0x9810
   16ac0:	cmp	r3, #0
   16ac4:	mov	r4, r2
   16ac8:	str	r2, [sp, #24]
   16acc:	mov	r5, r1
   16ad0:	mov	r6, r0
   16ad4:	str	r0, [sp, #20]
   16ad8:	movt	r8, #3
   16adc:	movne	r8, r3
   16ae0:	bl	11768 <__errno_location@plt>
   16ae4:	str	r0, [sp, #28]
   16ae8:	ldr	r1, [r8, #40]	; 0x28
   16aec:	ldr	r2, [r8, #44]	; 0x2c
   16af0:	ldr	r7, [r0]
   16af4:	cmp	r4, #0
   16af8:	add	sl, r8, #8
   16afc:	mov	r0, #0
   16b00:	ldm	r8, {r3, r9}
   16b04:	orreq	r9, r9, #1
   16b08:	stm	sp, {r3, r9, sl}
   16b0c:	str	r1, [sp, #12]
   16b10:	str	r2, [sp, #16]
   16b14:	mov	r1, #0
   16b18:	mov	r2, r6
   16b1c:	mov	r3, r5
   16b20:	str	r7, [sp, #32]
   16b24:	mov	r7, r5
   16b28:	bl	15a34 <ftello64@plt+0x414c>
   16b2c:	add	r4, r0, #1
   16b30:	mov	r5, r0
   16b34:	mov	r0, r4
   16b38:	bl	24784 <ftello64@plt+0x12e9c>
   16b3c:	mov	r6, r0
   16b40:	ldr	r0, [r8]
   16b44:	ldr	r2, [r8, #44]	; 0x2c
   16b48:	ldr	r1, [r8, #40]	; 0x28
   16b4c:	mov	r3, r7
   16b50:	stm	sp, {r0, r9, sl}
   16b54:	str	r2, [sp, #16]
   16b58:	ldr	r2, [sp, #20]
   16b5c:	str	r1, [sp, #12]
   16b60:	mov	r0, r6
   16b64:	mov	r1, r4
   16b68:	bl	15a34 <ftello64@plt+0x414c>
   16b6c:	ldr	r0, [sp, #24]
   16b70:	ldr	r1, [sp, #32]
   16b74:	ldr	r2, [sp, #28]
   16b78:	cmp	r0, #0
   16b7c:	str	r1, [r2]
   16b80:	strne	r5, [r0]
   16b84:	mov	r0, r6
   16b88:	sub	sp, fp, #28
   16b8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16b90:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16b94:	add	fp, sp, #24
   16b98:	movw	r5, #37268	; 0x9194
   16b9c:	movw	r8, #37264	; 0x9190
   16ba0:	movt	r5, #3
   16ba4:	movt	r8, #3
   16ba8:	ldr	r0, [r5]
   16bac:	ldr	r4, [r8]
   16bb0:	cmp	r0, #2
   16bb4:	blt	16be0 <ftello64@plt+0x52f8>
   16bb8:	add	r7, r4, #12
   16bbc:	mov	r6, #0
   16bc0:	ldr	r0, [r7, r6, lsl #3]
   16bc4:	bl	15074 <ftello64@plt+0x378c>
   16bc8:	ldr	r1, [r5]
   16bcc:	add	r2, r6, #2
   16bd0:	add	r0, r6, #1
   16bd4:	mov	r6, r0
   16bd8:	cmp	r2, r1
   16bdc:	blt	16bc0 <ftello64@plt+0x52d8>
   16be0:	ldr	r0, [r4, #4]
   16be4:	movw	r9, #38976	; 0x9840
   16be8:	movw	r7, #37272	; 0x9198
   16bec:	movt	r9, #3
   16bf0:	movt	r7, #3
   16bf4:	cmp	r0, r9
   16bf8:	beq	16c08 <ftello64@plt+0x5320>
   16bfc:	bl	15074 <ftello64@plt+0x378c>
   16c00:	mov	r0, #256	; 0x100
   16c04:	stm	r7, {r0, r9}
   16c08:	cmp	r4, r7
   16c0c:	beq	16c1c <ftello64@plt+0x5334>
   16c10:	mov	r0, r4
   16c14:	bl	15074 <ftello64@plt+0x378c>
   16c18:	str	r7, [r8]
   16c1c:	mov	r0, #1
   16c20:	str	r0, [r5]
   16c24:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16c28:	movw	r3, #38928	; 0x9810
   16c2c:	mvn	r2, #0
   16c30:	movt	r3, #3
   16c34:	b	16c38 <ftello64@plt+0x5350>
   16c38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16c3c:	add	fp, sp, #28
   16c40:	sub	sp, sp, #44	; 0x2c
   16c44:	mov	r7, r3
   16c48:	str	r2, [sp, #36]	; 0x24
   16c4c:	str	r1, [sp, #32]
   16c50:	mov	r5, r0
   16c54:	bl	11768 <__errno_location@plt>
   16c58:	cmp	r5, #0
   16c5c:	bmi	16dcc <ftello64@plt+0x54e4>
   16c60:	cmn	r5, #-2147483647	; 0x80000001
   16c64:	beq	16dcc <ftello64@plt+0x54e4>
   16c68:	movw	r8, #37268	; 0x9194
   16c6c:	movw	r4, #37264	; 0x9190
   16c70:	str	r0, [sp, #28]
   16c74:	ldr	r0, [r0]
   16c78:	movt	r8, #3
   16c7c:	movt	r4, #3
   16c80:	ldr	r1, [r8]
   16c84:	ldr	r6, [r4]
   16c88:	str	r0, [sp, #24]
   16c8c:	cmp	r1, r5
   16c90:	ble	16c9c <ftello64@plt+0x53b4>
   16c94:	mov	sl, r6
   16c98:	b	16d08 <ftello64@plt+0x5420>
   16c9c:	movw	r9, #37272	; 0x9198
   16ca0:	mov	r0, #8
   16ca4:	str	r1, [fp, #-32]	; 0xffffffe0
   16ca8:	sub	r1, r5, r1
   16cac:	mvn	r3, #-2147483648	; 0x80000000
   16cb0:	movt	r9, #3
   16cb4:	str	r0, [sp]
   16cb8:	add	r2, r1, #1
   16cbc:	sub	r1, fp, #32
   16cc0:	subs	r0, r6, r9
   16cc4:	movne	r0, r6
   16cc8:	bl	248b4 <ftello64@plt+0x12fcc>
   16ccc:	mov	sl, r0
   16cd0:	cmp	r6, r9
   16cd4:	str	r0, [r4]
   16cd8:	bne	16ce4 <ftello64@plt+0x53fc>
   16cdc:	ldrd	r0, [r9]
   16ce0:	stm	sl, {r0, r1}
   16ce4:	ldr	r1, [r8]
   16ce8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16cec:	add	r0, sl, r1, lsl #3
   16cf0:	sub	r1, r2, r1
   16cf4:	lsl	r2, r1, #3
   16cf8:	mov	r1, #0
   16cfc:	bl	117a4 <memset@plt>
   16d00:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16d04:	str	r0, [r8]
   16d08:	mov	r9, sl
   16d0c:	ldm	r7, {r0, r1}
   16d10:	orr	r8, r1, #1
   16d14:	add	r1, r7, #8
   16d18:	ldr	r2, [r7, #40]	; 0x28
   16d1c:	ldr	r3, [r7, #44]	; 0x2c
   16d20:	ldr	r6, [r9, r5, lsl #3]!
   16d24:	str	r1, [sp, #20]
   16d28:	ldr	r4, [r9, #4]!
   16d2c:	stm	sp, {r0, r8}
   16d30:	add	r0, sp, #8
   16d34:	stm	r0, {r1, r2, r3}
   16d38:	ldr	r2, [sp, #32]
   16d3c:	ldr	r3, [sp, #36]	; 0x24
   16d40:	mov	r1, r6
   16d44:	mov	r0, r4
   16d48:	bl	15a34 <ftello64@plt+0x414c>
   16d4c:	cmp	r6, r0
   16d50:	bhi	16db4 <ftello64@plt+0x54cc>
   16d54:	add	r6, r0, #1
   16d58:	movw	r0, #38976	; 0x9840
   16d5c:	movt	r0, #3
   16d60:	str	r6, [sl, r5, lsl #3]
   16d64:	cmp	r4, r0
   16d68:	beq	16d74 <ftello64@plt+0x548c>
   16d6c:	mov	r0, r4
   16d70:	bl	15074 <ftello64@plt+0x378c>
   16d74:	mov	r0, r6
   16d78:	bl	24784 <ftello64@plt+0x12e9c>
   16d7c:	str	r0, [r9]
   16d80:	mov	r4, r0
   16d84:	add	r3, sp, #8
   16d88:	ldr	r0, [r7]
   16d8c:	ldr	r1, [r7, #40]	; 0x28
   16d90:	ldr	r2, [r7, #44]	; 0x2c
   16d94:	stm	sp, {r0, r8}
   16d98:	ldr	r0, [sp, #20]
   16d9c:	stm	r3, {r0, r1, r2}
   16da0:	ldr	r2, [sp, #32]
   16da4:	ldr	r3, [sp, #36]	; 0x24
   16da8:	mov	r0, r4
   16dac:	mov	r1, r6
   16db0:	bl	15a34 <ftello64@plt+0x414c>
   16db4:	ldr	r0, [sp, #28]
   16db8:	ldr	r1, [sp, #24]
   16dbc:	str	r1, [r0]
   16dc0:	mov	r0, r4
   16dc4:	sub	sp, fp, #28
   16dc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16dcc:	bl	118ac <abort@plt>
   16dd0:	movw	r3, #38928	; 0x9810
   16dd4:	movt	r3, #3
   16dd8:	b	16c38 <ftello64@plt+0x5350>
   16ddc:	movw	r3, #38928	; 0x9810
   16de0:	mov	r1, r0
   16de4:	mov	r0, #0
   16de8:	mvn	r2, #0
   16dec:	movt	r3, #3
   16df0:	b	16c38 <ftello64@plt+0x5350>
   16df4:	movw	r3, #38928	; 0x9810
   16df8:	mov	r2, r1
   16dfc:	mov	r1, r0
   16e00:	mov	r0, #0
   16e04:	movt	r3, #3
   16e08:	b	16c38 <ftello64@plt+0x5350>
   16e0c:	push	{fp, lr}
   16e10:	mov	fp, sp
   16e14:	sub	sp, sp, #48	; 0x30
   16e18:	vmov.i32	q8, #0	; 0x00000000
   16e1c:	mov	ip, #32
   16e20:	mov	r3, sp
   16e24:	mov	lr, r2
   16e28:	cmp	r1, #10
   16e2c:	add	r2, r3, #16
   16e30:	vst1.64	{d16-d17}, [r3], ip
   16e34:	vst1.64	{d16-d17}, [r2]
   16e38:	vst1.64	{d16-d17}, [r3]
   16e3c:	beq	16e5c <ftello64@plt+0x5574>
   16e40:	str	r1, [sp]
   16e44:	mov	r3, sp
   16e48:	mov	r1, lr
   16e4c:	mvn	r2, #0
   16e50:	bl	16c38 <ftello64@plt+0x5350>
   16e54:	mov	sp, fp
   16e58:	pop	{fp, pc}
   16e5c:	bl	118ac <abort@plt>
   16e60:	push	{r4, sl, fp, lr}
   16e64:	add	fp, sp, #8
   16e68:	sub	sp, sp, #48	; 0x30
   16e6c:	vmov.i32	q8, #0	; 0x00000000
   16e70:	mov	ip, r3
   16e74:	mov	r3, sp
   16e78:	mov	lr, #32
   16e7c:	cmp	r1, #10
   16e80:	add	r4, r3, #16
   16e84:	vst1.64	{d16-d17}, [r3], lr
   16e88:	vst1.64	{d16-d17}, [r4]
   16e8c:	vst1.64	{d16-d17}, [r3]
   16e90:	beq	16eb0 <ftello64@plt+0x55c8>
   16e94:	str	r1, [sp]
   16e98:	mov	r1, r2
   16e9c:	mov	r3, sp
   16ea0:	mov	r2, ip
   16ea4:	bl	16c38 <ftello64@plt+0x5350>
   16ea8:	sub	sp, fp, #8
   16eac:	pop	{r4, sl, fp, pc}
   16eb0:	bl	118ac <abort@plt>
   16eb4:	mov	r2, r1
   16eb8:	mov	r1, r0
   16ebc:	mov	r0, #0
   16ec0:	b	16e0c <ftello64@plt+0x5524>
   16ec4:	mov	r3, r2
   16ec8:	mov	r2, r1
   16ecc:	mov	r1, r0
   16ed0:	mov	r0, #0
   16ed4:	b	16e60 <ftello64@plt+0x5578>
   16ed8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16edc:	add	fp, sp, #24
   16ee0:	sub	sp, sp, #48	; 0x30
   16ee4:	movw	r8, #38928	; 0x9810
   16ee8:	mov	lr, r0
   16eec:	mov	r3, sp
   16ef0:	mov	ip, r1
   16ef4:	movt	r8, #3
   16ef8:	mov	r1, r3
   16efc:	ldm	r8!, {r0, r4, r5, r6, r7, r9}
   16f00:	stmia	r1!, {r0, r4, r5, r6, r7, r9}
   16f04:	ldm	r8, {r0, r4, r5, r6, r7, r9}
   16f08:	stm	r1, {r0, r4, r5, r6, r7, r9}
   16f0c:	ubfx	r0, r2, #5, #3
   16f10:	and	r2, r2, #31
   16f14:	mov	r4, #1
   16f18:	add	r0, r3, r0, lsl #2
   16f1c:	ldr	r1, [r0, #8]
   16f20:	bic	r4, r4, r1, lsr r2
   16f24:	eor	r1, r1, r4, lsl r2
   16f28:	mov	r2, ip
   16f2c:	str	r1, [r0, #8]
   16f30:	mov	r0, #0
   16f34:	mov	r1, lr
   16f38:	bl	16c38 <ftello64@plt+0x5350>
   16f3c:	sub	sp, fp, #24
   16f40:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16f44:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   16f48:	add	fp, sp, #24
   16f4c:	sub	sp, sp, #48	; 0x30
   16f50:	movw	lr, #38928	; 0x9810
   16f54:	mov	ip, r0
   16f58:	mov	r3, sp
   16f5c:	movt	lr, #3
   16f60:	mov	r2, r3
   16f64:	ldm	lr!, {r0, r4, r5, r6, r7, r8}
   16f68:	stmia	r2!, {r0, r4, r5, r6, r7, r8}
   16f6c:	ldm	lr, {r0, r4, r5, r6, r7, r8}
   16f70:	stm	r2, {r0, r4, r5, r6, r7, r8}
   16f74:	ubfx	r0, r1, #5, #3
   16f78:	and	r1, r1, #31
   16f7c:	mov	r7, #1
   16f80:	add	r0, r3, r0, lsl #2
   16f84:	ldr	r2, [r0, #8]
   16f88:	bic	r7, r7, r2, lsr r1
   16f8c:	eor	r1, r2, r7, lsl r1
   16f90:	mvn	r2, #0
   16f94:	str	r1, [r0, #8]
   16f98:	mov	r0, #0
   16f9c:	mov	r1, ip
   16fa0:	bl	16c38 <ftello64@plt+0x5350>
   16fa4:	sub	sp, fp, #24
   16fa8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   16fac:	push	{r4, r5, r6, r7, fp, lr}
   16fb0:	add	fp, sp, #16
   16fb4:	sub	sp, sp, #48	; 0x30
   16fb8:	movw	lr, #38928	; 0x9810
   16fbc:	mov	ip, r0
   16fc0:	mov	r3, sp
   16fc4:	movt	lr, #3
   16fc8:	mov	r2, r3
   16fcc:	ldm	lr!, {r0, r1, r4, r5, r6, r7}
   16fd0:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   16fd4:	ldm	lr, {r0, r1, r4, r5, r6, r7}
   16fd8:	stm	r2, {r0, r1, r4, r5, r6, r7}
   16fdc:	mov	r1, ip
   16fe0:	mvn	r2, #0
   16fe4:	ldr	r0, [sp, #12]
   16fe8:	orr	r0, r0, #67108864	; 0x4000000
   16fec:	str	r0, [sp, #12]
   16ff0:	mov	r0, #0
   16ff4:	bl	16c38 <ftello64@plt+0x5350>
   16ff8:	sub	sp, fp, #16
   16ffc:	pop	{r4, r5, r6, r7, fp, pc}
   17000:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17004:	add	fp, sp, #24
   17008:	sub	sp, sp, #48	; 0x30
   1700c:	movw	r8, #38928	; 0x9810
   17010:	mov	ip, r1
   17014:	mov	lr, r0
   17018:	mov	r3, sp
   1701c:	movt	r8, #3
   17020:	mov	r2, r3
   17024:	ldm	r8!, {r0, r1, r4, r5, r6, r7}
   17028:	stmia	r2!, {r0, r1, r4, r5, r6, r7}
   1702c:	ldm	r8, {r0, r1, r4, r5, r6, r7}
   17030:	stm	r2, {r0, r1, r4, r5, r6, r7}
   17034:	mov	r1, lr
   17038:	mov	r2, ip
   1703c:	ldr	r0, [sp, #12]
   17040:	orr	r0, r0, #67108864	; 0x4000000
   17044:	str	r0, [sp, #12]
   17048:	mov	r0, #0
   1704c:	bl	16c38 <ftello64@plt+0x5350>
   17050:	sub	sp, fp, #24
   17054:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   17058:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1705c:	add	fp, sp, #24
   17060:	sub	sp, sp, #96	; 0x60
   17064:	vmov.i32	q8, #0	; 0x00000000
   17068:	mov	lr, sp
   1706c:	mov	ip, r2
   17070:	cmp	r1, #10
   17074:	add	r3, lr, #16
   17078:	mov	r2, lr
   1707c:	vst1.64	{d16-d17}, [r3]
   17080:	mov	r3, #28
   17084:	vst1.64	{d16-d17}, [r2], r3
   17088:	vst1.32	{d16-d17}, [r2]
   1708c:	beq	170cc <ftello64@plt+0x57e4>
   17090:	str	r1, [sp, #48]	; 0x30
   17094:	add	r3, sp, #48	; 0x30
   17098:	ldm	lr!, {r2, r4, r5, r6, r7}
   1709c:	add	r1, r3, #4
   170a0:	stmia	r1!, {r2, r4, r5, r6, r7}
   170a4:	ldm	lr, {r2, r4, r5, r6, r7, r8}
   170a8:	stm	r1, {r2, r4, r5, r6, r7, r8}
   170ac:	mvn	r2, #0
   170b0:	ldr	r1, [sp, #60]	; 0x3c
   170b4:	orr	r1, r1, #67108864	; 0x4000000
   170b8:	str	r1, [sp, #60]	; 0x3c
   170bc:	mov	r1, ip
   170c0:	bl	16c38 <ftello64@plt+0x5350>
   170c4:	sub	sp, fp, #24
   170c8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   170cc:	bl	118ac <abort@plt>
   170d0:	push	{fp, lr}
   170d4:	mov	fp, sp
   170d8:	sub	sp, sp, #8
   170dc:	mvn	ip, #0
   170e0:	str	ip, [sp]
   170e4:	bl	170f0 <ftello64@plt+0x5808>
   170e8:	mov	sp, fp
   170ec:	pop	{fp, pc}
   170f0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   170f4:	add	fp, sp, #24
   170f8:	sub	sp, sp, #48	; 0x30
   170fc:	movw	ip, #38928	; 0x9810
   17100:	mov	lr, r3
   17104:	mov	r3, sp
   17108:	cmp	r1, #0
   1710c:	movt	ip, #3
   17110:	cmpne	r2, #0
   17114:	ldm	ip!, {r4, r5, r6, r7, r8, r9}
   17118:	stmia	r3!, {r4, r5, r6, r7, r8, r9}
   1711c:	ldm	ip, {r4, r5, r6, r7, r8, r9}
   17120:	stm	r3, {r4, r5, r6, r7, r8, r9}
   17124:	mov	r3, #10
   17128:	str	r3, [sp]
   1712c:	bne	17134 <ftello64@plt+0x584c>
   17130:	bl	118ac <abort@plt>
   17134:	ldr	ip, [fp, #8]
   17138:	str	r2, [sp, #44]	; 0x2c
   1713c:	str	r1, [sp, #40]	; 0x28
   17140:	mov	r3, sp
   17144:	mov	r1, lr
   17148:	mov	r2, ip
   1714c:	bl	16c38 <ftello64@plt+0x5350>
   17150:	sub	sp, fp, #24
   17154:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   17158:	push	{fp, lr}
   1715c:	mov	fp, sp
   17160:	sub	sp, sp, #8
   17164:	mov	r3, r2
   17168:	mov	r2, r1
   1716c:	mov	r1, r0
   17170:	mvn	r0, #0
   17174:	str	r0, [sp]
   17178:	mov	r0, #0
   1717c:	bl	170f0 <ftello64@plt+0x5808>
   17180:	mov	sp, fp
   17184:	pop	{fp, pc}
   17188:	push	{fp, lr}
   1718c:	mov	fp, sp
   17190:	sub	sp, sp, #8
   17194:	mov	ip, r2
   17198:	mov	r2, r1
   1719c:	mov	r1, r0
   171a0:	str	r3, [sp]
   171a4:	mov	r0, #0
   171a8:	mov	r3, ip
   171ac:	bl	170f0 <ftello64@plt+0x5808>
   171b0:	mov	sp, fp
   171b4:	pop	{fp, pc}
   171b8:	movw	r3, #37280	; 0x91a0
   171bc:	movt	r3, #3
   171c0:	b	16c38 <ftello64@plt+0x5350>
   171c4:	movw	r3, #37280	; 0x91a0
   171c8:	mov	r2, r1
   171cc:	mov	r1, r0
   171d0:	mov	r0, #0
   171d4:	movt	r3, #3
   171d8:	b	16c38 <ftello64@plt+0x5350>
   171dc:	movw	r3, #37280	; 0x91a0
   171e0:	mvn	r2, #0
   171e4:	movt	r3, #3
   171e8:	b	16c38 <ftello64@plt+0x5350>
   171ec:	movw	r3, #37280	; 0x91a0
   171f0:	mov	r1, r0
   171f4:	mov	r0, #0
   171f8:	mvn	r2, #0
   171fc:	movt	r3, #3
   17200:	b	16c38 <ftello64@plt+0x5350>
   17204:	push	{r4, r5, fp, lr}
   17208:	add	fp, sp, #8
   1720c:	mov	r5, r0
   17210:	mov	r4, r1
   17214:	mov	r0, #0
   17218:	mov	r2, #5
   1721c:	mov	r1, r5
   17220:	bl	1160c <dcgettext@plt>
   17224:	cmp	r0, r5
   17228:	popne	{r4, r5, fp, pc}
   1722c:	bl	256c0 <ftello64@plt+0x13dd8>
   17230:	ldrb	r1, [r0]
   17234:	and	r1, r1, #223	; 0xdf
   17238:	cmp	r1, #71	; 0x47
   1723c:	beq	172a4 <ftello64@plt+0x59bc>
   17240:	cmp	r1, #85	; 0x55
   17244:	bne	172fc <ftello64@plt+0x5a14>
   17248:	ldrb	r1, [r0, #1]
   1724c:	and	r1, r1, #223	; 0xdf
   17250:	cmp	r1, #84	; 0x54
   17254:	bne	172fc <ftello64@plt+0x5a14>
   17258:	ldrb	r1, [r0, #2]
   1725c:	and	r1, r1, #223	; 0xdf
   17260:	cmp	r1, #70	; 0x46
   17264:	bne	172fc <ftello64@plt+0x5a14>
   17268:	ldrb	r1, [r0, #3]
   1726c:	cmp	r1, #45	; 0x2d
   17270:	bne	172fc <ftello64@plt+0x5a14>
   17274:	ldrb	r1, [r0, #4]
   17278:	cmp	r1, #56	; 0x38
   1727c:	bne	172fc <ftello64@plt+0x5a14>
   17280:	ldrb	r0, [r0, #5]
   17284:	cmp	r0, #0
   17288:	bne	172fc <ftello64@plt+0x5a14>
   1728c:	ldrb	r1, [r5]
   17290:	movw	r2, #32326	; 0x7e46
   17294:	movw	r0, #32330	; 0x7e4a
   17298:	movt	r2, #2
   1729c:	movt	r0, #2
   172a0:	b	1732c <ftello64@plt+0x5a44>
   172a4:	ldrb	r1, [r0, #1]
   172a8:	and	r1, r1, #223	; 0xdf
   172ac:	cmp	r1, #66	; 0x42
   172b0:	bne	172fc <ftello64@plt+0x5a14>
   172b4:	ldrb	r1, [r0, #2]
   172b8:	cmp	r1, #49	; 0x31
   172bc:	bne	172fc <ftello64@plt+0x5a14>
   172c0:	ldrb	r1, [r0, #3]
   172c4:	cmp	r1, #56	; 0x38
   172c8:	bne	172fc <ftello64@plt+0x5a14>
   172cc:	ldrb	r1, [r0, #4]
   172d0:	cmp	r1, #48	; 0x30
   172d4:	bne	172fc <ftello64@plt+0x5a14>
   172d8:	ldrb	r1, [r0, #5]
   172dc:	cmp	r1, #51	; 0x33
   172e0:	bne	172fc <ftello64@plt+0x5a14>
   172e4:	ldrb	r1, [r0, #6]
   172e8:	cmp	r1, #48	; 0x30
   172ec:	bne	172fc <ftello64@plt+0x5a14>
   172f0:	ldrb	r0, [r0, #7]
   172f4:	cmp	r0, #0
   172f8:	beq	17318 <ftello64@plt+0x5a30>
   172fc:	movw	r1, #31617	; 0x7b81
   17300:	movw	r0, #34051	; 0x8503
   17304:	cmp	r4, #9
   17308:	movt	r1, #2
   1730c:	movt	r0, #2
   17310:	moveq	r0, r1
   17314:	pop	{r4, r5, fp, pc}
   17318:	ldrb	r1, [r5]
   1731c:	movw	r2, #32334	; 0x7e4e
   17320:	movw	r0, #32338	; 0x7e52
   17324:	movt	r2, #2
   17328:	movt	r0, #2
   1732c:	cmp	r1, #96	; 0x60
   17330:	moveq	r0, r2
   17334:	pop	{r4, r5, fp, pc}
   17338:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1733c:	add	fp, sp, #28
   17340:	sub	sp, sp, #116	; 0x74
   17344:	mov	r8, r2
   17348:	mov	r9, r1
   1734c:	mov	r4, r0
   17350:	bl	117c8 <fileno@plt>
   17354:	add	r1, sp, #8
   17358:	bl	2716c <ftello64@plt+0x15884>
   1735c:	mov	r6, #8192	; 0x2000
   17360:	cmp	r0, #0
   17364:	bmi	173cc <ftello64@plt+0x5ae4>
   17368:	ldr	r0, [sp, #24]
   1736c:	and	r0, r0, #61440	; 0xf000
   17370:	cmp	r0, #32768	; 0x8000
   17374:	bne	173cc <ftello64@plt+0x5ae4>
   17378:	mov	r0, r4
   1737c:	bl	118e8 <ftello64@plt>
   17380:	cmp	r1, #0
   17384:	bmi	173cc <ftello64@plt+0x5ae4>
   17388:	ldr	r2, [sp, #56]	; 0x38
   1738c:	ldr	r3, [sp, #60]	; 0x3c
   17390:	subs	r7, r0, r2
   17394:	sbcs	r7, r1, r3
   17398:	bge	173cc <ftello64@plt+0x5ae4>
   1739c:	subs	r0, r2, r0
   173a0:	mvn	r2, #-2147483647	; 0x80000001
   173a4:	sbc	r1, r3, r1
   173a8:	subs	r2, r2, r0
   173ac:	rscs	r1, r1, #0
   173b0:	bge	173c8 <ftello64@plt+0x5ae0>
   173b4:	bl	11768 <__errno_location@plt>
   173b8:	mov	r1, #12
   173bc:	mov	r7, #0
   173c0:	str	r1, [r0]
   173c4:	b	175dc <ftello64@plt+0x5cf4>
   173c8:	add	r6, r0, #1
   173cc:	mov	r0, r6
   173d0:	bl	25314 <ftello64@plt+0x13a2c>
   173d4:	mov	r7, #0
   173d8:	cmp	r0, #0
   173dc:	beq	175dc <ftello64@plt+0x5cf4>
   173e0:	mov	r1, #1
   173e4:	mov	r2, r6
   173e8:	mov	r3, r4
   173ec:	mov	r5, r0
   173f0:	str	r8, [sp]
   173f4:	bl	11684 <fread@plt>
   173f8:	cmp	r0, r6
   173fc:	str	r9, [sp, #4]
   17400:	bne	174b4 <ftello64@plt+0x5bcc>
   17404:	and	r8, r9, #2
   17408:	mov	r7, r6
   1740c:	cmn	r7, #-2147483647	; 0x80000001
   17410:	beq	17518 <ftello64@plt+0x5c30>
   17414:	mvn	r0, #-2147483648	; 0x80000000
   17418:	mvn	r9, #-2147483648	; 0x80000000
   1741c:	eor	r0, r0, r7, lsr #1
   17420:	cmp	r7, r0
   17424:	addcc	r9, r7, r7, lsr #1
   17428:	cmp	r8, #0
   1742c:	bne	1744c <ftello64@plt+0x5b64>
   17430:	mov	r0, r5
   17434:	mov	r1, r9
   17438:	bl	25344 <ftello64@plt+0x13a5c>
   1743c:	mov	sl, r0
   17440:	cmp	r0, #0
   17444:	bne	17484 <ftello64@plt+0x5b9c>
   17448:	b	17554 <ftello64@plt+0x5c6c>
   1744c:	mov	r0, r9
   17450:	bl	25314 <ftello64@plt+0x13a2c>
   17454:	cmp	r0, #0
   17458:	beq	17568 <ftello64@plt+0x5c80>
   1745c:	mov	r1, r5
   17460:	mov	r2, r7
   17464:	mov	sl, r0
   17468:	bl	115c4 <memcpy@plt>
   1746c:	mov	r0, r5
   17470:	mov	r1, r7
   17474:	mvn	r2, #0
   17478:	bl	11834 <__explicit_bzero_chk@plt>
   1747c:	mov	r0, r5
   17480:	bl	15074 <ftello64@plt+0x378c>
   17484:	sub	r5, r9, r6
   17488:	add	r0, sl, r6
   1748c:	mov	r1, #1
   17490:	mov	r3, r4
   17494:	mov	r2, r5
   17498:	bl	11684 <fread@plt>
   1749c:	cmp	r0, r5
   174a0:	add	r6, r0, r6
   174a4:	mov	r5, sl
   174a8:	mov	r7, r9
   174ac:	beq	1740c <ftello64@plt+0x5b24>
   174b0:	b	174c0 <ftello64@plt+0x5bd8>
   174b4:	mov	r9, r6
   174b8:	mov	sl, r5
   174bc:	mov	r6, r0
   174c0:	mov	r0, r4
   174c4:	bl	115ac <ferror@plt>
   174c8:	cmp	r0, #0
   174cc:	beq	174e4 <ftello64@plt+0x5bfc>
   174d0:	ldr	r0, [sp, #4]
   174d4:	and	r8, r0, #2
   174d8:	bl	11768 <__errno_location@plt>
   174dc:	ldr	r4, [r0]
   174e0:	b	17524 <ftello64@plt+0x5c3c>
   174e4:	sub	r0, r9, #1
   174e8:	cmp	r6, r0
   174ec:	bcs	175c8 <ftello64@plt+0x5ce0>
   174f0:	ldr	r0, [sp, #4]
   174f4:	add	r1, r6, #1
   174f8:	tst	r0, #2
   174fc:	bne	1757c <ftello64@plt+0x5c94>
   17500:	mov	r0, sl
   17504:	bl	25344 <ftello64@plt+0x13a5c>
   17508:	cmp	r0, #0
   1750c:	mov	r7, r0
   17510:	moveq	r7, sl
   17514:	b	175cc <ftello64@plt+0x5ce4>
   17518:	mov	r4, #12
   1751c:	mov	sl, r5
   17520:	mvn	r9, #-2147483648	; 0x80000000
   17524:	cmp	r8, #0
   17528:	mov	r7, #0
   1752c:	beq	17540 <ftello64@plt+0x5c58>
   17530:	mov	r0, sl
   17534:	mov	r1, r9
   17538:	mvn	r2, #0
   1753c:	bl	11834 <__explicit_bzero_chk@plt>
   17540:	mov	r0, sl
   17544:	bl	15074 <ftello64@plt+0x378c>
   17548:	bl	11768 <__errno_location@plt>
   1754c:	str	r4, [r0]
   17550:	b	175dc <ftello64@plt+0x5cf4>
   17554:	bl	11768 <__errno_location@plt>
   17558:	ldr	r4, [r0]
   1755c:	mov	sl, r5
   17560:	mov	r7, #0
   17564:	b	17540 <ftello64@plt+0x5c58>
   17568:	bl	11768 <__errno_location@plt>
   1756c:	ldr	r4, [r0]
   17570:	mov	sl, r5
   17574:	mov	r7, #0
   17578:	b	17530 <ftello64@plt+0x5c48>
   1757c:	mov	r0, r1
   17580:	bl	25314 <ftello64@plt+0x13a2c>
   17584:	cmp	r0, #0
   17588:	beq	175b8 <ftello64@plt+0x5cd0>
   1758c:	mov	r1, sl
   17590:	mov	r2, r6
   17594:	mov	r7, r0
   17598:	bl	115c4 <memcpy@plt>
   1759c:	mov	r0, sl
   175a0:	mov	r1, r9
   175a4:	mvn	r2, #0
   175a8:	bl	11834 <__explicit_bzero_chk@plt>
   175ac:	mov	r0, sl
   175b0:	bl	15074 <ftello64@plt+0x378c>
   175b4:	b	175cc <ftello64@plt+0x5ce4>
   175b8:	add	r0, sl, r6
   175bc:	sub	r1, r9, r6
   175c0:	mvn	r2, #0
   175c4:	bl	11834 <__explicit_bzero_chk@plt>
   175c8:	mov	r7, sl
   175cc:	ldr	r1, [sp]
   175d0:	mov	r0, #0
   175d4:	strb	r0, [r7, r6]
   175d8:	str	r6, [r1]
   175dc:	mov	r0, r7
   175e0:	sub	sp, fp, #28
   175e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   175e8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   175ec:	add	fp, sp, #24
   175f0:	mov	r5, r2
   175f4:	movw	r2, #32432	; 0x7eb0
   175f8:	mov	r6, r1
   175fc:	movw	r1, #32428	; 0x7eac
   17600:	movt	r2, #2
   17604:	tst	r6, #1
   17608:	movt	r1, #2
   1760c:	moveq	r1, r2
   17610:	bl	11864 <fopen64@plt>
   17614:	mov	r4, #0
   17618:	cmp	r0, #0
   1761c:	beq	17694 <ftello64@plt+0x5dac>
   17620:	mov	r7, r0
   17624:	ands	r8, r6, #2
   17628:	beq	17640 <ftello64@plt+0x5d58>
   1762c:	mov	r0, r7
   17630:	mov	r1, #0
   17634:	mov	r2, #2
   17638:	mov	r3, #0
   1763c:	bl	11798 <setvbuf@plt>
   17640:	mov	r0, r7
   17644:	mov	r1, r6
   17648:	mov	r2, r5
   1764c:	bl	17338 <ftello64@plt+0x5a50>
   17650:	mov	r6, r0
   17654:	mov	r0, r7
   17658:	bl	25524 <ftello64@plt+0x13c3c>
   1765c:	cmp	r0, #0
   17660:	beq	17690 <ftello64@plt+0x5da8>
   17664:	cmp	r6, #0
   17668:	beq	17694 <ftello64@plt+0x5dac>
   1766c:	cmp	r8, #0
   17670:	beq	17684 <ftello64@plt+0x5d9c>
   17674:	ldr	r1, [r5]
   17678:	mov	r0, r6
   1767c:	mvn	r2, #0
   17680:	bl	11834 <__explicit_bzero_chk@plt>
   17684:	mov	r0, r6
   17688:	bl	15074 <ftello64@plt+0x378c>
   1768c:	b	17694 <ftello64@plt+0x5dac>
   17690:	mov	r4, r6
   17694:	mov	r0, r4
   17698:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1769c:	andeq	r0, r0, r0
   176a0:	push	{fp, lr}
   176a4:	mov	fp, sp
   176a8:	mov	lr, r0
   176ac:	movw	r0, #39232	; 0x9940
   176b0:	mov	ip, r1
   176b4:	ldrb	r1, [r2, #28]
   176b8:	movt	r0, #3
   176bc:	ldr	r3, [r0]
   176c0:	mov	r0, #16
   176c4:	and	r1, r1, #111	; 0x6f
   176c8:	and	r0, r0, r3, lsr #21
   176cc:	orr	r0, r1, r0
   176d0:	mov	r1, lr
   176d4:	orr	r0, r0, #128	; 0x80
   176d8:	strb	r0, [r2, #28]
   176dc:	mov	r0, r2
   176e0:	mov	r2, ip
   176e4:	bl	17720 <ftello64@plt+0x5e38>
   176e8:	cmp	r0, #0
   176ec:	beq	17718 <ftello64@plt+0x5e30>
   176f0:	movw	r1, #32824	; 0x8038
   176f4:	mov	r2, #5
   176f8:	movt	r1, #2
   176fc:	ldr	r0, [r1, r0, lsl #2]
   17700:	movw	r1, #32440	; 0x7eb8
   17704:	movt	r1, #2
   17708:	add	r1, r1, r0
   1770c:	mov	r0, #0
   17710:	pop	{fp, lr}
   17714:	b	1160c <dcgettext@plt>
   17718:	mov	r0, #0
   1771c:	pop	{fp, pc}
   17720:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17724:	add	fp, sp, #28
   17728:	sub	sp, sp, #140	; 0x8c
   1772c:	str	r1, [sp, #24]
   17730:	mov	r1, #0
   17734:	str	r0, [sp, #28]
   17738:	mov	sl, r2
   1773c:	str	r3, [sp, #20]
   17740:	str	r1, [fp, #-52]	; 0xffffffcc
   17744:	str	r1, [r0, #24]
   17748:	str	r1, [r0, #8]
   1774c:	str	r3, [r0, #12]
   17750:	ldrb	r1, [r0, #28]
   17754:	and	r1, r1, #144	; 0x90
   17758:	strb	r1, [r0, #28]
   1775c:	ldr	r9, [r0]
   17760:	ldr	r0, [r0, #4]
   17764:	cmp	r0, #159	; 0x9f
   17768:	bls	18310 <ftello64@plt+0x6a28>
   1776c:	ldr	r1, [sp, #28]
   17770:	mov	r0, #160	; 0xa0
   17774:	mov	r2, #160	; 0xa0
   17778:	str	r0, [r1, #8]
   1777c:	mov	r0, r9
   17780:	mov	r1, #0
   17784:	bl	117a4 <memset@plt>
   17788:	mov	r0, #31
   1778c:	str	r0, [r9, #64]	; 0x40
   17790:	movw	r0, #43689	; 0xaaa9
   17794:	movt	r0, #2730	; 0xaaa
   17798:	cmp	sl, r0
   1779c:	bhi	17914 <ftello64@plt+0x602c>
   177a0:	add	r0, sl, #1
   177a4:	str	r0, [r9, #4]
   177a8:	str	r0, [sp, #12]
   177ac:	lsl	r0, r0, #3
   177b0:	bl	25314 <ftello64@plt+0x13a2c>
   177b4:	str	r0, [r9]
   177b8:	mov	r0, #1
   177bc:	mov	r4, r0
   177c0:	lsl	r0, r0, #1
   177c4:	cmp	r4, sl
   177c8:	bls	177bc <ftello64@plt+0x5ed4>
   177cc:	mov	r0, #12
   177d0:	mov	r1, r4
   177d4:	bl	252c0 <ftello64@plt+0x139d8>
   177d8:	sub	r1, r4, #1
   177dc:	str	r1, [r9, #68]	; 0x44
   177e0:	str	r0, [r9, #32]
   177e4:	bl	11678 <__ctype_get_mb_cur_max@plt>
   177e8:	str	r0, [r9, #92]	; 0x5c
   177ec:	mov	r0, #14
   177f0:	bl	1184c <nl_langinfo@plt>
   177f4:	ldrb	r1, [r0]
   177f8:	orr	r1, r1, #32
   177fc:	cmp	r1, #117	; 0x75
   17800:	bne	17850 <ftello64@plt+0x5f68>
   17804:	ldrb	r1, [r0, #1]
   17808:	orr	r1, r1, #32
   1780c:	cmp	r1, #116	; 0x74
   17810:	bne	17850 <ftello64@plt+0x5f68>
   17814:	ldrb	r1, [r0, #2]
   17818:	orr	r1, r1, #32
   1781c:	cmp	r1, #102	; 0x66
   17820:	bne	17850 <ftello64@plt+0x5f68>
   17824:	ldrb	r1, [r0, #3]!
   17828:	cmp	r1, #45	; 0x2d
   1782c:	movw	r1, #32230	; 0x7de6
   17830:	movt	r1, #2
   17834:	addeq	r0, r0, #1
   17838:	bl	11558 <strcmp@plt>
   1783c:	cmp	r0, #0
   17840:	bne	17850 <ftello64@plt+0x5f68>
   17844:	ldrb	r0, [r9, #88]	; 0x58
   17848:	orr	r0, r0, #4
   1784c:	strb	r0, [r9, #88]	; 0x58
   17850:	ldrb	r0, [r9, #88]	; 0x58
   17854:	and	r1, r0, #247	; 0xf7
   17858:	strb	r1, [r9, #88]	; 0x58
   1785c:	ldr	r1, [r9, #92]	; 0x5c
   17860:	cmp	r1, #2
   17864:	blt	17900 <ftello64@plt+0x6018>
   17868:	tst	r0, #4
   1786c:	bne	178f4 <ftello64@plt+0x600c>
   17870:	mov	r0, #32
   17874:	mov	r1, #1
   17878:	mov	r8, #1
   1787c:	bl	252c0 <ftello64@plt+0x139d8>
   17880:	cmp	r0, #0
   17884:	str	r0, [r9, #60]	; 0x3c
   17888:	beq	17914 <ftello64@plt+0x602c>
   1788c:	mov	r7, #0
   17890:	mov	r5, #0
   17894:	mov	r6, #0
   17898:	add	r4, r7, r6
   1789c:	mov	r0, r4
   178a0:	bl	117b0 <btowc@plt>
   178a4:	cmn	r0, #1
   178a8:	beq	178bc <ftello64@plt+0x5fd4>
   178ac:	ldr	r1, [r9, #60]	; 0x3c
   178b0:	ldr	r2, [r1, r5, lsl #2]
   178b4:	orr	r2, r2, r8, lsl r6
   178b8:	str	r2, [r1, r5, lsl #2]
   178bc:	cmp	r4, #127	; 0x7f
   178c0:	bhi	178d4 <ftello64@plt+0x5fec>
   178c4:	cmp	r4, r0
   178c8:	ldrbne	r0, [r9, #88]	; 0x58
   178cc:	orrne	r0, r0, #8
   178d0:	strbne	r0, [r9, #88]	; 0x58
   178d4:	add	r6, r6, #1
   178d8:	cmp	r6, #32
   178dc:	bne	17898 <ftello64@plt+0x5fb0>
   178e0:	add	r5, r5, #1
   178e4:	add	r7, r7, r6
   178e8:	cmp	r5, #8
   178ec:	bne	17894 <ftello64@plt+0x5fac>
   178f0:	b	17900 <ftello64@plt+0x6018>
   178f4:	movw	r0, #32892	; 0x807c
   178f8:	movt	r0, #2
   178fc:	str	r0, [r9, #60]	; 0x3c
   17900:	ldr	r0, [r9]
   17904:	cmp	r0, #0
   17908:	ldrne	r0, [r9, #32]
   1790c:	cmpne	r0, #0
   17910:	bne	17938 <ftello64@plt+0x6050>
   17914:	mov	r4, #12
   17918:	mov	r0, r9
   1791c:	str	r4, [fp, #-52]	; 0xffffffcc
   17920:	bl	18980 <ftello64@plt+0x7098>
   17924:	ldr	r0, [sp, #28]
   17928:	mov	r1, #0
   1792c:	str	r1, [r0]
   17930:	str	r1, [r0, #4]
   17934:	b	18298 <ftello64@plt+0x69b0>
   17938:	movw	r0, #0
   1793c:	movw	r1, #0
   17940:	mov	r4, #0
   17944:	movt	r0, #0
   17948:	movt	r1, #0
   1794c:	str	r4, [fp, #-52]	; 0xffffffcc
   17950:	orrs	r0, r1, r0
   17954:	str	r0, [sp, #8]
   17958:	beq	17970 <ftello64@plt+0x6088>
   1795c:	add	r0, r9, #136	; 0x88
   17960:	mov	r1, #0
   17964:	bl	115dc <pthread_mutex_init@plt>
   17968:	cmp	r0, #0
   1796c:	bne	17914 <ftello64@plt+0x602c>
   17970:	ldr	r0, [sp, #28]
   17974:	add	r5, sp, #32
   17978:	mov	r1, #0
   1797c:	mov	r2, #76	; 0x4c
   17980:	ldr	r8, [r0, #20]
   17984:	add	r0, r5, #4
   17988:	bl	117a4 <memset@plt>
   1798c:	ldr	r1, [sp, #20]
   17990:	vdup.32	q8, sl
   17994:	add	r3, r5, #44	; 0x2c
   17998:	ubfx	r0, r1, #22, #1
   1799c:	strb	r0, [sp, #104]	; 0x68
   179a0:	ldr	r0, [sp, #24]
   179a4:	str	r8, [sp, #96]	; 0x60
   179a8:	str	r0, [sp, #32]
   179ac:	and	r0, r1, #4194304	; 0x400000
   179b0:	orrs	r1, r0, r8
   179b4:	str	r0, [sp, #16]
   179b8:	movwne	r1, #1
   179bc:	cmp	sl, #1
   179c0:	strb	r1, [sp, #107]	; 0x6b
   179c4:	ldr	r0, [r9, #92]	; 0x5c
   179c8:	str	r0, [sp, #112]	; 0x70
   179cc:	ldrb	r2, [r9, #88]	; 0x58
   179d0:	vst1.32	{d16-d17}, [r3]
   179d4:	ubfx	r3, r2, #2, #1
   179d8:	strb	r3, [sp, #105]	; 0x69
   179dc:	ubfx	r2, r2, #3, #1
   179e0:	strb	r2, [sp, #106]	; 0x6a
   179e4:	blt	17a08 <ftello64@plt+0x6120>
   179e8:	ldr	r1, [sp, #12]
   179ec:	add	r0, sp, #32
   179f0:	bl	1aab8 <ftello64@plt+0x91d0>
   179f4:	cmp	r0, #0
   179f8:	bne	17a78 <ftello64@plt+0x6190>
   179fc:	ldr	r0, [r9, #92]	; 0x5c
   17a00:	ldr	r4, [sp, #36]	; 0x24
   17a04:	ldrb	r1, [sp, #107]	; 0x6b
   17a08:	cmp	r1, #0
   17a0c:	ldr	r1, [sp, #24]
   17a10:	moveq	r4, r1
   17a14:	ldr	r1, [sp, #16]
   17a18:	str	r4, [sp, #36]	; 0x24
   17a1c:	cmp	r1, #0
   17a20:	beq	17a80 <ftello64@plt+0x6198>
   17a24:	cmp	r0, #2
   17a28:	blt	17a94 <ftello64@plt+0x61ac>
   17a2c:	add	r4, sp, #32
   17a30:	mov	r0, r4
   17a34:	bl	1ab58 <ftello64@plt+0x9270>
   17a38:	cmp	r0, #0
   17a3c:	bne	17a78 <ftello64@plt+0x6190>
   17a40:	ldr	r0, [sp, #64]	; 0x40
   17a44:	cmp	r0, sl
   17a48:	bge	17b24 <ftello64@plt+0x623c>
   17a4c:	ldr	r1, [r9, #92]	; 0x5c
   17a50:	ldr	r2, [sp, #60]	; 0x3c
   17a54:	ldr	r0, [sp, #68]	; 0x44
   17a58:	add	r1, r1, r2
   17a5c:	cmp	r0, r1
   17a60:	bgt	17b24 <ftello64@plt+0x623c>
   17a64:	lsl	r1, r0, #1
   17a68:	mov	r0, r4
   17a6c:	bl	1aab8 <ftello64@plt+0x91d0>
   17a70:	cmp	r0, #0
   17a74:	beq	17a30 <ftello64@plt+0x6148>
   17a78:	ldr	sl, [sp, #28]
   17a7c:	b	17c78 <ftello64@plt+0x6390>
   17a80:	cmp	r0, #2
   17a84:	blt	17aa0 <ftello64@plt+0x61b8>
   17a88:	add	r0, sp, #32
   17a8c:	bl	1b194 <ftello64@plt+0x98ac>
   17a90:	b	17b24 <ftello64@plt+0x623c>
   17a94:	add	r0, sp, #32
   17a98:	bl	1b128 <ftello64@plt+0x9840>
   17a9c:	b	17b24 <ftello64@plt+0x623c>
   17aa0:	ldr	r1, [sp, #68]	; 0x44
   17aa4:	cmp	r8, #0
   17aa8:	beq	17b1c <ftello64@plt+0x6234>
   17aac:	ldr	r2, [sp, #80]	; 0x50
   17ab0:	ldr	r0, [sp, #60]	; 0x3c
   17ab4:	cmp	r1, r2
   17ab8:	movgt	r1, r2
   17abc:	cmp	r0, r1
   17ac0:	bge	17b10 <ftello64@plt+0x6228>
   17ac4:	ldr	r3, [sp, #56]	; 0x38
   17ac8:	ldr	r2, [sp, #32]
   17acc:	ldr	r7, [sp, #96]	; 0x60
   17ad0:	add	r3, r3, r0
   17ad4:	ldrb	r2, [r2, r3]
   17ad8:	ldrb	r2, [r7, r2]
   17adc:	strb	r2, [r4, r0]
   17ae0:	add	r0, r0, #1
   17ae4:	cmp	r0, r1
   17ae8:	bge	17b10 <ftello64@plt+0x6228>
   17aec:	ldr	r2, [sp, #32]
   17af0:	ldr	r7, [sp, #56]	; 0x38
   17af4:	ldr	r6, [sp, #96]	; 0x60
   17af8:	ldr	r3, [sp, #36]	; 0x24
   17afc:	add	r2, r2, r7
   17b00:	ldrb	r2, [r2, r0]
   17b04:	ldrb	r2, [r6, r2]
   17b08:	strb	r2, [r3, r0]
   17b0c:	b	17ae0 <ftello64@plt+0x61f8>
   17b10:	str	r0, [sp, #64]	; 0x40
   17b14:	str	r0, [sp, #60]	; 0x3c
   17b18:	b	17b24 <ftello64@plt+0x623c>
   17b1c:	str	r1, [sp, #64]	; 0x40
   17b20:	str	r1, [sp, #60]	; 0x3c
   17b24:	ldr	sl, [sp, #28]
   17b28:	mov	r5, #0
   17b2c:	ldr	r6, [sp, #20]
   17b30:	sub	r8, fp, #48	; 0x30
   17b34:	add	r7, sp, #32
   17b38:	str	r5, [fp, #-52]	; 0xffffffcc
   17b3c:	mov	r0, r8
   17b40:	mov	r1, r7
   17b44:	str	r5, [sl, #24]
   17b48:	orr	r2, r6, #8388608	; 0x800000
   17b4c:	ldr	r4, [sl]
   17b50:	str	r6, [r4, #128]	; 0x80
   17b54:	bl	1b584 <ftello64@plt+0x9c9c>
   17b58:	ldr	r1, [sp, #72]	; 0x48
   17b5c:	mov	r2, r8
   17b60:	mov	r3, r6
   17b64:	str	r5, [sp]
   17b68:	add	r0, r1, r0
   17b6c:	mov	r1, sl
   17b70:	str	r0, [sp, #72]	; 0x48
   17b74:	sub	r0, fp, #52	; 0x34
   17b78:	str	r0, [sp, #4]
   17b7c:	mov	r0, r7
   17b80:	bl	1b3d4 <ftello64@plt+0x9aec>
   17b84:	mov	r6, r0
   17b88:	cmp	r0, #0
   17b8c:	bne	17b9c <ftello64@plt+0x62b4>
   17b90:	ldr	r0, [fp, #-52]	; 0xffffffcc
   17b94:	cmp	r0, #0
   17b98:	bne	18344 <ftello64@plt+0x6a5c>
   17b9c:	mov	r0, #2
   17ba0:	sub	r3, fp, #40	; 0x28
   17ba4:	mov	r1, #0
   17ba8:	mov	r2, #0
   17bac:	str	r0, [fp, #-36]	; 0xffffffdc
   17bb0:	mov	r0, r4
   17bb4:	str	r5, [fp, #-40]	; 0xffffffd8
   17bb8:	bl	1d3a4 <ftello64@plt+0xbabc>
   17bbc:	mov	r7, r0
   17bc0:	cmp	r6, #0
   17bc4:	beq	17bf0 <ftello64@plt+0x6308>
   17bc8:	mov	r0, #16
   17bcc:	sub	r3, fp, #40	; 0x28
   17bd0:	mov	r1, r6
   17bd4:	mov	r2, r7
   17bd8:	str	r0, [fp, #-36]	; 0xffffffdc
   17bdc:	mov	r0, #0
   17be0:	str	r0, [fp, #-40]	; 0xffffffd8
   17be4:	mov	r0, r4
   17be8:	bl	1d3a4 <ftello64@plt+0xbabc>
   17bec:	b	17bf4 <ftello64@plt+0x630c>
   17bf0:	mov	r0, r7
   17bf4:	cmp	r7, #0
   17bf8:	cmpne	r0, #0
   17bfc:	beq	1833c <ftello64@plt+0x6a54>
   17c00:	str	r0, [r9, #52]	; 0x34
   17c04:	ldr	r8, [sl]
   17c08:	ldr	r0, [r8, #4]
   17c0c:	lsl	r0, r0, #2
   17c10:	bl	25314 <ftello64@plt+0x13a2c>
   17c14:	str	r0, [r8, #12]
   17c18:	ldr	r0, [r8, #4]
   17c1c:	lsl	r0, r0, #2
   17c20:	bl	25314 <ftello64@plt+0x13a2c>
   17c24:	str	r0, [r8, #16]
   17c28:	ldr	r0, [r8, #4]
   17c2c:	add	r0, r0, r0, lsl #1
   17c30:	lsl	r0, r0, #2
   17c34:	bl	25314 <ftello64@plt+0x13a2c>
   17c38:	str	r0, [r8, #20]
   17c3c:	ldr	r0, [r8, #4]
   17c40:	add	r0, r0, r0, lsl #1
   17c44:	lsl	r0, r0, #2
   17c48:	bl	25314 <ftello64@plt+0x13a2c>
   17c4c:	str	r0, [r8, #24]
   17c50:	ldr	r1, [r8, #12]
   17c54:	cmp	r1, #0
   17c58:	ldrne	r1, [r8, #16]
   17c5c:	cmpne	r1, #0
   17c60:	beq	17c74 <ftello64@plt+0x638c>
   17c64:	cmp	r0, #0
   17c68:	ldrne	r0, [r8, #20]
   17c6c:	cmpne	r0, #0
   17c70:	bne	17cbc <ftello64@plt+0x63d4>
   17c74:	mov	r0, #12
   17c78:	str	r0, [fp, #-52]	; 0xffffffcc
   17c7c:	mov	r0, sl
   17c80:	bl	1aa34 <ftello64@plt+0x914c>
   17c84:	add	r0, sp, #32
   17c88:	bl	1aa84 <ftello64@plt+0x919c>
   17c8c:	ldr	r0, [sp, #8]
   17c90:	cmp	r0, #0
   17c94:	beq	17ca0 <ftello64@plt+0x63b8>
   17c98:	add	r0, r9, #136	; 0x88
   17c9c:	bl	11564 <pthread_mutex_destroy@plt>
   17ca0:	mov	r0, r9
   17ca4:	bl	18980 <ftello64@plt+0x7098>
   17ca8:	mov	r0, #0
   17cac:	str	r0, [sl]
   17cb0:	str	r0, [sl, #4]
   17cb4:	ldr	r4, [fp, #-52]	; 0xffffffcc
   17cb8:	b	18298 <ftello64@plt+0x69b0>
   17cbc:	ldr	r0, [sl, #24]
   17cc0:	lsl	r0, r0, #2
   17cc4:	bl	25314 <ftello64@plt+0x13a2c>
   17cc8:	cmp	r0, #0
   17ccc:	str	r0, [r8, #132]	; 0x84
   17cd0:	beq	17d54 <ftello64@plt+0x646c>
   17cd4:	ldr	r1, [sl, #24]
   17cd8:	cmp	r1, #0
   17cdc:	beq	17cf4 <ftello64@plt+0x640c>
   17ce0:	mov	r2, #0
   17ce4:	str	r2, [r0, r2, lsl #2]
   17ce8:	add	r2, r2, #1
   17cec:	cmp	r1, r2
   17cf0:	bne	17ce4 <ftello64@plt+0x63fc>
   17cf4:	ldr	r0, [r8, #52]	; 0x34
   17cf8:	movw	r1, #58692	; 0xe544
   17cfc:	mov	r2, r8
   17d00:	movt	r1, #1
   17d04:	bl	1e4c0 <ftello64@plt+0xcbd8>
   17d08:	ldr	r1, [sl, #24]
   17d0c:	cmp	r1, #0
   17d10:	beq	17d38 <ftello64@plt+0x6450>
   17d14:	ldr	r0, [r8, #132]	; 0x84
   17d18:	mov	r2, #0
   17d1c:	ldr	r3, [r0, r2, lsl #2]
   17d20:	cmp	r2, r3
   17d24:	bne	17d40 <ftello64@plt+0x6458>
   17d28:	add	r2, r2, #1
   17d2c:	cmp	r1, r2
   17d30:	bne	17d1c <ftello64@plt+0x6434>
   17d34:	b	17d48 <ftello64@plt+0x6460>
   17d38:	ldr	r0, [r8, #132]	; 0x84
   17d3c:	b	17d48 <ftello64@plt+0x6460>
   17d40:	cmp	r1, r2
   17d44:	bne	17d54 <ftello64@plt+0x646c>
   17d48:	bl	15074 <ftello64@plt+0x378c>
   17d4c:	mov	r0, #0
   17d50:	str	r0, [r8, #132]	; 0x84
   17d54:	ldr	r0, [r8, #52]	; 0x34
   17d58:	movw	r1, #58844	; 0xe5dc
   17d5c:	mov	r2, sl
   17d60:	movt	r1, #1
   17d64:	bl	1be30 <ftello64@plt+0xa548>
   17d68:	cmp	r0, #0
   17d6c:	bne	17c78 <ftello64@plt+0x6390>
   17d70:	ldr	r0, [r8, #52]	; 0x34
   17d74:	movw	r1, #58980	; 0xe664
   17d78:	mov	r2, r8
   17d7c:	movt	r1, #1
   17d80:	bl	1be30 <ftello64@plt+0xa548>
   17d84:	cmp	r0, #0
   17d88:	bne	17c78 <ftello64@plt+0x6390>
   17d8c:	ldr	r0, [r8, #52]	; 0x34
   17d90:	movw	r1, #59124	; 0xe6f4
   17d94:	mov	r2, r8
   17d98:	movt	r1, #1
   17d9c:	bl	1e4c0 <ftello64@plt+0xcbd8>
   17da0:	ldr	r0, [r8, #52]	; 0x34
   17da4:	movw	r1, #59220	; 0xe754
   17da8:	mov	r2, r8
   17dac:	movt	r1, #1
   17db0:	bl	1e4c0 <ftello64@plt+0xcbd8>
   17db4:	cmp	r0, #0
   17db8:	bne	17c78 <ftello64@plt+0x6390>
   17dbc:	mov	r5, #0
   17dc0:	sub	r7, fp, #40	; 0x28
   17dc4:	mov	r4, #0
   17dc8:	ldr	r0, [r8, #24]
   17dcc:	add	r6, r4, r4, lsl #1
   17dd0:	add	r0, r0, r6, lsl #2
   17dd4:	ldr	r0, [r0, #4]
   17dd8:	cmp	r0, #0
   17ddc:	beq	17de8 <ftello64@plt+0x6500>
   17de0:	mov	r1, r5
   17de4:	b	17e28 <ftello64@plt+0x6540>
   17de8:	mov	r0, r7
   17dec:	mov	r1, r8
   17df0:	mov	r2, r4
   17df4:	mov	r3, #1
   17df8:	bl	1ec04 <ftello64@plt+0xd31c>
   17dfc:	cmp	r0, #0
   17e00:	bne	17c78 <ftello64@plt+0x6390>
   17e04:	ldr	r0, [r8, #24]
   17e08:	mov	r1, r5
   17e0c:	add	r0, r0, r6, lsl #2
   17e10:	ldr	r0, [r0, #4]
   17e14:	cmp	r0, #0
   17e18:	bne	17e28 <ftello64@plt+0x6540>
   17e1c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17e20:	bl	15074 <ftello64@plt+0x378c>
   17e24:	mov	r1, #1
   17e28:	ldr	r2, [r8, #8]
   17e2c:	add	r0, r4, #1
   17e30:	subs	r3, r0, r2
   17e34:	mov	r4, r3
   17e38:	movwne	r3, #1
   17e3c:	movne	r4, r0
   17e40:	tst	r1, #1
   17e44:	and	r5, r1, r3
   17e48:	cmpeq	r0, r2
   17e4c:	bne	17dc8 <ftello64@plt+0x64e0>
   17e50:	ldrb	r1, [sl, #28]
   17e54:	tst	r1, #16
   17e58:	bne	17e74 <ftello64@plt+0x658c>
   17e5c:	ldr	r1, [sl, #24]
   17e60:	cmp	r1, #0
   17e64:	beq	17e74 <ftello64@plt+0x658c>
   17e68:	ldrb	r1, [r8, #88]	; 0x58
   17e6c:	tst	r1, #1
   17e70:	bne	17e80 <ftello64@plt+0x6598>
   17e74:	ldr	r1, [r8, #76]	; 0x4c
   17e78:	cmp	r1, #0
   17e7c:	beq	17f60 <ftello64@plt+0x6678>
   17e80:	add	r0, r0, r0, lsl #1
   17e84:	lsl	r0, r0, #2
   17e88:	bl	25314 <ftello64@plt+0x13a2c>
   17e8c:	cmp	r0, #0
   17e90:	str	r0, [r8, #28]
   17e94:	beq	17c74 <ftello64@plt+0x638c>
   17e98:	ldr	r1, [r8, #8]
   17e9c:	cmp	r1, #0
   17ea0:	beq	17f60 <ftello64@plt+0x6678>
   17ea4:	mov	r1, #0
   17ea8:	str	r1, [r0]
   17eac:	str	r1, [r0, #4]
   17eb0:	str	r1, [r0, #8]
   17eb4:	ldr	r0, [r8, #8]
   17eb8:	cmp	r0, #2
   17ebc:	bcc	17eec <ftello64@plt+0x6604>
   17ec0:	mov	r2, #1
   17ec4:	mov	r3, #12
   17ec8:	ldr	r0, [r8, #28]
   17ecc:	add	r2, r2, #1
   17ed0:	str	r1, [r0, r3]!
   17ed4:	add	r3, r3, #12
   17ed8:	str	r1, [r0, #4]
   17edc:	str	r1, [r0, #8]
   17ee0:	ldr	r0, [r8, #8]
   17ee4:	cmp	r2, r0
   17ee8:	bcc	17ec8 <ftello64@plt+0x65e0>
   17eec:	cmp	r0, #0
   17ef0:	beq	17f60 <ftello64@plt+0x6678>
   17ef4:	ldr	r1, [r8, #24]
   17ef8:	mov	r4, #0
   17efc:	add	r5, r4, r4, lsl #1
   17f00:	add	r2, r1, r5, lsl #2
   17f04:	ldr	r3, [r2, #4]
   17f08:	cmp	r3, #1
   17f0c:	blt	17f54 <ftello64@plt+0x666c>
   17f10:	ldr	r7, [r2, #8]
   17f14:	mov	r6, #0
   17f18:	ldr	r0, [r7, r6, lsl #2]
   17f1c:	ldr	r1, [r8, #28]
   17f20:	add	r0, r0, r0, lsl #1
   17f24:	add	r0, r1, r0, lsl #2
   17f28:	mov	r1, r4
   17f2c:	bl	1f41c <ftello64@plt+0xdb34>
   17f30:	cmp	r0, #0
   17f34:	beq	17c74 <ftello64@plt+0x638c>
   17f38:	ldr	r1, [r8, #24]
   17f3c:	add	r6, r6, #1
   17f40:	add	r0, r1, r5, lsl #2
   17f44:	ldr	r0, [r0, #4]
   17f48:	cmp	r6, r0
   17f4c:	blt	17f18 <ftello64@plt+0x6630>
   17f50:	ldr	r0, [r8, #8]
   17f54:	add	r4, r4, #1
   17f58:	cmp	r4, r0
   17f5c:	bcc	17efc <ftello64@plt+0x6614>
   17f60:	mov	r0, #0
   17f64:	str	r0, [fp, #-52]	; 0xffffffcc
   17f68:	ldr	r0, [sp, #16]
   17f6c:	cmp	r0, #0
   17f70:	bne	180a8 <ftello64@plt+0x67c0>
   17f74:	ldrb	r2, [r9, #88]	; 0x58
   17f78:	ands	r0, r2, #4
   17f7c:	beq	180a8 <ftello64@plt+0x67c0>
   17f80:	ldr	r0, [sp, #28]
   17f84:	ldr	r0, [r0, #20]
   17f88:	cmp	r0, #0
   17f8c:	bne	180a8 <ftello64@plt+0x67c0>
   17f90:	ldr	r7, [r9, #8]
   17f94:	mov	sl, #0
   17f98:	cmp	r7, #0
   17f9c:	beq	1807c <ftello64@plt+0x6794>
   17fa0:	ldr	r3, [r9]
   17fa4:	mov	r8, #0
   17fa8:	mov	ip, #1
   17fac:	mov	lr, #139	; 0x8b
   17fb0:	mov	r6, #0
   17fb4:	mov	r4, #0
   17fb8:	add	r1, r3, r4, lsl #3
   17fbc:	ldrb	r5, [r1, #4]
   17fc0:	sub	r5, r5, #1
   17fc4:	cmp	r5, #11
   17fc8:	bhi	18360 <ftello64@plt+0x6a78>
   17fcc:	add	r0, pc, #0
   17fd0:	ldr	pc, [r0, r5, lsl #2]
   17fd4:	andeq	r8, r1, ip, asr r0
   17fd8:	andeq	r8, r1, r4
   17fdc:	andeq	r8, r1, r4, lsl r0
   17fe0:	andeq	r8, r1, r4
   17fe4:	andeq	r8, r1, r4, ror r0
   17fe8:	andeq	r8, r1, r8, lsr #1
   17fec:	andeq	r8, r1, r0, ror #6
   17ff0:	andeq	r8, r1, r4
   17ff4:	andeq	r8, r1, r4
   17ff8:	andeq	r8, r1, r4
   17ffc:	andeq	r8, r1, r4
   18000:	andeq	r8, r1, ip, lsr r0
   18004:	add	r4, r4, #1
   18008:	cmp	r4, r7
   1800c:	bne	17fb8 <ftello64@plt+0x66d0>
   18010:	b	182a4 <ftello64@plt+0x69bc>
   18014:	ldr	r0, [r3, r4, lsl #3]
   18018:	mov	r1, #0
   1801c:	add	r5, r0, #16
   18020:	ldr	r0, [r5, r1, lsl #2]
   18024:	cmp	r0, #0
   18028:	bne	180a8 <ftello64@plt+0x67c0>
   1802c:	add	r1, r1, #1
   18030:	cmp	r1, #4
   18034:	bne	18020 <ftello64@plt+0x6738>
   18038:	b	18004 <ftello64@plt+0x671c>
   1803c:	ldr	r0, [r3, r4, lsl #3]
   18040:	sub	r0, r0, #16
   18044:	ror	r1, r0, #4
   18048:	cmp	r1, #7
   1804c:	bhi	180a8 <ftello64@plt+0x67c0>
   18050:	tst	lr, ip, lsl r1
   18054:	bne	18004 <ftello64@plt+0x671c>
   18058:	b	180a8 <ftello64@plt+0x67c0>
   1805c:	ldrsb	r0, [r1]
   18060:	cmp	r0, #0
   18064:	mov	r0, #0
   18068:	movwmi	r0, #1
   1806c:	orr	r6, r6, r0
   18070:	b	18004 <ftello64@plt+0x671c>
   18074:	mov	r8, #1
   18078:	b	18004 <ftello64@plt+0x671c>
   1807c:	mov	r8, #0
   18080:	mov	r0, #1
   18084:	and	r1, r2, #249	; 0xf9
   18088:	str	r0, [r9, #92]	; 0x5c
   1808c:	ldr	r0, [r9, #76]	; 0x4c
   18090:	cmp	r0, #0
   18094:	movwgt	sl, #1
   18098:	orr	r0, r8, sl
   1809c:	and	r0, r0, #1
   180a0:	orr	r0, r1, r0, lsl #1
   180a4:	strb	r0, [r9, #88]	; 0x58
   180a8:	ldr	r1, [r9, #52]	; 0x34
   180ac:	ldr	r0, [r9, #24]
   180b0:	ldr	r1, [r1, #12]
   180b4:	ldr	r1, [r1, #28]
   180b8:	str	r1, [r9, #72]	; 0x48
   180bc:	add	r1, r1, r1, lsl #1
   180c0:	add	r1, r0, r1, lsl #2
   180c4:	sub	r0, fp, #40	; 0x28
   180c8:	bl	1f488 <ftello64@plt+0xdba0>
   180cc:	cmp	r0, #0
   180d0:	str	r0, [fp, #-48]	; 0xffffffd0
   180d4:	bne	18358 <ftello64@plt+0x6a70>
   180d8:	ldr	r0, [r9, #76]	; 0x4c
   180dc:	ldr	sl, [sp, #28]
   180e0:	cmp	r0, #1
   180e4:	blt	181b8 <ftello64@plt+0x68d0>
   180e8:	ldr	r7, [fp, #-36]	; 0xffffffdc
   180ec:	cmp	r7, #1
   180f0:	blt	181b8 <ftello64@plt+0x68d0>
   180f4:	mov	r6, #0
   180f8:	sub	r8, fp, #40	; 0x28
   180fc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   18100:	ldr	r2, [r9]
   18104:	ldr	r0, [r1, r6, lsl #2]
   18108:	add	r3, r2, r0, lsl #3
   1810c:	ldrb	r3, [r3, #4]
   18110:	cmp	r3, #4
   18114:	bne	181ac <ftello64@plt+0x68c4>
   18118:	mov	r3, #0
   1811c:	cmp	r7, #1
   18120:	blt	18158 <ftello64@plt+0x6870>
   18124:	ldr	r5, [r1, r3, lsl #2]
   18128:	add	r4, r2, r5, lsl #3
   1812c:	ldrb	r4, [r4, #4]
   18130:	cmp	r4, #9
   18134:	bne	18148 <ftello64@plt+0x6860>
   18138:	ldr	r4, [r2, r0, lsl #3]
   1813c:	ldr	r5, [r2, r5, lsl #3]
   18140:	cmp	r5, r4
   18144:	beq	18158 <ftello64@plt+0x6870>
   18148:	add	r3, r3, #1
   1814c:	cmp	r7, r3
   18150:	bne	18124 <ftello64@plt+0x683c>
   18154:	b	181ac <ftello64@plt+0x68c4>
   18158:	cmp	r3, r7
   1815c:	beq	181ac <ftello64@plt+0x68c4>
   18160:	ldr	r1, [r9, #20]
   18164:	add	r0, r0, r0, lsl #1
   18168:	add	r0, r1, r0, lsl #2
   1816c:	ldr	r0, [r0, #8]
   18170:	ldr	r4, [r0]
   18174:	mov	r0, r8
   18178:	mov	r1, r4
   1817c:	bl	1f504 <ftello64@plt+0xdc1c>
   18180:	cmp	r0, #0
   18184:	bne	181ac <ftello64@plt+0x68c4>
   18188:	ldr	r0, [r9, #24]
   1818c:	add	r1, r4, r4, lsl #1
   18190:	add	r1, r0, r1, lsl #2
   18194:	mov	r0, r8
   18198:	bl	1f0e0 <ftello64@plt+0xd7f8>
   1819c:	cmp	r0, #0
   181a0:	bne	18274 <ftello64@plt+0x698c>
   181a4:	ldr	r7, [fp, #-36]	; 0xffffffdc
   181a8:	mov	r6, #0
   181ac:	add	r6, r6, #1
   181b0:	cmp	r6, r7
   181b4:	blt	180fc <ftello64@plt+0x6814>
   181b8:	sub	r0, fp, #48	; 0x30
   181bc:	sub	r2, fp, #40	; 0x28
   181c0:	mov	r1, r9
   181c4:	mov	r3, #0
   181c8:	bl	1f56c <ftello64@plt+0xdc84>
   181cc:	cmp	r0, #0
   181d0:	str	r0, [r9, #36]	; 0x24
   181d4:	beq	18254 <ftello64@plt+0x696c>
   181d8:	ldrsb	r1, [r0, #52]	; 0x34
   181dc:	cmn	r1, #1
   181e0:	ble	181f4 <ftello64@plt+0x690c>
   181e4:	str	r0, [r9, #40]	; 0x28
   181e8:	str	r0, [r9, #44]	; 0x2c
   181ec:	str	r0, [r9, #48]	; 0x30
   181f0:	b	18268 <ftello64@plt+0x6980>
   181f4:	sub	r4, fp, #48	; 0x30
   181f8:	sub	r6, fp, #40	; 0x28
   181fc:	mov	r1, r9
   18200:	mov	r3, #1
   18204:	mov	r0, r4
   18208:	mov	r2, r6
   1820c:	bl	1f56c <ftello64@plt+0xdc84>
   18210:	str	r0, [r9, #40]	; 0x28
   18214:	mov	r0, r4
   18218:	mov	r1, r9
   1821c:	mov	r2, r6
   18220:	mov	r3, #2
   18224:	bl	1f56c <ftello64@plt+0xdc84>
   18228:	str	r0, [r9, #44]	; 0x2c
   1822c:	mov	r0, r4
   18230:	mov	r1, r9
   18234:	mov	r2, r6
   18238:	mov	r3, #6
   1823c:	bl	1f56c <ftello64@plt+0xdc84>
   18240:	str	r0, [r9, #48]	; 0x30
   18244:	ldr	r1, [r9, #40]	; 0x28
   18248:	cmp	r1, #0
   1824c:	cmpne	r0, #0
   18250:	bne	1825c <ftello64@plt+0x6974>
   18254:	ldr	r0, [fp, #-48]	; 0xffffffd0
   18258:	b	18274 <ftello64@plt+0x698c>
   1825c:	ldr	r0, [r9, #44]	; 0x2c
   18260:	cmp	r0, #0
   18264:	beq	18254 <ftello64@plt+0x696c>
   18268:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1826c:	bl	15074 <ftello64@plt+0x378c>
   18270:	mov	r0, #0
   18274:	str	r0, [fp, #-52]	; 0xffffffcc
   18278:	mov	r0, sl
   1827c:	bl	1aa34 <ftello64@plt+0x914c>
   18280:	add	r0, sp, #32
   18284:	bl	1aa84 <ftello64@plt+0x919c>
   18288:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1828c:	mov	r4, #0
   18290:	cmp	r0, #0
   18294:	bne	17c8c <ftello64@plt+0x63a4>
   18298:	mov	r0, r4
   1829c:	sub	sp, fp, #28
   182a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   182a4:	orr	r0, r6, r8
   182a8:	tst	r0, #1
   182ac:	beq	18080 <ftello64@plt+0x6798>
   182b0:	mov	r2, #0
   182b4:	mov	r7, #7
   182b8:	add	r3, r3, r2, lsl #3
   182bc:	ldr	r6, [r3, #4]
   182c0:	uxtb	r1, r6
   182c4:	cmp	r1, #5
   182c8:	beq	182e8 <ftello64@plt+0x6a00>
   182cc:	cmp	r1, #1
   182d0:	bne	182f0 <ftello64@plt+0x6a08>
   182d4:	ldrsb	r0, [r3]
   182d8:	cmn	r0, #1
   182dc:	bicle	r0, r6, #2097152	; 0x200000
   182e0:	strle	r0, [r3, #4]
   182e4:	b	182f0 <ftello64@plt+0x6a08>
   182e8:	bfi	r6, r7, #0, #8
   182ec:	str	r6, [r3, #4]
   182f0:	ldr	r0, [r9, #8]
   182f4:	add	r2, r2, #1
   182f8:	cmp	r2, r0
   182fc:	bcs	18308 <ftello64@plt+0x6a20>
   18300:	ldr	r3, [r9]
   18304:	b	182b8 <ftello64@plt+0x69d0>
   18308:	ldrb	r2, [r9, #88]	; 0x58
   1830c:	b	18080 <ftello64@plt+0x6798>
   18310:	mov	r0, r9
   18314:	mov	r1, #160	; 0xa0
   18318:	mov	r4, #160	; 0xa0
   1831c:	bl	25344 <ftello64@plt+0x13a5c>
   18320:	cmp	r0, #0
   18324:	beq	18350 <ftello64@plt+0x6a68>
   18328:	mov	r9, r0
   1832c:	ldr	r0, [sp, #28]
   18330:	str	r9, [r0]
   18334:	str	r4, [r0, #4]
   18338:	b	1776c <ftello64@plt+0x5e84>
   1833c:	mov	r0, #12
   18340:	str	r0, [fp, #-52]	; 0xffffffcc
   18344:	mov	r0, #0
   18348:	str	r0, [r9, #52]	; 0x34
   1834c:	b	17c7c <ftello64@plt+0x6394>
   18350:	mov	r4, #12
   18354:	b	18298 <ftello64@plt+0x69b0>
   18358:	ldr	sl, [sp, #28]
   1835c:	b	18274 <ftello64@plt+0x698c>
   18360:	bl	118ac <abort@plt>
   18364:	movw	r2, #39232	; 0x9940
   18368:	movt	r2, #3
   1836c:	ldr	r1, [r2]
   18370:	str	r0, [r2]
   18374:	mov	r0, r1
   18378:	bx	lr
   1837c:	push	{r4, r5, r6, sl, fp, lr}
   18380:	add	fp, sp, #16
   18384:	ldr	r5, [r0, #16]
   18388:	ldr	r6, [r0]
   1838c:	mov	r4, r0
   18390:	mov	r1, #0
   18394:	mov	r2, #256	; 0x100
   18398:	mov	r0, r5
   1839c:	bl	117a4 <memset@plt>
   183a0:	ldr	r1, [r6, #36]	; 0x24
   183a4:	mov	r0, r4
   183a8:	mov	r2, r5
   183ac:	bl	18414 <ftello64@plt+0x6b2c>
   183b0:	ldr	r0, [r6, #36]	; 0x24
   183b4:	ldr	r1, [r6, #40]	; 0x28
   183b8:	cmp	r0, r1
   183bc:	beq	183d0 <ftello64@plt+0x6ae8>
   183c0:	mov	r0, r4
   183c4:	mov	r2, r5
   183c8:	bl	18414 <ftello64@plt+0x6b2c>
   183cc:	ldr	r0, [r6, #36]	; 0x24
   183d0:	ldr	r1, [r6, #44]	; 0x2c
   183d4:	cmp	r0, r1
   183d8:	beq	183ec <ftello64@plt+0x6b04>
   183dc:	mov	r0, r4
   183e0:	mov	r2, r5
   183e4:	bl	18414 <ftello64@plt+0x6b2c>
   183e8:	ldr	r0, [r6, #36]	; 0x24
   183ec:	ldr	r1, [r6, #48]	; 0x30
   183f0:	cmp	r0, r1
   183f4:	movne	r0, r4
   183f8:	movne	r2, r5
   183fc:	blne	18414 <ftello64@plt+0x6b2c>
   18400:	ldrb	r0, [r4, #28]
   18404:	orr	r0, r0, #8
   18408:	strb	r0, [r4, #28]
   1840c:	mov	r0, #0
   18410:	pop	{r4, r5, r6, sl, fp, pc}
   18414:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18418:	add	fp, sp, #28
   1841c:	sub	sp, sp, #308	; 0x134
   18420:	ldr	r8, [r0]
   18424:	str	r0, [sp, #20]
   18428:	mov	r5, r2
   1842c:	mov	r9, #0
   18430:	ldr	r0, [r8, #92]	; 0x5c
   18434:	cmp	r0, #1
   18438:	bne	18448 <ftello64@plt+0x6b60>
   1843c:	ldr	r0, [sp, #20]
   18440:	ldrb	r0, [r0, #14]
   18444:	ubfx	r9, r0, #6, #1
   18448:	ldr	r0, [r1, #8]
   1844c:	cmp	r0, #1
   18450:	blt	1878c <ftello64@plt+0x6ea4>
   18454:	add	r0, sp, #32
   18458:	mov	r7, #1
   1845c:	mov	r2, #0
   18460:	str	r1, [sp, #12]
   18464:	str	r8, [sp, #24]
   18468:	add	r0, r0, #1
   1846c:	str	r0, [sp, #4]
   18470:	movw	r0, #1
   18474:	movt	r0, #32
   18478:	add	r0, r0, #254	; 0xfe
   1847c:	str	r0, [sp, #8]
   18480:	ldr	r0, [r1, #12]
   18484:	str	r2, [sp, #16]
   18488:	ldr	sl, [r0, r2, lsl #2]
   1848c:	ldr	r0, [r8]
   18490:	add	r1, r0, sl, lsl #3
   18494:	ldrb	r4, [r1, #4]
   18498:	sub	r1, r4, #1
   1849c:	cmp	r1, #6
   184a0:	bhi	18748 <ftello64@plt+0x6e60>
   184a4:	add	r2, pc, #0
   184a8:	ldr	pc, [r2, r1, lsl #2]
   184ac:	andeq	r8, r1, r8, asr #9
   184b0:	andeq	r8, r1, r4, ror #14
   184b4:			; <UNDEFINED> instruction: 0x000185bc
   184b8:	andeq	r8, r1, r8, asr #14
   184bc:	andeq	r8, r1, r4, ror #14
   184c0:	andeq	r8, r1, r4, lsr #12
   184c4:	andeq	r8, r1, r4, ror #14
   184c8:	ldrb	r0, [r0, sl, lsl #3]
   184cc:	cmp	r9, #0
   184d0:	strb	r7, [r5, r0]
   184d4:	beq	184e0 <ftello64@plt+0x6bf8>
   184d8:	bl	115d0 <tolower@plt>
   184dc:	strb	r7, [r5, r0]
   184e0:	ldr	r0, [sp, #20]
   184e4:	ldrb	r0, [r0, #14]
   184e8:	tst	r0, #64	; 0x40
   184ec:	beq	18748 <ftello64@plt+0x6e60>
   184f0:	ldr	r0, [r8, #92]	; 0x5c
   184f4:	cmp	r0, #2
   184f8:	blt	18748 <ftello64@plt+0x6e60>
   184fc:	ldr	r0, [r8]
   18500:	add	r1, sl, #1
   18504:	movw	r4, #1
   18508:	add	r6, sp, #32
   1850c:	movt	r4, #32
   18510:	ldrb	r0, [r0, sl, lsl #3]
   18514:	strb	r0, [sp, #32]
   18518:	ldr	r0, [r8, #8]
   1851c:	cmp	r1, r0
   18520:	ldr	r0, [sp, #4]
   18524:	bcs	18568 <ftello64@plt+0x6c80>
   18528:	ldr	r0, [sp, #4]
   1852c:	ldr	r1, [r8]
   18530:	ldr	r3, [sp, #8]
   18534:	add	r1, r1, sl, lsl #3
   18538:	ldr	r2, [r1, #12]
   1853c:	and	r2, r2, r3
   18540:	cmp	r2, r4
   18544:	bne	18568 <ftello64@plt+0x6c80>
   18548:	ldrb	r1, [r1, #8]
   1854c:	add	r3, sl, #2
   18550:	strb	r1, [r0], #1
   18554:	add	r1, sl, #1
   18558:	ldr	r2, [r8, #8]
   1855c:	mov	sl, r1
   18560:	cmp	r3, r2
   18564:	bcc	1852c <ftello64@plt+0x6c44>
   18568:	mov	r1, #0
   1856c:	sub	r4, r0, r6
   18570:	sub	r0, fp, #36	; 0x24
   18574:	sub	r3, fp, #48	; 0x30
   18578:	str	r1, [fp, #-44]	; 0xffffffd4
   1857c:	str	r1, [fp, #-48]	; 0xffffffd0
   18580:	mov	r1, r6
   18584:	mov	r2, r4
   18588:	bl	25930 <ftello64@plt+0x14048>
   1858c:	cmp	r0, r4
   18590:	bne	18748 <ftello64@plt+0x6e60>
   18594:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18598:	bl	115e8 <towlower@plt>
   1859c:	mov	r1, r0
   185a0:	mov	r0, r6
   185a4:	sub	r2, fp, #48	; 0x30
   185a8:	bl	11528 <wcrtomb@plt>
   185ac:	cmn	r0, #1
   185b0:	ldrbne	r0, [sp, #32]
   185b4:	strbne	r7, [r5, r0]
   185b8:	b	18748 <ftello64@plt+0x6e60>
   185bc:	mov	r4, #0
   185c0:	mov	r6, #0
   185c4:	str	sl, [sp, #28]
   185c8:	ldr	r0, [r0, sl, lsl #3]
   185cc:	mov	sl, #0
   185d0:	ldr	r8, [r0, r6, lsl #2]
   185d4:	tst	r8, r7, lsl sl
   185d8:	strbne	r7, [r5, r4]
   185dc:	cmpne	r9, #0
   185e0:	bne	185f8 <ftello64@plt+0x6d10>
   185e4:	add	sl, sl, #1
   185e8:	add	r4, r4, #1
   185ec:	cmp	sl, #32
   185f0:	bne	185d4 <ftello64@plt+0x6cec>
   185f4:	b	18608 <ftello64@plt+0x6d20>
   185f8:	mov	r0, r4
   185fc:	bl	115d0 <tolower@plt>
   18600:	strb	r7, [r5, r0]
   18604:	b	185e4 <ftello64@plt+0x6cfc>
   18608:	ldr	r8, [sp, #24]
   1860c:	ldr	sl, [sp, #28]
   18610:	add	r6, r6, #1
   18614:	cmp	r6, #8
   18618:	beq	18748 <ftello64@plt+0x6e60>
   1861c:	ldr	r0, [r8]
   18620:	b	185c8 <ftello64@plt+0x6ce0>
   18624:	ldr	r4, [r0, sl, lsl #3]
   18628:	ldr	r0, [r8, #92]	; 0x5c
   1862c:	cmp	r0, #2
   18630:	blt	186a4 <ftello64@plt+0x6dbc>
   18634:	ldr	r0, [r4, #36]	; 0x24
   18638:	cmp	r0, #0
   1863c:	bne	18658 <ftello64@plt+0x6d70>
   18640:	ldrb	r0, [r4, #16]
   18644:	tst	r0, #1
   18648:	bne	18658 <ftello64@plt+0x6d70>
   1864c:	ldr	r0, [r4, #32]
   18650:	cmp	r0, #0
   18654:	beq	186a4 <ftello64@plt+0x6dbc>
   18658:	mov	r6, #0
   1865c:	add	r4, sp, #32
   18660:	strb	r6, [fp, #-48]	; 0xffffffd0
   18664:	mov	r0, #0
   18668:	sub	r1, fp, #48	; 0x30
   1866c:	mov	r2, #1
   18670:	mov	r3, r4
   18674:	str	r6, [sp, #36]	; 0x24
   18678:	str	r6, [sp, #32]
   1867c:	bl	25930 <ftello64@plt+0x14048>
   18680:	ldrb	r1, [fp, #-48]	; 0xffffffd0
   18684:	cmn	r0, #2
   18688:	add	r0, r1, #1
   1868c:	strbeq	r7, [r5, r1]
   18690:	uxtb	r1, r0
   18694:	strb	r0, [fp, #-48]	; 0xffffffd0
   18698:	cmp	r1, r0
   1869c:	beq	18664 <ftello64@plt+0x6d7c>
   186a0:	b	18748 <ftello64@plt+0x6e60>
   186a4:	ldr	r0, [r4, #20]
   186a8:	cmp	r0, #1
   186ac:	blt	18748 <ftello64@plt+0x6e60>
   186b0:	mov	r6, #0
   186b4:	mov	r0, #0
   186b8:	sub	r2, fp, #48	; 0x30
   186bc:	str	r0, [fp, #-44]	; 0xffffffd4
   186c0:	str	r0, [fp, #-48]	; 0xffffffd0
   186c4:	ldr	r0, [r4]
   186c8:	ldr	r1, [r0, r6, lsl #2]
   186cc:	add	r0, sp, #32
   186d0:	bl	11528 <wcrtomb@plt>
   186d4:	cmn	r0, #1
   186d8:	beq	186f4 <ftello64@plt+0x6e0c>
   186dc:	ldrb	r0, [sp, #32]
   186e0:	cmp	r9, #0
   186e4:	strb	r7, [r5, r0]
   186e8:	beq	186f4 <ftello64@plt+0x6e0c>
   186ec:	bl	115d0 <tolower@plt>
   186f0:	strb	r7, [r5, r0]
   186f4:	ldr	r0, [sp, #20]
   186f8:	ldrb	r0, [r0, #14]
   186fc:	tst	r0, #64	; 0x40
   18700:	beq	18738 <ftello64@plt+0x6e50>
   18704:	ldr	r0, [r8, #92]	; 0x5c
   18708:	cmp	r0, #2
   1870c:	blt	18738 <ftello64@plt+0x6e50>
   18710:	ldr	r0, [r4]
   18714:	ldr	r0, [r0, r6, lsl #2]
   18718:	bl	115e8 <towlower@plt>
   1871c:	mov	r1, r0
   18720:	add	r0, sp, #32
   18724:	sub	r2, fp, #48	; 0x30
   18728:	bl	11528 <wcrtomb@plt>
   1872c:	cmn	r0, #1
   18730:	ldrbne	r0, [sp, #32]
   18734:	strbne	r7, [r5, r0]
   18738:	ldr	r0, [r4, #20]
   1873c:	add	r6, r6, #1
   18740:	cmp	r6, r0
   18744:	blt	186b4 <ftello64@plt+0x6dcc>
   18748:	ldr	r1, [sp, #12]
   1874c:	ldr	r2, [sp, #16]
   18750:	ldr	r0, [r1, #8]
   18754:	add	r2, r2, #1
   18758:	cmp	r2, r0
   1875c:	blt	18480 <ftello64@plt+0x6b98>
   18760:	b	1878c <ftello64@plt+0x6ea4>
   18764:	mov	r0, r5
   18768:	mov	r1, #1
   1876c:	mov	r2, #256	; 0x100
   18770:	bl	117a4 <memset@plt>
   18774:	cmp	r4, #2
   18778:	bne	1878c <ftello64@plt+0x6ea4>
   1877c:	ldr	r1, [sp, #20]
   18780:	ldrb	r0, [r1, #28]
   18784:	orr	r0, r0, #1
   18788:	strb	r0, [r1, #28]
   1878c:	sub	sp, fp, #28
   18790:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18794:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18798:	add	fp, sp, #24
   1879c:	mov	r4, r0
   187a0:	mov	r0, #0
   187a4:	mov	r6, r2
   187a8:	mov	r8, r1
   187ac:	str	r0, [r4]
   187b0:	str	r0, [r4, #4]
   187b4:	str	r0, [r4, #8]
   187b8:	mov	r0, #256	; 0x100
   187bc:	bl	25314 <ftello64@plt+0x13a2c>
   187c0:	cmp	r0, #0
   187c4:	str	r0, [r4, #16]
   187c8:	beq	18878 <ftello64@plt+0x6f90>
   187cc:	movw	r0, #45820	; 0xb2fc
   187d0:	tst	r6, #1
   187d4:	and	r1, r6, #2
   187d8:	movt	r0, #3
   187dc:	movweq	r0, #710	; 0x2c6
   187e0:	movteq	r0, #257	; 0x101
   187e4:	tst	r6, #4
   187e8:	orr	r5, r0, r1, lsl #21
   187ec:	bne	18800 <ftello64@plt+0x6f18>
   187f0:	ldrb	r0, [r4, #28]
   187f4:	and	r0, r0, #127	; 0x7f
   187f8:	strb	r0, [r4, #28]
   187fc:	b	18820 <ftello64@plt+0x6f38>
   18800:	ldrb	r0, [r4, #28]
   18804:	mvn	r1, #127	; 0x7f
   18808:	orr	r0, r0, r1
   1880c:	movw	r1, #45758	; 0xb2be
   18810:	movt	r1, #323	; 0x143
   18814:	strb	r0, [r4, #28]
   18818:	and	r1, r5, r1
   1881c:	orr	r5, r1, #256	; 0x100
   18820:	and	r1, r6, #8
   18824:	and	r0, r0, #239	; 0xef
   18828:	mov	r7, #0
   1882c:	orr	r0, r0, r1, lsl #1
   18830:	str	r7, [r4, #20]
   18834:	strb	r0, [r4, #28]
   18838:	mov	r0, r8
   1883c:	bl	11750 <strlen@plt>
   18840:	mov	r2, r0
   18844:	mov	r0, r4
   18848:	mov	r1, r8
   1884c:	mov	r3, r5
   18850:	bl	17720 <ftello64@plt+0x5e38>
   18854:	cmp	r0, #16
   18858:	mov	r5, r0
   1885c:	movweq	r5, #8
   18860:	cmp	r5, #0
   18864:	bne	18880 <ftello64@plt+0x6f98>
   18868:	mov	r0, r4
   1886c:	bl	1837c <ftello64@plt+0x6a94>
   18870:	mov	r0, r7
   18874:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   18878:	mov	r7, #12
   1887c:	b	18870 <ftello64@plt+0x6f88>
   18880:	ldr	r0, [r4, #16]
   18884:	bl	15074 <ftello64@plt+0x378c>
   18888:	str	r7, [r4, #16]
   1888c:	mov	r7, r5
   18890:	b	18870 <ftello64@plt+0x6f88>
   18894:	push	{r4, r5, r6, r7, fp, lr}
   18898:	add	fp, sp, #16
   1889c:	cmp	r0, #17
   188a0:	bcs	18914 <ftello64@plt+0x702c>
   188a4:	movw	r1, #32824	; 0x8038
   188a8:	mov	r4, r2
   188ac:	mov	r2, #5
   188b0:	mov	r5, r3
   188b4:	movt	r1, #2
   188b8:	ldr	r0, [r1, r0, lsl #2]
   188bc:	movw	r1, #32440	; 0x7eb8
   188c0:	movt	r1, #2
   188c4:	add	r1, r1, r0
   188c8:	mov	r0, #0
   188cc:	bl	1160c <dcgettext@plt>
   188d0:	mov	r6, r0
   188d4:	bl	11750 <strlen@plt>
   188d8:	add	r7, r0, #1
   188dc:	cmp	r5, #0
   188e0:	beq	188fc <ftello64@plt+0x7014>
   188e4:	cmp	r7, r5
   188e8:	mov	r2, r7
   188ec:	bhi	18904 <ftello64@plt+0x701c>
   188f0:	mov	r0, r4
   188f4:	mov	r1, r6
   188f8:	bl	115c4 <memcpy@plt>
   188fc:	mov	r0, r7
   18900:	pop	{r4, r5, r6, r7, fp, pc}
   18904:	sub	r2, r5, #1
   18908:	mov	r0, #0
   1890c:	strb	r0, [r4, r2]
   18910:	b	188f0 <ftello64@plt+0x7008>
   18914:	bl	118ac <abort@plt>
   18918:	push	{r4, r5, fp, lr}
   1891c:	add	fp, sp, #8
   18920:	ldr	r5, [r0]
   18924:	mov	r4, r0
   18928:	cmp	r5, #0
   1892c:	beq	18958 <ftello64@plt+0x7070>
   18930:	movw	r0, #0
   18934:	movw	r1, #0
   18938:	movt	r0, #0
   1893c:	movt	r1, #0
   18940:	orrs	r0, r1, r0
   18944:	beq	18950 <ftello64@plt+0x7068>
   18948:	add	r0, r5, #136	; 0x88
   1894c:	bl	11564 <pthread_mutex_destroy@plt>
   18950:	mov	r0, r5
   18954:	bl	18980 <ftello64@plt+0x7098>
   18958:	mov	r5, #0
   1895c:	str	r5, [r4]
   18960:	str	r5, [r4, #4]
   18964:	ldr	r0, [r4, #16]
   18968:	bl	15074 <ftello64@plt+0x378c>
   1896c:	str	r5, [r4, #16]
   18970:	ldr	r0, [r4, #20]
   18974:	bl	15074 <ftello64@plt+0x378c>
   18978:	str	r5, [r4, #20]
   1897c:	pop	{r4, r5, fp, pc}
   18980:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18984:	add	fp, sp, #24
   18988:	mov	r8, r0
   1898c:	ldr	r0, [r0]
   18990:	cmp	r0, #0
   18994:	beq	189dc <ftello64@plt+0x70f4>
   18998:	ldr	r1, [r8, #8]
   1899c:	cmp	r1, #0
   189a0:	beq	189dc <ftello64@plt+0x70f4>
   189a4:	bl	1a96c <ftello64@plt+0x9084>
   189a8:	ldr	r0, [r8, #8]
   189ac:	cmp	r0, #2
   189b0:	bcc	189dc <ftello64@plt+0x70f4>
   189b4:	mov	r5, #1
   189b8:	mov	r6, #8
   189bc:	ldr	r0, [r8]
   189c0:	add	r0, r0, r6
   189c4:	bl	1a96c <ftello64@plt+0x9084>
   189c8:	ldr	r0, [r8, #8]
   189cc:	add	r5, r5, #1
   189d0:	add	r6, r6, #8
   189d4:	cmp	r5, r0
   189d8:	bcc	189bc <ftello64@plt+0x70d4>
   189dc:	ldr	r0, [r8, #12]
   189e0:	bl	15074 <ftello64@plt+0x378c>
   189e4:	ldr	r0, [r8, #8]
   189e8:	cmp	r0, #0
   189ec:	beq	18a48 <ftello64@plt+0x7160>
   189f0:	mov	r5, #0
   189f4:	mov	r6, #8
   189f8:	ldr	r0, [r8, #24]
   189fc:	cmp	r0, #0
   18a00:	beq	18a0c <ftello64@plt+0x7124>
   18a04:	ldr	r0, [r0, r6]
   18a08:	bl	15074 <ftello64@plt+0x378c>
   18a0c:	ldr	r0, [r8, #28]
   18a10:	cmp	r0, #0
   18a14:	beq	18a20 <ftello64@plt+0x7138>
   18a18:	ldr	r0, [r0, r6]
   18a1c:	bl	15074 <ftello64@plt+0x378c>
   18a20:	ldr	r0, [r8, #20]
   18a24:	cmp	r0, #0
   18a28:	beq	18a34 <ftello64@plt+0x714c>
   18a2c:	ldr	r0, [r0, r6]
   18a30:	bl	15074 <ftello64@plt+0x378c>
   18a34:	ldr	r0, [r8, #8]
   18a38:	add	r5, r5, #1
   18a3c:	add	r6, r6, #12
   18a40:	cmp	r5, r0
   18a44:	bcc	189f8 <ftello64@plt+0x7110>
   18a48:	ldr	r0, [r8, #20]
   18a4c:	bl	15074 <ftello64@plt+0x378c>
   18a50:	ldr	r0, [r8, #24]
   18a54:	bl	15074 <ftello64@plt+0x378c>
   18a58:	ldr	r0, [r8, #28]
   18a5c:	bl	15074 <ftello64@plt+0x378c>
   18a60:	ldr	r0, [r8]
   18a64:	bl	15074 <ftello64@plt+0x378c>
   18a68:	ldr	r5, [r8, #32]
   18a6c:	cmp	r5, #0
   18a70:	beq	18ad0 <ftello64@plt+0x71e8>
   18a74:	mov	r6, #0
   18a78:	add	r0, r6, r6, lsl #1
   18a7c:	ldr	r0, [r5, r0, lsl #2]!
   18a80:	add	r7, r5, #8
   18a84:	cmp	r0, #1
   18a88:	blt	18aac <ftello64@plt+0x71c4>
   18a8c:	mov	r4, #0
   18a90:	ldr	r0, [r7]
   18a94:	ldr	r0, [r0, r4, lsl #2]
   18a98:	bl	1a99c <ftello64@plt+0x90b4>
   18a9c:	ldr	r0, [r5]
   18aa0:	add	r4, r4, #1
   18aa4:	cmp	r4, r0
   18aa8:	blt	18a90 <ftello64@plt+0x71a8>
   18aac:	ldr	r0, [r7]
   18ab0:	bl	15074 <ftello64@plt+0x378c>
   18ab4:	ldr	r0, [r8, #68]	; 0x44
   18ab8:	cmp	r6, r0
   18abc:	bcs	18acc <ftello64@plt+0x71e4>
   18ac0:	ldr	r5, [r8, #32]
   18ac4:	add	r6, r6, #1
   18ac8:	b	18a78 <ftello64@plt+0x7190>
   18acc:	ldr	r5, [r8, #32]
   18ad0:	mov	r0, r5
   18ad4:	bl	15074 <ftello64@plt+0x378c>
   18ad8:	ldr	r0, [r8, #60]	; 0x3c
   18adc:	movw	r1, #32892	; 0x807c
   18ae0:	movt	r1, #2
   18ae4:	cmp	r0, r1
   18ae8:	beq	18af0 <ftello64@plt+0x7208>
   18aec:	bl	15074 <ftello64@plt+0x378c>
   18af0:	ldr	r0, [r8, #132]	; 0x84
   18af4:	bl	15074 <ftello64@plt+0x378c>
   18af8:	mov	r0, r8
   18afc:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   18b00:	b	15074 <ftello64@plt+0x378c>
   18b04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18b08:	add	fp, sp, #28
   18b0c:	sub	sp, sp, #28
   18b10:	ldr	sl, [fp, #8]
   18b14:	mov	r7, #2
   18b18:	cmp	sl, #7
   18b1c:	bhi	18bf0 <ftello64@plt+0x7308>
   18b20:	mov	r5, r0
   18b24:	ldr	r0, [r0]
   18b28:	mov	r6, r3
   18b2c:	mov	r9, r2
   18b30:	mov	r4, r1
   18b34:	tst	sl, #4
   18b38:	str	r0, [sp, #24]
   18b3c:	bne	18b54 <ftello64@plt+0x726c>
   18b40:	mov	r0, r4
   18b44:	bl	11750 <strlen@plt>
   18b48:	mov	r7, r0
   18b4c:	mov	r8, #0
   18b50:	b	18b5c <ftello64@plt+0x7274>
   18b54:	ldr	r8, [r6]
   18b58:	ldr	r7, [r6, #4]
   18b5c:	movw	r0, #0
   18b60:	movw	r1, #0
   18b64:	movt	r0, #0
   18b68:	movt	r1, #0
   18b6c:	orrs	r0, r1, r0
   18b70:	str	r0, [sp, #20]
   18b74:	beq	18b84 <ftello64@plt+0x729c>
   18b78:	ldr	r0, [sp, #24]
   18b7c:	add	r0, r0, #136	; 0x88
   18b80:	bl	115a0 <pthread_mutex_lock@plt>
   18b84:	ldrb	r0, [r5, #28]
   18b88:	tst	r0, #16
   18b8c:	bne	18ba0 <ftello64@plt+0x72b8>
   18b90:	str	r7, [sp]
   18b94:	stmib	sp, {r7, r9}
   18b98:	str	r6, [sp, #12]
   18b9c:	b	18bb4 <ftello64@plt+0x72cc>
   18ba0:	mov	r0, #0
   18ba4:	str	r7, [sp]
   18ba8:	str	r7, [sp, #4]
   18bac:	str	r0, [sp, #8]
   18bb0:	str	r0, [sp, #12]
   18bb4:	mov	r0, r5
   18bb8:	mov	r1, r4
   18bbc:	mov	r2, r7
   18bc0:	mov	r3, r8
   18bc4:	str	sl, [sp, #16]
   18bc8:	bl	18bfc <ftello64@plt+0x7314>
   18bcc:	mov	r7, r0
   18bd0:	ldr	r0, [sp, #20]
   18bd4:	cmp	r0, #0
   18bd8:	beq	18be8 <ftello64@plt+0x7300>
   18bdc:	ldr	r0, [sp, #24]
   18be0:	add	r0, r0, #136	; 0x88
   18be4:	bl	114ec <pthread_mutex_unlock@plt>
   18be8:	cmp	r7, #0
   18bec:	movwne	r7, #1
   18bf0:	mov	r0, r7
   18bf4:	sub	sp, fp, #28
   18bf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18bfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18c00:	add	fp, sp, #28
   18c04:	sub	sp, sp, #436	; 0x1b4
   18c08:	ldr	r5, [r0]
   18c0c:	str	r2, [sp, #80]	; 0x50
   18c10:	mov	r7, r1
   18c14:	mov	r6, r0
   18c18:	add	r0, sp, #112	; 0x70
   18c1c:	mov	r1, #0
   18c20:	mov	r2, #136	; 0x88
   18c24:	mov	r4, r3
   18c28:	mov	r8, #0
   18c2c:	bl	117a4 <memset@plt>
   18c30:	str	r5, [sp, #196]	; 0xc4
   18c34:	ldr	r9, [fp, #16]
   18c38:	ldr	ip, [fp, #8]
   18c3c:	mov	r0, #0
   18c40:	ldr	r1, [r6, #16]
   18c44:	cmp	r1, #0
   18c48:	beq	18c64 <ftello64@plt+0x737c>
   18c4c:	ldrb	r2, [r6, #28]
   18c50:	and	r2, r2, #9
   18c54:	cmp	r2, #8
   18c58:	movne	r1, #0
   18c5c:	subs	r0, r4, ip
   18c60:	movne	r0, r1
   18c64:	ldr	r2, [r6, #24]
   18c68:	ldr	r1, [r6, #8]
   18c6c:	mov	sl, #1
   18c70:	mvn	r3, r2
   18c74:	cmp	r2, r9
   18c78:	addcc	r8, r3, r9
   18c7c:	cmp	r1, #0
   18c80:	beq	1a3cc <ftello64@plt+0x8ae4>
   18c84:	ldr	r1, [r5, #36]	; 0x24
   18c88:	cmp	r1, #0
   18c8c:	ldrne	r2, [r5, #40]	; 0x28
   18c90:	cmpne	r2, #0
   18c94:	beq	1a3cc <ftello64@plt+0x8ae4>
   18c98:	ldr	r3, [r5, #44]	; 0x2c
   18c9c:	cmp	r3, #0
   18ca0:	strne	r7, [sp, #104]	; 0x68
   18ca4:	ldrne	r7, [r5, #48]	; 0x30
   18ca8:	cmpne	r7, #0
   18cac:	beq	1a3cc <ftello64@plt+0x8ae4>
   18cb0:	ldr	r1, [r1, #8]
   18cb4:	ldr	r7, [r6, #20]
   18cb8:	str	r0, [sp, #100]	; 0x64
   18cbc:	cmp	r1, #0
   18cc0:	str	r7, [sp, #108]	; 0x6c
   18cc4:	beq	18cd0 <ftello64@plt+0x73e8>
   18cc8:	ldr	lr, [sp, #104]	; 0x68
   18ccc:	b	18ce0 <ftello64@plt+0x73f8>
   18cd0:	ldr	r1, [r2, #8]
   18cd4:	ldr	lr, [sp, #104]	; 0x68
   18cd8:	cmp	r1, #0
   18cdc:	beq	19c34 <ftello64@plt+0x834c>
   18ce0:	mov	r0, ip
   18ce4:	str	r0, [sp, #92]	; 0x5c
   18ce8:	subs	r9, r9, r8
   18cec:	mov	r0, #1
   18cf0:	str	r0, [sp, #60]	; 0x3c
   18cf4:	bne	18d08 <ftello64@plt+0x7420>
   18cf8:	ldr	r0, [r5, #76]	; 0x4c
   18cfc:	cmp	r0, #0
   18d00:	movwne	r0, #1
   18d04:	str	r0, [sp, #60]	; 0x3c
   18d08:	ldr	r0, [r6, #12]
   18d0c:	ldr	r2, [r5, #92]	; 0x5c
   18d10:	ldr	r7, [sp, #108]	; 0x6c
   18d14:	ldr	ip, [r5, #8]
   18d18:	str	r7, [sp, #176]	; 0xb0
   18d1c:	str	lr, [sp, #112]	; 0x70
   18d20:	str	r2, [sp, #192]	; 0xc0
   18d24:	ubfx	r3, r0, #22, #1
   18d28:	and	r0, r0, #4194304	; 0x400000
   18d2c:	orrs	r0, r7, r0
   18d30:	ldr	r7, [sp, #80]	; 0x50
   18d34:	strb	r3, [sp, #184]	; 0xb8
   18d38:	movwne	r0, #1
   18d3c:	strb	r0, [sp, #187]	; 0xbb
   18d40:	add	r0, sp, #112	; 0x70
   18d44:	ldrb	r1, [r5, #88]	; 0x58
   18d48:	add	r3, r0, #44	; 0x2c
   18d4c:	vdup.32	q8, r7
   18d50:	vst1.32	{d16-d17}, [r3]
   18d54:	ubfx	r3, r1, #3, #1
   18d58:	strb	r3, [sp, #186]	; 0xba
   18d5c:	ubfx	r1, r1, #2, #1
   18d60:	strb	r1, [sp, #185]	; 0xb9
   18d64:	add	r1, ip, #1
   18d68:	cmp	r2, r1
   18d6c:	movgt	r1, r2
   18d70:	add	r2, r7, #1
   18d74:	cmp	r2, r1
   18d78:	movlt	r1, r2
   18d7c:	bl	1aab8 <ftello64@plt+0x91d0>
   18d80:	cmp	r0, #0
   18d84:	str	r5, [sp, #96]	; 0x60
   18d88:	bne	1a3f0 <ftello64@plt+0x8b08>
   18d8c:	add	r1, r5, #96	; 0x60
   18d90:	str	r9, [sp, #84]	; 0x54
   18d94:	str	r8, [sp, #32]
   18d98:	ldr	r3, [fp, #24]
   18d9c:	ldr	r0, [fp, #12]
   18da0:	str	r1, [sp, #180]	; 0xb4
   18da4:	ldrb	r1, [r5, #88]	; 0x58
   18da8:	ubfx	r1, r1, #4, #1
   18dac:	ldr	r9, [sp, #104]	; 0x68
   18db0:	strb	r1, [sp, #190]	; 0xbe
   18db4:	mov	r1, #0
   18db8:	ldrb	r2, [sp, #187]	; 0xbb
   18dbc:	cmp	r2, #0
   18dc0:	bne	18dd8 <ftello64@plt+0x74f0>
   18dc4:	str	r9, [sp, #116]	; 0x74
   18dc8:	ldr	r1, [r5, #92]	; 0x5c
   18dcc:	cmp	r1, #1
   18dd0:	ldr	r1, [sp, #80]	; 0x50
   18dd4:	movwgt	r1, #0
   18dd8:	str	r0, [sp, #168]	; 0xa8
   18ddc:	str	r1, [sp, #144]	; 0x90
   18de0:	str	r1, [sp, #140]	; 0x8c
   18de4:	str	r0, [sp, #164]	; 0xa4
   18de8:	str	r6, [sp, #68]	; 0x44
   18dec:	ldr	sl, [sp, #108]	; 0x6c
   18df0:	ldrb	r0, [r6, #28]
   18df4:	ldr	r6, [sp, #100]	; 0x64
   18df8:	lsr	r0, r0, #7
   18dfc:	strb	r0, [sp, #189]	; 0xbd
   18e00:	mvn	r0, #0
   18e04:	ldr	r8, [r5, #76]	; 0x4c
   18e08:	str	r0, [sp, #204]	; 0xcc
   18e0c:	str	r3, [sp, #200]	; 0xc8
   18e10:	lsl	r5, r8, #1
   18e14:	cmp	r8, #1
   18e18:	blt	18e6c <ftello64@plt+0x7584>
   18e1c:	movw	r0, #43690	; 0xaaaa
   18e20:	mov	r2, #12
   18e24:	movt	r0, #2730	; 0xaaa
   18e28:	cmp	r5, r0
   18e2c:	bhi	1a390 <ftello64@plt+0x8aa8>
   18e30:	add	r0, r8, r8, lsl #1
   18e34:	lsl	r0, r0, #4
   18e38:	bl	25314 <ftello64@plt+0x13a2c>
   18e3c:	mov	r6, r0
   18e40:	str	r0, [sp, #228]	; 0xe4
   18e44:	lsl	r0, r8, #3
   18e48:	bl	25314 <ftello64@plt+0x13a2c>
   18e4c:	cmp	r0, #0
   18e50:	str	r0, [sp, #244]	; 0xf4
   18e54:	beq	1a418 <ftello64@plt+0x8b30>
   18e58:	cmp	r6, #0
   18e5c:	ldr	sl, [sp, #108]	; 0x6c
   18e60:	ldr	r6, [sp, #100]	; 0x64
   18e64:	mov	r2, #12
   18e68:	beq	1a390 <ftello64@plt+0x8aa8>
   18e6c:	mov	r0, #1
   18e70:	str	r5, [sp, #240]	; 0xf0
   18e74:	str	r0, [sp, #232]	; 0xe8
   18e78:	ldr	r0, [sp, #84]	; 0x54
   18e7c:	str	r5, [sp, #224]	; 0xe0
   18e80:	cmp	r0, #1
   18e84:	bhi	18e98 <ftello64@plt+0x75b0>
   18e88:	ldr	r0, [sp, #96]	; 0x60
   18e8c:	ldrb	r0, [r0, #88]	; 0x58
   18e90:	tst	r0, #2
   18e94:	beq	18ec8 <ftello64@plt+0x75e0>
   18e98:	ldr	r0, [sp, #148]	; 0x94
   18e9c:	mov	r2, #12
   18ea0:	cmn	r0, #-1073741822	; 0xc0000002
   18ea4:	bhi	1a390 <ftello64@plt+0x8aa8>
   18ea8:	mov	r1, #4
   18eac:	add	r0, r1, r0, lsl #2
   18eb0:	bl	25314 <ftello64@plt+0x13a2c>
   18eb4:	ldr	r6, [sp, #100]	; 0x64
   18eb8:	mov	r2, #12
   18ebc:	cmp	r0, #0
   18ec0:	str	r0, [sp, #212]	; 0xd4
   18ec4:	beq	1a390 <ftello64@plt+0x8aa8>
   18ec8:	ldr	r1, [fp, #24]
   18ecc:	ldr	r2, [sp, #92]	; 0x5c
   18ed0:	str	r4, [fp, #-212]	; 0xffffff2c
   18ed4:	mov	r0, #4
   18ed8:	mov	r8, #1
   18edc:	mov	r7, r4
   18ee0:	tst	r1, #1
   18ee4:	mov	r1, #4
   18ee8:	mov	r5, r2
   18eec:	movweq	r1, #6
   18ef0:	cmp	r2, r4
   18ef4:	str	r1, [sp, #172]	; 0xac
   18ef8:	ldr	r1, [sp, #96]	; 0x60
   18efc:	mvnlt	r8, #0
   18f00:	movlt	r5, r4
   18f04:	movlt	r7, r2
   18f08:	cmp	r6, #0
   18f0c:	ldr	r1, [r1, #92]	; 0x5c
   18f10:	str	r1, [sp, #64]	; 0x40
   18f14:	beq	18f58 <ftello64@plt+0x7670>
   18f18:	cmp	r1, #1
   18f1c:	beq	18f3c <ftello64@plt+0x7654>
   18f20:	ldr	r0, [sp, #68]	; 0x44
   18f24:	ldr	r0, [r0, #12]
   18f28:	and	r0, r0, #4194304	; 0x400000
   18f2c:	orr	r0, sl, r0
   18f30:	clz	r0, r0
   18f34:	lsr	r0, r0, #5
   18f38:	lsl	r0, r0, #2
   18f3c:	cmp	sl, #0
   18f40:	mov	r1, sl
   18f44:	movwne	r1, #1
   18f48:	cmp	r2, r4
   18f4c:	orrge	r1, r1, #2
   18f50:	orr	r0, r1, r0
   18f54:	b	18f5c <ftello64@plt+0x7674>
   18f58:	mov	r0, #8
   18f5c:	add	r1, sp, #112	; 0x70
   18f60:	cmp	r2, r4
   18f64:	str	r7, [sp, #56]	; 0x38
   18f68:	str	r8, [sp, #76]	; 0x4c
   18f6c:	str	r5, [sp, #72]	; 0x48
   18f70:	add	r1, r1, #32
   18f74:	str	r1, [sp, #28]
   18f78:	sub	r1, fp, #212	; 0xd4
   18f7c:	movwlt	r1, #0
   18f80:	cmp	r1, #0
   18f84:	str	r1, [sp, #48]	; 0x30
   18f88:	movwne	r1, #1
   18f8c:	str	r1, [sp, #52]	; 0x34
   18f90:	sub	r1, fp, #208	; 0xd0
   18f94:	add	r1, r1, #16
   18f98:	str	r1, [sp, #36]	; 0x24
   18f9c:	sub	r1, r0, #4
   18fa0:	str	r1, [sp, #44]	; 0x2c
   18fa4:	cmp	r1, #4
   18fa8:	bhi	19090 <ftello64@plt+0x77a8>
   18fac:	ldr	r2, [fp, #24]
   18fb0:	add	r0, pc, #0
   18fb4:	ldr	pc, [r0, r1, lsl #2]
   18fb8:	andeq	r8, r1, ip, asr #31
   18fbc:	andeq	r8, r1, ip, asr #31
   18fc0:	andeq	r9, r1, r4, asr #32
   18fc4:	andeq	r9, r1, ip, lsl r0
   18fc8:	andeq	r9, r1, ip, lsl r1
   18fcc:	mov	r2, #1
   18fd0:	cmp	r4, r7
   18fd4:	blt	1a390 <ftello64@plt+0x8aa8>
   18fd8:	ldr	r1, [sp, #80]	; 0x50
   18fdc:	cmp	r4, r1
   18fe0:	mov	r0, #0
   18fe4:	ldrblt	r0, [r9, r4]
   18fe8:	cmp	sl, #0
   18fec:	ldrbne	r0, [sl, r0]
   18ff0:	ldrb	r0, [r6, r0]
   18ff4:	cmp	r0, #0
   18ff8:	bne	19118 <ftello64@plt+0x7830>
   18ffc:	sub	r0, r4, #1
   19000:	cmp	r4, r7
   19004:	mov	r4, r0
   19008:	str	r0, [fp, #-212]	; 0xffffff2c
   1900c:	bgt	18fdc <ftello64@plt+0x76f4>
   19010:	b	1a390 <ftello64@plt+0x8aa8>
   19014:	add	r4, r4, #1
   19018:	str	r4, [fp, #-212]	; 0xffffff2c
   1901c:	cmp	r4, r5
   19020:	bge	1905c <ftello64@plt+0x7774>
   19024:	ldrb	r0, [r9, r4]
   19028:	ldrb	r0, [sl, r0]
   1902c:	ldrb	r0, [r6, r0]
   19030:	cmp	r0, #0
   19034:	beq	19014 <ftello64@plt+0x772c>
   19038:	b	1905c <ftello64@plt+0x7774>
   1903c:	add	r4, r4, #1
   19040:	str	r4, [fp, #-212]	; 0xffffff2c
   19044:	cmp	r4, r5
   19048:	bge	1905c <ftello64@plt+0x7774>
   1904c:	ldrb	r0, [r9, r4]
   19050:	ldrb	r0, [r6, r0]
   19054:	cmp	r0, #0
   19058:	beq	1903c <ftello64@plt+0x7754>
   1905c:	cmp	r4, r5
   19060:	bne	1911c <ftello64@plt+0x7834>
   19064:	ldr	r1, [sp, #80]	; 0x50
   19068:	mov	r0, #0
   1906c:	mov	r4, r5
   19070:	cmp	r5, r1
   19074:	ldrblt	r0, [r9, r5]
   19078:	cmp	sl, #0
   1907c:	ldrbne	r0, [sl, r0]
   19080:	ldrb	r0, [r6, r0]
   19084:	cmp	r0, #0
   19088:	bne	1911c <ftello64@plt+0x7834>
   1908c:	b	1a420 <ftello64@plt+0x8b38>
   19090:	ldr	r0, [sp, #136]	; 0x88
   19094:	ldr	r2, [sp, #144]	; 0x90
   19098:	sub	r1, r4, r0
   1909c:	cmp	r1, r2
   190a0:	bcs	190e8 <ftello64@plt+0x7800>
   190a4:	ldr	r3, [sp, #140]	; 0x8c
   190a8:	mov	r2, #0
   190ac:	cmp	r1, r3
   190b0:	bcs	190bc <ftello64@plt+0x77d4>
   190b4:	ldr	r2, [sp, #116]	; 0x74
   190b8:	ldrb	r2, [r2, r1]
   190bc:	ldrb	r1, [r6, r2]
   190c0:	cmp	r1, #0
   190c4:	bne	19118 <ftello64@plt+0x7830>
   190c8:	add	r4, r4, r8
   190cc:	mov	r2, #1
   190d0:	cmp	r4, r7
   190d4:	str	r4, [fp, #-212]	; 0xffffff2c
   190d8:	blt	1a390 <ftello64@plt+0x8aa8>
   190dc:	cmp	r4, r5
   190e0:	ble	19094 <ftello64@plt+0x77ac>
   190e4:	b	1a390 <ftello64@plt+0x8aa8>
   190e8:	ldr	r2, [fp, #24]
   190ec:	add	r0, sp, #112	; 0x70
   190f0:	mov	r1, r4
   190f4:	bl	1f9ac <ftello64@plt+0xe0c4>
   190f8:	cmp	r0, #0
   190fc:	bne	1a3f0 <ftello64@plt+0x8b08>
   19100:	ldr	r0, [sp, #136]	; 0x88
   19104:	ldr	r4, [fp, #-212]	; 0xffffff2c
   19108:	ldr	r7, [sp, #56]	; 0x38
   1910c:	ldr	r6, [sp, #100]	; 0x64
   19110:	sub	r1, r4, r0
   19114:	b	190a4 <ftello64@plt+0x77bc>
   19118:	ldr	r2, [fp, #24]
   1911c:	add	r0, sp, #112	; 0x70
   19120:	mov	r1, r4
   19124:	bl	1f9ac <ftello64@plt+0xe0c4>
   19128:	cmp	r0, #0
   1912c:	bne	1a3f0 <ftello64@plt+0x8b08>
   19130:	ldr	r0, [sp, #64]	; 0x40
   19134:	cmp	r0, #1
   19138:	ldrne	r0, [sp, #140]	; 0x8c
   1913c:	cmpne	r0, #0
   19140:	bne	19178 <ftello64@plt+0x7890>
   19144:	mov	r0, #0
   19148:	str	r0, [sp, #220]	; 0xdc
   1914c:	str	r0, [sp, #232]	; 0xe8
   19150:	str	r0, [sp, #216]	; 0xd8
   19154:	str	r0, [fp, #-64]	; 0xffffffc0
   19158:	ldr	r4, [sp, #196]	; 0xc4
   1915c:	ldr	r7, [sp, #152]	; 0x98
   19160:	ldr	r8, [r4, #36]	; 0x24
   19164:	ldrsb	r0, [r8, #52]	; 0x34
   19168:	cmn	r0, #1
   1916c:	ble	1918c <ftello64@plt+0x78a4>
   19170:	ldr	r5, [sp, #52]	; 0x34
   19174:	b	191f0 <ftello64@plt+0x7908>
   19178:	ldr	r0, [sp, #120]	; 0x78
   1917c:	ldr	r0, [r0]
   19180:	cmn	r0, #1
   19184:	bne	19144 <ftello64@plt+0x785c>
   19188:	b	19978 <ftello64@plt+0x8090>
   1918c:	ldr	r2, [sp, #200]	; 0xc8
   19190:	sub	r1, r7, #1
   19194:	add	r0, sp, #112	; 0x70
   19198:	bl	201e4 <ftello64@plt+0xe8fc>
   1919c:	ldr	r5, [sp, #52]	; 0x34
   191a0:	tst	r0, #1
   191a4:	bne	191ec <ftello64@plt+0x7904>
   191a8:	mov	r3, r0
   191ac:	cmp	r0, #0
   191b0:	beq	191f0 <ftello64@plt+0x7908>
   191b4:	ands	r1, r3, #2
   191b8:	and	r0, r3, #4
   191bc:	cmpne	r0, #0
   191c0:	bne	199a8 <ftello64@plt+0x80c0>
   191c4:	cmp	r1, #0
   191c8:	bne	199b0 <ftello64@plt+0x80c8>
   191cc:	cmp	r0, #0
   191d0:	beq	191f0 <ftello64@plt+0x7908>
   191d4:	ldr	r2, [r8, #40]	; 0x28
   191d8:	sub	r0, fp, #64	; 0x40
   191dc:	mov	r1, r4
   191e0:	bl	1f56c <ftello64@plt+0xdc84>
   191e4:	mov	r8, r0
   191e8:	b	191f0 <ftello64@plt+0x7908>
   191ec:	ldr	r8, [r4, #40]	; 0x28
   191f0:	cmp	r8, #0
   191f4:	beq	1a418 <ftello64@plt+0x8b30>
   191f8:	ldr	r0, [sp, #212]	; 0xd4
   191fc:	mov	r6, r5
   19200:	cmp	r0, #0
   19204:	beq	1921c <ftello64@plt+0x7934>
   19208:	str	r8, [r0, r7, lsl #2]
   1920c:	mov	r6, r5
   19210:	ldr	r0, [r4, #76]	; 0x4c
   19214:	cmp	r0, #0
   19218:	bne	199d4 <ftello64@plt+0x80ec>
   1921c:	ldrb	r0, [r8, #52]	; 0x34
   19220:	tst	r0, #16
   19224:	bne	199b8 <ftello64@plt+0x80d0>
   19228:	mvn	r0, #0
   1922c:	mov	r2, #0
   19230:	str	r0, [sp, #88]	; 0x58
   19234:	ldr	r0, [sp, #152]	; 0x98
   19238:	ldr	r1, [sp, #168]	; 0xa8
   1923c:	cmp	r1, r0
   19240:	ble	19658 <ftello64@plt+0x7d70>
   19244:	ldr	r5, [sp, #48]	; 0x30
   19248:	str	r2, [sp, #40]	; 0x28
   1924c:	ldr	r2, [sp, #148]	; 0x94
   19250:	ldr	r1, [sp, #160]	; 0xa0
   19254:	str	r7, [sp, #92]	; 0x5c
   19258:	add	r7, r0, #1
   1925c:	mov	r9, r6
   19260:	mov	r6, r8
   19264:	cmp	r7, r2
   19268:	blt	19274 <ftello64@plt+0x798c>
   1926c:	cmp	r2, r1
   19270:	blt	19610 <ftello64@plt+0x7d28>
   19274:	ldr	r2, [sp, #140]	; 0x8c
   19278:	cmp	r7, r2
   1927c:	blt	19288 <ftello64@plt+0x79a0>
   19280:	cmp	r2, r1
   19284:	blt	19610 <ftello64@plt+0x7d28>
   19288:	ldrb	r0, [r6, #52]	; 0x34
   1928c:	tst	r0, #32
   19290:	bne	19438 <ftello64@plt+0x7b50>
   19294:	ldr	r1, [sp, #152]	; 0x98
   19298:	ldr	r0, [sp, #116]	; 0x74
   1929c:	add	r2, r1, #1
   192a0:	str	r2, [sp, #152]	; 0x98
   192a4:	ldrb	r4, [r0, r1]
   192a8:	ldr	r0, [r6, #44]	; 0x2c
   192ac:	cmp	r0, #0
   192b0:	bne	192dc <ftello64@plt+0x79f4>
   192b4:	ldr	r8, [r6, #48]	; 0x30
   192b8:	cmp	r8, #0
   192bc:	bne	1962c <ftello64@plt+0x7d44>
   192c0:	ldr	r0, [sp, #196]	; 0xc4
   192c4:	mov	r1, r6
   192c8:	bl	22230 <ftello64@plt+0x10948>
   192cc:	cmp	r0, #0
   192d0:	bne	192a8 <ftello64@plt+0x79c0>
   192d4:	mov	r0, #12
   192d8:	b	1964c <ftello64@plt+0x7d64>
   192dc:	ldr	r8, [r0, r4, lsl #2]
   192e0:	ldr	r0, [sp, #212]	; 0xd4
   192e4:	cmp	r0, #0
   192e8:	beq	19300 <ftello64@plt+0x7a18>
   192ec:	sub	r0, fp, #64	; 0x40
   192f0:	add	r1, sp, #112	; 0x70
   192f4:	mov	r2, r8
   192f8:	bl	20b9c <ftello64@plt+0xf2b4>
   192fc:	mov	r8, r0
   19300:	cmp	r8, #0
   19304:	beq	19340 <ftello64@plt+0x7a58>
   19308:	sub	r0, r6, r8
   1930c:	mov	r6, r9
   19310:	clz	r0, r0
   19314:	lsr	r0, r0, #5
   19318:	ands	r6, r9, r0
   1931c:	ldr	r0, [sp, #92]	; 0x5c
   19320:	movne	r0, r7
   19324:	mov	r7, r0
   19328:	ldrb	r0, [r8, #52]	; 0x34
   1932c:	tst	r0, #16
   19330:	bne	193cc <ftello64@plt+0x7ae4>
   19334:	ldr	r9, [sp, #104]	; 0x68
   19338:	ldr	sl, [sp, #108]	; 0x6c
   1933c:	b	19418 <ftello64@plt+0x7b30>
   19340:	ldr	r0, [fp, #-64]	; 0xffffffc0
   19344:	cmp	r0, #0
   19348:	bne	1a418 <ftello64@plt+0x8b30>
   1934c:	ldr	r0, [sp, #40]	; 0x28
   19350:	ldr	r1, [sp, #60]	; 0x3c
   19354:	cmp	r0, #0
   19358:	mvn	r1, r1
   1935c:	movwne	r0, #1
   19360:	tst	r1, r0
   19364:	bne	19660 <ftello64@plt+0x7d78>
   19368:	ldr	r0, [sp, #212]	; 0xd4
   1936c:	cmp	r0, #0
   19370:	beq	19660 <ftello64@plt+0x7d78>
   19374:	ldr	r2, [sp, #152]	; 0x98
   19378:	ldr	r1, [sp, #216]	; 0xd8
   1937c:	add	r0, r0, #4
   19380:	cmp	r2, r1
   19384:	bge	19660 <ftello64@plt+0x7d78>
   19388:	add	r3, r2, #1
   1938c:	str	r3, [sp, #152]	; 0x98
   19390:	ldr	r2, [r0, r2, lsl #2]
   19394:	cmp	r2, #0
   19398:	mov	r2, r3
   1939c:	beq	19380 <ftello64@plt+0x7a98>
   193a0:	sub	r0, fp, #64	; 0x40
   193a4:	add	r1, sp, #112	; 0x70
   193a8:	mov	r2, #0
   193ac:	bl	20b9c <ftello64@plt+0xf2b4>
   193b0:	cmp	r0, #0
   193b4:	mov	r8, r0
   193b8:	ldreq	r0, [fp, #-64]	; 0xffffffc0
   193bc:	cmpeq	r0, #0
   193c0:	bne	1942c <ftello64@plt+0x7b44>
   193c4:	ldr	r0, [sp, #212]	; 0xd4
   193c8:	b	19374 <ftello64@plt+0x7a8c>
   193cc:	ldr	r9, [sp, #104]	; 0x68
   193d0:	ldr	sl, [sp, #108]	; 0x6c
   193d4:	sxtb	r0, r0
   193d8:	cmn	r0, #1
   193dc:	bgt	193f8 <ftello64@plt+0x7b10>
   193e0:	ldr	r2, [sp, #152]	; 0x98
   193e4:	add	r0, sp, #112	; 0x70
   193e8:	mov	r1, r8
   193ec:	bl	2007c <ftello64@plt+0xe794>
   193f0:	cmp	r0, #0
   193f4:	beq	19418 <ftello64@plt+0x7b30>
   193f8:	ldr	r0, [sp, #152]	; 0x98
   193fc:	str	r0, [sp, #88]	; 0x58
   19400:	ldr	r0, [sp, #60]	; 0x3c
   19404:	cmp	r0, #0
   19408:	beq	19680 <ftello64@plt+0x7d98>
   1940c:	mov	r5, #0
   19410:	mov	r0, #1
   19414:	str	r0, [sp, #40]	; 0x28
   19418:	ldr	r0, [sp, #152]	; 0x98
   1941c:	ldr	r1, [sp, #168]	; 0xa8
   19420:	cmp	r1, r0
   19424:	bgt	1924c <ftello64@plt+0x7964>
   19428:	b	1966c <ftello64@plt+0x7d84>
   1942c:	cmp	r8, #0
   19430:	bne	19308 <ftello64@plt+0x7a20>
   19434:	b	19660 <ftello64@plt+0x7d78>
   19438:	ldr	r0, [r6, #8]
   1943c:	cmp	r0, #1
   19440:	blt	19604 <ftello64@plt+0x7d1c>
   19444:	ldr	sl, [sp, #196]	; 0xc4
   19448:	mov	r4, #0
   1944c:	str	sl, [sp, #20]
   19450:	ldr	r0, [r6, #12]
   19454:	ldr	r1, [r0, r4, lsl #2]
   19458:	ldr	r0, [sl]
   1945c:	add	r0, r0, r1, lsl #3
   19460:	ldr	r8, [r0, #4]
   19464:	tst	r8, #1048576	; 0x100000
   19468:	beq	195f4 <ftello64@plt+0x7d0c>
   1946c:	movw	r0, #65280	; 0xff00
   19470:	ldr	r3, [sp, #152]	; 0x98
   19474:	str	r1, [sp, #24]
   19478:	movt	r0, #3
   1947c:	tst	r8, r0
   19480:	beq	194e4 <ftello64@plt+0x7bfc>
   19484:	ldr	r2, [sp, #200]	; 0xc8
   19488:	add	r0, sp, #112	; 0x70
   1948c:	mov	r1, r3
   19490:	mov	sl, r3
   19494:	bl	201e4 <ftello64@plt+0xe8fc>
   19498:	mov	r3, sl
   1949c:	ldr	r1, [sp, #24]
   194a0:	ldr	sl, [sp, #20]
   194a4:	and	r2, r0, #1
   194a8:	tst	r8, #1024	; 0x400
   194ac:	beq	194b8 <ftello64@plt+0x7bd0>
   194b0:	cmp	r2, #0
   194b4:	beq	195f4 <ftello64@plt+0x7d0c>
   194b8:	tst	r8, #2048	; 0x800
   194bc:	cmpne	r2, #0
   194c0:	bne	195f4 <ftello64@plt+0x7d0c>
   194c4:	tst	r8, #8192	; 0x2000
   194c8:	beq	194d4 <ftello64@plt+0x7bec>
   194cc:	ands	r2, r0, #2
   194d0:	beq	195f4 <ftello64@plt+0x7d0c>
   194d4:	tst	r8, #32768	; 0x8000
   194d8:	beq	194e4 <ftello64@plt+0x7bfc>
   194dc:	ands	r0, r0, #8
   194e0:	beq	195f4 <ftello64@plt+0x7d0c>
   194e4:	mov	r0, sl
   194e8:	add	r2, sp, #112	; 0x70
   194ec:	bl	21e04 <ftello64@plt+0x1051c>
   194f0:	cmp	r0, #0
   194f4:	beq	195f4 <ftello64@plt+0x7d0c>
   194f8:	ldr	r1, [sp, #152]	; 0x98
   194fc:	ldr	r2, [sp, #232]	; 0xe8
   19500:	cmp	r2, r0
   19504:	add	r8, r1, r0
   19508:	movlt	r2, r0
   1950c:	add	r0, sp, #112	; 0x70
   19510:	mov	r1, r8
   19514:	str	r2, [sp, #232]	; 0xe8
   19518:	bl	20f80 <ftello64@plt+0xf698>
   1951c:	cmp	r0, #0
   19520:	str	r0, [fp, #-48]	; 0xffffffd0
   19524:	bne	1964c <ftello64@plt+0x7d64>
   19528:	ldr	r0, [sp, #212]	; 0xd4
   1952c:	ldr	r2, [sp, #24]
   19530:	ldr	r1, [sl, #24]
   19534:	str	r4, [sp, #16]
   19538:	str	r8, [sp, #12]
   1953c:	ldr	r3, [r0, r8, lsl #2]
   19540:	ldr	r0, [sl, #12]
   19544:	ldr	r0, [r0, r2, lsl #2]
   19548:	cmp	r3, #0
   1954c:	str	r3, [sp, #8]
   19550:	add	r0, r0, r0, lsl #1
   19554:	add	r2, r1, r0, lsl #2
   19558:	beq	1957c <ftello64@plt+0x7c94>
   1955c:	ldr	r1, [r3, #40]	; 0x28
   19560:	sub	r4, fp, #208	; 0xd0
   19564:	mov	r0, r4
   19568:	bl	20cf0 <ftello64@plt+0xf408>
   1956c:	cmp	r0, #0
   19570:	str	r0, [fp, #-48]	; 0xffffffd0
   19574:	beq	19590 <ftello64@plt+0x7ca8>
   19578:	b	1964c <ftello64@plt+0x7d64>
   1957c:	vldr	d16, [r2]
   19580:	ldr	r0, [r2, #8]
   19584:	sub	r4, fp, #208	; 0xd0
   19588:	str	r0, [fp, #-200]	; 0xffffff38
   1958c:	vstr	d16, [fp, #-208]	; 0xffffff30
   19590:	ldr	r8, [sp, #12]
   19594:	ldr	r2, [sp, #200]	; 0xc8
   19598:	add	r0, sp, #112	; 0x70
   1959c:	sub	r1, r8, #1
   195a0:	bl	201e4 <ftello64@plt+0xe8fc>
   195a4:	mov	r3, r0
   195a8:	sub	r0, fp, #48	; 0x30
   195ac:	mov	r1, sl
   195b0:	mov	r2, r4
   195b4:	bl	1f56c <ftello64@plt+0xdc84>
   195b8:	ldr	r1, [sp, #212]	; 0xd4
   195bc:	str	r0, [r1, r8, lsl #2]
   195c0:	ldr	r0, [sp, #8]
   195c4:	cmp	r0, #0
   195c8:	beq	195d4 <ftello64@plt+0x7cec>
   195cc:	ldr	r0, [fp, #-200]	; 0xffffff38
   195d0:	bl	15074 <ftello64@plt+0x378c>
   195d4:	ldr	r0, [sp, #212]	; 0xd4
   195d8:	ldr	r4, [sp, #16]
   195dc:	ldr	r0, [r0, r8, lsl #2]
   195e0:	cmp	r0, #0
   195e4:	bne	195f4 <ftello64@plt+0x7d0c>
   195e8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   195ec:	cmp	r0, #0
   195f0:	bne	1964c <ftello64@plt+0x7d64>
   195f4:	ldr	r0, [r6, #8]
   195f8:	add	r4, r4, #1
   195fc:	cmp	r4, r0
   19600:	blt	19450 <ftello64@plt+0x7b68>
   19604:	mov	r0, #0
   19608:	str	r0, [fp, #-64]	; 0xffffffc0
   1960c:	b	19294 <ftello64@plt+0x79ac>
   19610:	add	r1, r0, #2
   19614:	add	r0, sp, #112	; 0x70
   19618:	bl	20ac4 <ftello64@plt+0xf1dc>
   1961c:	cmp	r0, #0
   19620:	str	r0, [fp, #-64]	; 0xffffffc0
   19624:	beq	19288 <ftello64@plt+0x79a0>
   19628:	b	1a418 <ftello64@plt+0x8b30>
   1962c:	ldr	r0, [sp, #152]	; 0x98
   19630:	ldr	r2, [sp, #200]	; 0xc8
   19634:	sub	r1, r0, #1
   19638:	add	r0, sp, #112	; 0x70
   1963c:	bl	201e4 <ftello64@plt+0xe8fc>
   19640:	bfi	r4, r0, #8, #1
   19644:	ldr	r8, [r8, r4, lsl #2]
   19648:	b	192e0 <ftello64@plt+0x79f8>
   1964c:	mov	r8, #0
   19650:	str	r0, [fp, #-64]	; 0xffffffc0
   19654:	b	192e0 <ftello64@plt+0x79f8>
   19658:	ldr	r5, [sp, #48]	; 0x30
   1965c:	b	1966c <ftello64@plt+0x7d84>
   19660:	ldr	r9, [sp, #104]	; 0x68
   19664:	ldr	sl, [sp, #108]	; 0x6c
   19668:	ldr	r7, [sp, #92]	; 0x5c
   1966c:	cmp	r5, #0
   19670:	beq	19680 <ftello64@plt+0x7d98>
   19674:	ldr	r0, [r5]
   19678:	add	r0, r0, r7
   1967c:	str	r0, [r5]
   19680:	ldr	r8, [sp, #76]	; 0x4c
   19684:	ldr	r5, [sp, #72]	; 0x48
   19688:	ldr	r7, [sp, #88]	; 0x58
   1968c:	cmn	r7, #1
   19690:	beq	19970 <ftello64@plt+0x8088>
   19694:	mov	r2, #12
   19698:	cmn	r7, #2
   1969c:	beq	1a390 <ftello64@plt+0x8aa8>
   196a0:	ldr	r0, [sp, #68]	; 0x44
   196a4:	str	r7, [sp, #204]	; 0xcc
   196a8:	ldr	r8, [sp, #84]	; 0x54
   196ac:	ldr	r4, [sp, #96]	; 0x60
   196b0:	ldrb	r0, [r0, #28]
   196b4:	cmp	r8, #2
   196b8:	bcc	196c4 <ftello64@plt+0x7ddc>
   196bc:	ands	r1, r0, #16
   196c0:	beq	196d0 <ftello64@plt+0x7de8>
   196c4:	ldr	r1, [r4, #76]	; 0x4c
   196c8:	cmp	r1, #0
   196cc:	beq	196f4 <ftello64@plt+0x7e0c>
   196d0:	ldr	r0, [sp, #212]	; 0xd4
   196d4:	mov	r2, r7
   196d8:	ldr	r1, [r0, r7, lsl #2]
   196dc:	add	r0, sp, #112	; 0x70
   196e0:	bl	2007c <ftello64@plt+0xe794>
   196e4:	str	r0, [sp, #208]	; 0xd0
   196e8:	ldr	r0, [sp, #68]	; 0x44
   196ec:	mov	r2, #12
   196f0:	ldrb	r0, [r0, #28]
   196f4:	cmp	r8, #2
   196f8:	bcc	19710 <ftello64@plt+0x7e28>
   196fc:	ands	r0, r0, #16
   19700:	bne	19710 <ftello64@plt+0x7e28>
   19704:	ldrb	r0, [r4, #88]	; 0x58
   19708:	tst	r0, #1
   1970c:	bne	1971c <ftello64@plt+0x7e34>
   19710:	ldr	r0, [r4, #76]	; 0x4c
   19714:	cmp	r0, #0
   19718:	beq	19af4 <ftello64@plt+0x820c>
   1971c:	ldr	r6, [sp, #204]	; 0xcc
   19720:	cmn	r6, #-1073741823	; 0xc0000001
   19724:	bcs	1a390 <ftello64@plt+0x8aa8>
   19728:	mov	r0, #4
   1972c:	ldr	r7, [sp, #196]	; 0xc4
   19730:	ldr	r5, [sp, #208]	; 0xd0
   19734:	add	r4, r0, r6, lsl #2
   19738:	mov	r0, r4
   1973c:	bl	25314 <ftello64@plt+0x13a2c>
   19740:	mov	sl, r0
   19744:	cmp	r0, #0
   19748:	beq	1a408 <ftello64@plt+0x8b20>
   1974c:	ldr	r0, [r7, #76]	; 0x4c
   19750:	cmp	r0, #0
   19754:	beq	19804 <ftello64@plt+0x7f1c>
   19758:	mov	r0, r4
   1975c:	bl	25314 <ftello64@plt+0x13a2c>
   19760:	cmp	r0, #0
   19764:	beq	1a408 <ftello64@plt+0x8b20>
   19768:	mov	r9, r0
   1976c:	add	r0, r6, #1
   19770:	mov	r1, #0
   19774:	str	r0, [sp, #92]	; 0x5c
   19778:	lsl	r2, r0, #2
   1977c:	mov	r0, r9
   19780:	bl	117a4 <memset@plt>
   19784:	ldr	r0, [sp, #36]	; 0x24
   19788:	mov	r1, #0
   1978c:	str	r6, [fp, #-196]	; 0xffffff3c
   19790:	str	r5, [fp, #-200]	; 0xffffff38
   19794:	str	r9, [fp, #-204]	; 0xffffff34
   19798:	str	sl, [fp, #-208]	; 0xffffff30
   1979c:	str	r1, [r0]
   197a0:	str	r1, [r0, #4]
   197a4:	str	r1, [r0, #8]
   197a8:	add	r0, sp, #112	; 0x70
   197ac:	sub	r1, fp, #208	; 0xd0
   197b0:	bl	22d2c <ftello64@plt+0x11444>
   197b4:	mov	r4, r0
   197b8:	mov	r0, #0
   197bc:	bl	15074 <ftello64@plt+0x378c>
   197c0:	cmp	r4, #0
   197c4:	bne	19a80 <ftello64@plt+0x8198>
   197c8:	ldr	r0, [sl]
   197cc:	cmp	r0, #0
   197d0:	beq	1985c <ftello64@plt+0x7f74>
   197d4:	ldr	r3, [sp, #92]	; 0x5c
   197d8:	mov	r0, r7
   197dc:	mov	r1, sl
   197e0:	mov	r2, r9
   197e4:	bl	22fc4 <ftello64@plt+0x116dc>
   197e8:	mov	r4, r0
   197ec:	mov	r0, r9
   197f0:	bl	15074 <ftello64@plt+0x378c>
   197f4:	cmp	r4, #0
   197f8:	beq	19acc <ftello64@plt+0x81e4>
   197fc:	mov	r9, #0
   19800:	b	19a7c <ftello64@plt+0x8194>
   19804:	ldr	r0, [sp, #36]	; 0x24
   19808:	mov	r9, #0
   1980c:	str	r6, [fp, #-196]	; 0xffffff3c
   19810:	str	r5, [fp, #-200]	; 0xffffff38
   19814:	sub	r1, fp, #208	; 0xd0
   19818:	str	r9, [fp, #-204]	; 0xffffff34
   1981c:	str	sl, [fp, #-208]	; 0xffffff30
   19820:	str	r9, [r0]
   19824:	str	r9, [r0, #4]
   19828:	str	r9, [r0, #8]
   1982c:	add	r0, sp, #112	; 0x70
   19830:	bl	22d2c <ftello64@plt+0x11444>
   19834:	mov	r4, r0
   19838:	mov	r0, #0
   1983c:	bl	15074 <ftello64@plt+0x378c>
   19840:	cmp	r4, #0
   19844:	bne	19a80 <ftello64@plt+0x8198>
   19848:	ldr	r0, [sl]
   1984c:	mov	r9, #0
   19850:	cmp	r0, #0
   19854:	beq	19950 <ftello64@plt+0x8068>
   19858:	b	19acc <ftello64@plt+0x81e4>
   1985c:	ldr	r0, [r9]
   19860:	cmp	r0, #0
   19864:	bne	197d4 <ftello64@plt+0x7eec>
   19868:	cmp	r6, #1
   1986c:	blt	19950 <ftello64@plt+0x8068>
   19870:	ldr	r0, [sp, #212]	; 0xd4
   19874:	str	r7, [sp, #88]	; 0x58
   19878:	lsl	r4, r6, #2
   1987c:	add	r8, r6, #1
   19880:	mov	r7, sl
   19884:	sub	r0, r0, #4
   19888:	ldr	r1, [r0, r4]
   1988c:	cmp	r1, #0
   19890:	beq	198a0 <ftello64@plt+0x7fb8>
   19894:	ldrb	r2, [r1, #52]	; 0x34
   19898:	tst	r2, #16
   1989c:	bne	198b4 <ftello64@plt+0x7fcc>
   198a0:	sub	r8, r8, #1
   198a4:	sub	r4, r4, #4
   198a8:	cmp	r8, #2
   198ac:	bge	19888 <ftello64@plt+0x7fa0>
   198b0:	b	19950 <ftello64@plt+0x8068>
   198b4:	sub	r6, r8, #2
   198b8:	add	r5, sp, #112	; 0x70
   198bc:	mov	r0, r5
   198c0:	mov	r2, r6
   198c4:	bl	2007c <ftello64@plt+0xe794>
   198c8:	mov	sl, r0
   198cc:	mov	r0, r9
   198d0:	mov	r1, #0
   198d4:	mov	r2, r4
   198d8:	bl	117a4 <memset@plt>
   198dc:	ldr	r0, [sp, #36]	; 0x24
   198e0:	mov	r1, #0
   198e4:	str	r6, [fp, #-196]	; 0xffffff3c
   198e8:	str	sl, [fp, #-200]	; 0xffffff38
   198ec:	str	r9, [fp, #-204]	; 0xffffff34
   198f0:	str	r7, [fp, #-208]	; 0xffffff30
   198f4:	mov	r5, sl
   198f8:	mov	sl, r7
   198fc:	str	r1, [r0]
   19900:	str	r1, [r0, #4]
   19904:	str	r1, [r0, #8]
   19908:	add	r0, sp, #112	; 0x70
   1990c:	sub	r1, fp, #208	; 0xd0
   19910:	bl	22d2c <ftello64@plt+0x11444>
   19914:	mov	r4, r0
   19918:	mov	r0, #0
   1991c:	bl	15074 <ftello64@plt+0x378c>
   19920:	cmp	r4, #0
   19924:	bne	19a7c <ftello64@plt+0x8194>
   19928:	sub	r0, r8, #1
   1992c:	ldr	r7, [sp, #88]	; 0x58
   19930:	str	r0, [sp, #92]	; 0x5c
   19934:	ldr	r0, [sl]
   19938:	cmp	r0, #0
   1993c:	beq	1985c <ftello64@plt+0x7f74>
   19940:	sub	r6, r8, #2
   19944:	sub	r0, r8, #1
   19948:	str	r0, [sp, #92]	; 0x5c
   1994c:	b	197d4 <ftello64@plt+0x7eec>
   19950:	mov	r0, sl
   19954:	bl	15074 <ftello64@plt+0x378c>
   19958:	mov	r0, r9
   1995c:	bl	15074 <ftello64@plt+0x378c>
   19960:	ldr	r9, [sp, #104]	; 0x68
   19964:	ldr	sl, [sp, #108]	; 0x6c
   19968:	ldr	r8, [sp, #76]	; 0x4c
   1996c:	ldr	r5, [sp, #72]	; 0x48
   19970:	add	r0, sp, #112	; 0x70
   19974:	bl	2013c <ftello64@plt+0xe854>
   19978:	ldr	r0, [fp, #-212]	; 0xffffff2c
   1997c:	ldr	r7, [sp, #56]	; 0x38
   19980:	mov	r2, #1
   19984:	add	r4, r0, r8
   19988:	cmp	r4, r7
   1998c:	str	r4, [fp, #-212]	; 0xffffff2c
   19990:	blt	1a390 <ftello64@plt+0x8aa8>
   19994:	ldr	r6, [sp, #100]	; 0x64
   19998:	ldr	r1, [sp, #44]	; 0x2c
   1999c:	cmp	r5, r4
   199a0:	bge	18fa4 <ftello64@plt+0x76bc>
   199a4:	b	1a390 <ftello64@plt+0x8aa8>
   199a8:	ldr	r8, [r4, #48]	; 0x30
   199ac:	b	191f0 <ftello64@plt+0x7908>
   199b0:	ldr	r8, [r4, #44]	; 0x2c
   199b4:	b	191f0 <ftello64@plt+0x7908>
   199b8:	sxtb	r0, r0
   199bc:	cmn	r0, #1
   199c0:	ble	19a0c <ftello64@plt+0x8124>
   199c4:	ldr	r0, [sp, #60]	; 0x3c
   199c8:	mov	r2, #1
   199cc:	str	r7, [sp, #88]	; 0x58
   199d0:	b	19a44 <ftello64@plt+0x815c>
   199d4:	add	r6, r8, #4
   199d8:	add	r0, sp, #112	; 0x70
   199dc:	mov	r2, #0
   199e0:	mov	r1, r6
   199e4:	bl	202c0 <ftello64@plt+0xe9d8>
   199e8:	cmp	r0, #0
   199ec:	str	r0, [fp, #-64]	; 0xffffffc0
   199f0:	bne	19ab8 <ftello64@plt+0x81d0>
   199f4:	ldrb	r0, [r8, #52]	; 0x34
   199f8:	tst	r0, #64	; 0x40
   199fc:	bne	19a58 <ftello64@plt+0x8170>
   19a00:	ldr	sl, [sp, #108]	; 0x6c
   19a04:	mov	r6, #0
   19a08:	b	1921c <ftello64@plt+0x7934>
   19a0c:	add	r0, sp, #112	; 0x70
   19a10:	mov	r1, r8
   19a14:	mov	r2, r7
   19a18:	bl	2007c <ftello64@plt+0xe794>
   19a1c:	cmp	r0, #0
   19a20:	ldr	r1, [sp, #60]	; 0x3c
   19a24:	mov	r2, r0
   19a28:	mov	r0, r7
   19a2c:	mvneq	r0, #0
   19a30:	str	r0, [sp, #88]	; 0x58
   19a34:	clz	r0, r2
   19a38:	movwne	r2, #1
   19a3c:	lsr	r0, r0, #5
   19a40:	orr	r0, r1, r0
   19a44:	cmp	r0, #0
   19a48:	bne	19234 <ftello64@plt+0x794c>
   19a4c:	ldr	r8, [sp, #76]	; 0x4c
   19a50:	ldr	r5, [sp, #72]	; 0x48
   19a54:	b	1968c <ftello64@plt+0x7da4>
   19a58:	add	r0, sp, #112	; 0x70
   19a5c:	mov	r1, r6
   19a60:	bl	203b8 <ftello64@plt+0xead0>
   19a64:	ldr	sl, [sp, #108]	; 0x6c
   19a68:	cmp	r0, #0
   19a6c:	mov	r6, #0
   19a70:	str	r0, [fp, #-64]	; 0xffffffc0
   19a74:	beq	1921c <ftello64@plt+0x7934>
   19a78:	b	19abc <ftello64@plt+0x81d4>
   19a7c:	ldr	r8, [sp, #84]	; 0x54
   19a80:	mov	r0, sl
   19a84:	bl	15074 <ftello64@plt+0x378c>
   19a88:	mov	r0, r9
   19a8c:	bl	15074 <ftello64@plt+0x378c>
   19a90:	ldr	r9, [sp, #104]	; 0x68
   19a94:	cmp	r4, #0
   19a98:	beq	19af4 <ftello64@plt+0x820c>
   19a9c:	ldr	sl, [sp, #108]	; 0x6c
   19aa0:	ldr	r8, [sp, #76]	; 0x4c
   19aa4:	ldr	r5, [sp, #72]	; 0x48
   19aa8:	mov	r2, r4
   19aac:	cmp	r4, #1
   19ab0:	beq	19970 <ftello64@plt+0x8088>
   19ab4:	b	1a390 <ftello64@plt+0x8aa8>
   19ab8:	ldr	sl, [sp, #108]	; 0x6c
   19abc:	ldr	r8, [sp, #76]	; 0x4c
   19ac0:	ldr	r5, [sp, #72]	; 0x48
   19ac4:	mov	r7, r0
   19ac8:	b	1968c <ftello64@plt+0x7da4>
   19acc:	ldr	r0, [sp, #212]	; 0xd4
   19ad0:	bl	15074 <ftello64@plt+0x378c>
   19ad4:	mov	r0, #0
   19ad8:	str	r5, [sp, #208]	; 0xd0
   19adc:	str	sl, [sp, #212]	; 0xd4
   19ae0:	str	r6, [sp, #204]	; 0xcc
   19ae4:	bl	15074 <ftello64@plt+0x378c>
   19ae8:	mov	r0, #0
   19aec:	bl	15074 <ftello64@plt+0x378c>
   19af0:	ldr	r8, [sp, #84]	; 0x54
   19af4:	cmp	r8, #0
   19af8:	beq	1a38c <ftello64@plt+0x8aa4>
   19afc:	ldr	r4, [fp, #20]
   19b00:	cmp	r8, #1
   19b04:	beq	19b28 <ftello64@plt+0x8240>
   19b08:	ldr	r0, [sp, #32]
   19b0c:	ldr	r1, [fp, #16]
   19b10:	mvn	r0, r0
   19b14:	add	r0, r0, r1
   19b18:	mov	r1, #255	; 0xff
   19b1c:	lsl	r2, r0, #3
   19b20:	add	r0, r4, #8
   19b24:	bl	117a4 <memset@plt>
   19b28:	cmp	r8, #2
   19b2c:	mov	r0, #0
   19b30:	ldr	r1, [sp, #204]	; 0xcc
   19b34:	stm	r4, {r0, r1}
   19b38:	bcc	1a274 <ftello64@plt+0x898c>
   19b3c:	ldr	r0, [sp, #68]	; 0x44
   19b40:	ldrb	r0, [r0, #28]
   19b44:	ands	r0, r0, #16
   19b48:	bne	1a274 <ftello64@plt+0x898c>
   19b4c:	ldr	r2, [sp, #96]	; 0x60
   19b50:	mov	r0, #0
   19b54:	ldrb	r1, [r2, #88]	; 0x58
   19b58:	tst	r1, #1
   19b5c:	mov	r1, #0
   19b60:	beq	19b74 <ftello64@plt+0x828c>
   19b64:	ldr	r2, [r2, #76]	; 0x4c
   19b68:	mov	r1, #0
   19b6c:	cmp	r2, #0
   19b70:	movwgt	r1, #1
   19b74:	ldr	r2, [sp, #68]	; 0x44
   19b78:	ldr	r5, [sp, #84]	; 0x54
   19b7c:	ldr	r4, [fp, #20]
   19b80:	cmp	r1, #0
   19b84:	mov	r6, #0
   19b88:	ldr	r8, [r2]
   19b8c:	movw	r2, #32928	; 0x80a0
   19b90:	movt	r2, #2
   19b94:	vldr	d16, [r2]
   19b98:	ldr	r2, [r2, #8]
   19b9c:	str	r2, [fp, #-56]	; 0xffffffc8
   19ba0:	sub	r2, fp, #208	; 0xd0
   19ba4:	add	sl, r2, #12
   19ba8:	mov	r2, #16
   19bac:	vstr	d16, [fp, #-64]	; 0xffffffc0
   19bb0:	str	sl, [fp, #-200]	; 0xffffff38
   19bb4:	str	r2, [fp, #-204]	; 0xffffff34
   19bb8:	str	r0, [fp, #-208]	; 0xffffff30
   19bbc:	beq	19bdc <ftello64@plt+0x82f4>
   19bc0:	mov	r0, #48	; 0x30
   19bc4:	bl	25314 <ftello64@plt+0x13a2c>
   19bc8:	cmp	r0, #0
   19bcc:	str	r0, [fp, #-56]	; 0xffffffc8
   19bd0:	beq	1a3e0 <ftello64@plt+0x8af8>
   19bd4:	ldr	r0, [fp, #-208]	; 0xffffff30
   19bd8:	sub	r6, fp, #64	; 0x40
   19bdc:	ldr	r9, [r8, #72]	; 0x48
   19be0:	mov	r1, #0
   19be4:	cmp	r0, r5
   19be8:	str	r1, [fp, #-44]	; 0xffffffd4
   19bec:	str	r1, [fp, #-48]	; 0xffffffd0
   19bf0:	str	r1, [fp, #-40]	; 0xffffffd8
   19bf4:	bcs	19c68 <ftello64@plt+0x8380>
   19bf8:	sub	r0, fp, #208	; 0xd0
   19bfc:	mov	r1, r5
   19c00:	mov	r2, sl
   19c04:	mov	r3, #8
   19c08:	bl	25468 <ftello64@plt+0x13b80>
   19c0c:	cmp	r0, #0
   19c10:	bne	19c6c <ftello64@plt+0x8384>
   19c14:	ldr	r0, [fp, #-200]	; 0xffffff38
   19c18:	mov	r4, #12
   19c1c:	mov	r5, sl
   19c20:	cmp	r0, sl
   19c24:	beq	19c2c <ftello64@plt+0x8344>
   19c28:	bl	15074 <ftello64@plt+0x378c>
   19c2c:	mov	sl, r5
   19c30:	b	1a24c <ftello64@plt+0x8964>
   19c34:	ldr	r1, [r3, #8]
   19c38:	cmp	r1, #0
   19c3c:	beq	19c4c <ftello64@plt+0x8364>
   19c40:	ldrsb	r1, [r6, #28]
   19c44:	cmp	r1, #0
   19c48:	bmi	18ce0 <ftello64@plt+0x73f8>
   19c4c:	mov	r0, #0
   19c50:	cmp	r4, #0
   19c54:	beq	1a3d8 <ftello64@plt+0x8af0>
   19c58:	cmp	ip, #0
   19c5c:	mov	r4, #0
   19c60:	bne	1a3cc <ftello64@plt+0x8ae4>
   19c64:	b	18ce4 <ftello64@plt+0x73fc>
   19c68:	str	r5, [fp, #-208]	; 0xffffff30
   19c6c:	ldr	r7, [fp, #-200]	; 0xffffff38
   19c70:	lsl	r2, r5, #3
   19c74:	mov	r1, r4
   19c78:	str	r2, [sp, #104]	; 0x68
   19c7c:	mov	r0, r7
   19c80:	bl	115c4 <memcpy@plt>
   19c84:	ldr	r3, [r4]
   19c88:	ldr	r0, [r4, #4]
   19c8c:	cmp	r3, r0
   19c90:	mov	r0, #0
   19c94:	str	r3, [fp, #-36]	; 0xffffffdc
   19c98:	ble	19ca8 <ftello64@plt+0x83c0>
   19c9c:	mov	r4, #0
   19ca0:	bl	15074 <ftello64@plt+0x378c>
   19ca4:	b	1a23c <ftello64@plt+0x8954>
   19ca8:	lsl	r0, r5, #4
   19cac:	str	r6, [sp, #108]	; 0x6c
   19cb0:	str	r8, [sp, #92]	; 0x5c
   19cb4:	str	r7, [sp, #100]	; 0x64
   19cb8:	str	r0, [sp, #88]	; 0x58
   19cbc:	ldr	r0, [r8]
   19cc0:	add	r1, r0, r9, lsl #3
   19cc4:	ldr	r1, [r1, #4]
   19cc8:	uxtb	r2, r1
   19ccc:	cmp	r2, #9
   19cd0:	beq	19d00 <ftello64@plt+0x8418>
   19cd4:	cmp	r2, #8
   19cd8:	bne	19d70 <ftello64@plt+0x8488>
   19cdc:	ldr	r0, [r0, r9, lsl #3]
   19ce0:	add	r0, r0, #1
   19ce4:	cmp	r0, r5
   19ce8:	bge	19d70 <ftello64@plt+0x8488>
   19cec:	mov	r1, r4
   19cf0:	str	r3, [r1, r0, lsl #3]!
   19cf4:	mvn	r0, #0
   19cf8:	str	r0, [r1, #4]
   19cfc:	b	19d70 <ftello64@plt+0x8488>
   19d00:	ldr	r0, [r0, r9, lsl #3]
   19d04:	add	r0, r0, #1
   19d08:	cmp	r0, r5
   19d0c:	bge	19d70 <ftello64@plt+0x8488>
   19d10:	ldr	r2, [r4, r0, lsl #3]
   19d14:	cmp	r2, r3
   19d18:	bge	19d30 <ftello64@plt+0x8448>
   19d1c:	add	r0, r4, r0, lsl #3
   19d20:	mov	r1, r4
   19d24:	str	r3, [r0, #4]
   19d28:	mov	r0, r7
   19d2c:	b	19d4c <ftello64@plt+0x8464>
   19d30:	tst	r1, #524288	; 0x80000
   19d34:	beq	19d68 <ftello64@plt+0x8480>
   19d38:	ldr	r1, [r7, r0, lsl #3]
   19d3c:	cmn	r1, #1
   19d40:	beq	19d68 <ftello64@plt+0x8480>
   19d44:	mov	r0, r4
   19d48:	mov	r1, r7
   19d4c:	ldr	r2, [sp, #104]	; 0x68
   19d50:	str	sl, [sp, #80]	; 0x50
   19d54:	mov	sl, r3
   19d58:	bl	115c4 <memcpy@plt>
   19d5c:	mov	r3, sl
   19d60:	ldr	sl, [sp, #80]	; 0x50
   19d64:	b	19d70 <ftello64@plt+0x8488>
   19d68:	add	r0, r4, r0, lsl #3
   19d6c:	str	r3, [r0, #4]
   19d70:	ldr	r0, [r4, #4]
   19d74:	cmp	r3, r0
   19d78:	ldreq	r0, [sp, #208]	; 0xd0
   19d7c:	cmpeq	r9, r0
   19d80:	beq	19da4 <ftello64@plt+0x84bc>
   19d84:	cmp	r6, #0
   19d88:	beq	19e08 <ftello64@plt+0x8520>
   19d8c:	sub	r0, fp, #48	; 0x30
   19d90:	mov	r1, r9
   19d94:	bl	1f504 <ftello64@plt+0xdc1c>
   19d98:	cmp	r0, #0
   19d9c:	bne	19dac <ftello64@plt+0x84c4>
   19da0:	b	19e08 <ftello64@plt+0x8520>
   19da4:	cmp	r6, #0
   19da8:	beq	1a230 <ftello64@plt+0x8948>
   19dac:	mov	r0, #0
   19db0:	ldr	r1, [r4, r0, lsl #3]
   19db4:	cmp	r1, #0
   19db8:	bmi	19dcc <ftello64@plt+0x84e4>
   19dbc:	add	r1, r4, r0, lsl #3
   19dc0:	ldr	r1, [r1, #4]
   19dc4:	cmn	r1, #1
   19dc8:	beq	19ddc <ftello64@plt+0x84f4>
   19dcc:	add	r0, r0, #1
   19dd0:	cmp	r5, r0
   19dd4:	bne	19db0 <ftello64@plt+0x84c8>
   19dd8:	b	1a230 <ftello64@plt+0x8948>
   19ddc:	sub	r0, fp, #48	; 0x30
   19de0:	sub	r1, fp, #36	; 0x24
   19de4:	mov	r2, r5
   19de8:	mov	r3, r4
   19dec:	str	r7, [sp]
   19df0:	str	r0, [sp, #4]
   19df4:	mov	r0, r6
   19df8:	bl	23f1c <ftello64@plt+0x12634>
   19dfc:	mov	r9, r0
   19e00:	cmn	r0, #1
   19e04:	ble	1a230 <ftello64@plt+0x8948>
   19e08:	ldr	r4, [sp, #196]	; 0xc4
   19e0c:	ldr	r0, [r4]
   19e10:	add	r1, r0, r9, lsl #3
   19e14:	ldr	r1, [r1, #4]
   19e18:	tst	r1, #8
   19e1c:	bne	19ed8 <ftello64@plt+0x85f0>
   19e20:	tst	r1, #1048576	; 0x100000
   19e24:	bne	19f6c <ftello64@plt+0x8684>
   19e28:	uxtb	r1, r1
   19e2c:	cmp	r1, #4
   19e30:	bne	19f94 <ftello64@plt+0x86ac>
   19e34:	ldr	r0, [r0, r9, lsl #3]
   19e38:	mov	r7, #0
   19e3c:	add	r0, r0, #1
   19e40:	cmp	r0, r5
   19e44:	bge	19e58 <ftello64@plt+0x8570>
   19e48:	ldr	r1, [fp, #20]
   19e4c:	ldr	r2, [r1, r0, lsl #3]!
   19e50:	ldr	r1, [r1, #4]
   19e54:	sub	r7, r1, r2
   19e58:	cmp	r6, #0
   19e5c:	beq	1a07c <ftello64@plt+0x8794>
   19e60:	cmp	r0, r5
   19e64:	bge	1a018 <ftello64@plt+0x8730>
   19e68:	ldr	r1, [fp, #20]
   19e6c:	ldr	r1, [r1, r0, lsl #3]
   19e70:	cmn	r1, #1
   19e74:	beq	1a018 <ftello64@plt+0x8730>
   19e78:	ldr	r2, [fp, #20]
   19e7c:	add	r0, r2, r0, lsl #3
   19e80:	ldr	r0, [r0, #4]
   19e84:	cmn	r0, #1
   19e88:	beq	1a018 <ftello64@plt+0x8730>
   19e8c:	cmp	r7, #0
   19e90:	beq	1a128 <ftello64@plt+0x8840>
   19e94:	ldr	r5, [fp, #-36]	; 0xffffffdc
   19e98:	ldr	r0, [sp, #140]	; 0x8c
   19e9c:	sub	r0, r0, r5
   19ea0:	cmp	r0, r7
   19ea4:	blt	1a018 <ftello64@plt+0x8730>
   19ea8:	ldr	r2, [sp, #116]	; 0x74
   19eac:	add	r0, r2, r1
   19eb0:	add	r1, r2, r5
   19eb4:	mov	r2, r7
   19eb8:	bl	11744 <bcmp@plt>
   19ebc:	cmp	r0, #0
   19ec0:	bne	1a018 <ftello64@plt+0x8730>
   19ec4:	ldr	r0, [r4, #12]
   19ec8:	add	r3, r5, r7
   19ecc:	ldr	r8, [r0, r9, lsl #2]
   19ed0:	str	r3, [fp, #-36]	; 0xffffffdc
   19ed4:	b	19fe0 <ftello64@plt+0x86f8>
   19ed8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   19edc:	ldr	r0, [sp, #212]	; 0xd4
   19ee0:	ldr	r4, [r4, #20]
   19ee4:	ldr	r6, [r0, r1, lsl #2]
   19ee8:	str	r1, [sp, #80]	; 0x50
   19eec:	sub	r0, fp, #48	; 0x30
   19ef0:	mov	r1, r9
   19ef4:	bl	1f504 <ftello64@plt+0xdc1c>
   19ef8:	cmp	r0, #0
   19efc:	bne	19f14 <ftello64@plt+0x862c>
   19f00:	sub	r0, fp, #48	; 0x30
   19f04:	mov	r1, r9
   19f08:	bl	1f2ec <ftello64@plt+0xda04>
   19f0c:	cmp	r0, #0
   19f10:	beq	1a20c <ftello64@plt+0x8924>
   19f14:	add	r0, r9, r9, lsl #1
   19f18:	add	r0, r4, r0, lsl #2
   19f1c:	ldr	r5, [r0, #4]
   19f20:	cmp	r5, #1
   19f24:	blt	1a018 <ftello64@plt+0x8730>
   19f28:	ldr	r7, [r0, #8]
   19f2c:	add	r6, r6, #4
   19f30:	mvn	r4, #0
   19f34:	ldr	r8, [r7]
   19f38:	mov	r0, r6
   19f3c:	mov	r1, r8
   19f40:	bl	1f504 <ftello64@plt+0xdc1c>
   19f44:	cmp	r0, #0
   19f48:	beq	19f58 <ftello64@plt+0x8670>
   19f4c:	cmn	r4, #1
   19f50:	bne	1a060 <ftello64@plt+0x8778>
   19f54:	mov	r4, r8
   19f58:	add	r7, r7, #4
   19f5c:	subs	r5, r5, #1
   19f60:	bne	19f34 <ftello64@plt+0x864c>
   19f64:	mov	r8, r4
   19f68:	b	1a074 <ftello64@plt+0x878c>
   19f6c:	ldr	r5, [fp, #-36]	; 0xffffffdc
   19f70:	mov	r0, r4
   19f74:	mov	r1, r9
   19f78:	add	r2, sp, #112	; 0x70
   19f7c:	mov	r3, r5
   19f80:	bl	21e04 <ftello64@plt+0x1051c>
   19f84:	mov	r3, r5
   19f88:	cmp	r0, #0
   19f8c:	bne	19fc4 <ftello64@plt+0x86dc>
   19f90:	b	19f98 <ftello64@plt+0x86b0>
   19f94:	ldr	r3, [fp, #-36]	; 0xffffffdc
   19f98:	ldr	r0, [r4]
   19f9c:	mov	r2, r3
   19fa0:	mov	r5, r3
   19fa4:	add	r1, r0, r9, lsl #3
   19fa8:	add	r0, sp, #112	; 0x70
   19fac:	bl	220fc <ftello64@plt+0x10814>
   19fb0:	mov	r1, r0
   19fb4:	mov	r3, r5
   19fb8:	mov	r0, #1
   19fbc:	cmp	r1, #0
   19fc0:	beq	1a018 <ftello64@plt+0x8730>
   19fc4:	ldr	r1, [r4, #12]
   19fc8:	add	r3, r0, r3
   19fcc:	ldr	r0, [sp, #108]	; 0x6c
   19fd0:	ldr	r8, [r1, r9, lsl #2]
   19fd4:	cmp	r0, #0
   19fd8:	str	r3, [fp, #-36]	; 0xffffffdc
   19fdc:	beq	1a098 <ftello64@plt+0x87b0>
   19fe0:	ldr	r0, [sp, #204]	; 0xcc
   19fe4:	cmp	r3, r0
   19fe8:	bgt	1a018 <ftello64@plt+0x8730>
   19fec:	ldr	r0, [sp, #212]	; 0xd4
   19ff0:	ldr	r0, [r0, r3, lsl #2]
   19ff4:	cmp	r0, #0
   19ff8:	beq	1a018 <ftello64@plt+0x8730>
   19ffc:	add	r0, r0, #4
   1a000:	mov	r1, r8
   1a004:	mov	r4, r3
   1a008:	bl	1f504 <ftello64@plt+0xdc1c>
   1a00c:	mov	r3, r4
   1a010:	cmp	r0, #0
   1a014:	bne	1a098 <ftello64@plt+0x87b0>
   1a018:	ldr	r5, [sp, #84]	; 0x54
   1a01c:	ldr	r4, [fp, #20]
   1a020:	ldr	r6, [sp, #108]	; 0x6c
   1a024:	ldr	r7, [sp, #100]	; 0x64
   1a028:	sub	r0, fp, #48	; 0x30
   1a02c:	sub	r1, fp, #36	; 0x24
   1a030:	str	r0, [sp, #4]
   1a034:	mov	r0, r6
   1a038:	mov	r2, r5
   1a03c:	mov	r3, r4
   1a040:	str	r7, [sp]
   1a044:	bl	23f1c <ftello64@plt+0x12634>
   1a048:	cmp	r0, #0
   1a04c:	bmi	1a3f8 <ftello64@plt+0x8b10>
   1a050:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1a054:	ldr	r8, [sp, #92]	; 0x5c
   1a058:	mov	r9, r0
   1a05c:	b	1a0c0 <ftello64@plt+0x87d8>
   1a060:	sub	r0, fp, #48	; 0x30
   1a064:	mov	r1, r4
   1a068:	bl	1f504 <ftello64@plt+0xdc1c>
   1a06c:	cmp	r0, #0
   1a070:	beq	1a0d0 <ftello64@plt+0x87e8>
   1a074:	ldr	r3, [sp, #80]	; 0x50
   1a078:	b	1a0a0 <ftello64@plt+0x87b8>
   1a07c:	cmp	r7, #0
   1a080:	beq	1a128 <ftello64@plt+0x8840>
   1a084:	ldr	r0, [r4, #12]
   1a088:	ldr	r8, [r0, r9, lsl #2]
   1a08c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1a090:	add	r3, r0, r7
   1a094:	str	r3, [fp, #-36]	; 0xffffffdc
   1a098:	mov	r0, #0
   1a09c:	str	r0, [fp, #-44]	; 0xffffffd4
   1a0a0:	cmn	r8, #1
   1a0a4:	ble	1a204 <ftello64@plt+0x891c>
   1a0a8:	mov	r9, r8
   1a0ac:	ldr	r5, [sp, #84]	; 0x54
   1a0b0:	ldr	r4, [fp, #20]
   1a0b4:	ldr	r6, [sp, #108]	; 0x6c
   1a0b8:	ldr	r8, [sp, #92]	; 0x5c
   1a0bc:	ldr	r7, [sp, #100]	; 0x64
   1a0c0:	ldr	r0, [r4, #4]
   1a0c4:	cmp	r3, r0
   1a0c8:	ble	19cbc <ftello64@plt+0x83d4>
   1a0cc:	b	1a3e8 <ftello64@plt+0x8b00>
   1a0d0:	ldr	r7, [sp, #108]	; 0x6c
   1a0d4:	ldr	r3, [sp, #80]	; 0x50
   1a0d8:	cmp	r7, #0
   1a0dc:	beq	1a178 <ftello64@plt+0x8890>
   1a0e0:	ldr	r5, [r7]
   1a0e4:	ldr	r0, [r7, #4]
   1a0e8:	add	r1, r5, #1
   1a0ec:	cmp	r1, r0
   1a0f0:	str	r1, [r7]
   1a0f4:	bne	1a180 <ftello64@plt+0x8898>
   1a0f8:	ldr	r0, [r7, #8]
   1a0fc:	add	r1, r1, r1, lsl #1
   1a100:	lsl	r1, r1, #4
   1a104:	bl	25344 <ftello64@plt+0x13a5c>
   1a108:	cmp	r0, #0
   1a10c:	beq	1a1fc <ftello64@plt+0x8914>
   1a110:	str	r0, [r7, #8]
   1a114:	ldr	r3, [sp, #80]	; 0x50
   1a118:	ldr	r1, [r7, #4]
   1a11c:	lsl	r1, r1, #1
   1a120:	str	r1, [r7, #4]
   1a124:	b	1a184 <ftello64@plt+0x889c>
   1a128:	sub	r0, fp, #48	; 0x30
   1a12c:	mov	r1, r9
   1a130:	bl	1f2ec <ftello64@plt+0xda04>
   1a134:	cmp	r0, #0
   1a138:	beq	1a20c <ftello64@plt+0x8924>
   1a13c:	ldr	r0, [r4, #20]
   1a140:	add	r1, r9, r9, lsl #1
   1a144:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1a148:	add	r0, r0, r1, lsl #2
   1a14c:	ldr	r0, [r0, #8]
   1a150:	ldr	r8, [r0]
   1a154:	ldr	r0, [sp, #212]	; 0xd4
   1a158:	ldr	r0, [r0, r5, lsl #2]
   1a15c:	mov	r1, r8
   1a160:	add	r0, r0, #4
   1a164:	bl	1f504 <ftello64@plt+0xdc1c>
   1a168:	mov	r3, r5
   1a16c:	cmp	r0, #0
   1a170:	bne	1a0a0 <ftello64@plt+0x87b8>
   1a174:	b	19f98 <ftello64@plt+0x86b0>
   1a178:	mov	r8, r4
   1a17c:	b	1a0a0 <ftello64@plt+0x87b8>
   1a180:	ldr	r0, [r7, #8]
   1a184:	add	r5, r5, r5, lsl #1
   1a188:	str	r3, [r0, r5, lsl #3]!
   1a18c:	str	r8, [r0, #4]
   1a190:	ldr	r0, [sp, #88]	; 0x58
   1a194:	bl	25314 <ftello64@plt+0x13a2c>
   1a198:	ldr	r1, [r7, #8]
   1a19c:	mvn	r8, #1
   1a1a0:	cmp	r0, #0
   1a1a4:	add	r6, r1, r5, lsl #3
   1a1a8:	str	r0, [r6, #8]!
   1a1ac:	beq	1a074 <ftello64@plt+0x878c>
   1a1b0:	ldr	r9, [sp, #104]	; 0x68
   1a1b4:	ldr	r1, [fp, #20]
   1a1b8:	mov	r2, r9
   1a1bc:	bl	115c4 <memcpy@plt>
   1a1c0:	ldr	r0, [r6]
   1a1c4:	ldr	r1, [sp, #84]	; 0x54
   1a1c8:	mov	r2, r9
   1a1cc:	add	r0, r0, r1, lsl #3
   1a1d0:	ldr	r1, [sp, #100]	; 0x64
   1a1d4:	bl	115c4 <memcpy@plt>
   1a1d8:	ldr	r0, [r7, #8]
   1a1dc:	sub	r1, fp, #48	; 0x30
   1a1e0:	add	r0, r0, r5, lsl #3
   1a1e4:	add	r0, r0, #12
   1a1e8:	bl	1f488 <ftello64@plt+0xdba0>
   1a1ec:	ldr	r3, [sp, #80]	; 0x50
   1a1f0:	cmp	r0, #0
   1a1f4:	moveq	r8, r4
   1a1f8:	b	1a0a0 <ftello64@plt+0x87b8>
   1a1fc:	mvn	r8, #1
   1a200:	b	1a074 <ftello64@plt+0x878c>
   1a204:	cmn	r8, #2
   1a208:	bne	1a018 <ftello64@plt+0x8730>
   1a20c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a210:	bl	15074 <ftello64@plt+0x378c>
   1a214:	ldr	r0, [fp, #-200]	; 0xffffff38
   1a218:	mov	r4, #12
   1a21c:	cmp	r0, sl
   1a220:	beq	1a228 <ftello64@plt+0x8940>
   1a224:	bl	15074 <ftello64@plt+0x378c>
   1a228:	ldr	r6, [sp, #108]	; 0x6c
   1a22c:	b	1a24c <ftello64@plt+0x8964>
   1a230:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a234:	bl	15074 <ftello64@plt+0x378c>
   1a238:	mov	r4, #0
   1a23c:	ldr	r0, [fp, #-200]	; 0xffffff38
   1a240:	cmp	r0, sl
   1a244:	beq	1a24c <ftello64@plt+0x8964>
   1a248:	bl	15074 <ftello64@plt+0x378c>
   1a24c:	mov	r0, #16
   1a250:	str	sl, [fp, #-200]	; 0xffffff38
   1a254:	str	r0, [fp, #-204]	; 0xffffff34
   1a258:	mov	r0, #0
   1a25c:	str	r0, [fp, #-208]	; 0xffffff30
   1a260:	mov	r0, r6
   1a264:	bl	23eb4 <ftello64@plt+0x125cc>
   1a268:	mov	r2, r4
   1a26c:	cmp	r2, #0
   1a270:	bne	1a390 <ftello64@plt+0x8aa8>
   1a274:	ldr	r0, [fp, #20]
   1a278:	ldrb	r1, [sp, #188]	; 0xbc
   1a27c:	ldr	r2, [fp, #16]
   1a280:	ldr	r8, [sp, #96]	; 0x60
   1a284:	ldr	r4, [sp, #32]
   1a288:	add	r0, r0, #4
   1a28c:	ldr	r3, [r0, #-4]
   1a290:	cmn	r3, #1
   1a294:	beq	1a2b4 <ftello64@plt+0x89cc>
   1a298:	cmp	r1, #0
   1a29c:	bne	1a2c8 <ftello64@plt+0x89e0>
   1a2a0:	ldr	r7, [r0]
   1a2a4:	ldr	r6, [fp, #-212]	; 0xffffff2c
   1a2a8:	add	r3, r3, r6
   1a2ac:	add	r7, r7, r6
   1a2b0:	stmda	r0, {r3, r7}
   1a2b4:	sub	r2, r2, #1
   1a2b8:	add	r0, r0, #8
   1a2bc:	cmp	r4, r2
   1a2c0:	bne	1a28c <ftello64@plt+0x89a4>
   1a2c4:	b	1a300 <ftello64@plt+0x8a18>
   1a2c8:	ldr	r7, [sp, #140]	; 0x8c
   1a2cc:	ldr	r6, [sp, #28]
   1a2d0:	ldr	ip, [sp, #124]	; 0x7c
   1a2d4:	cmp	r3, r7
   1a2d8:	mov	r5, r6
   1a2dc:	addne	r5, ip, r3, lsl #2
   1a2e0:	ldr	r3, [r5]
   1a2e4:	str	r3, [r0, #-4]
   1a2e8:	ldr	r5, [r0]
   1a2ec:	cmp	r5, r7
   1a2f0:	addne	r6, ip, r5, lsl #2
   1a2f4:	ldr	r7, [r6]
   1a2f8:	str	r7, [r0]
   1a2fc:	b	1a2a4 <ftello64@plt+0x89bc>
   1a300:	cmp	r4, #1
   1a304:	blt	1a320 <ftello64@plt+0x8a38>
   1a308:	ldr	r0, [sp, #84]	; 0x54
   1a30c:	ldr	r1, [fp, #20]
   1a310:	lsl	r2, r4, #3
   1a314:	add	r0, r1, r0, lsl #3
   1a318:	mov	r1, #255	; 0xff
   1a31c:	bl	117a4 <memset@plt>
   1a320:	ldr	r0, [r8, #132]	; 0x84
   1a324:	mov	r2, #0
   1a328:	cmp	r0, #0
   1a32c:	beq	1a390 <ftello64@plt+0x8aa8>
   1a330:	ldr	r1, [sp, #84]	; 0x54
   1a334:	cmp	r1, #2
   1a338:	bcc	1a390 <ftello64@plt+0x8aa8>
   1a33c:	ldr	r1, [sp, #32]
   1a340:	ldr	r2, [fp, #16]
   1a344:	ldr	r6, [fp, #20]
   1a348:	mvn	r1, r1
   1a34c:	add	r1, r1, r2
   1a350:	mov	r2, #0
   1a354:	ldr	r3, [r0, r2, lsl #2]
   1a358:	cmp	r2, r3
   1a35c:	beq	1a380 <ftello64@plt+0x8a98>
   1a360:	add	r3, r6, r3, lsl #3
   1a364:	add	r7, r6, r2, lsl #3
   1a368:	ldr	r3, [r3, #8]
   1a36c:	str	r3, [r7, #8]
   1a370:	ldr	r3, [r0, r2, lsl #2]
   1a374:	add	r3, r6, r3, lsl #3
   1a378:	ldr	r3, [r3, #12]
   1a37c:	str	r3, [r7, #12]
   1a380:	add	r2, r2, #1
   1a384:	cmp	r1, r2
   1a388:	bne	1a354 <ftello64@plt+0x8a6c>
   1a38c:	mov	r2, #0
   1a390:	ldr	r0, [sp, #212]	; 0xd4
   1a394:	mov	sl, r2
   1a398:	bl	15074 <ftello64@plt+0x378c>
   1a39c:	ldr	r0, [sp, #96]	; 0x60
   1a3a0:	ldr	r0, [r0, #76]	; 0x4c
   1a3a4:	cmp	r0, #0
   1a3a8:	beq	1a3c4 <ftello64@plt+0x8adc>
   1a3ac:	add	r0, sp, #112	; 0x70
   1a3b0:	bl	2013c <ftello64@plt+0xe854>
   1a3b4:	ldr	r0, [sp, #244]	; 0xf4
   1a3b8:	bl	15074 <ftello64@plt+0x378c>
   1a3bc:	ldr	r0, [sp, #228]	; 0xe4
   1a3c0:	bl	15074 <ftello64@plt+0x378c>
   1a3c4:	add	r0, sp, #112	; 0x70
   1a3c8:	bl	1aa84 <ftello64@plt+0x919c>
   1a3cc:	mov	r0, sl
   1a3d0:	sub	sp, fp, #28
   1a3d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a3d8:	mov	r4, #0
   1a3dc:	b	18ce4 <ftello64@plt+0x73fc>
   1a3e0:	mov	r2, #12
   1a3e4:	b	1a26c <ftello64@plt+0x8984>
   1a3e8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a3ec:	b	19c9c <ftello64@plt+0x83b4>
   1a3f0:	mov	r2, r0
   1a3f4:	b	1a390 <ftello64@plt+0x8aa8>
   1a3f8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a3fc:	bl	15074 <ftello64@plt+0x378c>
   1a400:	mov	r4, #1
   1a404:	b	1a23c <ftello64@plt+0x8954>
   1a408:	mov	r0, sl
   1a40c:	bl	15074 <ftello64@plt+0x378c>
   1a410:	mov	r0, #0
   1a414:	bl	15074 <ftello64@plt+0x378c>
   1a418:	mov	r2, #12
   1a41c:	b	1a390 <ftello64@plt+0x8aa8>
   1a420:	mov	r2, #1
   1a424:	b	1a390 <ftello64@plt+0x8aa8>
   1a428:	push	{fp, lr}
   1a42c:	mov	fp, sp
   1a430:	sub	sp, sp, #16
   1a434:	mov	ip, #1
   1a438:	str	r2, [sp, #4]
   1a43c:	str	ip, [sp, #12]
   1a440:	mov	ip, #0
   1a444:	str	ip, [sp]
   1a448:	ldr	ip, [fp, #8]
   1a44c:	str	ip, [sp, #8]
   1a450:	bl	1a45c <ftello64@plt+0x8b74>
   1a454:	mov	sp, fp
   1a458:	pop	{fp, pc}
   1a45c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a460:	add	fp, sp, #28
   1a464:	sub	sp, sp, #44	; 0x2c
   1a468:	mvn	r6, #0
   1a46c:	cmp	r3, #0
   1a470:	bmi	1a720 <ftello64@plt+0x8e38>
   1a474:	mov	r5, r3
   1a478:	mov	r9, r2
   1a47c:	cmp	r3, r2
   1a480:	bgt	1a720 <ftello64@plt+0x8e38>
   1a484:	mov	r7, r0
   1a488:	ldr	r0, [fp, #8]
   1a48c:	mov	sl, r1
   1a490:	movw	r1, #0
   1a494:	mov	r8, r9
   1a498:	ldr	r6, [r7]
   1a49c:	movt	r1, #0
   1a4a0:	add	r0, r0, r5
   1a4a4:	cmp	r0, r9
   1a4a8:	bicle	r8, r0, r0, asr #31
   1a4ac:	movw	r0, #0
   1a4b0:	movt	r0, #0
   1a4b4:	orrs	r4, r1, r0
   1a4b8:	beq	1a4c4 <ftello64@plt+0x8bdc>
   1a4bc:	add	r0, r6, #136	; 0x88
   1a4c0:	bl	115a0 <pthread_mutex_lock@plt>
   1a4c4:	ldrb	r0, [r7, #28]
   1a4c8:	str	r6, [sp, #24]
   1a4cc:	ldr	r6, [fp, #16]
   1a4d0:	cmp	r8, r5
   1a4d4:	ubfx	r1, r0, #5, #2
   1a4d8:	str	r4, [sp, #36]	; 0x24
   1a4dc:	str	sl, [sp, #32]
   1a4e0:	str	r1, [sp, #28]
   1a4e4:	ble	1a508 <ftello64@plt+0x8c20>
   1a4e8:	tst	r0, #8
   1a4ec:	bne	1a508 <ftello64@plt+0x8c20>
   1a4f0:	ldr	r1, [r7, #16]
   1a4f4:	cmp	r1, #0
   1a4f8:	beq	1a508 <ftello64@plt+0x8c20>
   1a4fc:	mov	r0, r7
   1a500:	bl	1837c <ftello64@plt+0x6a94>
   1a504:	ldrb	r0, [r7, #28]
   1a508:	str	r7, [fp, #-32]	; 0xffffffe0
   1a50c:	mov	sl, #1
   1a510:	mov	r7, #0
   1a514:	cmp	r6, #0
   1a518:	beq	1a564 <ftello64@plt+0x8c7c>
   1a51c:	ands	r1, r0, #16
   1a520:	bne	1a564 <ftello64@plt+0x8c7c>
   1a524:	and	r0, r0, #6
   1a528:	cmp	r0, #4
   1a52c:	bne	1a554 <ftello64@plt+0x8c6c>
   1a530:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a534:	ldr	sl, [r6]
   1a538:	ldr	r0, [r0, #24]
   1a53c:	cmp	sl, r0
   1a540:	bhi	1a55c <ftello64@plt+0x8c74>
   1a544:	cmp	sl, #1
   1a548:	movwlt	r6, #0
   1a54c:	movwlt	sl, #1
   1a550:	b	1a560 <ftello64@plt+0x8c78>
   1a554:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a558:	ldr	r0, [r0, #24]
   1a55c:	add	sl, r0, #1
   1a560:	mov	r7, r6
   1a564:	lsl	r0, sl, #3
   1a568:	bl	25314 <ftello64@plt+0x13a2c>
   1a56c:	cmp	r0, #0
   1a570:	beq	1a72c <ftello64@plt+0x8e44>
   1a574:	ldr	r1, [fp, #12]
   1a578:	str	r8, [sp]
   1a57c:	mov	r8, r0
   1a580:	mov	r2, r9
   1a584:	mov	r3, r5
   1a588:	stmib	sp, {r1, sl}
   1a58c:	str	r0, [sp, #12]
   1a590:	ldr	r0, [sp, #28]
   1a594:	ldr	r1, [sp, #32]
   1a598:	str	r0, [sp, #16]
   1a59c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a5a0:	bl	18bfc <ftello64@plt+0x7314>
   1a5a4:	cmp	r0, #0
   1a5a8:	beq	1a5c4 <ftello64@plt+0x8cdc>
   1a5ac:	ldr	r4, [sp, #36]	; 0x24
   1a5b0:	cmp	r0, #1
   1a5b4:	mvn	r6, #1
   1a5b8:	mov	r5, r8
   1a5bc:	mvneq	r6, #0
   1a5c0:	b	1a704 <ftello64@plt+0x8e1c>
   1a5c4:	str	r5, [sp, #32]
   1a5c8:	cmp	r7, #0
   1a5cc:	mov	r5, r8
   1a5d0:	beq	1a6d8 <ftello64@plt+0x8df0>
   1a5d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a5d8:	add	r9, sl, #1
   1a5dc:	ldrb	r0, [r0, #28]
   1a5e0:	ubfx	r0, r0, #1, #2
   1a5e4:	cmp	r0, #1
   1a5e8:	beq	1a634 <ftello64@plt+0x8d4c>
   1a5ec:	cmp	r0, #0
   1a5f0:	bne	1a64c <ftello64@plt+0x8d64>
   1a5f4:	lsl	r5, r9, #2
   1a5f8:	mov	r0, r5
   1a5fc:	bl	25314 <ftello64@plt+0x13a2c>
   1a600:	mov	r6, #0
   1a604:	cmp	r0, #0
   1a608:	str	r0, [r7, #4]
   1a60c:	beq	1a784 <ftello64@plt+0x8e9c>
   1a610:	mov	r0, r5
   1a614:	bl	25314 <ftello64@plt+0x13a2c>
   1a618:	cmp	r0, #0
   1a61c:	str	r0, [r7, #8]
   1a620:	beq	1a77c <ftello64@plt+0x8e94>
   1a624:	str	r9, [r7]
   1a628:	mov	r4, #1
   1a62c:	mov	r5, r8
   1a630:	b	1a654 <ftello64@plt+0x8d6c>
   1a634:	ldr	r0, [r7]
   1a638:	mov	r4, #1
   1a63c:	cmp	r9, r0
   1a640:	bhi	1a738 <ftello64@plt+0x8e50>
   1a644:	mov	r9, r0
   1a648:	b	1a654 <ftello64@plt+0x8d6c>
   1a64c:	ldr	r9, [r7]
   1a650:	mov	r4, #2
   1a654:	cmp	sl, #1
   1a658:	blt	1a68c <ftello64@plt+0x8da4>
   1a65c:	ldmib	r7, {r1, r2}
   1a660:	add	r0, r5, #4
   1a664:	mov	r3, sl
   1a668:	ldr	r6, [r0, #-4]
   1a66c:	subs	r3, r3, #1
   1a670:	str	r6, [r1], #4
   1a674:	ldr	r6, [r0]
   1a678:	add	r0, r0, #8
   1a67c:	str	r6, [r2], #4
   1a680:	bne	1a668 <ftello64@plt+0x8d80>
   1a684:	ldr	r9, [r7]
   1a688:	b	1a690 <ftello64@plt+0x8da8>
   1a68c:	mov	sl, #0
   1a690:	cmp	sl, r9
   1a694:	bcs	1a6b8 <ftello64@plt+0x8dd0>
   1a698:	ldmib	r7, {r0, r1}
   1a69c:	mvn	r2, #0
   1a6a0:	str	r2, [r1, sl, lsl #2]
   1a6a4:	str	r2, [r0, sl, lsl #2]
   1a6a8:	add	sl, sl, #1
   1a6ac:	ldr	r3, [r7]
   1a6b0:	cmp	sl, r3
   1a6b4:	bcc	1a6a0 <ftello64@plt+0x8db8>
   1a6b8:	mov	r6, r4
   1a6bc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1a6c0:	cmp	r6, #0
   1a6c4:	ldrb	r0, [r1, #28]
   1a6c8:	and	r0, r0, #249	; 0xf9
   1a6cc:	orr	r0, r0, r6, lsl #1
   1a6d0:	strb	r0, [r1, #28]
   1a6d4:	beq	1a6fc <ftello64@plt+0x8e14>
   1a6d8:	ldr	r0, [fp, #20]
   1a6dc:	cmp	r0, #0
   1a6e0:	beq	1a6f4 <ftello64@plt+0x8e0c>
   1a6e4:	ldr	r0, [r5, #4]
   1a6e8:	ldr	r1, [sp, #32]
   1a6ec:	sub	r6, r0, r1
   1a6f0:	b	1a700 <ftello64@plt+0x8e18>
   1a6f4:	ldr	r6, [r5]
   1a6f8:	b	1a700 <ftello64@plt+0x8e18>
   1a6fc:	mvn	r6, #1
   1a700:	ldr	r4, [sp, #36]	; 0x24
   1a704:	mov	r0, r5
   1a708:	bl	15074 <ftello64@plt+0x378c>
   1a70c:	cmp	r4, #0
   1a710:	beq	1a720 <ftello64@plt+0x8e38>
   1a714:	ldr	r0, [sp, #24]
   1a718:	add	r0, r0, #136	; 0x88
   1a71c:	bl	114ec <pthread_mutex_unlock@plt>
   1a720:	mov	r0, r6
   1a724:	sub	sp, fp, #28
   1a728:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a72c:	ldr	r4, [sp, #36]	; 0x24
   1a730:	mvn	r6, #1
   1a734:	b	1a70c <ftello64@plt+0x8e24>
   1a738:	ldr	r0, [r7, #4]
   1a73c:	lsl	r1, r9, #2
   1a740:	str	r1, [sp, #28]
   1a744:	bl	25344 <ftello64@plt+0x13a5c>
   1a748:	mov	r6, #0
   1a74c:	cmp	r0, #0
   1a750:	beq	1a784 <ftello64@plt+0x8e9c>
   1a754:	mov	r5, r0
   1a758:	ldr	r0, [r7, #8]
   1a75c:	ldr	r1, [sp, #28]
   1a760:	bl	25344 <ftello64@plt+0x13a5c>
   1a764:	cmp	r0, #0
   1a768:	beq	1a78c <ftello64@plt+0x8ea4>
   1a76c:	str	r9, [r7]
   1a770:	str	r5, [r7, #4]
   1a774:	str	r0, [r7, #8]
   1a778:	b	1a62c <ftello64@plt+0x8d44>
   1a77c:	ldr	r0, [r7, #4]
   1a780:	bl	15074 <ftello64@plt+0x378c>
   1a784:	mov	r5, r8
   1a788:	b	1a6bc <ftello64@plt+0x8dd4>
   1a78c:	mov	r0, r5
   1a790:	b	1a780 <ftello64@plt+0x8e98>
   1a794:	push	{fp, lr}
   1a798:	mov	fp, sp
   1a79c:	sub	sp, sp, #16
   1a7a0:	mov	ip, #0
   1a7a4:	str	r2, [sp, #4]
   1a7a8:	str	ip, [sp, #12]
   1a7ac:	ldr	ip, [fp, #12]
   1a7b0:	str	ip, [sp, #8]
   1a7b4:	ldr	ip, [fp, #8]
   1a7b8:	str	ip, [sp]
   1a7bc:	bl	1a45c <ftello64@plt+0x8b74>
   1a7c0:	mov	sp, fp
   1a7c4:	pop	{fp, pc}
   1a7c8:	push	{fp, lr}
   1a7cc:	mov	fp, sp
   1a7d0:	sub	sp, sp, #24
   1a7d4:	mov	ip, #1
   1a7d8:	str	ip, [sp, #20]
   1a7dc:	mov	ip, #0
   1a7e0:	str	ip, [sp, #8]
   1a7e4:	ldr	ip, [fp, #20]
   1a7e8:	str	ip, [sp, #16]
   1a7ec:	ldr	ip, [fp, #16]
   1a7f0:	str	ip, [sp, #12]
   1a7f4:	ldr	ip, [fp, #12]
   1a7f8:	str	ip, [sp, #4]
   1a7fc:	ldr	ip, [fp, #8]
   1a800:	str	ip, [sp]
   1a804:	bl	1a810 <ftello64@plt+0x8f28>
   1a808:	mov	sp, fp
   1a80c:	pop	{fp, pc}
   1a810:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a814:	add	fp, sp, #28
   1a818:	sub	sp, sp, #20
   1a81c:	ldr	r4, [fp, #8]
   1a820:	mov	r8, r1
   1a824:	mov	r1, r0
   1a828:	mov	r6, r2
   1a82c:	orr	r0, r4, r2
   1a830:	ldr	r2, [fp, #24]
   1a834:	orrs	r0, r0, r2
   1a838:	bmi	1a8ec <ftello64@plt+0x9004>
   1a83c:	adds	sl, r6, r4
   1a840:	bvs	1a8ec <ftello64@plt+0x9004>
   1a844:	mov	r5, #0
   1a848:	cmp	r4, #1
   1a84c:	blt	1a8a0 <ftello64@plt+0x8fb8>
   1a850:	mov	r9, r3
   1a854:	cmp	r6, #1
   1a858:	blt	1a8a8 <ftello64@plt+0x8fc0>
   1a85c:	mov	r0, sl
   1a860:	mov	r5, r1
   1a864:	bl	25314 <ftello64@plt+0x13a2c>
   1a868:	cmp	r0, #0
   1a86c:	beq	1a8ec <ftello64@plt+0x9004>
   1a870:	mov	r1, r8
   1a874:	mov	r2, r6
   1a878:	mov	r7, r0
   1a87c:	bl	115c4 <memcpy@plt>
   1a880:	add	r0, r7, r6
   1a884:	mov	r1, r9
   1a888:	mov	r2, r4
   1a88c:	bl	115c4 <memcpy@plt>
   1a890:	ldr	r2, [fp, #24]
   1a894:	mov	r1, r5
   1a898:	mov	r5, r7
   1a89c:	b	1a8ac <ftello64@plt+0x8fc4>
   1a8a0:	mov	r7, r8
   1a8a4:	b	1a8ac <ftello64@plt+0x8fc4>
   1a8a8:	mov	r7, r9
   1a8ac:	add	r6, fp, #12
   1a8b0:	ldr	r0, [fp, #28]
   1a8b4:	ldm	r6, {r3, r4, r6}
   1a8b8:	str	r4, [sp]
   1a8bc:	stmib	sp, {r2, r6}
   1a8c0:	mov	r2, sl
   1a8c4:	str	r0, [sp, #12]
   1a8c8:	mov	r0, r1
   1a8cc:	mov	r1, r7
   1a8d0:	bl	1a45c <ftello64@plt+0x8b74>
   1a8d4:	mov	r4, r0
   1a8d8:	mov	r0, r5
   1a8dc:	bl	15074 <ftello64@plt+0x378c>
   1a8e0:	mov	r0, r4
   1a8e4:	sub	sp, fp, #28
   1a8e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a8ec:	mvn	r0, #1
   1a8f0:	b	1a8e4 <ftello64@plt+0x8ffc>
   1a8f4:	push	{fp, lr}
   1a8f8:	mov	fp, sp
   1a8fc:	sub	sp, sp, #24
   1a900:	mov	ip, #0
   1a904:	str	ip, [sp, #20]
   1a908:	ldr	ip, [fp, #24]
   1a90c:	str	ip, [sp, #16]
   1a910:	ldr	ip, [fp, #20]
   1a914:	str	ip, [sp, #12]
   1a918:	ldr	ip, [fp, #16]
   1a91c:	str	ip, [sp, #8]
   1a920:	ldr	ip, [fp, #12]
   1a924:	str	ip, [sp, #4]
   1a928:	ldr	ip, [fp, #8]
   1a92c:	str	ip, [sp]
   1a930:	bl	1a810 <ftello64@plt+0x8f28>
   1a934:	mov	sp, fp
   1a938:	pop	{fp, pc}
   1a93c:	ldrb	ip, [r0, #28]
   1a940:	cmp	r2, #0
   1a944:	bic	ip, ip, #6
   1a948:	orrne	ip, ip, #2
   1a94c:	strb	ip, [r0, #28]
   1a950:	ldr	r0, [sp]
   1a954:	moveq	r0, r2
   1a958:	cmp	r2, #0
   1a95c:	moveq	r3, r2
   1a960:	stm	r1, {r2, r3}
   1a964:	str	r0, [r1, #8]
   1a968:	bx	lr
   1a96c:	ldr	r1, [r0, #4]
   1a970:	movw	r2, #255	; 0xff
   1a974:	movt	r2, #4
   1a978:	and	r1, r1, r2
   1a97c:	cmp	r1, #3
   1a980:	beq	1a994 <ftello64@plt+0x90ac>
   1a984:	cmp	r1, #6
   1a988:	bxne	lr
   1a98c:	ldr	r0, [r0]
   1a990:	b	1a9fc <ftello64@plt+0x9114>
   1a994:	ldr	r0, [r0]
   1a998:	b	15074 <ftello64@plt+0x378c>
   1a99c:	push	{r4, sl, fp, lr}
   1a9a0:	add	fp, sp, #8
   1a9a4:	mov	r4, r0
   1a9a8:	ldr	r0, [r0, #24]
   1a9ac:	bl	15074 <ftello64@plt+0x378c>
   1a9b0:	ldr	r0, [r4, #36]	; 0x24
   1a9b4:	bl	15074 <ftello64@plt+0x378c>
   1a9b8:	ldr	r0, [r4, #40]	; 0x28
   1a9bc:	add	r1, r4, #4
   1a9c0:	cmp	r0, r1
   1a9c4:	beq	1a9d8 <ftello64@plt+0x90f0>
   1a9c8:	ldr	r0, [r0, #8]
   1a9cc:	bl	15074 <ftello64@plt+0x378c>
   1a9d0:	ldr	r0, [r4, #40]	; 0x28
   1a9d4:	bl	15074 <ftello64@plt+0x378c>
   1a9d8:	ldr	r0, [r4, #12]
   1a9dc:	bl	15074 <ftello64@plt+0x378c>
   1a9e0:	ldr	r0, [r4, #48]	; 0x30
   1a9e4:	bl	15074 <ftello64@plt+0x378c>
   1a9e8:	ldr	r0, [r4, #44]	; 0x2c
   1a9ec:	bl	15074 <ftello64@plt+0x378c>
   1a9f0:	mov	r0, r4
   1a9f4:	pop	{r4, sl, fp, lr}
   1a9f8:	b	15074 <ftello64@plt+0x378c>
   1a9fc:	push	{r4, sl, fp, lr}
   1aa00:	add	fp, sp, #8
   1aa04:	mov	r4, r0
   1aa08:	ldr	r0, [r0]
   1aa0c:	bl	15074 <ftello64@plt+0x378c>
   1aa10:	ldr	r0, [r4, #4]
   1aa14:	bl	15074 <ftello64@plt+0x378c>
   1aa18:	ldr	r0, [r4, #8]
   1aa1c:	bl	15074 <ftello64@plt+0x378c>
   1aa20:	ldr	r0, [r4, #12]
   1aa24:	bl	15074 <ftello64@plt+0x378c>
   1aa28:	mov	r0, r4
   1aa2c:	pop	{r4, sl, fp, lr}
   1aa30:	b	15074 <ftello64@plt+0x378c>
   1aa34:	push	{r4, r5, fp, lr}
   1aa38:	add	fp, sp, #8
   1aa3c:	ldr	r4, [r0]
   1aa40:	ldr	r0, [r4, #56]	; 0x38
   1aa44:	cmp	r0, #0
   1aa48:	beq	1aa60 <ftello64@plt+0x9178>
   1aa4c:	ldr	r5, [r0]
   1aa50:	bl	15074 <ftello64@plt+0x378c>
   1aa54:	cmp	r5, #0
   1aa58:	mov	r0, r5
   1aa5c:	bne	1aa4c <ftello64@plt+0x9164>
   1aa60:	mov	r0, #31
   1aa64:	mov	r5, #0
   1aa68:	str	r0, [r4, #64]	; 0x40
   1aa6c:	str	r5, [r4, #52]	; 0x34
   1aa70:	str	r5, [r4, #56]	; 0x38
   1aa74:	ldr	r0, [r4, #16]
   1aa78:	bl	15074 <ftello64@plt+0x378c>
   1aa7c:	str	r5, [r4, #16]
   1aa80:	pop	{r4, r5, fp, pc}
   1aa84:	push	{r4, sl, fp, lr}
   1aa88:	add	fp, sp, #8
   1aa8c:	mov	r4, r0
   1aa90:	ldr	r0, [r0, #8]
   1aa94:	bl	15074 <ftello64@plt+0x378c>
   1aa98:	ldr	r0, [r4, #12]
   1aa9c:	bl	15074 <ftello64@plt+0x378c>
   1aaa0:	ldrb	r0, [r4, #75]	; 0x4b
   1aaa4:	cmp	r0, #0
   1aaa8:	popeq	{r4, sl, fp, pc}
   1aaac:	ldr	r0, [r4, #4]
   1aab0:	pop	{r4, sl, fp, lr}
   1aab4:	b	15074 <ftello64@plt+0x378c>
   1aab8:	push	{r4, r5, r6, r7, fp, lr}
   1aabc:	add	fp, sp, #16
   1aac0:	mov	r5, r0
   1aac4:	ldr	r0, [r0, #80]	; 0x50
   1aac8:	mov	r4, r1
   1aacc:	cmp	r0, #2
   1aad0:	blt	1ab1c <ftello64@plt+0x9234>
   1aad4:	mov	r6, #12
   1aad8:	cmn	r4, #-1073741823	; 0xc0000001
   1aadc:	bhi	1ab48 <ftello64@plt+0x9260>
   1aae0:	ldr	r0, [r5, #8]
   1aae4:	lsl	r7, r4, #2
   1aae8:	mov	r1, r7
   1aaec:	bl	25344 <ftello64@plt+0x13a5c>
   1aaf0:	cmp	r0, #0
   1aaf4:	beq	1ab48 <ftello64@plt+0x9260>
   1aaf8:	str	r0, [r5, #8]
   1aafc:	ldr	r0, [r5, #12]
   1ab00:	cmp	r0, #0
   1ab04:	beq	1ab1c <ftello64@plt+0x9234>
   1ab08:	mov	r1, r7
   1ab0c:	bl	25344 <ftello64@plt+0x13a5c>
   1ab10:	cmp	r0, #0
   1ab14:	beq	1ab48 <ftello64@plt+0x9260>
   1ab18:	str	r0, [r5, #12]
   1ab1c:	ldrb	r0, [r5, #75]	; 0x4b
   1ab20:	cmp	r0, #0
   1ab24:	beq	1ab40 <ftello64@plt+0x9258>
   1ab28:	ldr	r0, [r5, #4]
   1ab2c:	mov	r1, r4
   1ab30:	bl	25344 <ftello64@plt+0x13a5c>
   1ab34:	cmp	r0, #0
   1ab38:	beq	1ab50 <ftello64@plt+0x9268>
   1ab3c:	str	r0, [r5, #4]
   1ab40:	mov	r6, #0
   1ab44:	str	r4, [r5, #36]	; 0x24
   1ab48:	mov	r0, r6
   1ab4c:	pop	{r4, r5, r6, r7, fp, pc}
   1ab50:	mov	r6, #12
   1ab54:	b	1ab48 <ftello64@plt+0x9260>
   1ab58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ab5c:	add	fp, sp, #28
   1ab60:	sub	sp, sp, #92	; 0x5c
   1ab64:	mov	r6, r0
   1ab68:	ldrb	r0, [r0, #74]	; 0x4a
   1ab6c:	ldr	r8, [r6, #36]	; 0x24
   1ab70:	ldr	r1, [r6, #48]	; 0x30
   1ab74:	ldr	sl, [r6, #28]
   1ab78:	str	r6, [sp]
   1ab7c:	cmp	r8, r1
   1ab80:	movgt	r8, r1
   1ab84:	cmp	r0, #0
   1ab88:	bne	1aba4 <ftello64@plt+0x92bc>
   1ab8c:	ldr	r0, [r6, #64]	; 0x40
   1ab90:	cmp	r0, #0
   1ab94:	bne	1aba4 <ftello64@plt+0x92bc>
   1ab98:	ldrb	r0, [r6, #76]	; 0x4c
   1ab9c:	cmp	r0, #0
   1aba0:	beq	1abac <ftello64@plt+0x92c4>
   1aba4:	ldr	r7, [r6, #32]
   1aba8:	b	1ad9c <ftello64@plt+0x94b4>
   1abac:	cmp	r8, sl
   1abb0:	ble	1ad70 <ftello64@plt+0x9488>
   1abb4:	add	r9, r6, #16
   1abb8:	str	r8, [sp, #4]
   1abbc:	ldr	r7, [r6, #24]
   1abc0:	ldr	r4, [r6]
   1abc4:	mov	r5, sl
   1abc8:	add	r0, r7, sl
   1abcc:	ldrb	r6, [r4, r0]
   1abd0:	tst	r6, #128	; 0x80
   1abd4:	bne	1ac18 <ftello64@plt+0x9330>
   1abd8:	mov	r0, r9
   1abdc:	bl	115f4 <mbsinit@plt>
   1abe0:	cmp	r0, #0
   1abe4:	add	sl, sp, #16
   1abe8:	beq	1ac2c <ftello64@plt+0x9344>
   1abec:	mov	r0, r6
   1abf0:	bl	11888 <towupper@plt>
   1abf4:	cmp	r0, #128	; 0x80
   1abf8:	bcs	1ac20 <ftello64@plt+0x9338>
   1abfc:	ldr	r2, [sp]
   1ac00:	add	sl, r5, #1
   1ac04:	ldr	r1, [r2, #4]
   1ac08:	strb	r0, [r1, r5]
   1ac0c:	ldr	r1, [r2, #8]
   1ac10:	str	r0, [r1, r5, lsl #2]
   1ac14:	b	1ad08 <ftello64@plt+0x9420>
   1ac18:	add	sl, sp, #16
   1ac1c:	b	1ac2c <ftello64@plt+0x9344>
   1ac20:	ldr	r0, [sp]
   1ac24:	ldr	r4, [r0]
   1ac28:	ldr	r7, [r0, #24]
   1ac2c:	ldm	r9, {r0, r1}
   1ac30:	str	r1, [fp, #-36]	; 0xffffffdc
   1ac34:	sub	r2, r8, r5
   1ac38:	mov	r3, r9
   1ac3c:	str	r0, [fp, #-40]	; 0xffffffd8
   1ac40:	add	r0, r4, r7
   1ac44:	mov	r7, r5
   1ac48:	add	r1, r0, r5
   1ac4c:	add	r0, sp, #12
   1ac50:	bl	25930 <ftello64@plt+0x14048>
   1ac54:	sub	r8, r0, #1
   1ac58:	mov	r4, r0
   1ac5c:	cmn	r8, #4
   1ac60:	bhi	1ad20 <ftello64@plt+0x9438>
   1ac64:	ldr	r0, [sp, #12]
   1ac68:	bl	11888 <towupper@plt>
   1ac6c:	mov	r6, r0
   1ac70:	ldr	r0, [sp, #12]
   1ac74:	cmp	r6, r0
   1ac78:	bne	1ac9c <ftello64@plt+0x93b4>
   1ac7c:	ldr	r5, [sp]
   1ac80:	ldr	r1, [r5]
   1ac84:	ldr	r2, [r5, #24]
   1ac88:	ldr	r0, [r5, #4]
   1ac8c:	add	r1, r1, r2
   1ac90:	add	r0, r0, r7
   1ac94:	add	r1, r1, r7
   1ac98:	b	1acc4 <ftello64@plt+0x93dc>
   1ac9c:	mov	r0, sl
   1aca0:	mov	r1, r6
   1aca4:	sub	r2, fp, #40	; 0x28
   1aca8:	bl	11528 <wcrtomb@plt>
   1acac:	cmp	r4, r0
   1acb0:	bne	1ad78 <ftello64@plt+0x9490>
   1acb4:	ldr	r5, [sp]
   1acb8:	mov	r1, sl
   1acbc:	ldr	r0, [r5, #4]
   1acc0:	add	r0, r0, r7
   1acc4:	mov	r2, r4
   1acc8:	bl	115c4 <memcpy@plt>
   1accc:	ldr	r0, [r5, #8]
   1acd0:	add	sl, r7, #1
   1acd4:	str	r6, [r0, r7, lsl #2]
   1acd8:	add	r6, r4, r7
   1acdc:	cmp	sl, r6
   1ace0:	bge	1ad08 <ftello64@plt+0x9420>
   1ace4:	add	r0, r0, r7, lsl #2
   1ace8:	mvn	r1, #3
   1acec:	add	r2, r1, r4, lsl #2
   1acf0:	mov	r1, #255	; 0xff
   1acf4:	add	r0, r0, #4
   1acf8:	bl	117a4 <memset@plt>
   1acfc:	subs	r8, r8, #1
   1ad00:	bne	1acfc <ftello64@plt+0x9414>
   1ad04:	mov	sl, r6
   1ad08:	ldr	r8, [sp, #4]
   1ad0c:	ldr	r6, [sp]
   1ad10:	mov	r7, sl
   1ad14:	cmp	r8, sl
   1ad18:	bgt	1abbc <ftello64@plt+0x92d4>
   1ad1c:	b	1b0e8 <ftello64@plt+0x9800>
   1ad20:	add	r0, r4, #1
   1ad24:	cmp	r0, #2
   1ad28:	bcc	1ad40 <ftello64@plt+0x9458>
   1ad2c:	ldr	r1, [sp]
   1ad30:	ldr	r0, [r1, #36]	; 0x24
   1ad34:	ldr	r1, [r1, #48]	; 0x30
   1ad38:	cmp	r0, r1
   1ad3c:	blt	1ad84 <ftello64@plt+0x949c>
   1ad40:	ldr	r1, [sp]
   1ad44:	add	sl, r7, #1
   1ad48:	cmn	r4, #1
   1ad4c:	ldr	r0, [r1, #4]
   1ad50:	strb	r6, [r0, r7]
   1ad54:	ldr	r0, [r1, #8]
   1ad58:	str	r6, [r0, r7, lsl #2]
   1ad5c:	bne	1ad08 <ftello64@plt+0x9420>
   1ad60:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ad64:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1ad68:	stm	r9, {r0, r1}
   1ad6c:	b	1ad08 <ftello64@plt+0x9420>
   1ad70:	mov	r7, sl
   1ad74:	b	1b0e8 <ftello64@plt+0x9800>
   1ad78:	ldm	sp, {r6, r8}
   1ad7c:	mov	sl, r7
   1ad80:	b	1ada4 <ftello64@plt+0x94bc>
   1ad84:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ad88:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1ad8c:	mov	sl, r7
   1ad90:	stm	r9, {r0, r1}
   1ad94:	ldr	r6, [sp]
   1ad98:	b	1b0e8 <ftello64@plt+0x9800>
   1ad9c:	cmp	sl, r8
   1ada0:	bge	1b0e8 <ftello64@plt+0x9800>
   1ada4:	mov	r3, r6
   1ada8:	ldr	r0, [r6, #16]!
   1adac:	sub	r2, r8, sl
   1adb0:	str	r7, [sp, #4]
   1adb4:	ldr	r1, [r6, #4]
   1adb8:	str	r0, [fp, #-40]	; 0xffffffd8
   1adbc:	str	r1, [fp, #-36]	; 0xffffffdc
   1adc0:	ldr	r0, [r6, #48]	; 0x30
   1adc4:	cmp	r0, #0
   1adc8:	bne	1aea8 <ftello64@plt+0x95c0>
   1adcc:	ldr	r0, [r3]
   1add0:	ldr	r1, [r3, #24]
   1add4:	add	r0, r0, r1
   1add8:	add	r4, r0, r7
   1addc:	add	r0, sp, #8
   1ade0:	mov	r1, r4
   1ade4:	mov	r3, r6
   1ade8:	mov	r9, r8
   1adec:	bl	25930 <ftello64@plt+0x14048>
   1adf0:	sub	r8, r0, #1
   1adf4:	mov	r5, r0
   1adf8:	cmn	r8, #4
   1adfc:	bhi	1af08 <ftello64@plt+0x9620>
   1ae00:	ldr	r0, [sp, #8]
   1ae04:	bl	11888 <towupper@plt>
   1ae08:	mov	r7, r0
   1ae0c:	ldr	r0, [sp, #8]
   1ae10:	cmp	r7, r0
   1ae14:	bne	1ae24 <ftello64@plt+0x953c>
   1ae18:	ldr	r6, [sp]
   1ae1c:	mov	r1, r4
   1ae20:	b	1ae44 <ftello64@plt+0x955c>
   1ae24:	add	r0, sp, #16
   1ae28:	sub	r2, fp, #40	; 0x28
   1ae2c:	mov	r1, r7
   1ae30:	bl	11528 <wcrtomb@plt>
   1ae34:	cmp	r0, r5
   1ae38:	bne	1af84 <ftello64@plt+0x969c>
   1ae3c:	ldr	r6, [sp]
   1ae40:	add	r1, sp, #16
   1ae44:	ldr	r0, [r6, #4]
   1ae48:	add	r0, r0, sl
   1ae4c:	mov	r2, r5
   1ae50:	bl	115c4 <memcpy@plt>
   1ae54:	ldrb	r0, [r6, #76]	; 0x4c
   1ae58:	cmp	r0, #0
   1ae5c:	bne	1b0b0 <ftello64@plt+0x97c8>
   1ae60:	ldr	r0, [r6, #8]
   1ae64:	add	r4, r5, sl
   1ae68:	str	r7, [r0, sl, lsl #2]
   1ae6c:	ldr	r7, [sp, #4]
   1ae70:	add	sl, sl, #1
   1ae74:	cmp	sl, r4
   1ae78:	add	r7, r5, r7
   1ae7c:	bge	1aea0 <ftello64@plt+0x95b8>
   1ae80:	mvn	r1, #3
   1ae84:	add	r0, r0, sl, lsl #2
   1ae88:	add	r2, r1, r5, lsl #2
   1ae8c:	mov	r1, #255	; 0xff
   1ae90:	bl	117a4 <memset@plt>
   1ae94:	subs	r8, r8, #1
   1ae98:	bne	1ae94 <ftello64@plt+0x95ac>
   1ae9c:	mov	sl, r4
   1aea0:	mov	r8, r9
   1aea4:	b	1ad9c <ftello64@plt+0x94b4>
   1aea8:	add	r4, sp, #16
   1aeac:	cmp	r2, #1
   1aeb0:	blt	1addc <ftello64@plt+0x94f4>
   1aeb4:	ldr	r1, [sp]
   1aeb8:	ldr	r1, [r1, #80]	; 0x50
   1aebc:	cmp	r1, #1
   1aec0:	blt	1addc <ftello64@plt+0x94f4>
   1aec4:	ldr	r4, [sp]
   1aec8:	mov	r5, r7
   1aecc:	ldr	r7, [r4, #24]
   1aed0:	ldr	r3, [r4]
   1aed4:	add	r4, sp, #16
   1aed8:	add	r7, r5, r7
   1aedc:	add	r3, r3, r7
   1aee0:	mov	r7, #0
   1aee4:	ldrb	r5, [r3, r7]
   1aee8:	ldrb	r5, [r0, r5]
   1aeec:	strb	r5, [r4, r7]
   1aef0:	add	r7, r7, #1
   1aef4:	cmp	r7, r2
   1aef8:	bge	1addc <ftello64@plt+0x94f4>
   1aefc:	cmp	r7, r1
   1af00:	blt	1aee4 <ftello64@plt+0x95fc>
   1af04:	b	1addc <ftello64@plt+0x94f4>
   1af08:	ldr	r3, [sp]
   1af0c:	add	r0, r5, #1
   1af10:	cmp	r0, #2
   1af14:	bcc	1af28 <ftello64@plt+0x9640>
   1af18:	ldr	r0, [r3, #36]	; 0x24
   1af1c:	ldr	r1, [r3, #48]	; 0x30
   1af20:	cmp	r0, r1
   1af24:	blt	1b0d4 <ftello64@plt+0x97ec>
   1af28:	ldr	r2, [r3, #24]
   1af2c:	ldr	r7, [sp, #4]
   1af30:	ldr	r0, [r3]
   1af34:	ldr	r1, [r3, #64]	; 0x40
   1af38:	add	r2, r2, r7
   1af3c:	cmp	r1, #0
   1af40:	ldrb	r0, [r0, r2]
   1af44:	bne	1b104 <ftello64@plt+0x981c>
   1af48:	ldr	r2, [sp]
   1af4c:	mov	r8, r9
   1af50:	ldr	r1, [r2, #4]
   1af54:	strb	r0, [r1, sl]
   1af58:	ldrb	r1, [r2, #76]	; 0x4c
   1af5c:	cmp	r1, #0
   1af60:	bne	1b10c <ftello64@plt+0x9824>
   1af64:	ldr	r1, [r2, #8]
   1af68:	add	r7, r7, #1
   1af6c:	cmn	r5, #1
   1af70:	str	r0, [r1, sl, lsl #2]
   1af74:	add	sl, sl, #1
   1af78:	beq	1b118 <ftello64@plt+0x9830>
   1af7c:	ldr	r6, [sp]
   1af80:	b	1ad9c <ftello64@plt+0x94b4>
   1af84:	mov	r2, r0
   1af88:	cmn	r0, #1
   1af8c:	beq	1ae18 <ftello64@plt+0x9530>
   1af90:	ldr	r3, [sp]
   1af94:	add	r9, r2, sl
   1af98:	ldr	r1, [r3, #36]	; 0x24
   1af9c:	cmp	r9, r1
   1afa0:	bhi	1b0d4 <ftello64@plt+0x97ec>
   1afa4:	ldr	r0, [r3, #12]
   1afa8:	mov	r6, r3
   1afac:	cmp	r0, #0
   1afb0:	bne	1afd0 <ftello64@plt+0x96e8>
   1afb4:	lsl	r0, r1, #2
   1afb8:	mov	r4, r2
   1afbc:	bl	25314 <ftello64@plt+0x13a2c>
   1afc0:	mov	r2, r4
   1afc4:	cmp	r0, #0
   1afc8:	str	r0, [r6, #12]
   1afcc:	beq	1b0fc <ftello64@plt+0x9814>
   1afd0:	ldrb	r1, [r6, #76]	; 0x4c
   1afd4:	cmp	r1, #0
   1afd8:	bne	1b000 <ftello64@plt+0x9718>
   1afdc:	cmp	sl, #0
   1afe0:	beq	1aff8 <ftello64@plt+0x9710>
   1afe4:	mov	r1, #0
   1afe8:	str	r1, [r0, r1, lsl #2]
   1afec:	add	r1, r1, #1
   1aff0:	cmp	sl, r1
   1aff4:	bne	1afe8 <ftello64@plt+0x9700>
   1aff8:	mov	r0, #1
   1affc:	strb	r0, [r6, #76]	; 0x4c
   1b000:	ldr	r0, [r6, #4]
   1b004:	add	r1, sp, #16
   1b008:	mov	r4, r2
   1b00c:	add	r0, r0, sl
   1b010:	bl	115c4 <memcpy@plt>
   1b014:	ldr	r1, [r6, #8]
   1b018:	cmp	r4, #2
   1b01c:	str	r7, [r1, sl, lsl #2]
   1b020:	ldr	r0, [r6, #12]
   1b024:	ldr	r6, [sp, #4]
   1b028:	str	r6, [r0, sl, lsl #2]
   1b02c:	bcc	1b064 <ftello64@plt+0x977c>
   1b030:	add	r0, r0, sl, lsl #2
   1b034:	add	r1, r1, sl, lsl #2
   1b038:	mov	r2, #1
   1b03c:	mvn	r3, #0
   1b040:	cmp	r2, r5
   1b044:	mov	r7, r8
   1b048:	movcc	r7, r2
   1b04c:	add	r7, r7, r6
   1b050:	str	r7, [r0, r2, lsl #2]
   1b054:	str	r3, [r1, r2, lsl #2]
   1b058:	add	r2, r2, #1
   1b05c:	cmp	r4, r2
   1b060:	bne	1b040 <ftello64@plt+0x9758>
   1b064:	ldr	r3, [sp]
   1b068:	sub	r1, r4, r5
   1b06c:	mov	r7, r6
   1b070:	ldr	r0, [r3, #48]	; 0x30
   1b074:	ldr	r2, [r3, #52]	; 0x34
   1b078:	add	r0, r0, r1
   1b07c:	cmp	r2, r6
   1b080:	mov	r6, r3
   1b084:	str	r0, [r3, #48]	; 0x30
   1b088:	ble	1b098 <ftello64@plt+0x97b0>
   1b08c:	ldr	r2, [r6, #56]	; 0x38
   1b090:	add	r1, r2, r1
   1b094:	str	r1, [r6, #56]	; 0x38
   1b098:	ldr	r8, [r6, #36]	; 0x24
   1b09c:	add	r7, r5, r7
   1b0a0:	mov	sl, r9
   1b0a4:	cmp	r8, r0
   1b0a8:	movgt	r8, r0
   1b0ac:	b	1ad9c <ftello64@plt+0x94b4>
   1b0b0:	ldr	r0, [r6, #12]
   1b0b4:	ldr	r1, [sp, #4]
   1b0b8:	mov	r2, r5
   1b0bc:	add	r0, r0, sl, lsl #2
   1b0c0:	str	r1, [r0], #4
   1b0c4:	add	r1, r1, #1
   1b0c8:	subs	r2, r2, #1
   1b0cc:	bne	1b0c0 <ftello64@plt+0x97d8>
   1b0d0:	b	1ae60 <ftello64@plt+0x9578>
   1b0d4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1b0d8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1b0dc:	stm	r6, {r0, r1}
   1b0e0:	mov	r6, r3
   1b0e4:	ldr	r7, [sp, #4]
   1b0e8:	mov	r0, #0
   1b0ec:	str	sl, [r6, #28]
   1b0f0:	str	r7, [r6, #32]
   1b0f4:	sub	sp, fp, #28
   1b0f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b0fc:	mov	r0, #12
   1b100:	b	1b0f4 <ftello64@plt+0x980c>
   1b104:	ldrb	r0, [r1, r0]
   1b108:	b	1af48 <ftello64@plt+0x9660>
   1b10c:	ldr	r1, [r2, #12]
   1b110:	str	r7, [r1, sl, lsl #2]
   1b114:	b	1af64 <ftello64@plt+0x967c>
   1b118:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1b11c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1b120:	stm	r6, {r0, r1}
   1b124:	b	1af7c <ftello64@plt+0x9694>
   1b128:	push	{r4, r5, r6, sl, fp, lr}
   1b12c:	add	fp, sp, #16
   1b130:	mov	r4, r0
   1b134:	ldr	r5, [r0, #28]
   1b138:	ldr	r6, [r0, #36]	; 0x24
   1b13c:	ldr	r0, [r0, #48]	; 0x30
   1b140:	cmp	r6, r0
   1b144:	movgt	r6, r0
   1b148:	cmp	r5, r6
   1b14c:	bge	1b188 <ftello64@plt+0x98a0>
   1b150:	ldr	r0, [r4]
   1b154:	ldr	r2, [r4, #24]
   1b158:	ldr	r1, [r4, #64]	; 0x40
   1b15c:	add	r0, r0, r2
   1b160:	cmp	r1, #0
   1b164:	ldrb	r0, [r0, r5]
   1b168:	bne	1b180 <ftello64@plt+0x9898>
   1b16c:	bl	11828 <toupper@plt>
   1b170:	ldr	r1, [r4, #4]
   1b174:	strb	r0, [r1, r5]
   1b178:	add	r5, r5, #1
   1b17c:	b	1b148 <ftello64@plt+0x9860>
   1b180:	ldrb	r0, [r1, r0]
   1b184:	b	1b16c <ftello64@plt+0x9884>
   1b188:	str	r5, [r4, #28]
   1b18c:	str	r5, [r4, #32]
   1b190:	pop	{r4, r5, r6, sl, fp, pc}
   1b194:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b198:	add	fp, sp, #28
   1b19c:	sub	sp, sp, #76	; 0x4c
   1b1a0:	mov	r4, r0
   1b1a4:	ldr	sl, [r0, #28]
   1b1a8:	ldr	r6, [r0, #36]	; 0x24
   1b1ac:	ldr	r0, [r0, #48]	; 0x30
   1b1b0:	cmp	r6, r0
   1b1b4:	movgt	r6, r0
   1b1b8:	cmp	r6, sl
   1b1bc:	ble	1b36c <ftello64@plt+0x9a84>
   1b1c0:	add	r9, r4, #16
   1b1c4:	add	r0, sp, #8
   1b1c8:	ldr	r3, [r4, #64]	; 0x40
   1b1cc:	ldm	r9, {r1, r5}
   1b1d0:	sub	r2, r6, sl
   1b1d4:	str	r1, [sp, #4]
   1b1d8:	cmp	r3, #0
   1b1dc:	bne	1b2ac <ftello64@plt+0x99c4>
   1b1e0:	ldr	r3, [r4]
   1b1e4:	ldr	r1, [r4, #24]
   1b1e8:	add	r1, r3, r1
   1b1ec:	add	r1, r1, sl
   1b1f0:	mov	r3, r9
   1b1f4:	mov	r8, r0
   1b1f8:	bl	25930 <ftello64@plt+0x14048>
   1b1fc:	mov	r7, r0
   1b200:	add	r0, r0, #1
   1b204:	cmp	r0, #2
   1b208:	bcc	1b224 <ftello64@plt+0x993c>
   1b20c:	cmn	r7, #2
   1b210:	bne	1b254 <ftello64@plt+0x996c>
   1b214:	ldr	r0, [r4, #36]	; 0x24
   1b218:	ldr	r1, [r4, #48]	; 0x30
   1b21c:	cmp	r0, r1
   1b220:	blt	1b364 <ftello64@plt+0x9a7c>
   1b224:	ldr	r1, [r4, #24]
   1b228:	ldr	r0, [r4]
   1b22c:	add	r1, r1, sl
   1b230:	ldrb	r0, [r0, r1]
   1b234:	str	r0, [sp, #8]
   1b238:	ldr	r1, [r4, #64]	; 0x40
   1b23c:	cmp	r1, #0
   1b240:	bne	1b358 <ftello64@plt+0x9a70>
   1b244:	ldr	r1, [sp, #4]
   1b248:	mov	r7, #1
   1b24c:	stm	r9, {r1, r5}
   1b250:	b	1b258 <ftello64@plt+0x9970>
   1b254:	ldr	r0, [sp, #8]
   1b258:	ldr	r1, [r4, #8]
   1b25c:	add	r5, r7, sl
   1b260:	add	r2, sl, #1
   1b264:	cmp	r2, r5
   1b268:	str	r0, [r1, sl, lsl #2]
   1b26c:	bge	1b298 <ftello64@plt+0x99b0>
   1b270:	mvn	r0, #3
   1b274:	add	r2, r0, r7, lsl #2
   1b278:	add	r0, r1, sl, lsl #2
   1b27c:	mov	r1, #255	; 0xff
   1b280:	add	r0, r0, #4
   1b284:	bl	117a4 <memset@plt>
   1b288:	sub	r0, r7, #1
   1b28c:	subs	r0, r0, #1
   1b290:	bne	1b28c <ftello64@plt+0x99a4>
   1b294:	mov	r2, r5
   1b298:	cmp	r6, r2
   1b29c:	mov	sl, r2
   1b2a0:	mov	r0, r8
   1b2a4:	bgt	1b1c8 <ftello64@plt+0x98e0>
   1b2a8:	b	1b370 <ftello64@plt+0x9a88>
   1b2ac:	cmp	r2, #1
   1b2b0:	add	r1, sp, #12
   1b2b4:	blt	1b1f0 <ftello64@plt+0x9908>
   1b2b8:	ldr	r1, [r4, #80]	; 0x50
   1b2bc:	cmp	r1, #1
   1b2c0:	add	r1, sp, #12
   1b2c4:	blt	1b1f0 <ftello64@plt+0x9908>
   1b2c8:	ldr	r7, [r4, #24]
   1b2cc:	ldm	r4, {r1, ip}
   1b2d0:	cmp	r2, #2
   1b2d4:	add	r7, sl, r7
   1b2d8:	ldrb	r1, [r1, r7]
   1b2dc:	ldrb	r1, [r3, r1]
   1b2e0:	strb	r1, [ip, sl]
   1b2e4:	strb	r1, [sp, #12]
   1b2e8:	add	r1, sp, #12
   1b2ec:	blt	1b1f0 <ftello64@plt+0x9908>
   1b2f0:	ldr	r1, [r4, #80]	; 0x50
   1b2f4:	cmp	r1, #2
   1b2f8:	add	r1, sp, #12
   1b2fc:	blt	1b1f0 <ftello64@plt+0x9908>
   1b300:	mov	lr, r0
   1b304:	mov	r0, #1
   1b308:	ldr	r7, [r4, #24]
   1b30c:	ldm	r4, {r1, ip}
   1b310:	ldr	r3, [r4, #64]	; 0x40
   1b314:	add	r1, r1, r7
   1b318:	add	r1, r1, sl
   1b31c:	ldrb	r1, [r1, r0]
   1b320:	ldrb	r1, [r3, r1]
   1b324:	add	r3, ip, sl
   1b328:	strb	r1, [r3, r0]
   1b32c:	add	r3, sp, #12
   1b330:	strb	r1, [r3, r0]
   1b334:	add	r0, r0, #1
   1b338:	cmp	r0, r2
   1b33c:	bge	1b34c <ftello64@plt+0x9a64>
   1b340:	ldr	r1, [r4, #80]	; 0x50
   1b344:	cmp	r0, r1
   1b348:	blt	1b308 <ftello64@plt+0x9a20>
   1b34c:	add	r1, sp, #12
   1b350:	mov	r0, lr
   1b354:	b	1b1f0 <ftello64@plt+0x9908>
   1b358:	ldrb	r0, [r1, r0]
   1b35c:	str	r0, [sp, #8]
   1b360:	b	1b244 <ftello64@plt+0x995c>
   1b364:	ldr	r0, [sp, #4]
   1b368:	stm	r9, {r0, r5}
   1b36c:	mov	r2, sl
   1b370:	str	r2, [r4, #28]
   1b374:	str	r2, [r4, #32]
   1b378:	sub	sp, fp, #28
   1b37c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b380:	push	{r4, sl, fp, lr}
   1b384:	add	fp, sp, #8
   1b388:	ldr	ip, [r0, #36]	; 0x24
   1b38c:	ldr	r3, [r0, #48]	; 0x30
   1b390:	ldr	r1, [r0, #28]
   1b394:	cmp	ip, r3
   1b398:	movgt	ip, r3
   1b39c:	cmp	r1, ip
   1b3a0:	bge	1b3c8 <ftello64@plt+0x9ae0>
   1b3a4:	ldr	r2, [r0, #24]
   1b3a8:	ldm	r0, {r3, lr}
   1b3ac:	ldr	r4, [r0, #64]	; 0x40
   1b3b0:	add	r2, r3, r2
   1b3b4:	ldrb	r2, [r2, r1]
   1b3b8:	ldrb	r2, [r4, r2]
   1b3bc:	strb	r2, [lr, r1]
   1b3c0:	add	r1, r1, #1
   1b3c4:	b	1b39c <ftello64@plt+0x9ab4>
   1b3c8:	str	r1, [r0, #28]
   1b3cc:	str	r1, [r0, #32]
   1b3d0:	pop	{r4, sl, fp, pc}
   1b3d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b3d8:	add	fp, sp, #28
   1b3dc:	sub	sp, sp, #28
   1b3e0:	ldr	r9, [r1]
   1b3e4:	mov	r5, r0
   1b3e8:	ldr	r8, [fp, #12]
   1b3ec:	mov	r6, r2
   1b3f0:	str	r1, [sp, #12]
   1b3f4:	str	r3, [sp, #16]
   1b3f8:	ldr	r0, [r9, #84]	; 0x54
   1b3fc:	str	r8, [sp, #4]
   1b400:	str	r0, [sp, #8]
   1b404:	ldr	r0, [fp, #8]
   1b408:	str	r0, [sp]
   1b40c:	mov	r0, r5
   1b410:	bl	1bc14 <ftello64@plt+0xa32c>
   1b414:	mov	r4, r0
   1b418:	cmp	r0, #0
   1b41c:	bne	1b42c <ftello64@plt+0x9b44>
   1b420:	ldr	r0, [r8]
   1b424:	cmp	r0, #0
   1b428:	bne	1b51c <ftello64@plt+0x9c34>
   1b42c:	ldr	r0, [sp, #16]
   1b430:	ldr	r8, [fp, #8]
   1b434:	mov	r7, #10
   1b438:	orr	sl, r0, #8388608	; 0x800000
   1b43c:	ldrb	r0, [r6, #4]
   1b440:	cmp	r0, #10
   1b444:	bne	1b520 <ftello64@plt+0x9c38>
   1b448:	mov	r0, r6
   1b44c:	mov	r1, r5
   1b450:	mov	r2, sl
   1b454:	bl	1b584 <ftello64@plt+0x9c9c>
   1b458:	ldr	r1, [r5, #40]	; 0x28
   1b45c:	mov	r2, #0
   1b460:	add	r0, r1, r0
   1b464:	str	r0, [r5, #40]	; 0x28
   1b468:	ldrb	r0, [r6, #4]
   1b46c:	orr	r1, r0, #8
   1b470:	cmp	r1, #10
   1b474:	bne	1b4a4 <ftello64@plt+0x9bbc>
   1b478:	mov	r0, #0
   1b47c:	str	r7, [sp, #24]
   1b480:	mov	r1, r4
   1b484:	add	r3, sp, #20
   1b488:	str	r0, [sp, #20]
   1b48c:	mov	r0, r9
   1b490:	bl	1d3a4 <ftello64@plt+0xbabc>
   1b494:	mov	r4, r0
   1b498:	cmp	r0, #0
   1b49c:	bne	1b43c <ftello64@plt+0x9b54>
   1b4a0:	b	1b510 <ftello64@plt+0x9c28>
   1b4a4:	cmp	r8, #0
   1b4a8:	beq	1b4b4 <ftello64@plt+0x9bcc>
   1b4ac:	cmp	r0, #9
   1b4b0:	beq	1b478 <ftello64@plt+0x9b90>
   1b4b4:	ldr	r0, [sp, #8]
   1b4b8:	ldr	r7, [r9, #84]	; 0x54
   1b4bc:	ldr	r1, [sp, #12]
   1b4c0:	ldr	r3, [sp, #16]
   1b4c4:	mov	r2, r6
   1b4c8:	str	r0, [r9, #84]	; 0x54
   1b4cc:	str	r8, [sp]
   1b4d0:	ldr	r8, [fp, #12]
   1b4d4:	mov	r0, r5
   1b4d8:	str	r8, [sp, #4]
   1b4dc:	bl	1bc14 <ftello64@plt+0xa32c>
   1b4e0:	mov	r2, r0
   1b4e4:	cmp	r0, #0
   1b4e8:	bne	1b4f8 <ftello64@plt+0x9c10>
   1b4ec:	ldr	r0, [r8]
   1b4f0:	cmp	r0, #0
   1b4f4:	bne	1b52c <ftello64@plt+0x9c44>
   1b4f8:	ldr	r0, [r9, #84]	; 0x54
   1b4fc:	ldr	r8, [fp, #8]
   1b500:	orr	r0, r0, r7
   1b504:	mov	r7, #10
   1b508:	str	r0, [r9, #84]	; 0x54
   1b50c:	b	1b478 <ftello64@plt+0x9b90>
   1b510:	ldr	r1, [fp, #12]
   1b514:	mov	r0, #12
   1b518:	str	r0, [r1]
   1b51c:	mov	r4, #0
   1b520:	mov	r0, r4
   1b524:	sub	sp, fp, #28
   1b528:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b52c:	cmp	r4, #0
   1b530:	beq	1b51c <ftello64@plt+0x9c34>
   1b534:	mov	r5, r4
   1b538:	ldr	r4, [r4, #4]
   1b53c:	cmp	r4, #0
   1b540:	bne	1b534 <ftello64@plt+0x9c4c>
   1b544:	ldr	r4, [r5, #8]
   1b548:	cmp	r4, #0
   1b54c:	bne	1b534 <ftello64@plt+0x9c4c>
   1b550:	add	r0, r5, #20
   1b554:	bl	1a96c <ftello64@plt+0x9084>
   1b558:	ldr	r0, [r5]
   1b55c:	cmp	r0, #0
   1b560:	beq	1b51c <ftello64@plt+0x9c34>
   1b564:	ldr	r4, [r0, #8]
   1b568:	cmp	r4, r5
   1b56c:	mov	r5, r0
   1b570:	beq	1b550 <ftello64@plt+0x9c68>
   1b574:	cmp	r4, #0
   1b578:	mov	r5, r0
   1b57c:	beq	1b550 <ftello64@plt+0x9c68>
   1b580:	b	1b534 <ftello64@plt+0x9c4c>
   1b584:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1b588:	add	fp, sp, #24
   1b58c:	sub	sp, sp, #8
   1b590:	mov	r9, r0
   1b594:	mov	r7, r1
   1b598:	ldr	r0, [r1, #40]	; 0x28
   1b59c:	ldr	r1, [r1, #56]	; 0x38
   1b5a0:	cmp	r1, r0
   1b5a4:	ble	1b68c <ftello64@plt+0x9da4>
   1b5a8:	ldr	r1, [r7, #4]
   1b5ac:	mov	r5, r9
   1b5b0:	mov	r8, r2
   1b5b4:	ldrb	r6, [r1, r0]
   1b5b8:	strb	r6, [r5], #4
   1b5bc:	ldr	r0, [r5]
   1b5c0:	bic	r1, r0, #6291456	; 0x600000
   1b5c4:	str	r1, [r5]
   1b5c8:	ldr	r3, [r7, #80]	; 0x50
   1b5cc:	cmp	r3, #2
   1b5d0:	blt	1b5f4 <ftello64@plt+0x9d0c>
   1b5d4:	ldr	r2, [r7, #28]
   1b5d8:	ldr	r1, [r7, #40]	; 0x28
   1b5dc:	cmp	r1, r2
   1b5e0:	beq	1b5f4 <ftello64@plt+0x9d0c>
   1b5e4:	ldr	r2, [r7, #8]
   1b5e8:	ldr	r1, [r2, r1, lsl #2]
   1b5ec:	cmn	r1, #1
   1b5f0:	beq	1b948 <ftello64@plt+0xa060>
   1b5f4:	movw	r1, #65280	; 0xff00
   1b5f8:	cmp	r6, #92	; 0x5c
   1b5fc:	movt	r1, #65439	; 0xff9f
   1b600:	bne	1b69c <ftello64@plt+0x9db4>
   1b604:	ldr	r6, [r7, #40]	; 0x28
   1b608:	ldr	r4, [r7, #48]	; 0x30
   1b60c:	add	r2, r6, #1
   1b610:	cmp	r2, r4
   1b614:	bge	1b6f0 <ftello64@plt+0x9e08>
   1b618:	ldrb	r4, [r7, #75]	; 0x4b
   1b61c:	cmp	r4, #0
   1b620:	bne	1bba0 <ftello64@plt+0xa2b8>
   1b624:	ldr	r3, [r7, #4]
   1b628:	ldrb	r6, [r3, r2]
   1b62c:	and	r0, r0, r1
   1b630:	strb	r6, [r9]
   1b634:	orr	r4, r0, #1
   1b638:	str	r4, [r9, #4]
   1b63c:	ldr	r0, [r7, #80]	; 0x50
   1b640:	cmp	r0, #2
   1b644:	blt	1b800 <ftello64@plt+0x9f18>
   1b648:	ldr	r0, [r7, #8]
   1b64c:	ldr	r1, [r7, #40]	; 0x28
   1b650:	add	r0, r0, r1, lsl #2
   1b654:	ldr	r4, [r0, #4]
   1b658:	mov	r0, r4
   1b65c:	bl	11774 <iswalnum@plt>
   1b660:	sub	r1, r4, #95	; 0x5f
   1b664:	cmp	r0, #0
   1b668:	clz	r1, r1
   1b66c:	movwne	r0, #1
   1b670:	lsr	r1, r1, #5
   1b674:	orr	r0, r1, r0
   1b678:	ldr	r1, [r5]
   1b67c:	bic	r1, r1, #4194304	; 0x400000
   1b680:	orr	r0, r1, r0, lsl #22
   1b684:	uxtb	r1, r6
   1b688:	b	1b824 <ftello64@plt+0x9f3c>
   1b68c:	mov	r0, #2
   1b690:	mov	r4, #0
   1b694:	strb	r0, [r9, #4]
   1b698:	b	1bb74 <ftello64@plt+0xa28c>
   1b69c:	and	r0, r0, r1
   1b6a0:	orr	r4, r0, #1
   1b6a4:	str	r4, [r5]
   1b6a8:	ldr	r0, [r7, #80]	; 0x50
   1b6ac:	cmp	r0, #2
   1b6b0:	blt	1b6fc <ftello64@plt+0x9e14>
   1b6b4:	ldr	r0, [r7, #8]
   1b6b8:	ldr	r1, [r7, #40]	; 0x28
   1b6bc:	ldr	r4, [r0, r1, lsl #2]
   1b6c0:	mov	r0, r4
   1b6c4:	bl	11774 <iswalnum@plt>
   1b6c8:	sub	r1, r4, #95	; 0x5f
   1b6cc:	cmp	r0, #0
   1b6d0:	clz	r1, r1
   1b6d4:	movwne	r0, #1
   1b6d8:	lsr	r1, r1, #5
   1b6dc:	orr	r0, r1, r0
   1b6e0:	ldr	r1, [r5]
   1b6e4:	bic	r1, r1, #4194304	; 0x400000
   1b6e8:	orr	r0, r1, r0, lsl #22
   1b6ec:	b	1b71c <ftello64@plt+0x9e34>
   1b6f0:	and	r0, r0, r1
   1b6f4:	orr	r0, r0, #36	; 0x24
   1b6f8:	b	1b95c <ftello64@plt+0xa074>
   1b6fc:	bl	11720 <__ctype_b_loc@plt>
   1b700:	ldr	r0, [r0]
   1b704:	cmp	r6, #95	; 0x5f
   1b708:	add	r0, r0, r6, lsl #1
   1b70c:	ldrh	r0, [r0]
   1b710:	ubfx	r0, r0, #3, #1
   1b714:	movweq	r0, #1
   1b718:	orr	r0, r4, r0, lsl #22
   1b71c:	mov	r4, #1
   1b720:	cmp	r6, #62	; 0x3e
   1b724:	str	r0, [r5]
   1b728:	bgt	1b7c4 <ftello64@plt+0x9edc>
   1b72c:	sub	r1, r6, #36	; 0x24
   1b730:	cmp	r1, #10
   1b734:	bhi	1b9b8 <ftello64@plt+0xa0d0>
   1b738:	add	r2, pc, #0
   1b73c:	ldr	pc, [r2, r1, lsl #2]
   1b740:	andeq	fp, r1, ip, ror #14
   1b744:	andeq	fp, r1, r4, ror fp
   1b748:	andeq	fp, r1, r4, ror fp
   1b74c:	andeq	fp, r1, r4, ror fp
   1b750:	andeq	fp, r1, ip, asr #19
   1b754:	ldrdeq	fp, [r1], -ip
   1b758:	andeq	fp, r1, ip, ror #19
   1b75c:	strdeq	fp, [r1], -r4
   1b760:	andeq	fp, r1, r4, ror fp
   1b764:	andeq	fp, r1, r4, ror fp
   1b768:	andeq	fp, r1, r4, lsl #20
   1b76c:	tst	r8, #8
   1b770:	bne	1b7bc <ftello64@plt+0x9ed4>
   1b774:	ldr	r1, [r7, #40]	; 0x28
   1b778:	ldr	r2, [r7, #48]	; 0x30
   1b77c:	add	r1, r1, #1
   1b780:	cmp	r1, r2
   1b784:	beq	1b7bc <ftello64@plt+0x9ed4>
   1b788:	str	r1, [r7, #40]	; 0x28
   1b78c:	mov	r0, sp
   1b790:	mov	r1, r7
   1b794:	mov	r2, r8
   1b798:	bl	1b584 <ftello64@plt+0x9c9c>
   1b79c:	ldr	r0, [r7, #40]	; 0x28
   1b7a0:	sub	r0, r0, #1
   1b7a4:	str	r0, [r7, #40]	; 0x28
   1b7a8:	ldrb	r0, [sp, #4]
   1b7ac:	sub	r0, r0, #9
   1b7b0:	cmp	r0, #1
   1b7b4:	bhi	1bb74 <ftello64@plt+0xa28c>
   1b7b8:	ldr	r0, [r5]
   1b7bc:	mov	r1, #32
   1b7c0:	b	1b7f8 <ftello64@plt+0x9f10>
   1b7c4:	cmp	r6, #122	; 0x7a
   1b7c8:	bgt	1b920 <ftello64@plt+0xa038>
   1b7cc:	cmp	r6, #63	; 0x3f
   1b7d0:	beq	1ba0c <ftello64@plt+0xa124>
   1b7d4:	cmp	r6, #91	; 0x5b
   1b7d8:	beq	1ba1c <ftello64@plt+0xa134>
   1b7dc:	cmp	r6, #94	; 0x5e
   1b7e0:	bne	1bb74 <ftello64@plt+0xa28c>
   1b7e4:	movw	r1, #8
   1b7e8:	movt	r1, #128	; 0x80
   1b7ec:	tst	r8, r1
   1b7f0:	beq	1ba64 <ftello64@plt+0xa17c>
   1b7f4:	mov	r1, #16
   1b7f8:	mov	r2, #12
   1b7fc:	b	1b910 <ftello64@plt+0xa028>
   1b800:	bl	11720 <__ctype_b_loc@plt>
   1b804:	ldr	r0, [r0]
   1b808:	uxtb	r1, r6
   1b80c:	cmp	r1, #95	; 0x5f
   1b810:	add	r0, r0, r1, lsl #1
   1b814:	ldrh	r0, [r0]
   1b818:	ubfx	r0, r0, #3, #1
   1b81c:	movweq	r0, #1
   1b820:	orr	r0, r4, r0, lsl #22
   1b824:	uxtb	r2, r6
   1b828:	mov	r4, #2
   1b82c:	str	r0, [r5]
   1b830:	cmp	r2, #95	; 0x5f
   1b834:	bgt	1b968 <ftello64@plt+0xa080>
   1b838:	sub	r3, r2, #39	; 0x27
   1b83c:	cmp	r3, #44	; 0x2c
   1b840:	bhi	1ba90 <ftello64@plt+0xa1a8>
   1b844:	add	r2, pc, #0
   1b848:	ldr	pc, [r2, r3, lsl #2]
   1b84c:	strdeq	fp, [r1], -r8
   1b850:	andeq	fp, r1, r8, lsl #22
   1b854:	andeq	fp, r1, r4, lsl fp
   1b858:	andeq	fp, r1, r4, ror fp
   1b85c:	andeq	fp, r1, r0, lsr #22
   1b860:	andeq	fp, r1, r4, ror fp
   1b864:	andeq	fp, r1, r4, ror fp
   1b868:	andeq	fp, r1, r4, ror fp
   1b86c:	andeq	fp, r1, r4, ror fp
   1b870:	andeq	fp, r1, r4, ror fp
   1b874:	andeq	fp, r1, r0, lsl #18
   1b878:	andeq	fp, r1, r0, lsl #18
   1b87c:	andeq	fp, r1, r0, lsl #18
   1b880:	andeq	fp, r1, r0, lsl #18
   1b884:	andeq	fp, r1, r0, lsl #18
   1b888:	andeq	fp, r1, r0, lsl #18
   1b88c:	andeq	fp, r1, r0, lsl #18
   1b890:	andeq	fp, r1, r0, lsl #18
   1b894:	andeq	fp, r1, r0, lsl #18
   1b898:	andeq	fp, r1, r4, ror fp
   1b89c:	andeq	fp, r1, r4, ror fp
   1b8a0:	andeq	fp, r1, r8, lsr fp
   1b8a4:	andeq	fp, r1, r4, ror fp
   1b8a8:	andeq	fp, r1, r8, asr #22
   1b8ac:	andeq	fp, r1, r8, asr fp
   1b8b0:	andeq	fp, r1, r4, ror fp
   1b8b4:	andeq	fp, r1, r4, ror fp
   1b8b8:	andeq	fp, r1, r0, lsl #23
   1b8bc:	andeq	fp, r1, r4, ror fp
   1b8c0:	andeq	fp, r1, r4, ror fp
   1b8c4:	andeq	fp, r1, r4, ror fp
   1b8c8:	andeq	fp, r1, r4, ror fp
   1b8cc:	andeq	fp, r1, r4, ror fp
   1b8d0:	andeq	fp, r1, r4, ror fp
   1b8d4:	andeq	fp, r1, r4, ror fp
   1b8d8:	andeq	fp, r1, r4, ror fp
   1b8dc:	andeq	fp, r1, r4, ror fp
   1b8e0:	andeq	fp, r1, r4, ror fp
   1b8e4:	andeq	fp, r1, r4, ror fp
   1b8e8:	andeq	fp, r1, r4, ror fp
   1b8ec:	andeq	fp, r1, r4, ror fp
   1b8f0:	andeq	fp, r1, r4, ror fp
   1b8f4:	andeq	fp, r1, r4, ror fp
   1b8f8:	andeq	fp, r1, r4, ror fp
   1b8fc:	muleq	r1, r0, fp
   1b900:	tst	r8, #16384	; 0x4000
   1b904:	bne	1bb74 <ftello64@plt+0xa28c>
   1b908:	sub	r1, r1, #49	; 0x31
   1b90c:	mov	r2, #4
   1b910:	bfi	r0, r2, #0, #8
   1b914:	str	r1, [r9]
   1b918:	str	r0, [r9, #4]
   1b91c:	b	1bb74 <ftello64@plt+0xa28c>
   1b920:	cmp	r6, #123	; 0x7b
   1b924:	beq	1ba24 <ftello64@plt+0xa13c>
   1b928:	cmp	r6, #124	; 0x7c
   1b92c:	beq	1ba34 <ftello64@plt+0xa14c>
   1b930:	cmp	r6, #125	; 0x7d
   1b934:	bne	1bb74 <ftello64@plt+0xa28c>
   1b938:	and	r1, r8, #4608	; 0x1200
   1b93c:	cmp	r1, #4608	; 0x1200
   1b940:	beq	1bae0 <ftello64@plt+0xa1f8>
   1b944:	b	1bb74 <ftello64@plt+0xa28c>
   1b948:	movw	r1, #65280	; 0xff00
   1b94c:	movt	r1, #65439	; 0xff9f
   1b950:	and	r0, r0, r1
   1b954:	orr	r0, r0, #1
   1b958:	orr	r0, r0, #2097152	; 0x200000
   1b95c:	str	r0, [r5]
   1b960:	mov	r4, #1
   1b964:	b	1bb74 <ftello64@plt+0xa28c>
   1b968:	sub	r1, r2, #115	; 0x73
   1b96c:	cmp	r1, #10
   1b970:	bhi	1ba48 <ftello64@plt+0xa160>
   1b974:	add	r2, pc, #0
   1b978:	ldr	pc, [r2, r1, lsl #2]
   1b97c:	andeq	fp, r1, r8, lsr #19
   1b980:	andeq	fp, r1, r4, ror fp
   1b984:	andeq	fp, r1, r4, ror fp
   1b988:	andeq	fp, r1, r4, ror fp
   1b98c:	andeq	fp, r1, r4, lsr #21
   1b990:	andeq	fp, r1, r4, ror fp
   1b994:	andeq	fp, r1, r4, ror fp
   1b998:	andeq	fp, r1, r4, ror fp
   1b99c:			; <UNDEFINED> instruction: 0x0001bab4
   1b9a0:	andeq	fp, r1, r8, asr #21
   1b9a4:	ldrdeq	fp, [r1], -r4
   1b9a8:	tst	r8, #524288	; 0x80000
   1b9ac:	bne	1bb74 <ftello64@plt+0xa28c>
   1b9b0:	mov	r1, #34	; 0x22
   1b9b4:	b	1bb6c <ftello64@plt+0xa284>
   1b9b8:	cmp	r6, #10
   1b9bc:	bne	1bb74 <ftello64@plt+0xa28c>
   1b9c0:	tst	r8, #2048	; 0x800
   1b9c4:	bne	1ba40 <ftello64@plt+0xa158>
   1b9c8:	b	1bb74 <ftello64@plt+0xa28c>
   1b9cc:	tst	r8, #8192	; 0x2000
   1b9d0:	beq	1bb74 <ftello64@plt+0xa28c>
   1b9d4:	mov	r1, #8
   1b9d8:	b	1bb6c <ftello64@plt+0xa284>
   1b9dc:	tst	r8, #8192	; 0x2000
   1b9e0:	beq	1bb74 <ftello64@plt+0xa28c>
   1b9e4:	mov	r1, #9
   1b9e8:	b	1bb6c <ftello64@plt+0xa284>
   1b9ec:	mov	r1, #11
   1b9f0:	b	1bb6c <ftello64@plt+0xa284>
   1b9f4:	movw	r1, #1026	; 0x402
   1b9f8:	tst	r8, r1
   1b9fc:	bne	1bb74 <ftello64@plt+0xa28c>
   1ba00:	b	1bb30 <ftello64@plt+0xa248>
   1ba04:	mov	r1, #5
   1ba08:	b	1bb6c <ftello64@plt+0xa284>
   1ba0c:	movw	r1, #1026	; 0x402
   1ba10:	tst	r8, r1
   1ba14:	bne	1bb74 <ftello64@plt+0xa28c>
   1ba18:	b	1bb68 <ftello64@plt+0xa280>
   1ba1c:	mov	r1, #20
   1ba20:	b	1bb6c <ftello64@plt+0xa284>
   1ba24:	and	r1, r8, #4608	; 0x1200
   1ba28:	cmp	r1, #4608	; 0x1200
   1ba2c:	beq	1bac0 <ftello64@plt+0xa1d8>
   1ba30:	b	1bb74 <ftello64@plt+0xa28c>
   1ba34:	and	r1, r8, #33792	; 0x8400
   1ba38:	cmp	r1, #32768	; 0x8000
   1ba3c:	bne	1bb74 <ftello64@plt+0xa28c>
   1ba40:	mov	r1, #10
   1ba44:	b	1bb6c <ftello64@plt+0xa284>
   1ba48:	cmp	r2, #96	; 0x60
   1ba4c:	beq	1bae8 <ftello64@plt+0xa200>
   1ba50:	cmp	r2, #98	; 0x62
   1ba54:	tsteq	r8, #524288	; 0x80000
   1ba58:	bne	1bb74 <ftello64@plt+0xa28c>
   1ba5c:	mov	r1, #256	; 0x100
   1ba60:	b	1b7f8 <ftello64@plt+0x9f10>
   1ba64:	ldr	r1, [r7, #40]	; 0x28
   1ba68:	cmp	r1, #0
   1ba6c:	beq	1b7f4 <ftello64@plt+0x9f0c>
   1ba70:	tst	r8, #2048	; 0x800
   1ba74:	beq	1bb74 <ftello64@plt+0xa28c>
   1ba78:	ldr	r2, [r7, #4]
   1ba7c:	add	r1, r1, r2
   1ba80:	ldrb	r1, [r1, #-1]
   1ba84:	cmp	r1, #10
   1ba88:	beq	1b7f4 <ftello64@plt+0x9f0c>
   1ba8c:	b	1bb74 <ftello64@plt+0xa28c>
   1ba90:	cmp	r2, #87	; 0x57
   1ba94:	tsteq	r8, #524288	; 0x80000
   1ba98:	bne	1bb74 <ftello64@plt+0xa28c>
   1ba9c:	mov	r1, #33	; 0x21
   1baa0:	b	1bb6c <ftello64@plt+0xa284>
   1baa4:	tst	r8, #524288	; 0x80000
   1baa8:	bne	1bb74 <ftello64@plt+0xa28c>
   1baac:	mov	r1, #32
   1bab0:	b	1bb6c <ftello64@plt+0xa284>
   1bab4:	and	r1, r8, #4608	; 0x1200
   1bab8:	cmp	r1, #512	; 0x200
   1babc:	bne	1bb74 <ftello64@plt+0xa28c>
   1bac0:	mov	r1, #23
   1bac4:	b	1bb6c <ftello64@plt+0xa284>
   1bac8:	tst	r8, #33792	; 0x8400
   1bacc:	bne	1bb74 <ftello64@plt+0xa28c>
   1bad0:	b	1ba40 <ftello64@plt+0xa158>
   1bad4:	and	r1, r8, #4608	; 0x1200
   1bad8:	cmp	r1, #512	; 0x200
   1badc:	bne	1bb74 <ftello64@plt+0xa28c>
   1bae0:	mov	r1, #24
   1bae4:	b	1bb6c <ftello64@plt+0xa284>
   1bae8:	tst	r8, #524288	; 0x80000
   1baec:	bne	1bb74 <ftello64@plt+0xa28c>
   1baf0:	mov	r1, #64	; 0x40
   1baf4:	b	1b7f8 <ftello64@plt+0x9f10>
   1baf8:	tst	r8, #524288	; 0x80000
   1bafc:	bne	1bb74 <ftello64@plt+0xa28c>
   1bb00:	mov	r1, #128	; 0x80
   1bb04:	b	1b7f8 <ftello64@plt+0x9f10>
   1bb08:	tst	r8, #8192	; 0x2000
   1bb0c:	beq	1b9d4 <ftello64@plt+0xa0ec>
   1bb10:	b	1bb74 <ftello64@plt+0xa28c>
   1bb14:	tst	r8, #8192	; 0x2000
   1bb18:	beq	1b9e4 <ftello64@plt+0xa0fc>
   1bb1c:	b	1bb74 <ftello64@plt+0xa28c>
   1bb20:	movw	r1, #1026	; 0x402
   1bb24:	and	r1, r8, r1
   1bb28:	cmp	r1, #2
   1bb2c:	bne	1bb74 <ftello64@plt+0xa28c>
   1bb30:	mov	r1, #18
   1bb34:	b	1bb6c <ftello64@plt+0xa284>
   1bb38:	tst	r8, #524288	; 0x80000
   1bb3c:	bne	1bb74 <ftello64@plt+0xa28c>
   1bb40:	mov	r1, #6
   1bb44:	b	1b7f8 <ftello64@plt+0x9f10>
   1bb48:	tst	r8, #524288	; 0x80000
   1bb4c:	bne	1bb74 <ftello64@plt+0xa28c>
   1bb50:	mov	r1, #9
   1bb54:	b	1b7f8 <ftello64@plt+0x9f10>
   1bb58:	movw	r1, #1026	; 0x402
   1bb5c:	and	r1, r8, r1
   1bb60:	cmp	r1, #2
   1bb64:	bne	1bb74 <ftello64@plt+0xa28c>
   1bb68:	mov	r1, #19
   1bb6c:	bfi	r0, r1, #0, #8
   1bb70:	str	r0, [r5]
   1bb74:	mov	r0, r4
   1bb78:	sub	sp, fp, #24
   1bb7c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1bb80:	tst	r8, #524288	; 0x80000
   1bb84:	bne	1bb74 <ftello64@plt+0xa28c>
   1bb88:	mov	r1, #512	; 0x200
   1bb8c:	b	1b7f8 <ftello64@plt+0x9f10>
   1bb90:	tst	r8, #524288	; 0x80000
   1bb94:	bne	1bb74 <ftello64@plt+0xa28c>
   1bb98:	mov	r1, #35	; 0x23
   1bb9c:	b	1bb6c <ftello64@plt+0xa284>
   1bba0:	cmp	r3, #2
   1bba4:	blt	1bbd4 <ftello64@plt+0xa2ec>
   1bba8:	ldr	r3, [r7, #8]
   1bbac:	ldr	r4, [r3, r2, lsl #2]
   1bbb0:	cmn	r4, #1
   1bbb4:	beq	1b624 <ftello64@plt+0x9d3c>
   1bbb8:	ldr	r4, [r7, #28]
   1bbbc:	add	r6, r6, #2
   1bbc0:	cmp	r4, r6
   1bbc4:	beq	1bbd4 <ftello64@plt+0xa2ec>
   1bbc8:	ldr	r3, [r3, r6, lsl #2]
   1bbcc:	cmn	r3, #1
   1bbd0:	beq	1b624 <ftello64@plt+0x9d3c>
   1bbd4:	ldrb	r3, [r7, #76]	; 0x4c
   1bbd8:	mov	r6, r2
   1bbdc:	cmp	r3, #0
   1bbe0:	beq	1bbec <ftello64@plt+0xa304>
   1bbe4:	ldr	r6, [r7, #12]
   1bbe8:	ldr	r6, [r6, r2, lsl #2]
   1bbec:	ldr	r4, [r7, #24]
   1bbf0:	ldr	ip, [r7]
   1bbf4:	cmp	r3, #0
   1bbf8:	add	r6, r4, r6
   1bbfc:	add	r6, ip, r6
   1bc00:	ldrsb	r6, [r6]
   1bc04:	beq	1b62c <ftello64@plt+0x9d44>
   1bc08:	cmn	r6, #1
   1bc0c:	ble	1b624 <ftello64@plt+0x9d3c>
   1bc10:	b	1b62c <ftello64@plt+0x9d44>
   1bc14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bc18:	add	fp, sp, #28
   1bc1c:	sub	sp, sp, #28
   1bc20:	mov	r7, r1
   1bc24:	mov	r1, r0
   1bc28:	ldr	r4, [fp, #12]
   1bc2c:	ldr	r5, [fp, #8]
   1bc30:	mov	r6, r2
   1bc34:	str	r3, [sp, #16]
   1bc38:	ldr	r0, [r7]
   1bc3c:	str	r1, [sp, #12]
   1bc40:	str	r4, [sp, #4]
   1bc44:	str	r5, [sp]
   1bc48:	str	r0, [sp, #8]
   1bc4c:	mov	r0, r1
   1bc50:	mov	r1, r7
   1bc54:	bl	1bea0 <ftello64@plt+0xa5b8>
   1bc58:	cmp	r0, #0
   1bc5c:	bne	1bc6c <ftello64@plt+0xa384>
   1bc60:	ldr	r1, [r4]
   1bc64:	cmp	r1, #0
   1bc68:	bne	1bdc8 <ftello64@plt+0xa4e0>
   1bc6c:	mov	r4, r0
   1bc70:	ldrb	r0, [r6, #4]
   1bc74:	orr	r1, r0, #8
   1bc78:	cmp	r1, #10
   1bc7c:	beq	1bdcc <ftello64@plt+0xa4e4>
   1bc80:	cmp	r5, #0
   1bc84:	beq	1bc90 <ftello64@plt+0xa3a8>
   1bc88:	cmp	r0, #9
   1bc8c:	beq	1bdcc <ftello64@plt+0xa4e4>
   1bc90:	ldr	r8, [fp, #12]
   1bc94:	ldr	r0, [sp, #12]
   1bc98:	ldr	r3, [sp, #16]
   1bc9c:	mov	r1, r7
   1bca0:	mov	r2, r6
   1bca4:	mov	r9, r5
   1bca8:	str	r5, [sp]
   1bcac:	str	r8, [sp, #4]
   1bcb0:	bl	1bea0 <ftello64@plt+0xa5b8>
   1bcb4:	mov	sl, r0
   1bcb8:	cmp	r0, #0
   1bcbc:	bne	1bccc <ftello64@plt+0xa3e4>
   1bcc0:	ldr	r0, [r8]
   1bcc4:	cmp	r0, #0
   1bcc8:	bne	1bdd8 <ftello64@plt+0xa4f0>
   1bccc:	cmp	r4, #0
   1bcd0:	cmpne	sl, #0
   1bcd4:	bne	1bcec <ftello64@plt+0xa404>
   1bcd8:	cmp	r4, #0
   1bcdc:	mov	r5, r9
   1bce0:	movne	sl, r4
   1bce4:	mov	r0, sl
   1bce8:	b	1bc6c <ftello64@plt+0xa384>
   1bcec:	mov	r0, #16
   1bcf0:	mov	r1, r4
   1bcf4:	mov	r2, sl
   1bcf8:	add	r3, sp, #20
   1bcfc:	str	r0, [sp, #24]
   1bd00:	mov	r0, #0
   1bd04:	str	r0, [sp, #20]
   1bd08:	ldr	r0, [sp, #8]
   1bd0c:	bl	1d3a4 <ftello64@plt+0xbabc>
   1bd10:	cmp	r0, #0
   1bd14:	mov	r5, r9
   1bd18:	bne	1bc6c <ftello64@plt+0xa384>
   1bd1c:	mov	r5, sl
   1bd20:	ldr	sl, [sl, #4]
   1bd24:	cmp	sl, #0
   1bd28:	bne	1bd1c <ftello64@plt+0xa434>
   1bd2c:	ldr	sl, [r5, #8]
   1bd30:	cmp	sl, #0
   1bd34:	bne	1bd1c <ftello64@plt+0xa434>
   1bd38:	add	r0, r5, #20
   1bd3c:	bl	1a96c <ftello64@plt+0x9084>
   1bd40:	ldr	r0, [r5]
   1bd44:	cmp	r0, #0
   1bd48:	beq	1bd6c <ftello64@plt+0xa484>
   1bd4c:	ldr	sl, [r0, #8]
   1bd50:	cmp	sl, r5
   1bd54:	mov	r5, r0
   1bd58:	beq	1bd38 <ftello64@plt+0xa450>
   1bd5c:	cmp	sl, #0
   1bd60:	mov	r5, r0
   1bd64:	beq	1bd38 <ftello64@plt+0xa450>
   1bd68:	b	1bd1c <ftello64@plt+0xa434>
   1bd6c:	mov	r5, r4
   1bd70:	ldr	r4, [r4, #4]
   1bd74:	cmp	r4, #0
   1bd78:	bne	1bd6c <ftello64@plt+0xa484>
   1bd7c:	ldr	r4, [r5, #8]
   1bd80:	cmp	r4, #0
   1bd84:	bne	1bd6c <ftello64@plt+0xa484>
   1bd88:	add	r0, r5, #20
   1bd8c:	bl	1a96c <ftello64@plt+0x9084>
   1bd90:	ldr	r0, [r5]
   1bd94:	cmp	r0, #0
   1bd98:	beq	1bdbc <ftello64@plt+0xa4d4>
   1bd9c:	ldr	r4, [r0, #8]
   1bda0:	cmp	r4, r5
   1bda4:	mov	r5, r0
   1bda8:	beq	1bd88 <ftello64@plt+0xa4a0>
   1bdac:	cmp	r4, #0
   1bdb0:	mov	r5, r0
   1bdb4:	beq	1bd88 <ftello64@plt+0xa4a0>
   1bdb8:	b	1bd6c <ftello64@plt+0xa484>
   1bdbc:	ldr	r1, [fp, #12]
   1bdc0:	mov	r0, #12
   1bdc4:	str	r0, [r1]
   1bdc8:	mov	r4, #0
   1bdcc:	mov	r0, r4
   1bdd0:	sub	sp, fp, #28
   1bdd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bdd8:	cmp	r4, #0
   1bddc:	beq	1bdc8 <ftello64@plt+0xa4e0>
   1bde0:	mov	r5, r4
   1bde4:	ldr	r4, [r4, #4]
   1bde8:	cmp	r4, #0
   1bdec:	bne	1bde0 <ftello64@plt+0xa4f8>
   1bdf0:	ldr	r4, [r5, #8]
   1bdf4:	cmp	r4, #0
   1bdf8:	bne	1bde0 <ftello64@plt+0xa4f8>
   1bdfc:	add	r0, r5, #20
   1be00:	bl	1a96c <ftello64@plt+0x9084>
   1be04:	ldr	r0, [r5]
   1be08:	cmp	r0, #0
   1be0c:	beq	1bdc8 <ftello64@plt+0xa4e0>
   1be10:	ldr	r4, [r0, #8]
   1be14:	cmp	r4, r5
   1be18:	mov	r5, r0
   1be1c:	beq	1bdfc <ftello64@plt+0xa514>
   1be20:	cmp	r4, #0
   1be24:	mov	r5, r0
   1be28:	beq	1bdfc <ftello64@plt+0xa514>
   1be2c:	b	1bde0 <ftello64@plt+0xa4f8>
   1be30:	push	{r4, r5, r6, sl, fp, lr}
   1be34:	add	fp, sp, #16
   1be38:	mov	r4, r2
   1be3c:	mov	r5, r1
   1be40:	mov	r6, r0
   1be44:	ldr	r0, [r0, #4]
   1be48:	cmp	r0, #0
   1be4c:	bne	1be40 <ftello64@plt+0xa558>
   1be50:	ldr	r0, [r6, #8]
   1be54:	cmp	r0, #0
   1be58:	bne	1be40 <ftello64@plt+0xa558>
   1be5c:	mov	r0, r4
   1be60:	mov	r1, r6
   1be64:	blx	r5
   1be68:	cmp	r0, #0
   1be6c:	bne	1be9c <ftello64@plt+0xa5b4>
   1be70:	ldr	r1, [r6]
   1be74:	cmp	r1, #0
   1be78:	beq	1be9c <ftello64@plt+0xa5b4>
   1be7c:	ldr	r0, [r1, #8]
   1be80:	cmp	r0, r6
   1be84:	mov	r6, r1
   1be88:	beq	1be5c <ftello64@plt+0xa574>
   1be8c:	cmp	r0, #0
   1be90:	mov	r6, r1
   1be94:	beq	1be5c <ftello64@plt+0xa574>
   1be98:	b	1be40 <ftello64@plt+0xa558>
   1be9c:	pop	{r4, r5, r6, sl, fp, pc}
   1bea0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bea4:	add	fp, sp, #28
   1bea8:	sub	sp, sp, #140	; 0x8c
   1beac:	mov	r5, r1
   1beb0:	mov	sl, r0
   1beb4:	mov	r4, r2
   1beb8:	ldr	r0, [r2, #4]
   1bebc:	mvn	r1, #0
   1bec0:	mov	r8, #0
   1bec4:	ldr	r2, [r5]
   1bec8:	uxtab	r1, r1, r0
   1becc:	str	r2, [sp, #44]	; 0x2c
   1bed0:	ldr	r6, [fp, #12]
   1bed4:	ldr	r7, [fp, #8]
   1bed8:	add	r2, pc, #12
   1bedc:	str	sl, [sp, #40]	; 0x28
   1bee0:	str	r3, [sp, #36]	; 0x24
   1bee4:	str	r4, [sp, #20]
   1bee8:	ldr	pc, [r2, r1, lsl #2]
   1beec:	andeq	ip, r1, r4, asr #2
   1bef0:	andeq	sp, r1, r4, ror r0
   1bef4:	andeq	sp, r1, r4, lsr #7
   1bef8:	andeq	ip, r1, ip, lsr #4
   1befc:	andeq	ip, r1, r8, lsl #5
   1bf00:	andeq	sp, r1, r4, lsr #7
   1bf04:	andeq	sp, r1, r4, lsr #7
   1bf08:	ldrdeq	ip, [r1], -r4
   1bf0c:	andeq	fp, r1, ip, lsl #31
   1bf10:	andeq	sp, r1, r4, ror r0
   1bf14:	andeq	fp, r1, ip, ror pc
   1bf18:	andeq	ip, r1, ip, asr #32
   1bf1c:	andeq	sp, r1, r4, lsr #7
   1bf20:	andeq	sp, r1, r4, lsr #7
   1bf24:	andeq	sp, r1, r4, lsr #7
   1bf28:	andeq	sp, r1, r4, lsr #7
   1bf2c:	andeq	sp, r1, r4, lsr #7
   1bf30:	andeq	fp, r1, ip, ror pc
   1bf34:	andeq	fp, r1, ip, ror pc
   1bf38:	andeq	ip, r1, ip, asr #1
   1bf3c:	andeq	sp, r1, r4, lsr #7
   1bf40:	andeq	sp, r1, r4, lsr #7
   1bf44:	andeq	ip, r1, r4, lsr #7
   1bf48:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1bf4c:	andeq	sp, r1, r4, lsr #7
   1bf50:	andeq	sp, r1, r4, lsr #7
   1bf54:	andeq	sp, r1, r4, lsr #7
   1bf58:	andeq	sp, r1, r4, lsr #7
   1bf5c:	andeq	sp, r1, r4, lsr #7
   1bf60:	andeq	sp, r1, r4, lsr #7
   1bf64:	andeq	sp, r1, r4, lsr #7
   1bf68:	ldrdeq	fp, [r1], -r8
   1bf6c:	ldrdeq	fp, [r1], -r8
   1bf70:	strdeq	fp, [r1], -r8
   1bf74:	strdeq	fp, [r1], -r8
   1bf78:			; <UNDEFINED> instruction: 0x0001c3b4
   1bf7c:	tst	r3, #32
   1bf80:	bne	1c3ac <ftello64@plt+0xaac4>
   1bf84:	tst	r3, #16
   1bf88:	bne	1c3bc <ftello64@plt+0xaad4>
   1bf8c:	tst	r3, #131072	; 0x20000
   1bf90:	uxtbeq	r1, r0
   1bf94:	cmpeq	r1, #9
   1bf98:	beq	1c3f8 <ftello64@plt+0xab10>
   1bf9c:	mov	r1, #1
   1bfa0:	mov	r2, #0
   1bfa4:	mov	r3, r4
   1bfa8:	mov	r8, #0
   1bfac:	bfi	r0, r1, #0, #8
   1bfb0:	mov	r1, #0
   1bfb4:	str	r0, [r4, #4]
   1bfb8:	ldr	r0, [sp, #44]	; 0x2c
   1bfbc:	bl	1d3a4 <ftello64@plt+0xbabc>
   1bfc0:	ldr	r5, [sp, #20]
   1bfc4:	ldr	r2, [sp, #36]	; 0x24
   1bfc8:	mov	r9, r0
   1bfcc:	cmp	r0, #0
   1bfd0:	bne	1cacc <ftello64@plt+0xb1e4>
   1bfd4:	b	1d1e8 <ftello64@plt+0xb900>
   1bfd8:	mvn	r2, #32
   1bfdc:	ldr	r1, [sl, #64]	; 0x40
   1bfe0:	movw	r3, #31077	; 0x7965
   1bfe4:	uxtab	r0, r2, r0
   1bfe8:	movw	r2, #32940	; 0x80ac
   1bfec:	movt	r3, #2
   1bff0:	movt	r2, #2
   1bff4:	b	1c014 <ftello64@plt+0xa72c>
   1bff8:	mvn	r2, #34	; 0x22
   1bffc:	ldr	r1, [sl, #64]	; 0x40
   1c000:	movw	r3, #29544	; 0x7368
   1c004:	uxtab	r0, r2, r0
   1c008:	movw	r2, #32946	; 0x80b2
   1c00c:	movt	r3, #2
   1c010:	movt	r2, #2
   1c014:	clz	r0, r0
   1c018:	lsr	r0, r0, #5
   1c01c:	stm	sp, {r0, r6}
   1c020:	ldr	r0, [sp, #44]	; 0x2c
   1c024:	bl	1d44c <ftello64@plt+0xbb64>
   1c028:	mov	r9, r0
   1c02c:	cmp	r0, #0
   1c030:	bne	1c2c8 <ftello64@plt+0xa9e0>
   1c034:	ldr	r0, [r6]
   1c038:	ldr	r2, [sp, #36]	; 0x24
   1c03c:	ldr	r5, [sp, #20]
   1c040:	cmp	r0, #0
   1c044:	beq	1cacc <ftello64@plt+0xb1e4>
   1c048:	b	1d074 <ftello64@plt+0xb78c>
   1c04c:	ldr	r0, [r4]
   1c050:	movw	r1, #783	; 0x30f
   1c054:	tst	r0, r1
   1c058:	beq	1c0a8 <ftello64@plt+0xa7c0>
   1c05c:	ldr	r0, [sp, #44]	; 0x2c
   1c060:	ldrb	r0, [r0, #88]	; 0x58
   1c064:	tst	r0, #16
   1c068:	bne	1c0a4 <ftello64@plt+0xa7bc>
   1c06c:	ldr	r2, [sp, #44]	; 0x2c
   1c070:	orr	r1, r0, #16
   1c074:	tst	r0, #8
   1c078:	strb	r1, [r2, #88]	; 0x58
   1c07c:	bne	1d248 <ftello64@plt+0xb960>
   1c080:	add	r1, pc, #896	; 0x380
   1c084:	tst	r0, #4
   1c088:	vld1.64	{d16-d17}, [r1]
   1c08c:	add	r1, r2, #96	; 0x60
   1c090:	vst1.32	{d16-d17}, [r1]
   1c094:	beq	1d258 <ftello64@plt+0xb970>
   1c098:	vmov.i32	q8, #0	; 0x00000000
   1c09c:	add	r0, r2, #112	; 0x70
   1c0a0:	vst1.32	{d16-d17}, [r0]
   1c0a4:	ldr	r0, [r4]
   1c0a8:	mov	r9, r6
   1c0ac:	ldr	r6, [sp, #44]	; 0x2c
   1c0b0:	cmp	r0, #256	; 0x100
   1c0b4:	beq	1d080 <ftello64@plt+0xb798>
   1c0b8:	cmp	r0, #512	; 0x200
   1c0bc:	bne	1d0fc <ftello64@plt+0xb814>
   1c0c0:	mov	r5, #10
   1c0c4:	mov	r0, #5
   1c0c8:	b	1d088 <ftello64@plt+0xb7a0>
   1c0cc:	mov	r0, #0
   1c0d0:	mov	r1, #1
   1c0d4:	str	r6, [sp, #16]
   1c0d8:	mov	r9, #0
   1c0dc:	str	r0, [fp, #-32]	; 0xffffffe0
   1c0e0:	mov	r0, #32
   1c0e4:	bl	252c0 <ftello64@plt+0x139d8>
   1c0e8:	mov	r4, r0
   1c0ec:	mov	r0, #40	; 0x28
   1c0f0:	mov	r1, #1
   1c0f4:	bl	252c0 <ftello64@plt+0x139d8>
   1c0f8:	mov	r8, r0
   1c0fc:	cmp	r4, #0
   1c100:	cmpne	r8, #0
   1c104:	beq	1d208 <ftello64@plt+0xb920>
   1c108:	ldr	r6, [sp, #20]
   1c10c:	ldr	r5, [sp, #36]	; 0x24
   1c110:	mov	r1, sl
   1c114:	mov	r0, r6
   1c118:	mov	r2, r5
   1c11c:	bl	1d678 <ftello64@plt+0xbd90>
   1c120:	mov	r3, r0
   1c124:	ldr	r0, [r6, #4]
   1c128:	uxtb	r1, r0
   1c12c:	cmp	r1, #25
   1c130:	beq	1c418 <ftello64@plt+0xab30>
   1c134:	cmp	r1, #2
   1c138:	beq	1d200 <ftello64@plt+0xb918>
   1c13c:	mov	r9, #0
   1c140:	b	1c470 <ftello64@plt+0xab88>
   1c144:	ldr	r5, [sp, #44]	; 0x2c
   1c148:	mov	r1, #0
   1c14c:	mov	r2, #0
   1c150:	mov	r3, r4
   1c154:	mov	r8, #0
   1c158:	mov	r0, r5
   1c15c:	bl	1d3a4 <ftello64@plt+0xbabc>
   1c160:	cmp	r0, #0
   1c164:	beq	1d1e8 <ftello64@plt+0xb900>
   1c168:	mov	r9, r0
   1c16c:	ldr	r0, [r5, #92]	; 0x5c
   1c170:	cmp	r0, #2
   1c174:	blt	1c2c8 <ftello64@plt+0xa9e0>
   1c178:	mov	r7, #16
   1c17c:	sub	r4, fp, #80	; 0x50
   1c180:	ldr	r0, [sl, #40]	; 0x28
   1c184:	ldr	r1, [sl, #56]	; 0x38
   1c188:	cmp	r1, r0
   1c18c:	ble	1c2c8 <ftello64@plt+0xa9e0>
   1c190:	ldr	r1, [sl, #28]
   1c194:	ldr	r2, [sp, #36]	; 0x24
   1c198:	ldr	r5, [sp, #20]
   1c19c:	cmp	r0, r1
   1c1a0:	beq	1cacc <ftello64@plt+0xb1e4>
   1c1a4:	ldr	r1, [sl, #8]
   1c1a8:	ldr	r0, [r1, r0, lsl #2]
   1c1ac:	cmn	r0, #1
   1c1b0:	bne	1cacc <ftello64@plt+0xb1e4>
   1c1b4:	mov	r0, r5
   1c1b8:	mov	r1, sl
   1c1bc:	bl	1b584 <ftello64@plt+0x9c9c>
   1c1c0:	ldr	r1, [sl, #40]	; 0x28
   1c1c4:	mov	r8, r6
   1c1c8:	ldr	r6, [sp, #44]	; 0x2c
   1c1cc:	mov	r2, #0
   1c1d0:	mov	r3, r5
   1c1d4:	add	r0, r1, r0
   1c1d8:	mov	r1, #0
   1c1dc:	str	r0, [sl, #40]	; 0x28
   1c1e0:	mov	r0, r6
   1c1e4:	bl	1d3a4 <ftello64@plt+0xbabc>
   1c1e8:	mov	r5, r0
   1c1ec:	mov	r0, #0
   1c1f0:	str	r7, [fp, #-76]	; 0xffffffb4
   1c1f4:	mov	r1, r9
   1c1f8:	mov	r3, r4
   1c1fc:	str	r0, [fp, #-80]	; 0xffffffb0
   1c200:	mov	r0, r6
   1c204:	mov	r2, r5
   1c208:	mov	r6, r8
   1c20c:	bl	1d3a4 <ftello64@plt+0xbabc>
   1c210:	cmp	r5, #0
   1c214:	movne	r9, r0
   1c218:	cmpne	r0, #0
   1c21c:	bne	1c180 <ftello64@plt+0xa898>
   1c220:	mov	r0, #12
   1c224:	str	r0, [r6]
   1c228:	b	1d070 <ftello64@plt+0xb788>
   1c22c:	ldr	r5, [sp, #44]	; 0x2c
   1c230:	ldr	r0, [r4]
   1c234:	mov	r1, #1
   1c238:	ldr	r2, [r5, #84]	; 0x54
   1c23c:	tst	r2, r1, lsl r0
   1c240:	beq	1d228 <ftello64@plt+0xb940>
   1c244:	lsl	r0, r1, r0
   1c248:	ldr	r1, [r5, #80]	; 0x50
   1c24c:	mov	r2, #0
   1c250:	mov	r3, r4
   1c254:	mov	r8, #0
   1c258:	orr	r0, r1, r0
   1c25c:	mov	r1, #0
   1c260:	str	r0, [r5, #80]	; 0x50
   1c264:	mov	r0, r5
   1c268:	bl	1d3a4 <ftello64@plt+0xbabc>
   1c26c:	cmp	r0, #0
   1c270:	beq	1d1e8 <ftello64@plt+0xb900>
   1c274:	mov	r9, r0
   1c278:	ldr	r0, [r5, #76]	; 0x4c
   1c27c:	add	r0, r0, #1
   1c280:	str	r0, [r5, #76]	; 0x4c
   1c284:	b	1c2bc <ftello64@plt+0xa9d4>
   1c288:	ldr	r5, [sp, #44]	; 0x2c
   1c28c:	mov	r1, #0
   1c290:	mov	r2, #0
   1c294:	mov	r3, r4
   1c298:	mov	r8, #0
   1c29c:	mov	r0, r5
   1c2a0:	bl	1d3a4 <ftello64@plt+0xbabc>
   1c2a4:	cmp	r0, #0
   1c2a8:	beq	1d1e8 <ftello64@plt+0xb900>
   1c2ac:	mov	r9, r0
   1c2b0:	ldr	r0, [r5, #92]	; 0x5c
   1c2b4:	cmp	r0, #2
   1c2b8:	blt	1c2c8 <ftello64@plt+0xa9e0>
   1c2bc:	ldrb	r0, [r5, #88]	; 0x58
   1c2c0:	orr	r0, r0, #2
   1c2c4:	strb	r0, [r5, #88]	; 0x58
   1c2c8:	ldr	r2, [sp, #36]	; 0x24
   1c2cc:	ldr	r5, [sp, #20]
   1c2d0:	b	1cacc <ftello64@plt+0xb1e4>
   1c2d4:	str	r6, [sp, #16]
   1c2d8:	ldr	r6, [r5, #24]
   1c2dc:	orr	r2, r3, #8388608	; 0x800000
   1c2e0:	mov	r1, sl
   1c2e4:	add	r0, r6, #1
   1c2e8:	str	r0, [r5, #24]
   1c2ec:	mov	r0, r4
   1c2f0:	bl	1b584 <ftello64@plt+0x9c9c>
   1c2f4:	ldr	r1, [sl, #40]	; 0x28
   1c2f8:	ldr	r2, [sp, #20]
   1c2fc:	add	r0, r1, r0
   1c300:	mov	r1, #0
   1c304:	str	r0, [sl, #40]	; 0x28
   1c308:	ldrb	r0, [r2, #4]
   1c30c:	cmp	r0, #9
   1c310:	beq	1c358 <ftello64@plt+0xaa70>
   1c314:	add	r0, r7, #1
   1c318:	mov	r1, r5
   1c31c:	mov	r4, r2
   1c320:	str	r0, [sp]
   1c324:	mov	r0, sl
   1c328:	ldr	r7, [sp, #16]
   1c32c:	str	r7, [sp, #4]
   1c330:	ldr	r3, [sp, #36]	; 0x24
   1c334:	bl	1b3d4 <ftello64@plt+0x9aec>
   1c338:	mov	r1, r0
   1c33c:	ldr	r0, [r7]
   1c340:	mov	r8, #0
   1c344:	cmp	r0, #0
   1c348:	bne	1d074 <ftello64@plt+0xb78c>
   1c34c:	ldrb	r0, [r4, #4]
   1c350:	cmp	r0, #9
   1c354:	bne	1d2e8 <ftello64@plt+0xba00>
   1c358:	ldr	r0, [sp, #44]	; 0x2c
   1c35c:	cmp	r6, #8
   1c360:	bhi	1c374 <ftello64@plt+0xaa8c>
   1c364:	ldr	r3, [r0, #84]	; 0x54
   1c368:	mov	r2, #1
   1c36c:	orr	r2, r3, r2, lsl r6
   1c370:	str	r2, [r0, #84]	; 0x54
   1c374:	mov	r2, #17
   1c378:	mov	r8, #0
   1c37c:	sub	r3, fp, #80	; 0x50
   1c380:	str	r2, [fp, #-76]	; 0xffffffb4
   1c384:	mov	r2, #0
   1c388:	str	r8, [fp, #-80]	; 0xffffffb0
   1c38c:	bl	1d3a4 <ftello64@plt+0xbabc>
   1c390:	cmp	r0, #0
   1c394:	beq	1d238 <ftello64@plt+0xb950>
   1c398:	mov	r9, r0
   1c39c:	str	r6, [r0, #20]
   1c3a0:	b	1cac0 <ftello64@plt+0xb1d8>
   1c3a4:	tst	r3, #16777216	; 0x1000000
   1c3a8:	beq	1bf7c <ftello64@plt+0xa694>
   1c3ac:	mov	r0, #13
   1c3b0:	b	1c3fc <ftello64@plt+0xab14>
   1c3b4:	mov	r0, #5
   1c3b8:	b	1c3fc <ftello64@plt+0xab14>
   1c3bc:	mov	r0, r4
   1c3c0:	mov	r1, sl
   1c3c4:	mov	r2, r3
   1c3c8:	mov	r6, r3
   1c3cc:	bl	1b584 <ftello64@plt+0x9c9c>
   1c3d0:	ldr	r1, [sl, #40]	; 0x28
   1c3d4:	mov	r2, r4
   1c3d8:	mov	r3, r6
   1c3dc:	add	r0, r1, r0
   1c3e0:	mov	r1, r5
   1c3e4:	str	r0, [sl, #40]	; 0x28
   1c3e8:	mov	r0, sl
   1c3ec:	sub	sp, fp, #28
   1c3f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c3f4:	b	1bea0 <ftello64@plt+0xa5b8>
   1c3f8:	mov	r0, #16
   1c3fc:	str	r0, [r6]
   1c400:	b	1d074 <ftello64@plt+0xb78c>
   1c404:	nop	{0}
   1c408:	andeq	r0, r0, r0
   1c40c:	mvnseq	r0, #0
   1c410:			; <UNDEFINED> instruction: 0x87fffffe
   1c414:			; <UNDEFINED> instruction: 0x07fffffe
   1c418:	ldrb	r0, [r8, #16]
   1c41c:	tst	r5, #256	; 0x100
   1c420:	orr	r0, r0, #1
   1c424:	strb	r0, [r8, #16]
   1c428:	beq	1c438 <ftello64@plt+0xab50>
   1c42c:	ldr	r0, [r4]
   1c430:	orr	r0, r0, #1024	; 0x400
   1c434:	str	r0, [r4]
   1c438:	ldr	r0, [sl, #40]	; 0x28
   1c43c:	ldr	r2, [sp, #36]	; 0x24
   1c440:	mov	r1, sl
   1c444:	add	r0, r0, r3
   1c448:	str	r0, [sl, #40]	; 0x28
   1c44c:	mov	r0, r6
   1c450:	bl	1d678 <ftello64@plt+0xbd90>
   1c454:	ldr	r6, [sp, #20]
   1c458:	mov	r3, r0
   1c45c:	ldr	r0, [r6, #4]
   1c460:	uxtb	r1, r0
   1c464:	cmp	r1, #2
   1c468:	beq	1d200 <ftello64@plt+0xb918>
   1c46c:	mov	r9, #1
   1c470:	uxtb	r1, r0
   1c474:	str	r8, [sp, #32]
   1c478:	mov	r2, r6
   1c47c:	ldr	r5, [sp, #36]	; 0x24
   1c480:	cmp	r1, #21
   1c484:	moveq	r1, #1
   1c488:	bfieq	r0, r1, #0, #8
   1c48c:	mov	r1, sl
   1c490:	streq	r0, [r6, #4]
   1c494:	sub	r0, fp, #80	; 0x50
   1c498:	str	r0, [fp, #-36]	; 0xffffffdc
   1c49c:	mov	r0, #3
   1c4a0:	str	r0, [fp, #-40]	; 0xffffffd8
   1c4a4:	mov	r0, #1
   1c4a8:	str	r5, [sp]
   1c4ac:	str	r0, [sp, #4]
   1c4b0:	sub	r0, fp, #40	; 0x28
   1c4b4:	bl	1d7e0 <ftello64@plt+0xbef8>
   1c4b8:	cmp	r0, #0
   1c4bc:	bne	1d1f0 <ftello64@plt+0xb908>
   1c4c0:	and	r0, r5, #65536	; 0x10000
   1c4c4:	mov	r2, r5
   1c4c8:	str	r0, [sp, #24]
   1c4cc:	mov	r0, #0
   1c4d0:	str	r0, [sp, #12]
   1c4d4:	mov	r0, #0
   1c4d8:	str	r0, [sp, #8]
   1c4dc:	ldr	r5, [sp, #20]
   1c4e0:	mov	r0, r5
   1c4e4:	mov	r1, sl
   1c4e8:	bl	1d678 <ftello64@plt+0xbd90>
   1c4ec:	ldr	r7, [fp, #-40]	; 0xffffffd8
   1c4f0:	ldr	r6, [sp, #16]
   1c4f4:	mov	r8, r0
   1c4f8:	cmp	r7, #2
   1c4fc:	beq	1c67c <ftello64@plt+0xad94>
   1c500:	cmp	r7, #4
   1c504:	bne	1c540 <ftello64@plt+0xac58>
   1c508:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c50c:	ldr	r0, [sl, #64]	; 0x40
   1c510:	sub	r3, fp, #32
   1c514:	str	r1, [sp]
   1c518:	ldr	r1, [sp, #36]	; 0x24
   1c51c:	str	r1, [sp, #4]
   1c520:	mov	r1, r4
   1c524:	ldr	r2, [sp, #32]
   1c528:	bl	1daa4 <ftello64@plt+0xc1bc>
   1c52c:	ldr	r2, [sp, #20]
   1c530:	cmp	r0, #0
   1c534:	str	r0, [r6]
   1c538:	beq	1c6b8 <ftello64@plt+0xadd0>
   1c53c:	b	1d35c <ftello64@plt+0xba74>
   1c540:	ldr	r0, [sp, #20]
   1c544:	mov	r6, #7
   1c548:	str	r9, [sp, #28]
   1c54c:	ldrb	r0, [r0, #4]
   1c550:	cmp	r0, #22
   1c554:	beq	1c564 <ftello64@plt+0xac7c>
   1c558:	cmp	r0, #2
   1c55c:	bne	1c65c <ftello64@plt+0xad74>
   1c560:	b	1d354 <ftello64@plt+0xba6c>
   1c564:	ldr	r0, [sl, #40]	; 0x28
   1c568:	ldr	r2, [sp, #36]	; 0x24
   1c56c:	mov	r1, sl
   1c570:	add	r0, r0, r8
   1c574:	str	r0, [sl, #40]	; 0x28
   1c578:	add	r0, sp, #48	; 0x30
   1c57c:	bl	1d678 <ftello64@plt+0xbd90>
   1c580:	mov	r3, r0
   1c584:	ldrb	r0, [sp, #52]	; 0x34
   1c588:	cmp	r0, #21
   1c58c:	beq	1c644 <ftello64@plt+0xad5c>
   1c590:	cmp	r0, #2
   1c594:	beq	1d354 <ftello64@plt+0xba6c>
   1c598:	mov	r0, #3
   1c59c:	ldr	r5, [sp, #36]	; 0x24
   1c5a0:	mov	r1, sl
   1c5a4:	add	r2, sp, #48	; 0x30
   1c5a8:	str	r0, [fp, #-48]	; 0xffffffd0
   1c5ac:	add	r0, sp, #56	; 0x38
   1c5b0:	str	r0, [fp, #-44]	; 0xffffffd4
   1c5b4:	mov	r0, #1
   1c5b8:	str	r0, [sp, #4]
   1c5bc:	sub	r0, fp, #48	; 0x30
   1c5c0:	str	r5, [sp]
   1c5c4:	bl	1d7e0 <ftello64@plt+0xbef8>
   1c5c8:	cmp	r0, #0
   1c5cc:	bne	1d1f0 <ftello64@plt+0xb908>
   1c5d0:	ldr	r0, [sp, #20]
   1c5d4:	mov	r1, sl
   1c5d8:	mov	r2, r5
   1c5dc:	bl	1d678 <ftello64@plt+0xbd90>
   1c5e0:	ldr	sl, [fp, #-48]	; 0xffffffd0
   1c5e4:	mov	r6, #11
   1c5e8:	cmp	sl, #2
   1c5ec:	cmpne	sl, #4
   1c5f0:	beq	1d350 <ftello64@plt+0xba68>
   1c5f4:	mov	r8, r0
   1c5f8:	cmp	r7, #3
   1c5fc:	bne	1c610 <ftello64@plt+0xad28>
   1c600:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c604:	bl	11750 <strlen@plt>
   1c608:	cmp	r0, #1
   1c60c:	bhi	1d34c <ftello64@plt+0xba64>
   1c610:	cmp	sl, #3
   1c614:	bne	1c628 <ftello64@plt+0xad40>
   1c618:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c61c:	bl	11750 <strlen@plt>
   1c620:	cmp	r0, #1
   1c624:	bhi	1d34c <ftello64@plt+0xba64>
   1c628:	ldr	r2, [sp, #20]
   1c62c:	cmp	r7, #3
   1c630:	beq	1c76c <ftello64@plt+0xae84>
   1c634:	cmp	r7, #0
   1c638:	mov	r5, #0
   1c63c:	ldrbeq	r5, [fp, #-36]	; 0xffffffdc
   1c640:	b	1c774 <ftello64@plt+0xae8c>
   1c644:	ldr	r0, [sl, #40]	; 0x28
   1c648:	mov	r1, #1
   1c64c:	sub	r0, r0, r8
   1c650:	str	r0, [sl, #40]	; 0x28
   1c654:	ldr	r0, [sp, #20]
   1c658:	strb	r1, [r0, #4]
   1c65c:	add	r0, pc, #8
   1c660:	ldr	r6, [sp, #16]
   1c664:	ldr	r9, [sp, #28]
   1c668:	ldr	pc, [r0, r7, lsl #2]
   1c66c:	andeq	ip, r1, r0, lsl r7
   1c670:	andeq	ip, r1, r4, lsr r7
   1c674:	andeq	ip, r1, ip, ror r6
   1c678:	andeq	ip, r1, ip, ror r6
   1c67c:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1c680:	mov	r0, r5
   1c684:	bl	11750 <strlen@plt>
   1c688:	cmp	r0, #1
   1c68c:	bne	1d230 <ftello64@plt+0xb948>
   1c690:	ldrb	r0, [r5]
   1c694:	mov	r3, #1
   1c698:	ubfx	r1, r0, #5, #3
   1c69c:	and	r0, r0, #31
   1c6a0:	ldr	r2, [r4, r1, lsl #2]
   1c6a4:	orr	r0, r2, r3, lsl r0
   1c6a8:	str	r0, [r4, r1, lsl #2]
   1c6ac:	mov	r0, #0
   1c6b0:	ldr	r2, [sp, #20]
   1c6b4:	str	r0, [r6]
   1c6b8:	ldrb	r0, [r2, #4]
   1c6bc:	cmp	r0, #21
   1c6c0:	beq	1c940 <ftello64@plt+0xb058>
   1c6c4:	cmp	r0, #2
   1c6c8:	ldr	r0, [sp, #36]	; 0x24
   1c6cc:	beq	1d1f8 <ftello64@plt+0xb910>
   1c6d0:	sub	r1, fp, #80	; 0x50
   1c6d4:	mov	r3, r8
   1c6d8:	mov	r5, r2
   1c6dc:	str	r1, [fp, #-36]	; 0xffffffdc
   1c6e0:	mov	r1, #3
   1c6e4:	str	r1, [fp, #-40]	; 0xffffffd8
   1c6e8:	str	r0, [sp]
   1c6ec:	mov	r0, #0
   1c6f0:	mov	r1, sl
   1c6f4:	str	r0, [sp, #4]
   1c6f8:	sub	r0, fp, #40	; 0x28
   1c6fc:	bl	1d7e0 <ftello64@plt+0xbef8>
   1c700:	ldr	r2, [sp, #36]	; 0x24
   1c704:	cmp	r0, #0
   1c708:	beq	1c4e0 <ftello64@plt+0xabf8>
   1c70c:	b	1d1f0 <ftello64@plt+0xb908>
   1c710:	ldrb	r0, [fp, #-36]	; 0xffffffdc
   1c714:	mov	r3, #1
   1c718:	ubfx	r1, r0, #5, #3
   1c71c:	and	r0, r0, #31
   1c720:	ldr	r2, [r4, r1, lsl #2]
   1c724:	orr	r0, r2, r3, lsl r0
   1c728:	ldr	r2, [sp, #20]
   1c72c:	str	r0, [r4, r1, lsl #2]
   1c730:	b	1c6b8 <ftello64@plt+0xadd0>
   1c734:	ldr	r6, [sp, #32]
   1c738:	ldr	r0, [sp, #12]
   1c73c:	mov	r5, r9
   1c740:	ldr	r1, [r6, #20]
   1c744:	cmp	r0, r1
   1c748:	beq	1c8a8 <ftello64@plt+0xafc0>
   1c74c:	ldr	r0, [r6]
   1c750:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c754:	ldr	r2, [sp, #20]
   1c758:	add	r7, r1, #1
   1c75c:	mov	r9, r5
   1c760:	str	r7, [r6, #20]
   1c764:	str	r3, [r0, r1, lsl #2]
   1c768:	b	1c6b8 <ftello64@plt+0xadd0>
   1c76c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c770:	ldrb	r5, [r0]
   1c774:	cmp	sl, #3
   1c778:	beq	1c78c <ftello64@plt+0xaea4>
   1c77c:	cmp	sl, #0
   1c780:	mov	r9, #0
   1c784:	ldrbeq	r9, [fp, #-44]	; 0xffffffd4
   1c788:	b	1c794 <ftello64@plt+0xaeac>
   1c78c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c790:	ldrb	r9, [r0]
   1c794:	cmp	r7, #3
   1c798:	cmpne	r7, #0
   1c79c:	bne	1c7c4 <ftello64@plt+0xaedc>
   1c7a0:	ldr	r6, [sp, #44]	; 0x2c
   1c7a4:	ldr	r0, [r6, #92]	; 0x5c
   1c7a8:	cmp	r0, #2
   1c7ac:	blt	1c7cc <ftello64@plt+0xaee4>
   1c7b0:	mov	r0, r5
   1c7b4:	bl	117b0 <btowc@plt>
   1c7b8:	ldr	r2, [sp, #20]
   1c7bc:	mov	r5, r0
   1c7c0:	b	1c7cc <ftello64@plt+0xaee4>
   1c7c4:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1c7c8:	ldr	r6, [sp, #44]	; 0x2c
   1c7cc:	cmp	sl, #3
   1c7d0:	cmpne	sl, #0
   1c7d4:	bne	1c7f8 <ftello64@plt+0xaf10>
   1c7d8:	ldr	r0, [r6, #92]	; 0x5c
   1c7dc:	cmp	r0, #2
   1c7e0:	blt	1c7fc <ftello64@plt+0xaf14>
   1c7e4:	mov	r0, r9
   1c7e8:	bl	117b0 <btowc@plt>
   1c7ec:	ldr	r2, [sp, #20]
   1c7f0:	mov	r9, r0
   1c7f4:	b	1c7fc <ftello64@plt+0xaf14>
   1c7f8:	ldr	r9, [fp, #-44]	; 0xffffffd4
   1c7fc:	ldr	sl, [sp, #40]	; 0x28
   1c800:	cmn	r5, #1
   1c804:	mov	r6, #3
   1c808:	cmnne	r9, #1
   1c80c:	beq	1d354 <ftello64@plt+0xba6c>
   1c810:	ldr	r0, [sp, #24]
   1c814:	cmp	r0, #0
   1c818:	beq	1c828 <ftello64@plt+0xaf40>
   1c81c:	cmp	r5, r9
   1c820:	mov	r6, #11
   1c824:	bhi	1d354 <ftello64@plt+0xba6c>
   1c828:	ldr	r0, [sp, #44]	; 0x2c
   1c82c:	ldr	r0, [r0, #92]	; 0x5c
   1c830:	cmp	r0, #2
   1c834:	blt	1c864 <ftello64@plt+0xaf7c>
   1c838:	ldr	r7, [sp, #32]
   1c83c:	ldr	r1, [sp, #8]
   1c840:	ldr	r0, [r7, #32]
   1c844:	cmp	r1, r0
   1c848:	beq	1c8e0 <ftello64@plt+0xaff8>
   1c84c:	ldmib	r7, {r1, r6}
   1c850:	str	r5, [r1, r0, lsl #2]
   1c854:	ldr	r0, [r7, #32]
   1c858:	add	r1, r0, #1
   1c85c:	str	r1, [r7, #32]
   1c860:	str	r9, [r6, r0, lsl #2]
   1c864:	mov	r0, #0
   1c868:	mov	r6, #1
   1c86c:	cmp	r5, r0
   1c870:	cmpls	r0, r9
   1c874:	bhi	1c88c <ftello64@plt+0xafa4>
   1c878:	ubfx	r1, r0, #5, #3
   1c87c:	and	r3, r0, #31
   1c880:	ldr	r7, [r4, r1, lsl #2]
   1c884:	orr	r3, r7, r6, lsl r3
   1c888:	str	r3, [r4, r1, lsl #2]
   1c88c:	add	r0, r0, #1
   1c890:	cmp	r0, #256	; 0x100
   1c894:	bne	1c86c <ftello64@plt+0xaf84>
   1c898:	ldr	r6, [sp, #16]
   1c89c:	ldr	r9, [sp, #28]
   1c8a0:	mov	r0, #0
   1c8a4:	b	1c6b4 <ftello64@plt+0xadcc>
   1c8a8:	ldr	r1, [sp, #12]
   1c8ac:	mov	r0, #1
   1c8b0:	orr	r1, r0, r1, lsl #1
   1c8b4:	ldr	r0, [r6]
   1c8b8:	str	r1, [sp, #12]
   1c8bc:	lsl	r1, r1, #2
   1c8c0:	bl	25344 <ftello64@plt+0x13a5c>
   1c8c4:	cmp	r0, #0
   1c8c8:	beq	1d378 <ftello64@plt+0xba90>
   1c8cc:	ldr	r6, [sp, #32]
   1c8d0:	ldr	sl, [sp, #40]	; 0x28
   1c8d4:	str	r0, [r6]
   1c8d8:	ldr	r1, [r6, #20]
   1c8dc:	b	1c750 <ftello64@plt+0xae68>
   1c8e0:	ldr	r1, [sp, #8]
   1c8e4:	mov	r0, #1
   1c8e8:	orr	r1, r0, r1, lsl #1
   1c8ec:	ldr	r0, [r7, #4]
   1c8f0:	lsl	r6, r1, #2
   1c8f4:	str	r1, [sp, #8]
   1c8f8:	mov	r1, r6
   1c8fc:	bl	25344 <ftello64@plt+0x13a5c>
   1c900:	mov	sl, r0
   1c904:	ldr	r0, [r7, #8]
   1c908:	mov	r1, r6
   1c90c:	bl	25344 <ftello64@plt+0x13a5c>
   1c910:	mov	r6, r0
   1c914:	cmp	sl, #0
   1c918:	mov	r0, sl
   1c91c:	cmpne	r6, #0
   1c920:	beq	1d390 <ftello64@plt+0xbaa8>
   1c924:	ldr	r7, [sp, #32]
   1c928:	mov	r1, r0
   1c92c:	stmib	r7, {r0, r6}
   1c930:	ldr	r0, [r7, #32]
   1c934:	ldr	sl, [sp, #40]	; 0x28
   1c938:	ldr	r2, [sp, #20]
   1c93c:	b	1c850 <ftello64@plt+0xaf68>
   1c940:	ldr	r0, [sl, #40]	; 0x28
   1c944:	ldr	r2, [sp, #44]	; 0x2c
   1c948:	cmp	r9, #0
   1c94c:	add	r0, r0, r8
   1c950:	str	r0, [sl, #40]	; 0x28
   1c954:	beq	1c978 <ftello64@plt+0xb090>
   1c958:	mov	r0, #0
   1c95c:	add	r1, r4, r0
   1c960:	add	r0, r0, #16
   1c964:	vld1.32	{d16-d17}, [r1]
   1c968:	cmp	r0, #32
   1c96c:	vmvn	q8, q8
   1c970:	vst1.32	{d16-d17}, [r1]
   1c974:	bne	1c95c <ftello64@plt+0xb074>
   1c978:	ldr	r0, [r2, #92]	; 0x5c
   1c97c:	ldr	r8, [sp, #32]
   1c980:	cmp	r0, #2
   1c984:	blt	1c9b0 <ftello64@plt+0xb0c8>
   1c988:	ldr	r1, [sp, #44]	; 0x2c
   1c98c:	mov	r2, #0
   1c990:	ldr	r1, [r1, #60]	; 0x3c
   1c994:	ldr	r3, [r1, r2, lsl #2]
   1c998:	ldr	r7, [r4, r2, lsl #2]
   1c99c:	and	r3, r7, r3
   1c9a0:	str	r3, [r4, r2, lsl #2]
   1c9a4:	add	r2, r2, #1
   1c9a8:	cmp	r2, #8
   1c9ac:	bne	1c994 <ftello64@plt+0xb0ac>
   1c9b0:	ldr	r1, [r8, #20]
   1c9b4:	cmp	r1, #0
   1c9b8:	bne	1c9e0 <ftello64@plt+0xb0f8>
   1c9bc:	ldr	r1, [r8, #24]
   1c9c0:	cmp	r1, #0
   1c9c4:	bne	1c9e0 <ftello64@plt+0xb0f8>
   1c9c8:	ldr	r1, [r8, #28]
   1c9cc:	cmp	r1, #0
   1c9d0:	bne	1c9e0 <ftello64@plt+0xb0f8>
   1c9d4:	ldr	r1, [r8, #32]
   1c9d8:	cmp	r1, #0
   1c9dc:	beq	1d1a0 <ftello64@plt+0xb8b8>
   1c9e0:	ldr	r6, [sp, #44]	; 0x2c
   1c9e4:	add	r3, sp, #56	; 0x38
   1c9e8:	mov	r1, #0
   1c9ec:	mov	r2, #0
   1c9f0:	mov	r5, #0
   1c9f4:	ldrb	r0, [r6, #88]	; 0x58
   1c9f8:	orr	r0, r0, #2
   1c9fc:	strb	r0, [r6, #88]	; 0x58
   1ca00:	mov	r0, #6
   1ca04:	str	r8, [sp, #56]	; 0x38
   1ca08:	str	r0, [sp, #60]	; 0x3c
   1ca0c:	mov	r0, r6
   1ca10:	bl	1d3a4 <ftello64@plt+0xbabc>
   1ca14:	cmp	r0, #0
   1ca18:	beq	1d380 <ftello64@plt+0xba98>
   1ca1c:	mov	r9, r0
   1ca20:	ldr	r0, [r4, r5, lsl #2]
   1ca24:	cmp	r0, #0
   1ca28:	bne	1ca44 <ftello64@plt+0xb15c>
   1ca2c:	add	r5, r5, #1
   1ca30:	cmp	r5, #8
   1ca34:	bne	1ca20 <ftello64@plt+0xb138>
   1ca38:	mov	r0, r4
   1ca3c:	bl	15074 <ftello64@plt+0x378c>
   1ca40:	b	1ca9c <ftello64@plt+0xb1b4>
   1ca44:	mov	r0, #3
   1ca48:	str	r4, [sp, #56]	; 0x38
   1ca4c:	add	r3, sp, #56	; 0x38
   1ca50:	mov	r1, #0
   1ca54:	mov	r2, #0
   1ca58:	mov	r5, #0
   1ca5c:	str	r0, [sp, #60]	; 0x3c
   1ca60:	mov	r0, r6
   1ca64:	bl	1d3a4 <ftello64@plt+0xbabc>
   1ca68:	cmp	r0, #0
   1ca6c:	beq	1d380 <ftello64@plt+0xba98>
   1ca70:	mov	r1, r0
   1ca74:	mov	r0, #10
   1ca78:	sub	r3, fp, #80	; 0x50
   1ca7c:	mov	r2, r9
   1ca80:	str	r0, [fp, #-76]	; 0xffffffb4
   1ca84:	str	r5, [fp, #-80]	; 0xffffffb0
   1ca88:	mov	r0, r6
   1ca8c:	bl	1d3a4 <ftello64@plt+0xbabc>
   1ca90:	mov	r9, r0
   1ca94:	cmp	r0, #0
   1ca98:	beq	1d380 <ftello64@plt+0xba98>
   1ca9c:	cmp	r9, #0
   1caa0:	bne	1cac0 <ftello64@plt+0xb1d8>
   1caa4:	ldr	r6, [sp, #16]
   1caa8:	ldr	r2, [sp, #36]	; 0x24
   1caac:	ldr	r5, [sp, #20]
   1cab0:	ldr	r0, [r6]
   1cab4:	cmp	r0, #0
   1cab8:	beq	1cacc <ftello64@plt+0xb1e4>
   1cabc:	b	1d070 <ftello64@plt+0xb788>
   1cac0:	ldr	r2, [sp, #36]	; 0x24
   1cac4:	ldr	r5, [sp, #20]
   1cac8:	ldr	r6, [sp, #16]
   1cacc:	mov	r0, r5
   1cad0:	mov	r1, sl
   1cad4:	str	r6, [sp, #16]
   1cad8:	bl	1b584 <ftello64@plt+0x9c9c>
   1cadc:	ldr	r1, [sl, #40]	; 0x28
   1cae0:	ldr	r2, [sp, #36]	; 0x24
   1cae4:	ldr	r3, [sp, #20]
   1cae8:	mov	r7, #0
   1caec:	sub	r4, fp, #80	; 0x50
   1caf0:	add	r0, r1, r0
   1caf4:	str	r0, [sl, #40]	; 0x28
   1caf8:	and	r0, r2, #16777216	; 0x1000000
   1cafc:	str	r0, [sp, #24]
   1cb00:	and	r0, r2, #2097152	; 0x200000
   1cb04:	str	r0, [sp, #12]
   1cb08:	ldrb	r0, [r3, #4]
   1cb0c:	cmp	r0, #23
   1cb10:	bhi	1d004 <ftello64@plt+0xb71c>
   1cb14:	movw	r6, #2048	; 0x800
   1cb18:	mov	r1, #1
   1cb1c:	movt	r6, #140	; 0x8c
   1cb20:	tst	r6, r1, lsl r0
   1cb24:	beq	1d004 <ftello64@plt+0xb71c>
   1cb28:	cmp	r0, #23
   1cb2c:	bne	1cb88 <ftello64@plt+0xb2a0>
   1cb30:	ldr	r0, [r3]
   1cb34:	ldr	r5, [r3, #4]
   1cb38:	mov	r1, r3
   1cb3c:	mov	r8, sl
   1cb40:	str	r0, [sp, #32]
   1cb44:	ldr	r0, [sl, #40]	; 0x28
   1cb48:	str	r0, [sp, #28]
   1cb4c:	mov	r0, sl
   1cb50:	mov	sl, r3
   1cb54:	bl	1e334 <ftello64@plt+0xca4c>
   1cb58:	cmn	r0, #1
   1cb5c:	bne	1cba4 <ftello64@plt+0xb2bc>
   1cb60:	ldrb	r0, [sl, #4]
   1cb64:	mov	r3, sl
   1cb68:	cmp	r0, #1
   1cb6c:	bne	1cde8 <ftello64@plt+0xb500>
   1cb70:	ldrb	r1, [r3]
   1cb74:	cmp	r1, #44	; 0x2c
   1cb78:	bne	1cde8 <ftello64@plt+0xb500>
   1cb7c:	ldr	r2, [sp, #36]	; 0x24
   1cb80:	mov	r6, #0
   1cb84:	b	1cbbc <ftello64@plt+0xb2d4>
   1cb88:	cmp	r0, #19
   1cb8c:	sub	r0, r0, #18
   1cb90:	mvn	sl, #0
   1cb94:	clz	r0, r0
   1cb98:	movweq	sl, #1
   1cb9c:	lsr	r6, r0, #5
   1cba0:	b	1cc30 <ftello64@plt+0xb348>
   1cba4:	ldr	r2, [sp, #36]	; 0x24
   1cba8:	mov	r6, r0
   1cbac:	cmn	r0, #2
   1cbb0:	mov	r3, sl
   1cbb4:	beq	1ce04 <ftello64@plt+0xb51c>
   1cbb8:	ldr	r0, [r3, #4]
   1cbbc:	uxtb	r0, r0
   1cbc0:	mov	sl, r6
   1cbc4:	cmp	r0, #24
   1cbc8:	beq	1cc00 <ftello64@plt+0xb318>
   1cbcc:	cmp	r0, #1
   1cbd0:	bne	1ce04 <ftello64@plt+0xb51c>
   1cbd4:	ldrb	r0, [r3]
   1cbd8:	cmp	r0, #44	; 0x2c
   1cbdc:	bne	1ce04 <ftello64@plt+0xb51c>
   1cbe0:	ldr	r0, [sp, #40]	; 0x28
   1cbe4:	mov	r1, r3
   1cbe8:	bl	1e334 <ftello64@plt+0xca4c>
   1cbec:	ldr	r3, [sp, #20]
   1cbf0:	ldr	r2, [sp, #36]	; 0x24
   1cbf4:	mov	sl, r0
   1cbf8:	cmn	r0, #2
   1cbfc:	beq	1ce04 <ftello64@plt+0xb51c>
   1cc00:	cmn	sl, #1
   1cc04:	beq	1cc10 <ftello64@plt+0xb328>
   1cc08:	cmp	r6, sl
   1cc0c:	bgt	1cfc4 <ftello64@plt+0xb6dc>
   1cc10:	ldrb	r0, [r3, #4]
   1cc14:	cmp	r0, #24
   1cc18:	bne	1cfc4 <ftello64@plt+0xb6dc>
   1cc1c:	cmn	sl, #1
   1cc20:	mov	r0, sl
   1cc24:	moveq	r0, r6
   1cc28:	cmp	r0, #32768	; 0x8000
   1cc2c:	bge	1cfec <ftello64@plt+0xb704>
   1cc30:	ldr	r5, [sp, #40]	; 0x28
   1cc34:	mov	r0, r3
   1cc38:	mov	r1, r5
   1cc3c:	bl	1b584 <ftello64@plt+0x9c9c>
   1cc40:	ldr	r1, [r5, #40]	; 0x28
   1cc44:	cmp	r9, #0
   1cc48:	add	r0, r1, r0
   1cc4c:	str	r0, [r5, #40]	; 0x28
   1cc50:	mov	r5, #0
   1cc54:	beq	1ce48 <ftello64@plt+0xb560>
   1cc58:	orrs	r0, sl, r6
   1cc5c:	beq	1ce58 <ftello64@plt+0xb570>
   1cc60:	mov	r0, #0
   1cc64:	cmp	r6, #1
   1cc68:	mov	r8, r9
   1cc6c:	str	r0, [sp, #32]
   1cc70:	str	r9, [sp, #28]
   1cc74:	bge	1cebc <ftello64@plt+0xb5d4>
   1cc78:	ldrb	r0, [r8, #24]
   1cc7c:	cmp	r0, #17
   1cc80:	bne	1ccf4 <ftello64@plt+0xb40c>
   1cc84:	ldr	r0, [r8, #20]
   1cc88:	mov	r2, r8
   1cc8c:	mov	r1, r2
   1cc90:	ldr	r2, [r2, #4]
   1cc94:	cmp	r2, #0
   1cc98:	bne	1cc8c <ftello64@plt+0xb3a4>
   1cc9c:	ldr	r2, [r1, #8]
   1cca0:	cmp	r2, #0
   1cca4:	bne	1cc8c <ftello64@plt+0xb3a4>
   1cca8:	ldr	r2, [r1, #24]
   1ccac:	uxtb	r3, r2
   1ccb0:	cmp	r3, #17
   1ccb4:	bne	1ccc8 <ftello64@plt+0xb3e0>
   1ccb8:	ldr	r3, [r1, #20]
   1ccbc:	cmp	r3, r0
   1ccc0:	orreq	r2, r2, #524288	; 0x80000
   1ccc4:	streq	r2, [r1, #24]
   1ccc8:	ldr	r3, [r1]
   1cccc:	cmp	r3, #0
   1ccd0:	beq	1ccf4 <ftello64@plt+0xb40c>
   1ccd4:	ldr	r2, [r3, #8]
   1ccd8:	cmp	r2, r1
   1ccdc:	mov	r1, r3
   1cce0:	beq	1cca8 <ftello64@plt+0xb3c0>
   1cce4:	cmp	r2, #0
   1cce8:	mov	r1, r3
   1ccec:	beq	1cca8 <ftello64@plt+0xb3c0>
   1ccf0:	b	1cc8c <ftello64@plt+0xb3a4>
   1ccf4:	cmn	sl, #1
   1ccf8:	mov	r0, #10
   1ccfc:	str	r7, [fp, #-80]	; 0xffffffb0
   1cd00:	mov	r1, r8
   1cd04:	mov	r2, #0
   1cd08:	mov	r3, r4
   1cd0c:	movweq	r0, #11
   1cd10:	str	r0, [fp, #-76]	; 0xffffffb4
   1cd14:	ldr	r0, [sp, #44]	; 0x2c
   1cd18:	bl	1d3a4 <ftello64@plt+0xbabc>
   1cd1c:	cmp	r0, #0
   1cd20:	beq	1cf58 <ftello64@plt+0xb670>
   1cd24:	mov	r5, r0
   1cd28:	add	r0, r6, #2
   1cd2c:	cmp	r0, sl
   1cd30:	ble	1cd68 <ftello64@plt+0xb480>
   1cd34:	ldr	r1, [sp, #32]
   1cd38:	ldr	sl, [sp, #40]	; 0x28
   1cd3c:	cmp	r1, #0
   1cd40:	beq	1ce34 <ftello64@plt+0xb54c>
   1cd44:	mov	r0, #16
   1cd48:	mov	r2, r5
   1cd4c:	mov	r3, r4
   1cd50:	str	r0, [fp, #-76]	; 0xffffffb4
   1cd54:	ldr	r0, [sp, #44]	; 0x2c
   1cd58:	str	r7, [fp, #-80]	; 0xffffffb0
   1cd5c:	bl	1d3a4 <ftello64@plt+0xbabc>
   1cd60:	mov	r5, r0
   1cd64:	b	1cf6c <ftello64@plt+0xb684>
   1cd68:	add	r6, r6, #1
   1cd6c:	ldr	r9, [sp, #44]	; 0x2c
   1cd70:	mov	r0, r8
   1cd74:	mov	r1, r9
   1cd78:	bl	1e3e0 <ftello64@plt+0xcaf8>
   1cd7c:	mov	r8, r0
   1cd80:	mov	r0, #16
   1cd84:	mov	r1, r5
   1cd88:	mov	r3, r4
   1cd8c:	str	r0, [fp, #-76]	; 0xffffffb4
   1cd90:	mov	r0, r9
   1cd94:	mov	r2, r8
   1cd98:	str	r7, [fp, #-80]	; 0xffffffb0
   1cd9c:	bl	1d3a4 <ftello64@plt+0xbabc>
   1cda0:	cmp	r8, #0
   1cda4:	movne	r1, r0
   1cda8:	cmpne	r0, #0
   1cdac:	beq	1cf58 <ftello64@plt+0xb670>
   1cdb0:	mov	r0, #10
   1cdb4:	mov	r2, #0
   1cdb8:	mov	r3, r4
   1cdbc:	str	r0, [fp, #-76]	; 0xffffffb4
   1cdc0:	ldr	r0, [sp, #44]	; 0x2c
   1cdc4:	str	r7, [fp, #-80]	; 0xffffffb0
   1cdc8:	bl	1d3a4 <ftello64@plt+0xbabc>
   1cdcc:	cmp	r0, #0
   1cdd0:	beq	1cf58 <ftello64@plt+0xb670>
   1cdd4:	add	r6, r6, #1
   1cdd8:	mov	r5, r0
   1cddc:	cmp	r6, sl
   1cde0:	blt	1cd6c <ftello64@plt+0xb484>
   1cde4:	b	1cd34 <ftello64@plt+0xb44c>
   1cde8:	ldr	r0, [sp, #16]
   1cdec:	ldr	r2, [sp, #36]	; 0x24
   1cdf0:	mov	r1, #10
   1cdf4:	mov	r5, #0
   1cdf8:	mov	sl, r8
   1cdfc:	str	r1, [r0]
   1ce00:	b	1cf78 <ftello64@plt+0xb690>
   1ce04:	ldr	r0, [sp, #12]
   1ce08:	cmp	r0, #0
   1ce0c:	beq	1cfd0 <ftello64@plt+0xb6e8>
   1ce10:	ldr	sl, [sp, #40]	; 0x28
   1ce14:	ldr	r0, [sp, #28]
   1ce18:	str	r0, [sl, #40]	; 0x28
   1ce1c:	mov	r0, #1
   1ce20:	bfi	r5, r0, #0, #8
   1ce24:	ldr	r0, [sp, #32]
   1ce28:	stm	r3, {r0, r5}
   1ce2c:	mov	r5, r9
   1ce30:	b	1cf78 <ftello64@plt+0xb690>
   1ce34:	ldr	r2, [sp, #36]	; 0x24
   1ce38:	ldr	r3, [sp, #20]
   1ce3c:	clz	r0, r5
   1ce40:	lsr	r0, r0, #5
   1ce44:	b	1cf98 <ftello64@plt+0xb6b0>
   1ce48:	ldr	sl, [sp, #40]	; 0x28
   1ce4c:	ldr	r2, [sp, #36]	; 0x24
   1ce50:	ldr	r3, [sp, #20]
   1ce54:	b	1cf78 <ftello64@plt+0xb690>
   1ce58:	ldr	sl, [sp, #40]	; 0x28
   1ce5c:	mov	r0, r9
   1ce60:	mov	r5, r0
   1ce64:	ldr	r0, [r0, #4]
   1ce68:	cmp	r0, #0
   1ce6c:	bne	1ce60 <ftello64@plt+0xb578>
   1ce70:	ldr	r0, [r5, #8]
   1ce74:	cmp	r0, #0
   1ce78:	bne	1ce60 <ftello64@plt+0xb578>
   1ce7c:	add	r0, r5, #20
   1ce80:	bl	1a96c <ftello64@plt+0x9084>
   1ce84:	ldr	r1, [r5]
   1ce88:	cmp	r1, #0
   1ce8c:	beq	1ceb0 <ftello64@plt+0xb5c8>
   1ce90:	ldr	r0, [r1, #8]
   1ce94:	cmp	r0, r5
   1ce98:	mov	r5, r1
   1ce9c:	beq	1ce7c <ftello64@plt+0xb594>
   1cea0:	cmp	r0, #0
   1cea4:	mov	r5, r1
   1cea8:	beq	1ce7c <ftello64@plt+0xb594>
   1ceac:	b	1ce60 <ftello64@plt+0xb578>
   1ceb0:	ldr	r2, [sp, #36]	; 0x24
   1ceb4:	ldr	r3, [sp, #20]
   1ceb8:	b	1cffc <ftello64@plt+0xb714>
   1cebc:	ldr	r9, [sp, #28]
   1cec0:	str	r9, [sp, #32]
   1cec4:	beq	1cf28 <ftello64@plt+0xb640>
   1cec8:	ldr	r0, [sp, #28]
   1cecc:	sub	r5, r6, #1
   1ced0:	mov	r9, r0
   1ced4:	str	r0, [sp, #32]
   1ced8:	ldr	r8, [sp, #44]	; 0x2c
   1cedc:	mov	r0, r9
   1cee0:	mov	r1, r8
   1cee4:	bl	1e3e0 <ftello64@plt+0xcaf8>
   1cee8:	ldr	r1, [sp, #32]
   1ceec:	mov	r9, r0
   1cef0:	mov	r0, #16
   1cef4:	mov	r3, r4
   1cef8:	str	r0, [fp, #-76]	; 0xffffffb4
   1cefc:	mov	r0, r8
   1cf00:	mov	r2, r9
   1cf04:	str	r7, [fp, #-80]	; 0xffffffb0
   1cf08:	bl	1d3a4 <ftello64@plt+0xbabc>
   1cf0c:	str	r0, [sp, #32]
   1cf10:	cmp	r9, #0
   1cf14:	ldrne	r0, [sp, #32]
   1cf18:	cmpne	r0, #0
   1cf1c:	beq	1cf58 <ftello64@plt+0xb670>
   1cf20:	subs	r5, r5, #1
   1cf24:	bne	1ced8 <ftello64@plt+0xb5f0>
   1cf28:	cmp	r6, sl
   1cf2c:	bne	1cf40 <ftello64@plt+0xb658>
   1cf30:	ldr	sl, [sp, #40]	; 0x28
   1cf34:	ldr	r2, [sp, #36]	; 0x24
   1cf38:	ldr	r5, [sp, #32]
   1cf3c:	b	1ce38 <ftello64@plt+0xb550>
   1cf40:	ldr	r1, [sp, #44]	; 0x2c
   1cf44:	mov	r0, r9
   1cf48:	bl	1e3e0 <ftello64@plt+0xcaf8>
   1cf4c:	mov	r8, r0
   1cf50:	cmp	r0, #0
   1cf54:	bne	1cc78 <ftello64@plt+0xb390>
   1cf58:	ldr	r0, [sp, #16]
   1cf5c:	ldr	sl, [sp, #40]	; 0x28
   1cf60:	mov	r1, #12
   1cf64:	mov	r5, #0
   1cf68:	str	r1, [r0]
   1cf6c:	ldr	r2, [sp, #36]	; 0x24
   1cf70:	ldr	r3, [sp, #20]
   1cf74:	ldr	r9, [sp, #28]
   1cf78:	clz	r0, r5
   1cf7c:	cmp	r5, #0
   1cf80:	lsr	r0, r0, #5
   1cf84:	bne	1cf98 <ftello64@plt+0xb6b0>
   1cf88:	ldr	r1, [sp, #16]
   1cf8c:	ldr	r1, [r1]
   1cf90:	cmp	r1, #0
   1cf94:	bne	1d144 <ftello64@plt+0xb85c>
   1cf98:	ldr	r1, [sp, #24]
   1cf9c:	mov	r9, r5
   1cfa0:	cmp	r1, #0
   1cfa4:	beq	1cb08 <ftello64@plt+0xb220>
   1cfa8:	ldrb	r1, [r3, #4]
   1cfac:	cmp	r1, #23
   1cfb0:	beq	1d00c <ftello64@plt+0xb724>
   1cfb4:	cmp	r1, #11
   1cfb8:	mov	r9, r5
   1cfbc:	bne	1cb08 <ftello64@plt+0xb220>
   1cfc0:	b	1d00c <ftello64@plt+0xb724>
   1cfc4:	ldr	r0, [sp, #16]
   1cfc8:	mov	r1, #10
   1cfcc:	b	1cff4 <ftello64@plt+0xb70c>
   1cfd0:	ldrb	r0, [r3, #4]
   1cfd4:	ldr	r1, [sp, #16]
   1cfd8:	cmp	r0, #2
   1cfdc:	mov	r0, #10
   1cfe0:	movweq	r0, #9
   1cfe4:	str	r0, [r1]
   1cfe8:	b	1cff8 <ftello64@plt+0xb710>
   1cfec:	ldr	r0, [sp, #16]
   1cff0:	mov	r1, #15
   1cff4:	str	r1, [r0]
   1cff8:	ldr	sl, [sp, #40]	; 0x28
   1cffc:	mov	r5, #0
   1d000:	b	1cf78 <ftello64@plt+0xb690>
   1d004:	mov	r8, r9
   1d008:	b	1d074 <ftello64@plt+0xb78c>
   1d00c:	cmp	r0, #0
   1d010:	bne	1d064 <ftello64@plt+0xb77c>
   1d014:	mov	r4, r5
   1d018:	ldr	r5, [r5, #4]
   1d01c:	cmp	r5, #0
   1d020:	bne	1d014 <ftello64@plt+0xb72c>
   1d024:	ldr	r5, [r4, #8]
   1d028:	cmp	r5, #0
   1d02c:	bne	1d014 <ftello64@plt+0xb72c>
   1d030:	add	r0, r4, #20
   1d034:	bl	1a96c <ftello64@plt+0x9084>
   1d038:	ldr	r0, [r4]
   1d03c:	cmp	r0, #0
   1d040:	beq	1d064 <ftello64@plt+0xb77c>
   1d044:	ldr	r5, [r0, #8]
   1d048:	cmp	r5, r4
   1d04c:	mov	r4, r0
   1d050:	beq	1d030 <ftello64@plt+0xb748>
   1d054:	cmp	r5, #0
   1d058:	mov	r4, r0
   1d05c:	beq	1d030 <ftello64@plt+0xb748>
   1d060:	b	1d014 <ftello64@plt+0xb72c>
   1d064:	ldr	r1, [sp, #16]
   1d068:	mov	r0, #13
   1d06c:	str	r0, [r1]
   1d070:	mov	r8, #0
   1d074:	mov	r0, r8
   1d078:	sub	sp, fp, #28
   1d07c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d080:	mov	r5, #9
   1d084:	mov	r0, #6
   1d088:	str	r0, [r4]
   1d08c:	mov	r0, r6
   1d090:	mov	r1, #0
   1d094:	mov	r2, #0
   1d098:	mov	r3, r4
   1d09c:	mov	r8, #0
   1d0a0:	bl	1d3a4 <ftello64@plt+0xbabc>
   1d0a4:	mov	r7, r0
   1d0a8:	mov	r0, r6
   1d0ac:	mov	r1, #0
   1d0b0:	mov	r2, #0
   1d0b4:	mov	r3, r4
   1d0b8:	str	r5, [r4]
   1d0bc:	bl	1d3a4 <ftello64@plt+0xbabc>
   1d0c0:	mov	r4, r0
   1d0c4:	mov	r0, #10
   1d0c8:	sub	r3, fp, #80	; 0x50
   1d0cc:	mov	r1, r7
   1d0d0:	str	r0, [fp, #-76]	; 0xffffffb4
   1d0d4:	mov	r0, r6
   1d0d8:	mov	r2, r4
   1d0dc:	str	r8, [fp, #-80]	; 0xffffffb0
   1d0e0:	bl	1d3a4 <ftello64@plt+0xbabc>
   1d0e4:	cmp	r7, #0
   1d0e8:	cmpne	r4, #0
   1d0ec:	bne	1d114 <ftello64@plt+0xb82c>
   1d0f0:	mov	r0, #12
   1d0f4:	str	r0, [r9]
   1d0f8:	b	1d074 <ftello64@plt+0xb78c>
   1d0fc:	mov	r0, r6
   1d100:	mov	r1, #0
   1d104:	mov	r2, #0
   1d108:	mov	r3, r4
   1d10c:	mov	r8, #0
   1d110:	bl	1d3a4 <ftello64@plt+0xbabc>
   1d114:	mov	r5, r0
   1d118:	cmp	r0, #0
   1d11c:	beq	1d0f0 <ftello64@plt+0xb808>
   1d120:	ldr	r0, [sp, #20]
   1d124:	ldr	r2, [sp, #36]	; 0x24
   1d128:	mov	r1, sl
   1d12c:	bl	1b584 <ftello64@plt+0x9c9c>
   1d130:	ldr	r1, [sl, #40]	; 0x28
   1d134:	mov	r8, r5
   1d138:	add	r0, r1, r0
   1d13c:	str	r0, [sl, #40]	; 0x28
   1d140:	b	1d074 <ftello64@plt+0xb78c>
   1d144:	mov	r8, #0
   1d148:	cmp	r9, #0
   1d14c:	beq	1d074 <ftello64@plt+0xb78c>
   1d150:	mov	r5, r9
   1d154:	ldr	r9, [r9, #4]
   1d158:	cmp	r9, #0
   1d15c:	bne	1d150 <ftello64@plt+0xb868>
   1d160:	ldr	r9, [r5, #8]
   1d164:	cmp	r9, #0
   1d168:	bne	1d150 <ftello64@plt+0xb868>
   1d16c:	add	r0, r5, #20
   1d170:	bl	1a96c <ftello64@plt+0x9084>
   1d174:	ldr	r0, [r5]
   1d178:	cmp	r0, #0
   1d17c:	beq	1d074 <ftello64@plt+0xb78c>
   1d180:	ldr	r9, [r0, #8]
   1d184:	cmp	r9, r5
   1d188:	mov	r5, r0
   1d18c:	beq	1d16c <ftello64@plt+0xb884>
   1d190:	cmp	r9, #0
   1d194:	mov	r5, r0
   1d198:	beq	1d16c <ftello64@plt+0xb884>
   1d19c:	b	1d150 <ftello64@plt+0xb868>
   1d1a0:	cmp	r0, #2
   1d1a4:	blt	1d1c0 <ftello64@plt+0xb8d8>
   1d1a8:	ldr	r0, [r8, #36]	; 0x24
   1d1ac:	cmp	r0, #0
   1d1b0:	bne	1c9e0 <ftello64@plt+0xb0f8>
   1d1b4:	ldrb	r0, [r8, #16]
   1d1b8:	tst	r0, #1
   1d1bc:	bne	1c9e0 <ftello64@plt+0xb0f8>
   1d1c0:	mov	r0, r8
   1d1c4:	bl	1a9fc <ftello64@plt+0x9114>
   1d1c8:	mov	r0, #3
   1d1cc:	str	r4, [sp, #56]	; 0x38
   1d1d0:	add	r3, sp, #56	; 0x38
   1d1d4:	mov	r1, #0
   1d1d8:	mov	r2, #0
   1d1dc:	str	r0, [sp, #60]	; 0x3c
   1d1e0:	ldr	r0, [sp, #44]	; 0x2c
   1d1e4:	b	1ca8c <ftello64@plt+0xb1a4>
   1d1e8:	mov	r0, #12
   1d1ec:	b	1c3fc <ftello64@plt+0xab14>
   1d1f0:	mov	r6, r0
   1d1f4:	b	1d354 <ftello64@plt+0xba6c>
   1d1f8:	mov	r6, #7
   1d1fc:	b	1d354 <ftello64@plt+0xba6c>
   1d200:	mov	r0, #2
   1d204:	b	1d384 <ftello64@plt+0xba9c>
   1d208:	mov	r0, r4
   1d20c:	bl	15074 <ftello64@plt+0x378c>
   1d210:	mov	r0, r8
   1d214:	bl	15074 <ftello64@plt+0x378c>
   1d218:	ldr	r1, [sp, #16]
   1d21c:	mov	r0, #12
   1d220:	str	r0, [r1]
   1d224:	b	1ca9c <ftello64@plt+0xb1b4>
   1d228:	mov	r0, #6
   1d22c:	b	1c3fc <ftello64@plt+0xab14>
   1d230:	mov	r6, #3
   1d234:	b	1d354 <ftello64@plt+0xba6c>
   1d238:	ldr	r1, [sp, #16]
   1d23c:	mov	r0, #12
   1d240:	str	r0, [r1]
   1d244:	b	1d074 <ftello64@plt+0xb78c>
   1d248:	mov	r9, r6
   1d24c:	mov	r5, #0
   1d250:	mov	r8, #0
   1d254:	b	1d264 <ftello64@plt+0xb97c>
   1d258:	mov	r9, r6
   1d25c:	mov	r8, #4
   1d260:	mov	r5, #128	; 0x80
   1d264:	bl	11720 <__ctype_b_loc@plt>
   1d268:	ldr	r0, [r0]
   1d26c:	ldr	sl, [sp, #40]	; 0x28
   1d270:	ldr	r4, [sp, #20]
   1d274:	mov	r1, #1
   1d278:	mov	r6, r9
   1d27c:	add	r7, r0, r5, lsl #1
   1d280:	ldr	r0, [sp, #44]	; 0x2c
   1d284:	mov	ip, r6
   1d288:	mov	r3, #0
   1d28c:	add	r0, r0, r8, lsl #2
   1d290:	add	r2, r0, #96	; 0x60
   1d294:	mov	r0, r7
   1d298:	add	r6, r5, r3
   1d29c:	cmp	r6, #95	; 0x5f
   1d2a0:	beq	1d2b0 <ftello64@plt+0xb9c8>
   1d2a4:	ldrh	r6, [r0]
   1d2a8:	ands	r6, r6, #8
   1d2ac:	beq	1d2bc <ftello64@plt+0xb9d4>
   1d2b0:	ldr	r6, [r2]
   1d2b4:	orr	r6, r6, r1, lsl r3
   1d2b8:	str	r6, [r2]
   1d2bc:	add	r3, r3, #1
   1d2c0:	add	r0, r0, #2
   1d2c4:	cmp	r3, #32
   1d2c8:	bne	1d298 <ftello64@plt+0xb9b0>
   1d2cc:	add	r8, r8, #1
   1d2d0:	add	r7, r7, #64	; 0x40
   1d2d4:	add	r5, r5, #32
   1d2d8:	mov	r6, ip
   1d2dc:	cmp	r8, #8
   1d2e0:	bne	1d280 <ftello64@plt+0xb998>
   1d2e4:	b	1c0a4 <ftello64@plt+0xa7bc>
   1d2e8:	ldr	r9, [sp, #16]
   1d2ec:	cmp	r1, #0
   1d2f0:	beq	1d344 <ftello64@plt+0xba5c>
   1d2f4:	mov	r5, r1
   1d2f8:	ldr	r1, [r1, #4]
   1d2fc:	cmp	r1, #0
   1d300:	bne	1d2f4 <ftello64@plt+0xba0c>
   1d304:	ldr	r1, [r5, #8]
   1d308:	cmp	r1, #0
   1d30c:	bne	1d2f4 <ftello64@plt+0xba0c>
   1d310:	add	r0, r5, #20
   1d314:	bl	1a96c <ftello64@plt+0x9084>
   1d318:	ldr	r0, [r5]
   1d31c:	cmp	r0, #0
   1d320:	beq	1d344 <ftello64@plt+0xba5c>
   1d324:	ldr	r1, [r0, #8]
   1d328:	cmp	r1, r5
   1d32c:	mov	r5, r0
   1d330:	beq	1d310 <ftello64@plt+0xba28>
   1d334:	cmp	r1, #0
   1d338:	mov	r5, r0
   1d33c:	beq	1d310 <ftello64@plt+0xba28>
   1d340:	b	1d2f4 <ftello64@plt+0xba0c>
   1d344:	mov	r0, #8
   1d348:	b	1d0f4 <ftello64@plt+0xb80c>
   1d34c:	mov	r6, #3
   1d350:	ldr	sl, [sp, #40]	; 0x28
   1d354:	ldr	r0, [sp, #16]
   1d358:	str	r6, [r0]
   1d35c:	ldr	r8, [sp, #32]
   1d360:	mov	r0, r4
   1d364:	bl	15074 <ftello64@plt+0x378c>
   1d368:	mov	r0, r8
   1d36c:	bl	1a9fc <ftello64@plt+0x9114>
   1d370:	mov	r9, #0
   1d374:	b	1ca9c <ftello64@plt+0xb1b4>
   1d378:	ldr	sl, [sp, #40]	; 0x28
   1d37c:	ldr	r8, [sp, #32]
   1d380:	mov	r0, #12
   1d384:	ldr	r1, [sp, #16]
   1d388:	str	r0, [r1]
   1d38c:	b	1d360 <ftello64@plt+0xba78>
   1d390:	bl	15074 <ftello64@plt+0x378c>
   1d394:	mov	r0, r6
   1d398:	bl	15074 <ftello64@plt+0x378c>
   1d39c:	mov	r6, #12
   1d3a0:	b	1d350 <ftello64@plt+0xba68>
   1d3a4:	push	{r4, r5, r6, r7, fp, lr}
   1d3a8:	add	fp, sp, #16
   1d3ac:	mov	r5, r1
   1d3b0:	ldr	r1, [r0, #64]	; 0x40
   1d3b4:	mov	r6, r3
   1d3b8:	mov	r4, r2
   1d3bc:	mov	r7, r0
   1d3c0:	cmp	r1, #31
   1d3c4:	beq	1d41c <ftello64@plt+0xbb34>
   1d3c8:	ldr	r0, [r7, #56]	; 0x38
   1d3cc:	add	r0, r0, r1, lsl #5
   1d3d0:	add	r2, r1, #1
   1d3d4:	mov	r1, #0
   1d3d8:	cmp	r5, #0
   1d3dc:	str	r2, [r7, #64]	; 0x40
   1d3e0:	mvn	r7, #0
   1d3e4:	str	r1, [r0, #4]!
   1d3e8:	str	r4, [r0, #8]
   1d3ec:	str	r5, [r0, #4]
   1d3f0:	ldm	r6, {r2, r3}
   1d3f4:	str	r7, [r0, #28]
   1d3f8:	str	r1, [r0, #16]
   1d3fc:	str	r1, [r0, #12]
   1d400:	bic	r1, r3, #786432	; 0xc0000
   1d404:	str	r2, [r0, #20]
   1d408:	str	r1, [r0, #24]
   1d40c:	strne	r0, [r5]
   1d410:	cmp	r4, #0
   1d414:	strne	r0, [r4]
   1d418:	pop	{r4, r5, r6, r7, fp, pc}
   1d41c:	mov	r0, #996	; 0x3e4
   1d420:	bl	25314 <ftello64@plt+0x13a2c>
   1d424:	cmp	r0, #0
   1d428:	beq	1d444 <ftello64@plt+0xbb5c>
   1d42c:	ldr	r1, [r7, #56]	; 0x38
   1d430:	str	r1, [r0]
   1d434:	mov	r1, #0
   1d438:	str	r1, [r7, #64]	; 0x40
   1d43c:	str	r0, [r7, #56]	; 0x38
   1d440:	b	1d3cc <ftello64@plt+0xbae4>
   1d444:	mov	r0, #0
   1d448:	pop	{r4, r5, r6, r7, fp, pc}
   1d44c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d450:	add	fp, sp, #28
   1d454:	sub	sp, sp, #28
   1d458:	mov	sl, r1
   1d45c:	mov	r9, r0
   1d460:	mov	r7, #0
   1d464:	mov	r0, #32
   1d468:	mov	r1, #1
   1d46c:	mov	r8, r3
   1d470:	mov	r4, r2
   1d474:	str	r7, [sp, #16]
   1d478:	bl	252c0 <ftello64@plt+0x139d8>
   1d47c:	ldr	r1, [fp, #12]
   1d480:	cmp	r0, #0
   1d484:	beq	1d634 <ftello64@plt+0xbd4c>
   1d488:	mov	r5, r0
   1d48c:	mov	r0, #40	; 0x28
   1d490:	mov	r1, #1
   1d494:	bl	252c0 <ftello64@plt+0x139d8>
   1d498:	cmp	r0, #0
   1d49c:	beq	1d63c <ftello64@plt+0xbd54>
   1d4a0:	mov	r6, r0
   1d4a4:	ldrb	r0, [r0, #16]
   1d4a8:	ldr	r1, [fp, #8]
   1d4ac:	add	r3, sp, #16
   1d4b0:	mov	r7, #0
   1d4b4:	stm	sp, {r4, r7}
   1d4b8:	mov	r2, r6
   1d4bc:	and	r0, r0, #254	; 0xfe
   1d4c0:	orr	r0, r0, r1
   1d4c4:	mov	r1, r5
   1d4c8:	strb	r0, [r6, #16]
   1d4cc:	mov	r0, sl
   1d4d0:	bl	1daa4 <ftello64@plt+0xc1bc>
   1d4d4:	cmp	r0, #0
   1d4d8:	bne	1d658 <ftello64@plt+0xbd70>
   1d4dc:	ldrb	r0, [r8]
   1d4e0:	cmp	r0, #0
   1d4e4:	beq	1d510 <ftello64@plt+0xbc28>
   1d4e8:	add	r1, r8, #1
   1d4ec:	mov	r2, #1
   1d4f0:	ubfx	r3, r0, #5, #3
   1d4f4:	and	r0, r0, #31
   1d4f8:	ldr	r7, [r5, r3, lsl #2]
   1d4fc:	orr	r0, r7, r2, lsl r0
   1d500:	str	r0, [r5, r3, lsl #2]
   1d504:	ldrb	r0, [r1], #1
   1d508:	cmp	r0, #0
   1d50c:	bne	1d4f0 <ftello64@plt+0xbc08>
   1d510:	ldr	r0, [fp, #8]
   1d514:	cmp	r0, #0
   1d518:	beq	1d53c <ftello64@plt+0xbc54>
   1d51c:	mov	r0, #0
   1d520:	add	r1, r5, r0
   1d524:	add	r0, r0, #16
   1d528:	vld1.32	{d16-d17}, [r1]
   1d52c:	cmp	r0, #32
   1d530:	vmvn	q8, q8
   1d534:	vst1.32	{d16-d17}, [r1]
   1d538:	bne	1d520 <ftello64@plt+0xbc38>
   1d53c:	ldr	r0, [r9, #92]	; 0x5c
   1d540:	cmp	r0, #2
   1d544:	blt	1d56c <ftello64@plt+0xbc84>
   1d548:	ldr	r0, [r9, #60]	; 0x3c
   1d54c:	mov	r1, #0
   1d550:	ldr	r2, [r0, r1, lsl #2]
   1d554:	ldr	r3, [r5, r1, lsl #2]
   1d558:	and	r2, r3, r2
   1d55c:	str	r2, [r5, r1, lsl #2]
   1d560:	add	r1, r1, #1
   1d564:	cmp	r1, #8
   1d568:	bne	1d550 <ftello64@plt+0xbc68>
   1d56c:	mov	r0, #3
   1d570:	add	r3, sp, #8
   1d574:	mov	r1, #0
   1d578:	mov	r2, #0
   1d57c:	mov	r7, #0
   1d580:	str	r0, [sp, #12]
   1d584:	mov	r0, r9
   1d588:	str	r5, [sp, #8]
   1d58c:	bl	1d3a4 <ftello64@plt+0xbabc>
   1d590:	cmp	r0, #0
   1d594:	beq	1d620 <ftello64@plt+0xbd38>
   1d598:	mov	r4, r0
   1d59c:	ldr	r0, [r9, #92]	; 0x5c
   1d5a0:	cmp	r0, #2
   1d5a4:	blt	1d608 <ftello64@plt+0xbd20>
   1d5a8:	mov	r0, #6
   1d5ac:	str	r6, [sp, #8]
   1d5b0:	add	r3, sp, #8
   1d5b4:	mov	r1, #0
   1d5b8:	mov	r2, #0
   1d5bc:	mov	r8, #0
   1d5c0:	str	r0, [sp, #12]
   1d5c4:	ldrb	r0, [r9, #88]	; 0x58
   1d5c8:	orr	r0, r0, #2
   1d5cc:	strb	r0, [r9, #88]	; 0x58
   1d5d0:	mov	r0, r9
   1d5d4:	bl	1d3a4 <ftello64@plt+0xbabc>
   1d5d8:	cmp	r0, #0
   1d5dc:	beq	1d620 <ftello64@plt+0xbd38>
   1d5e0:	mov	r2, r0
   1d5e4:	mov	r0, #10
   1d5e8:	add	r3, sp, #20
   1d5ec:	mov	r1, r4
   1d5f0:	str	r0, [sp, #24]
   1d5f4:	mov	r0, r9
   1d5f8:	str	r8, [sp, #20]
   1d5fc:	bl	1d3a4 <ftello64@plt+0xbabc>
   1d600:	mov	r7, r0
   1d604:	b	1d614 <ftello64@plt+0xbd2c>
   1d608:	mov	r0, r6
   1d60c:	bl	1a9fc <ftello64@plt+0x9114>
   1d610:	mov	r7, r4
   1d614:	mov	r0, r7
   1d618:	sub	sp, fp, #28
   1d61c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d620:	mov	r0, r5
   1d624:	bl	15074 <ftello64@plt+0x378c>
   1d628:	mov	r0, r6
   1d62c:	bl	1a9fc <ftello64@plt+0x9114>
   1d630:	ldr	r1, [fp, #12]
   1d634:	mov	r0, #12
   1d638:	b	1d650 <ftello64@plt+0xbd68>
   1d63c:	mov	r0, r5
   1d640:	bl	15074 <ftello64@plt+0x378c>
   1d644:	ldr	r1, [fp, #12]
   1d648:	mov	r0, #12
   1d64c:	mov	r7, #0
   1d650:	str	r0, [r1]
   1d654:	b	1d614 <ftello64@plt+0xbd2c>
   1d658:	mov	r4, r0
   1d65c:	mov	r0, r5
   1d660:	bl	15074 <ftello64@plt+0x378c>
   1d664:	mov	r0, r6
   1d668:	bl	1a9fc <ftello64@plt+0x9114>
   1d66c:	ldr	r0, [fp, #12]
   1d670:	str	r4, [r0]
   1d674:	b	1d614 <ftello64@plt+0xbd2c>
   1d678:	push	{fp, lr}
   1d67c:	mov	fp, sp
   1d680:	ldr	ip, [r1, #40]	; 0x28
   1d684:	ldr	r3, [r1, #56]	; 0x38
   1d688:	cmp	r3, ip
   1d68c:	ble	1d708 <ftello64@plt+0xbe20>
   1d690:	ldr	r3, [r1, #4]
   1d694:	ldrb	lr, [r3, ip]
   1d698:	strb	lr, [r0]
   1d69c:	ldr	r3, [r1, #80]	; 0x50
   1d6a0:	cmp	r3, #2
   1d6a4:	blt	1d6c8 <ftello64@plt+0xbde0>
   1d6a8:	ldr	r3, [r1, #28]
   1d6ac:	ldr	ip, [r1, #40]	; 0x28
   1d6b0:	cmp	ip, r3
   1d6b4:	beq	1d6c8 <ftello64@plt+0xbde0>
   1d6b8:	ldr	r3, [r1, #8]
   1d6bc:	ldr	r3, [r3, ip, lsl #2]
   1d6c0:	cmn	r3, #1
   1d6c4:	beq	1d7b0 <ftello64@plt+0xbec8>
   1d6c8:	tst	r2, #1
   1d6cc:	beq	1d718 <ftello64@plt+0xbe30>
   1d6d0:	cmp	lr, #92	; 0x5c
   1d6d4:	bne	1d718 <ftello64@plt+0xbe30>
   1d6d8:	ldr	r2, [r1, #40]	; 0x28
   1d6dc:	ldr	r3, [r1, #48]	; 0x30
   1d6e0:	add	r2, r2, #1
   1d6e4:	cmp	r2, r3
   1d6e8:	bge	1d7b0 <ftello64@plt+0xbec8>
   1d6ec:	str	r2, [r1, #40]	; 0x28
   1d6f0:	ldr	r1, [r1, #4]
   1d6f4:	ldrb	r2, [r1, r2]
   1d6f8:	mov	r1, #1
   1d6fc:	strb	r1, [r0, #4]
   1d700:	strb	r2, [r0]
   1d704:	b	1d7b8 <ftello64@plt+0xbed0>
   1d708:	mov	r1, #2
   1d70c:	strb	r1, [r0, #4]
   1d710:	mov	r1, #0
   1d714:	b	1d7b8 <ftello64@plt+0xbed0>
   1d718:	cmp	lr, #92	; 0x5c
   1d71c:	bgt	1d770 <ftello64@plt+0xbe88>
   1d720:	cmp	lr, #45	; 0x2d
   1d724:	beq	1d788 <ftello64@plt+0xbea0>
   1d728:	cmp	lr, #91	; 0x5b
   1d72c:	bne	1d7b0 <ftello64@plt+0xbec8>
   1d730:	ldr	r3, [r1, #40]	; 0x28
   1d734:	ldr	ip, [r1, #48]	; 0x30
   1d738:	add	r3, r3, #1
   1d73c:	cmp	r3, ip
   1d740:	bge	1d7a0 <ftello64@plt+0xbeb8>
   1d744:	ldr	r1, [r1, #4]
   1d748:	ldrb	r1, [r1, r3]
   1d74c:	cmp	r1, #61	; 0x3d
   1d750:	strb	r1, [r0]
   1d754:	beq	1d7c0 <ftello64@plt+0xbed8>
   1d758:	cmp	r1, #58	; 0x3a
   1d75c:	beq	1d7c8 <ftello64@plt+0xbee0>
   1d760:	cmp	r1, #46	; 0x2e
   1d764:	bne	1d7a8 <ftello64@plt+0xbec0>
   1d768:	mov	r1, #26
   1d76c:	b	1d7d4 <ftello64@plt+0xbeec>
   1d770:	cmp	lr, #93	; 0x5d
   1d774:	beq	1d790 <ftello64@plt+0xbea8>
   1d778:	cmp	lr, #94	; 0x5e
   1d77c:	bne	1d7b0 <ftello64@plt+0xbec8>
   1d780:	mov	r1, #25
   1d784:	b	1d794 <ftello64@plt+0xbeac>
   1d788:	mov	r1, #22
   1d78c:	b	1d794 <ftello64@plt+0xbeac>
   1d790:	mov	r1, #21
   1d794:	strb	r1, [r0, #4]
   1d798:	mov	r1, #1
   1d79c:	b	1d7b8 <ftello64@plt+0xbed0>
   1d7a0:	mov	r1, #0
   1d7a4:	strb	r1, [r0]
   1d7a8:	mov	r1, #91	; 0x5b
   1d7ac:	strb	r1, [r0]
   1d7b0:	mov	r1, #1
   1d7b4:	strb	r1, [r0, #4]
   1d7b8:	mov	r0, r1
   1d7bc:	pop	{fp, pc}
   1d7c0:	mov	r1, #28
   1d7c4:	b	1d7d4 <ftello64@plt+0xbeec>
   1d7c8:	tst	r2, #4
   1d7cc:	beq	1d7a8 <ftello64@plt+0xbec0>
   1d7d0:	mov	r1, #30
   1d7d4:	strb	r1, [r0, #4]
   1d7d8:	mov	r1, #2
   1d7dc:	b	1d7b8 <ftello64@plt+0xbed0>
   1d7e0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1d7e4:	add	fp, sp, #24
   1d7e8:	sub	sp, sp, #8
   1d7ec:	mov	r5, r2
   1d7f0:	ldr	r2, [r1, #80]	; 0x50
   1d7f4:	mov	r9, r0
   1d7f8:	ldr	r0, [r1, #40]	; 0x28
   1d7fc:	cmp	r2, #1
   1d800:	beq	1d874 <ftello64@plt+0xbf8c>
   1d804:	ldr	r2, [r1, #28]
   1d808:	add	r6, r0, #1
   1d80c:	cmp	r6, r2
   1d810:	bge	1d874 <ftello64@plt+0xbf8c>
   1d814:	ldr	lr, [r1, #8]
   1d818:	sub	r4, r0, r2
   1d81c:	sub	ip, r2, r0
   1d820:	mvn	r2, #0
   1d824:	add	r6, lr, r0, lsl #2
   1d828:	ldr	r7, [r6, -r2, lsl #2]
   1d82c:	cmn	r7, #1
   1d830:	bne	1d844 <ftello64@plt+0xbf5c>
   1d834:	sub	r2, r2, #1
   1d838:	cmp	r4, r2
   1d83c:	bne	1d828 <ftello64@plt+0xbf40>
   1d840:	b	1d850 <ftello64@plt+0xbf68>
   1d844:	rsb	ip, r2, #0
   1d848:	cmp	ip, #2
   1d84c:	bcc	1d874 <ftello64@plt+0xbf8c>
   1d850:	mov	r2, #1
   1d854:	str	r2, [r9]
   1d858:	ldr	r0, [lr, r0, lsl #2]
   1d85c:	str	r0, [r9, #4]
   1d860:	ldr	r0, [r1, #40]	; 0x28
   1d864:	add	r0, r0, ip
   1d868:	str	r0, [r1, #40]	; 0x28
   1d86c:	mov	r0, #0
   1d870:	b	1da9c <ftello64@plt+0xc1b4>
   1d874:	add	r2, r0, r3
   1d878:	str	r2, [r1, #40]	; 0x28
   1d87c:	ldrb	r6, [r5, #4]
   1d880:	sub	r0, r6, #22
   1d884:	cmp	r0, #8
   1d888:	bhi	1da8c <ftello64@plt+0xc1a4>
   1d88c:	add	r3, pc, #0
   1d890:	ldr	pc, [r3, r0, lsl #2]
   1d894:	andeq	sp, r1, r4, ror #20
   1d898:	andeq	sp, r1, ip, lsl #21
   1d89c:	andeq	sp, r1, ip, lsl #21
   1d8a0:	andeq	sp, r1, ip, lsl #21
   1d8a4:			; <UNDEFINED> instruction: 0x0001d8b8
   1d8a8:	andeq	sp, r1, ip, lsl #21
   1d8ac:			; <UNDEFINED> instruction: 0x0001d8b8
   1d8b0:	andeq	sp, r1, ip, lsl #21
   1d8b4:			; <UNDEFINED> instruction: 0x0001d8b8
   1d8b8:	ldr	r3, [r1, #56]	; 0x38
   1d8bc:	mov	r0, #7
   1d8c0:	cmp	r3, r2
   1d8c4:	ble	1da9c <ftello64@plt+0xc1b4>
   1d8c8:	ldrb	r3, [r5]
   1d8cc:	mov	r2, #0
   1d8d0:	uxtb	r7, r6
   1d8d4:	cmp	r7, #30
   1d8d8:	bne	1d8e8 <ftello64@plt+0xc000>
   1d8dc:	ldrb	r7, [r1, #75]	; 0x4b
   1d8e0:	cmp	r7, #0
   1d8e4:	bne	1d940 <ftello64@plt+0xc058>
   1d8e8:	ldr	r4, [r1, #40]	; 0x28
   1d8ec:	ldr	r7, [r1, #4]
   1d8f0:	add	r6, r4, #1
   1d8f4:	str	r6, [r1, #40]	; 0x28
   1d8f8:	ldrb	r4, [r7, r4]
   1d8fc:	ldr	r7, [r1, #56]	; 0x38
   1d900:	cmp	r7, r6
   1d904:	ble	1da9c <ftello64@plt+0xc1b4>
   1d908:	uxtb	r7, r4
   1d90c:	cmp	r7, r3
   1d910:	bne	1d924 <ftello64@plt+0xc03c>
   1d914:	ldr	r7, [r1, #4]
   1d918:	ldrb	r7, [r7, r6]
   1d91c:	cmp	r7, #93	; 0x5d
   1d920:	beq	1da18 <ftello64@plt+0xc130>
   1d924:	ldr	r7, [r9, #4]
   1d928:	strb	r4, [r7, r2]
   1d92c:	add	r2, r2, #1
   1d930:	cmp	r2, #32
   1d934:	beq	1da9c <ftello64@plt+0xc1b4>
   1d938:	ldrb	r6, [r5, #4]
   1d93c:	b	1d8d0 <ftello64@plt+0xbfe8>
   1d940:	ldrb	r7, [r1, #76]	; 0x4c
   1d944:	cmp	r7, #0
   1d948:	beq	1d9e4 <ftello64@plt+0xc0fc>
   1d94c:	ldr	lr, [r1, #28]
   1d950:	ldr	ip, [r1, #40]	; 0x28
   1d954:	cmp	lr, ip
   1d958:	beq	1d96c <ftello64@plt+0xc084>
   1d95c:	ldr	r4, [r1, #8]
   1d960:	ldr	r4, [r4, ip, lsl #2]
   1d964:	cmn	r4, #1
   1d968:	beq	1da04 <ftello64@plt+0xc11c>
   1d96c:	ldr	r6, [r1, #12]
   1d970:	ldr	r7, [r1, #24]
   1d974:	ldr	r4, [r1]
   1d978:	ldr	r6, [r6, ip, lsl #2]
   1d97c:	add	r6, r7, r6
   1d980:	add	r4, r4, r6
   1d984:	ldrsb	r4, [r4]
   1d988:	cmn	r4, #1
   1d98c:	ble	1da04 <ftello64@plt+0xc11c>
   1d990:	ldr	r7, [r1, #80]	; 0x50
   1d994:	mov	r6, #1
   1d998:	cmp	r7, #1
   1d99c:	beq	1d9d8 <ftello64@plt+0xc0f0>
   1d9a0:	add	r7, ip, #1
   1d9a4:	cmp	r7, lr
   1d9a8:	bge	1d9d8 <ftello64@plt+0xc0f0>
   1d9ac:	ldr	r6, [r1, #8]
   1d9b0:	sub	lr, lr, ip
   1d9b4:	add	r8, r6, ip, lsl #2
   1d9b8:	mov	r6, #1
   1d9bc:	ldr	r7, [r8, r6, lsl #2]
   1d9c0:	cmn	r7, #1
   1d9c4:	bne	1d9d8 <ftello64@plt+0xc0f0>
   1d9c8:	add	r6, r6, #1
   1d9cc:	cmp	lr, r6
   1d9d0:	bne	1d9bc <ftello64@plt+0xc0d4>
   1d9d4:	mov	r6, lr
   1d9d8:	add	r6, r6, ip
   1d9dc:	str	r6, [r1, #40]	; 0x28
   1d9e0:	b	1d8fc <ftello64@plt+0xc014>
   1d9e4:	ldr	r7, [r1, #40]	; 0x28
   1d9e8:	ldr	r4, [r1, #24]
   1d9ec:	ldr	ip, [r1]
   1d9f0:	add	r6, r7, #1
   1d9f4:	add	r7, r7, r4
   1d9f8:	str	r6, [r1, #40]	; 0x28
   1d9fc:	ldrb	r4, [ip, r7]
   1da00:	b	1d8fc <ftello64@plt+0xc014>
   1da04:	add	r6, ip, #1
   1da08:	str	r6, [r1, #40]	; 0x28
   1da0c:	ldr	r7, [r1, #4]
   1da10:	ldrb	r4, [r7, ip]
   1da14:	b	1d8fc <ftello64@plt+0xc014>
   1da18:	add	r0, r6, #1
   1da1c:	str	r0, [r1, #40]	; 0x28
   1da20:	mov	r0, #0
   1da24:	ldr	r1, [r9, #4]
   1da28:	strb	r0, [r1, r2]
   1da2c:	ldrb	r1, [r5, #4]
   1da30:	cmp	r1, #30
   1da34:	beq	1da50 <ftello64@plt+0xc168>
   1da38:	cmp	r1, #28
   1da3c:	beq	1da58 <ftello64@plt+0xc170>
   1da40:	cmp	r1, #26
   1da44:	moveq	r1, #3
   1da48:	streq	r1, [r9]
   1da4c:	b	1da9c <ftello64@plt+0xc1b4>
   1da50:	mov	r1, #4
   1da54:	b	1da5c <ftello64@plt+0xc174>
   1da58:	mov	r1, #2
   1da5c:	str	r1, [r9]
   1da60:	b	1da9c <ftello64@plt+0xc1b4>
   1da64:	ldr	r0, [fp, #12]
   1da68:	cmp	r0, #0
   1da6c:	bne	1da8c <ftello64@plt+0xc1a4>
   1da70:	ldr	r2, [fp, #8]
   1da74:	mov	r0, sp
   1da78:	bl	1d678 <ftello64@plt+0xbd90>
   1da7c:	ldrb	r1, [sp, #4]
   1da80:	mov	r0, #11
   1da84:	cmp	r1, #21
   1da88:	bne	1da9c <ftello64@plt+0xc1b4>
   1da8c:	mov	r0, #0
   1da90:	str	r0, [r9]
   1da94:	ldrb	r1, [r5]
   1da98:	strb	r1, [r9, #4]
   1da9c:	sub	sp, fp, #24
   1daa0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1daa4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1daa8:	add	fp, sp, #24
   1daac:	mov	r8, r0
   1dab0:	ldrb	r0, [fp, #14]
   1dab4:	ldr	r6, [fp, #8]
   1dab8:	mov	r5, r3
   1dabc:	mov	r7, r2
   1dac0:	mov	r4, r1
   1dac4:	tst	r0, #64	; 0x40
   1dac8:	beq	1db04 <ftello64@plt+0xc21c>
   1dacc:	movw	r1, #32952	; 0x80b8
   1dad0:	mov	r0, r6
   1dad4:	movt	r1, #2
   1dad8:	bl	11558 <strcmp@plt>
   1dadc:	cmp	r0, #0
   1dae0:	beq	1dafc <ftello64@plt+0xc214>
   1dae4:	movw	r1, #32958	; 0x80be
   1dae8:	mov	r0, r6
   1daec:	movt	r1, #2
   1daf0:	bl	11558 <strcmp@plt>
   1daf4:	cmp	r0, #0
   1daf8:	bne	1db04 <ftello64@plt+0xc21c>
   1dafc:	movw	r6, #32964	; 0x80c4
   1db00:	movt	r6, #2
   1db04:	ldr	r0, [r5]
   1db08:	ldr	r1, [r7, #36]	; 0x24
   1db0c:	cmp	r0, r1
   1db10:	beq	1e004 <ftello64@plt+0xc71c>
   1db14:	mov	r0, r6
   1db18:	bl	11510 <wctype@plt>
   1db1c:	ldr	r2, [r7, #36]	; 0x24
   1db20:	ldr	r1, [r7, #12]
   1db24:	add	r3, r2, #1
   1db28:	str	r3, [r7, #36]	; 0x24
   1db2c:	str	r0, [r1, r2, lsl #2]
   1db30:	movw	r1, #32940	; 0x80ac
   1db34:	mov	r0, r6
   1db38:	movt	r1, #2
   1db3c:	bl	11558 <strcmp@plt>
   1db40:	cmp	r0, #0
   1db44:	beq	1dca8 <ftello64@plt+0xc3c0>
   1db48:	movw	r1, #32970	; 0x80ca
   1db4c:	mov	r0, r6
   1db50:	movt	r1, #2
   1db54:	bl	11558 <strcmp@plt>
   1db58:	cmp	r0, #0
   1db5c:	beq	1dcf4 <ftello64@plt+0xc40c>
   1db60:	movw	r1, #32958	; 0x80be
   1db64:	mov	r0, r6
   1db68:	movt	r1, #2
   1db6c:	bl	11558 <strcmp@plt>
   1db70:	cmp	r0, #0
   1db74:	beq	1dd40 <ftello64@plt+0xc458>
   1db78:	movw	r1, #32946	; 0x80b2
   1db7c:	mov	r0, r6
   1db80:	movt	r1, #2
   1db84:	bl	11558 <strcmp@plt>
   1db88:	cmp	r0, #0
   1db8c:	beq	1dd8c <ftello64@plt+0xc4a4>
   1db90:	movw	r1, #32964	; 0x80c4
   1db94:	mov	r0, r6
   1db98:	movt	r1, #2
   1db9c:	bl	11558 <strcmp@plt>
   1dba0:	cmp	r0, #0
   1dba4:	beq	1ddd8 <ftello64@plt+0xc4f0>
   1dba8:	movw	r1, #33001	; 0x80e9
   1dbac:	mov	r0, r6
   1dbb0:	movt	r1, #2
   1dbb4:	bl	11558 <strcmp@plt>
   1dbb8:	cmp	r0, #0
   1dbbc:	beq	1de24 <ftello64@plt+0xc53c>
   1dbc0:	movw	r1, #32976	; 0x80d0
   1dbc4:	mov	r0, r6
   1dbc8:	movt	r1, #2
   1dbcc:	bl	11558 <strcmp@plt>
   1dbd0:	cmp	r0, #0
   1dbd4:	beq	1de74 <ftello64@plt+0xc58c>
   1dbd8:	movw	r1, #32952	; 0x80b8
   1dbdc:	mov	r0, r6
   1dbe0:	movt	r1, #2
   1dbe4:	bl	11558 <strcmp@plt>
   1dbe8:	cmp	r0, #0
   1dbec:	beq	1dec4 <ftello64@plt+0xc5dc>
   1dbf0:	movw	r1, #32982	; 0x80d6
   1dbf4:	mov	r0, r6
   1dbf8:	movt	r1, #2
   1dbfc:	bl	11558 <strcmp@plt>
   1dc00:	cmp	r0, #0
   1dc04:	beq	1df14 <ftello64@plt+0xc62c>
   1dc08:	movw	r1, #32988	; 0x80dc
   1dc0c:	mov	r0, r6
   1dc10:	movt	r1, #2
   1dc14:	bl	11558 <strcmp@plt>
   1dc18:	cmp	r0, #0
   1dc1c:	beq	1df64 <ftello64@plt+0xc67c>
   1dc20:	movw	r1, #32994	; 0x80e2
   1dc24:	mov	r0, r6
   1dc28:	movt	r1, #2
   1dc2c:	bl	11558 <strcmp@plt>
   1dc30:	cmp	r0, #0
   1dc34:	beq	1dfb4 <ftello64@plt+0xc6cc>
   1dc38:	movw	r1, #33000	; 0x80e8
   1dc3c:	mov	r0, r6
   1dc40:	movt	r1, #2
   1dc44:	bl	11558 <strcmp@plt>
   1dc48:	mov	r1, r0
   1dc4c:	mov	r0, #4
   1dc50:	cmp	r1, #0
   1dc54:	bne	1e000 <ftello64@plt+0xc718>
   1dc58:	bl	11720 <__ctype_b_loc@plt>
   1dc5c:	ldr	r1, [r0]
   1dc60:	mov	r2, #0
   1dc64:	mov	r3, #1
   1dc68:	cmp	r8, #0
   1dc6c:	bne	1e268 <ftello64@plt+0xc980>
   1dc70:	ldrb	r0, [r1, #1]
   1dc74:	tst	r0, #16
   1dc78:	beq	1dc90 <ftello64@plt+0xc3a8>
   1dc7c:	ubfx	r0, r2, #5, #3
   1dc80:	and	r6, r2, #31
   1dc84:	ldr	r7, [r4, r0, lsl #2]
   1dc88:	orr	r7, r7, r3, lsl r6
   1dc8c:	str	r7, [r4, r0, lsl #2]
   1dc90:	add	r2, r2, #1
   1dc94:	add	r1, r1, #2
   1dc98:	mov	r0, #0
   1dc9c:	cmp	r2, #256	; 0x100
   1dca0:	bne	1dc70 <ftello64@plt+0xc388>
   1dca4:	b	1e000 <ftello64@plt+0xc718>
   1dca8:	bl	11720 <__ctype_b_loc@plt>
   1dcac:	ldr	r1, [r0]
   1dcb0:	cmp	r8, #0
   1dcb4:	bne	1e0a4 <ftello64@plt+0xc7bc>
   1dcb8:	mov	r0, #0
   1dcbc:	mov	r2, #1
   1dcc0:	ldrb	r3, [r1]
   1dcc4:	tst	r3, #8
   1dcc8:	beq	1dce0 <ftello64@plt+0xc3f8>
   1dccc:	ubfx	r3, r0, #5, #3
   1dcd0:	and	r6, r0, #31
   1dcd4:	ldr	r7, [r4, r3, lsl #2]
   1dcd8:	orr	r7, r7, r2, lsl r6
   1dcdc:	str	r7, [r4, r3, lsl #2]
   1dce0:	add	r0, r0, #1
   1dce4:	add	r1, r1, #2
   1dce8:	cmp	r0, #256	; 0x100
   1dcec:	bne	1dcc0 <ftello64@plt+0xc3d8>
   1dcf0:	b	1de6c <ftello64@plt+0xc584>
   1dcf4:	bl	11720 <__ctype_b_loc@plt>
   1dcf8:	ldr	r1, [r0]
   1dcfc:	cmp	r8, #0
   1dd00:	bne	1e124 <ftello64@plt+0xc83c>
   1dd04:	mov	r0, #0
   1dd08:	mov	r2, #1
   1dd0c:	ldrb	r3, [r1]
   1dd10:	tst	r3, #2
   1dd14:	beq	1dd2c <ftello64@plt+0xc444>
   1dd18:	ubfx	r3, r0, #5, #3
   1dd1c:	and	r6, r0, #31
   1dd20:	ldr	r7, [r4, r3, lsl #2]
   1dd24:	orr	r7, r7, r2, lsl r6
   1dd28:	str	r7, [r4, r3, lsl #2]
   1dd2c:	add	r0, r0, #1
   1dd30:	add	r1, r1, #2
   1dd34:	cmp	r0, #256	; 0x100
   1dd38:	bne	1dd0c <ftello64@plt+0xc424>
   1dd3c:	b	1de6c <ftello64@plt+0xc584>
   1dd40:	bl	11720 <__ctype_b_loc@plt>
   1dd44:	ldr	r1, [r0]
   1dd48:	cmp	r8, #0
   1dd4c:	bne	1e1a4 <ftello64@plt+0xc8bc>
   1dd50:	mov	r0, #0
   1dd54:	mov	r2, #1
   1dd58:	ldrb	r3, [r1, #1]
   1dd5c:	tst	r3, #2
   1dd60:	beq	1dd78 <ftello64@plt+0xc490>
   1dd64:	ubfx	r3, r0, #5, #3
   1dd68:	and	r6, r0, #31
   1dd6c:	ldr	r7, [r4, r3, lsl #2]
   1dd70:	orr	r7, r7, r2, lsl r6
   1dd74:	str	r7, [r4, r3, lsl #2]
   1dd78:	add	r0, r0, #1
   1dd7c:	add	r1, r1, #2
   1dd80:	cmp	r0, #256	; 0x100
   1dd84:	bne	1dd58 <ftello64@plt+0xc470>
   1dd88:	b	1de6c <ftello64@plt+0xc584>
   1dd8c:	bl	11720 <__ctype_b_loc@plt>
   1dd90:	ldr	r1, [r0]
   1dd94:	cmp	r8, #0
   1dd98:	bne	1e224 <ftello64@plt+0xc93c>
   1dd9c:	mov	r0, #0
   1dda0:	mov	r2, #1
   1dda4:	ldrb	r3, [r1, #1]
   1dda8:	tst	r3, #32
   1ddac:	beq	1ddc4 <ftello64@plt+0xc4dc>
   1ddb0:	ubfx	r3, r0, #5, #3
   1ddb4:	and	r6, r0, #31
   1ddb8:	ldr	r7, [r4, r3, lsl #2]
   1ddbc:	orr	r7, r7, r2, lsl r6
   1ddc0:	str	r7, [r4, r3, lsl #2]
   1ddc4:	add	r0, r0, #1
   1ddc8:	add	r1, r1, #2
   1ddcc:	cmp	r0, #256	; 0x100
   1ddd0:	bne	1dda4 <ftello64@plt+0xc4bc>
   1ddd4:	b	1de6c <ftello64@plt+0xc584>
   1ddd8:	bl	11720 <__ctype_b_loc@plt>
   1dddc:	ldr	r1, [r0]
   1dde0:	cmp	r8, #0
   1dde4:	bne	1e2a4 <ftello64@plt+0xc9bc>
   1dde8:	mov	r0, #0
   1ddec:	mov	r2, #1
   1ddf0:	ldrb	r3, [r1, #1]
   1ddf4:	tst	r3, #4
   1ddf8:	beq	1de10 <ftello64@plt+0xc528>
   1ddfc:	ubfx	r3, r0, #5, #3
   1de00:	and	r6, r0, #31
   1de04:	ldr	r7, [r4, r3, lsl #2]
   1de08:	orr	r7, r7, r2, lsl r6
   1de0c:	str	r7, [r4, r3, lsl #2]
   1de10:	add	r0, r0, #1
   1de14:	add	r1, r1, #2
   1de18:	cmp	r0, #256	; 0x100
   1de1c:	bne	1ddf0 <ftello64@plt+0xc508>
   1de20:	b	1de6c <ftello64@plt+0xc584>
   1de24:	bl	11720 <__ctype_b_loc@plt>
   1de28:	ldr	r1, [r0]
   1de2c:	cmp	r8, #0
   1de30:	bne	1e2e8 <ftello64@plt+0xca00>
   1de34:	mov	r0, #0
   1de38:	mov	r2, #1
   1de3c:	ldrb	r3, [r1, #1]
   1de40:	tst	r3, #8
   1de44:	beq	1de5c <ftello64@plt+0xc574>
   1de48:	ubfx	r3, r0, #5, #3
   1de4c:	and	r6, r0, #31
   1de50:	ldr	r7, [r4, r3, lsl #2]
   1de54:	orr	r7, r7, r2, lsl r6
   1de58:	str	r7, [r4, r3, lsl #2]
   1de5c:	add	r0, r0, #1
   1de60:	add	r1, r1, #2
   1de64:	cmp	r0, #256	; 0x100
   1de68:	bne	1de3c <ftello64@plt+0xc554>
   1de6c:	mov	r0, #0
   1de70:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1de74:	bl	11720 <__ctype_b_loc@plt>
   1de78:	ldr	r1, [r0]
   1de7c:	mov	r2, #0
   1de80:	mov	r3, #1
   1de84:	cmp	r8, #0
   1de88:	bne	1e02c <ftello64@plt+0xc744>
   1de8c:	ldrb	r0, [r1, #1]
   1de90:	tst	r0, #64	; 0x40
   1de94:	beq	1deac <ftello64@plt+0xc5c4>
   1de98:	ubfx	r0, r2, #5, #3
   1de9c:	and	r6, r2, #31
   1dea0:	ldr	r7, [r4, r0, lsl #2]
   1dea4:	orr	r7, r7, r3, lsl r6
   1dea8:	str	r7, [r4, r0, lsl #2]
   1deac:	add	r2, r2, #1
   1deb0:	add	r1, r1, #2
   1deb4:	mov	r0, #0
   1deb8:	cmp	r2, #256	; 0x100
   1debc:	bne	1de8c <ftello64@plt+0xc5a4>
   1dec0:	b	1e000 <ftello64@plt+0xc718>
   1dec4:	bl	11720 <__ctype_b_loc@plt>
   1dec8:	ldr	r1, [r0]
   1decc:	mov	r2, #0
   1ded0:	mov	r3, #1
   1ded4:	cmp	r8, #0
   1ded8:	bne	1e068 <ftello64@plt+0xc780>
   1dedc:	ldrb	r0, [r1, #1]
   1dee0:	tst	r0, #1
   1dee4:	beq	1defc <ftello64@plt+0xc614>
   1dee8:	ubfx	r0, r2, #5, #3
   1deec:	and	r6, r2, #31
   1def0:	ldr	r7, [r4, r0, lsl #2]
   1def4:	orr	r7, r7, r3, lsl r6
   1def8:	str	r7, [r4, r0, lsl #2]
   1defc:	add	r2, r2, #1
   1df00:	add	r1, r1, #2
   1df04:	mov	r0, #0
   1df08:	cmp	r2, #256	; 0x100
   1df0c:	bne	1dedc <ftello64@plt+0xc5f4>
   1df10:	b	1e000 <ftello64@plt+0xc718>
   1df14:	bl	11720 <__ctype_b_loc@plt>
   1df18:	ldr	r1, [r0]
   1df1c:	mov	r2, #0
   1df20:	mov	r3, #1
   1df24:	cmp	r8, #0
   1df28:	bne	1e0e8 <ftello64@plt+0xc800>
   1df2c:	ldrb	r0, [r1]
   1df30:	tst	r0, #1
   1df34:	beq	1df4c <ftello64@plt+0xc664>
   1df38:	ubfx	r0, r2, #5, #3
   1df3c:	and	r6, r2, #31
   1df40:	ldr	r7, [r4, r0, lsl #2]
   1df44:	orr	r7, r7, r3, lsl r6
   1df48:	str	r7, [r4, r0, lsl #2]
   1df4c:	add	r2, r2, #1
   1df50:	add	r1, r1, #2
   1df54:	mov	r0, #0
   1df58:	cmp	r2, #256	; 0x100
   1df5c:	bne	1df2c <ftello64@plt+0xc644>
   1df60:	b	1e000 <ftello64@plt+0xc718>
   1df64:	bl	11720 <__ctype_b_loc@plt>
   1df68:	ldr	r1, [r0]
   1df6c:	mov	r2, #0
   1df70:	mov	r3, #1
   1df74:	cmp	r8, #0
   1df78:	bne	1e168 <ftello64@plt+0xc880>
   1df7c:	ldrsh	r0, [r1]
   1df80:	cmn	r0, #1
   1df84:	bgt	1df9c <ftello64@plt+0xc6b4>
   1df88:	ubfx	r0, r2, #5, #3
   1df8c:	and	r6, r2, #31
   1df90:	ldr	r7, [r4, r0, lsl #2]
   1df94:	orr	r7, r7, r3, lsl r6
   1df98:	str	r7, [r4, r0, lsl #2]
   1df9c:	add	r2, r2, #1
   1dfa0:	add	r1, r1, #2
   1dfa4:	mov	r0, #0
   1dfa8:	cmp	r2, #256	; 0x100
   1dfac:	bne	1df7c <ftello64@plt+0xc694>
   1dfb0:	b	1e000 <ftello64@plt+0xc718>
   1dfb4:	bl	11720 <__ctype_b_loc@plt>
   1dfb8:	ldr	r1, [r0]
   1dfbc:	mov	r2, #0
   1dfc0:	mov	r3, #1
   1dfc4:	cmp	r8, #0
   1dfc8:	bne	1e1e8 <ftello64@plt+0xc900>
   1dfcc:	ldrb	r0, [r1]
   1dfd0:	tst	r0, #4
   1dfd4:	beq	1dfec <ftello64@plt+0xc704>
   1dfd8:	ubfx	r0, r2, #5, #3
   1dfdc:	and	r6, r2, #31
   1dfe0:	ldr	r7, [r4, r0, lsl #2]
   1dfe4:	orr	r7, r7, r3, lsl r6
   1dfe8:	str	r7, [r4, r0, lsl #2]
   1dfec:	add	r2, r2, #1
   1dff0:	add	r1, r1, #2
   1dff4:	mov	r0, #0
   1dff8:	cmp	r2, #256	; 0x100
   1dffc:	bne	1dfcc <ftello64@plt+0xc6e4>
   1e000:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e004:	mov	r1, #1
   1e008:	orr	r9, r1, r0, lsl #1
   1e00c:	ldr	r0, [r7, #12]
   1e010:	lsl	r1, r9, #2
   1e014:	bl	25344 <ftello64@plt+0x13a5c>
   1e018:	cmp	r0, #0
   1e01c:	beq	1e32c <ftello64@plt+0xca44>
   1e020:	str	r0, [r7, #12]
   1e024:	str	r9, [r5]
   1e028:	b	1db14 <ftello64@plt+0xc22c>
   1e02c:	ldrb	r0, [r1, #1]
   1e030:	tst	r0, #64	; 0x40
   1e034:	beq	1e050 <ftello64@plt+0xc768>
   1e038:	ldrb	r0, [r8, r2]
   1e03c:	ubfx	r7, r0, #5, #3
   1e040:	and	r0, r0, #31
   1e044:	ldr	r6, [r4, r7, lsl #2]
   1e048:	orr	r0, r6, r3, lsl r0
   1e04c:	str	r0, [r4, r7, lsl #2]
   1e050:	add	r2, r2, #1
   1e054:	add	r1, r1, #2
   1e058:	mov	r0, #0
   1e05c:	cmp	r2, #256	; 0x100
   1e060:	bne	1e02c <ftello64@plt+0xc744>
   1e064:	b	1e000 <ftello64@plt+0xc718>
   1e068:	ldrb	r0, [r1, #1]
   1e06c:	tst	r0, #1
   1e070:	beq	1e08c <ftello64@plt+0xc7a4>
   1e074:	ldrb	r0, [r8, r2]
   1e078:	ubfx	r7, r0, #5, #3
   1e07c:	and	r0, r0, #31
   1e080:	ldr	r6, [r4, r7, lsl #2]
   1e084:	orr	r0, r6, r3, lsl r0
   1e088:	str	r0, [r4, r7, lsl #2]
   1e08c:	add	r2, r2, #1
   1e090:	add	r1, r1, #2
   1e094:	mov	r0, #0
   1e098:	cmp	r2, #256	; 0x100
   1e09c:	bne	1e068 <ftello64@plt+0xc780>
   1e0a0:	b	1e000 <ftello64@plt+0xc718>
   1e0a4:	mov	r2, #0
   1e0a8:	mov	r3, #1
   1e0ac:	ldrb	r0, [r1]
   1e0b0:	tst	r0, #8
   1e0b4:	beq	1e0d0 <ftello64@plt+0xc7e8>
   1e0b8:	ldrb	r0, [r8, r2]
   1e0bc:	ubfx	r7, r0, #5, #3
   1e0c0:	and	r0, r0, #31
   1e0c4:	ldr	r6, [r4, r7, lsl #2]
   1e0c8:	orr	r0, r6, r3, lsl r0
   1e0cc:	str	r0, [r4, r7, lsl #2]
   1e0d0:	add	r2, r2, #1
   1e0d4:	add	r1, r1, #2
   1e0d8:	mov	r0, #0
   1e0dc:	cmp	r2, #256	; 0x100
   1e0e0:	bne	1e0ac <ftello64@plt+0xc7c4>
   1e0e4:	b	1e000 <ftello64@plt+0xc718>
   1e0e8:	ldrb	r0, [r1]
   1e0ec:	tst	r0, #1
   1e0f0:	beq	1e10c <ftello64@plt+0xc824>
   1e0f4:	ldrb	r0, [r8, r2]
   1e0f8:	ubfx	r7, r0, #5, #3
   1e0fc:	and	r0, r0, #31
   1e100:	ldr	r6, [r4, r7, lsl #2]
   1e104:	orr	r0, r6, r3, lsl r0
   1e108:	str	r0, [r4, r7, lsl #2]
   1e10c:	add	r2, r2, #1
   1e110:	add	r1, r1, #2
   1e114:	mov	r0, #0
   1e118:	cmp	r2, #256	; 0x100
   1e11c:	bne	1e0e8 <ftello64@plt+0xc800>
   1e120:	b	1e000 <ftello64@plt+0xc718>
   1e124:	mov	r2, #0
   1e128:	mov	r3, #1
   1e12c:	ldrb	r0, [r1]
   1e130:	tst	r0, #2
   1e134:	beq	1e150 <ftello64@plt+0xc868>
   1e138:	ldrb	r0, [r8, r2]
   1e13c:	ubfx	r7, r0, #5, #3
   1e140:	and	r0, r0, #31
   1e144:	ldr	r6, [r4, r7, lsl #2]
   1e148:	orr	r0, r6, r3, lsl r0
   1e14c:	str	r0, [r4, r7, lsl #2]
   1e150:	add	r2, r2, #1
   1e154:	add	r1, r1, #2
   1e158:	mov	r0, #0
   1e15c:	cmp	r2, #256	; 0x100
   1e160:	bne	1e12c <ftello64@plt+0xc844>
   1e164:	b	1e000 <ftello64@plt+0xc718>
   1e168:	ldrsh	r0, [r1]
   1e16c:	cmn	r0, #1
   1e170:	bgt	1e18c <ftello64@plt+0xc8a4>
   1e174:	ldrb	r0, [r8, r2]
   1e178:	ubfx	r7, r0, #5, #3
   1e17c:	and	r0, r0, #31
   1e180:	ldr	r6, [r4, r7, lsl #2]
   1e184:	orr	r0, r6, r3, lsl r0
   1e188:	str	r0, [r4, r7, lsl #2]
   1e18c:	add	r2, r2, #1
   1e190:	add	r1, r1, #2
   1e194:	mov	r0, #0
   1e198:	cmp	r2, #256	; 0x100
   1e19c:	bne	1e168 <ftello64@plt+0xc880>
   1e1a0:	b	1e000 <ftello64@plt+0xc718>
   1e1a4:	mov	r2, #0
   1e1a8:	mov	r3, #1
   1e1ac:	ldrb	r0, [r1, #1]
   1e1b0:	tst	r0, #2
   1e1b4:	beq	1e1d0 <ftello64@plt+0xc8e8>
   1e1b8:	ldrb	r0, [r8, r2]
   1e1bc:	ubfx	r7, r0, #5, #3
   1e1c0:	and	r0, r0, #31
   1e1c4:	ldr	r6, [r4, r7, lsl #2]
   1e1c8:	orr	r0, r6, r3, lsl r0
   1e1cc:	str	r0, [r4, r7, lsl #2]
   1e1d0:	add	r2, r2, #1
   1e1d4:	add	r1, r1, #2
   1e1d8:	mov	r0, #0
   1e1dc:	cmp	r2, #256	; 0x100
   1e1e0:	bne	1e1ac <ftello64@plt+0xc8c4>
   1e1e4:	b	1e000 <ftello64@plt+0xc718>
   1e1e8:	ldrb	r0, [r1]
   1e1ec:	tst	r0, #4
   1e1f0:	beq	1e20c <ftello64@plt+0xc924>
   1e1f4:	ldrb	r0, [r8, r2]
   1e1f8:	ubfx	r7, r0, #5, #3
   1e1fc:	and	r0, r0, #31
   1e200:	ldr	r6, [r4, r7, lsl #2]
   1e204:	orr	r0, r6, r3, lsl r0
   1e208:	str	r0, [r4, r7, lsl #2]
   1e20c:	add	r2, r2, #1
   1e210:	add	r1, r1, #2
   1e214:	mov	r0, #0
   1e218:	cmp	r2, #256	; 0x100
   1e21c:	bne	1e1e8 <ftello64@plt+0xc900>
   1e220:	b	1e000 <ftello64@plt+0xc718>
   1e224:	mov	r2, #0
   1e228:	mov	r3, #1
   1e22c:	ldrb	r0, [r1, #1]
   1e230:	tst	r0, #32
   1e234:	beq	1e250 <ftello64@plt+0xc968>
   1e238:	ldrb	r0, [r8, r2]
   1e23c:	ubfx	r7, r0, #5, #3
   1e240:	and	r0, r0, #31
   1e244:	ldr	r6, [r4, r7, lsl #2]
   1e248:	orr	r0, r6, r3, lsl r0
   1e24c:	str	r0, [r4, r7, lsl #2]
   1e250:	add	r2, r2, #1
   1e254:	add	r1, r1, #2
   1e258:	mov	r0, #0
   1e25c:	cmp	r2, #256	; 0x100
   1e260:	bne	1e22c <ftello64@plt+0xc944>
   1e264:	b	1e000 <ftello64@plt+0xc718>
   1e268:	ldrb	r0, [r1, #1]
   1e26c:	tst	r0, #16
   1e270:	beq	1e28c <ftello64@plt+0xc9a4>
   1e274:	ldrb	r0, [r8, r2]
   1e278:	ubfx	r7, r0, #5, #3
   1e27c:	and	r0, r0, #31
   1e280:	ldr	r6, [r4, r7, lsl #2]
   1e284:	orr	r0, r6, r3, lsl r0
   1e288:	str	r0, [r4, r7, lsl #2]
   1e28c:	add	r2, r2, #1
   1e290:	add	r1, r1, #2
   1e294:	mov	r0, #0
   1e298:	cmp	r2, #256	; 0x100
   1e29c:	bne	1e268 <ftello64@plt+0xc980>
   1e2a0:	b	1e000 <ftello64@plt+0xc718>
   1e2a4:	mov	r2, #0
   1e2a8:	mov	r3, #1
   1e2ac:	ldrb	r0, [r1, #1]
   1e2b0:	tst	r0, #4
   1e2b4:	beq	1e2d0 <ftello64@plt+0xc9e8>
   1e2b8:	ldrb	r0, [r8, r2]
   1e2bc:	ubfx	r7, r0, #5, #3
   1e2c0:	and	r0, r0, #31
   1e2c4:	ldr	r6, [r4, r7, lsl #2]
   1e2c8:	orr	r0, r6, r3, lsl r0
   1e2cc:	str	r0, [r4, r7, lsl #2]
   1e2d0:	add	r2, r2, #1
   1e2d4:	add	r1, r1, #2
   1e2d8:	mov	r0, #0
   1e2dc:	cmp	r2, #256	; 0x100
   1e2e0:	bne	1e2ac <ftello64@plt+0xc9c4>
   1e2e4:	b	1e000 <ftello64@plt+0xc718>
   1e2e8:	mov	r2, #0
   1e2ec:	mov	r3, #1
   1e2f0:	ldrb	r0, [r1, #1]
   1e2f4:	tst	r0, #8
   1e2f8:	beq	1e314 <ftello64@plt+0xca2c>
   1e2fc:	ldrb	r0, [r8, r2]
   1e300:	ubfx	r7, r0, #5, #3
   1e304:	and	r0, r0, #31
   1e308:	ldr	r6, [r4, r7, lsl #2]
   1e30c:	orr	r0, r6, r3, lsl r0
   1e310:	str	r0, [r4, r7, lsl #2]
   1e314:	add	r2, r2, #1
   1e318:	add	r1, r1, #2
   1e31c:	mov	r0, #0
   1e320:	cmp	r2, #256	; 0x100
   1e324:	bne	1e2f0 <ftello64@plt+0xca08>
   1e328:	b	1e000 <ftello64@plt+0xc718>
   1e32c:	mov	r0, #12
   1e330:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e334:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1e338:	add	fp, sp, #24
   1e33c:	mov	r5, r1
   1e340:	mov	r4, r2
   1e344:	mov	r6, r0
   1e348:	mvn	r1, #0
   1e34c:	movw	r8, #32816	; 0x8030
   1e350:	mov	r7, r1
   1e354:	mov	r0, r5
   1e358:	mov	r1, r6
   1e35c:	mov	r2, r4
   1e360:	bl	1b584 <ftello64@plt+0x9c9c>
   1e364:	ldr	r1, [r6, #40]	; 0x28
   1e368:	add	r0, r1, r0
   1e36c:	str	r0, [r6, #40]	; 0x28
   1e370:	ldrb	r2, [r5, #4]
   1e374:	cmp	r2, #24
   1e378:	beq	1e3d8 <ftello64@plt+0xcaf0>
   1e37c:	cmp	r2, #2
   1e380:	beq	1e3d4 <ftello64@plt+0xcaec>
   1e384:	ldrb	r0, [r5]
   1e388:	cmp	r0, #44	; 0x2c
   1e38c:	beq	1e3d8 <ftello64@plt+0xcaf0>
   1e390:	mvn	r1, #1
   1e394:	cmp	r0, #48	; 0x30
   1e398:	bcc	1e350 <ftello64@plt+0xca68>
   1e39c:	cmp	r2, #1
   1e3a0:	bne	1e350 <ftello64@plt+0xca68>
   1e3a4:	cmn	r7, #2
   1e3a8:	beq	1e350 <ftello64@plt+0xca68>
   1e3ac:	cmp	r0, #57	; 0x39
   1e3b0:	bhi	1e350 <ftello64@plt+0xca68>
   1e3b4:	cmn	r7, #1
   1e3b8:	beq	1e3cc <ftello64@plt+0xcae4>
   1e3bc:	add	r1, r7, r7, lsl #2
   1e3c0:	add	r0, r0, r1, lsl #1
   1e3c4:	cmp	r0, r8
   1e3c8:	movge	r0, r8
   1e3cc:	sub	r1, r0, #48	; 0x30
   1e3d0:	b	1e350 <ftello64@plt+0xca68>
   1e3d4:	mvn	r7, #1
   1e3d8:	mov	r0, r7
   1e3dc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1e3e0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1e3e4:	add	fp, sp, #24
   1e3e8:	sub	sp, sp, #8
   1e3ec:	mov	r3, r0
   1e3f0:	mov	r5, r0
   1e3f4:	mov	r8, r1
   1e3f8:	mov	r0, r1
   1e3fc:	mov	r1, #0
   1e400:	mov	r2, #0
   1e404:	mov	r7, #0
   1e408:	ldr	r4, [r3], #20
   1e40c:	bl	1d3a4 <ftello64@plt+0xbabc>
   1e410:	cmp	r0, #0
   1e414:	str	r0, [sp, #4]
   1e418:	beq	1e4b4 <ftello64@plt+0xcbcc>
   1e41c:	mov	r9, r0
   1e420:	add	r6, sp, #4
   1e424:	mov	r7, #0
   1e428:	str	r4, [r0]
   1e42c:	ldr	r0, [r6]
   1e430:	ldr	r1, [r0, #24]
   1e434:	orr	r1, r1, #262144	; 0x40000
   1e438:	str	r1, [r0, #24]
   1e43c:	ldr	r0, [r5, #4]
   1e440:	ldr	r4, [r6]
   1e444:	cmp	r0, #0
   1e448:	beq	1e458 <ftello64@plt+0xcb70>
   1e44c:	add	r6, r4, #4
   1e450:	mov	r5, r0
   1e454:	b	1e48c <ftello64@plt+0xcba4>
   1e458:	mov	r1, #0
   1e45c:	mov	r0, r5
   1e460:	ldr	r5, [r5, #8]
   1e464:	cmp	r5, r1
   1e468:	cmpne	r5, #0
   1e46c:	bne	1e488 <ftello64@plt+0xcba0>
   1e470:	ldr	r5, [r0]
   1e474:	ldr	r4, [r4]
   1e478:	mov	r1, r0
   1e47c:	cmp	r5, #0
   1e480:	bne	1e45c <ftello64@plt+0xcb74>
   1e484:	b	1e4b0 <ftello64@plt+0xcbc8>
   1e488:	add	r6, r4, #8
   1e48c:	add	r3, r5, #20
   1e490:	mov	r0, r8
   1e494:	mov	r1, #0
   1e498:	mov	r2, #0
   1e49c:	bl	1d3a4 <ftello64@plt+0xbabc>
   1e4a0:	cmp	r0, #0
   1e4a4:	str	r0, [r6]
   1e4a8:	bne	1e428 <ftello64@plt+0xcb40>
   1e4ac:	b	1e4b4 <ftello64@plt+0xcbcc>
   1e4b0:	mov	r7, r9
   1e4b4:	mov	r0, r7
   1e4b8:	sub	sp, fp, #24
   1e4bc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e4c0:	push	{r4, r5, r6, r7, fp, lr}
   1e4c4:	add	fp, sp, #16
   1e4c8:	mov	r6, r0
   1e4cc:	mov	r5, r1
   1e4d0:	mov	r0, r2
   1e4d4:	mov	r4, r2
   1e4d8:	mov	r1, r6
   1e4dc:	blx	r5
   1e4e0:	cmp	r0, #0
   1e4e4:	bne	1e538 <ftello64@plt+0xcc50>
   1e4e8:	ldr	r7, [r6, #4]
   1e4ec:	cmp	r7, #0
   1e4f0:	bne	1e520 <ftello64@plt+0xcc38>
   1e4f4:	mov	r1, #0
   1e4f8:	ldr	r7, [r6, #8]
   1e4fc:	mov	r0, r6
   1e500:	cmp	r7, r1
   1e504:	cmpne	r7, #0
   1e508:	bne	1e520 <ftello64@plt+0xcc38>
   1e50c:	ldr	r6, [r0]
   1e510:	mov	r1, r0
   1e514:	cmp	r6, #0
   1e518:	bne	1e4f8 <ftello64@plt+0xcc10>
   1e51c:	b	1e53c <ftello64@plt+0xcc54>
   1e520:	mov	r0, r4
   1e524:	mov	r1, r7
   1e528:	blx	r5
   1e52c:	cmp	r0, #0
   1e530:	mov	r6, r7
   1e534:	beq	1e4e8 <ftello64@plt+0xcc00>
   1e538:	pop	{r4, r5, r6, r7, fp, pc}
   1e53c:	mov	r0, #0
   1e540:	pop	{r4, r5, r6, r7, fp, pc}
   1e544:	ldrb	r2, [r1, #24]
   1e548:	cmp	r2, #17
   1e54c:	beq	1e580 <ftello64@plt+0xcc98>
   1e550:	cmp	r2, #4
   1e554:	bne	1e5d4 <ftello64@plt+0xccec>
   1e558:	ldr	r2, [r0, #132]	; 0x84
   1e55c:	cmp	r2, #0
   1e560:	beq	1e5d4 <ftello64@plt+0xccec>
   1e564:	ldr	r3, [r1, #20]
   1e568:	ldr	r2, [r2, r3, lsl #2]
   1e56c:	mov	r3, #1
   1e570:	str	r2, [r1, #20]
   1e574:	ldr	r1, [r0, #80]	; 0x50
   1e578:	orr	r1, r1, r3, lsl r2
   1e57c:	b	1e5d0 <ftello64@plt+0xcce8>
   1e580:	ldr	r2, [r1, #4]
   1e584:	cmp	r2, #0
   1e588:	beq	1e5d4 <ftello64@plt+0xccec>
   1e58c:	ldrb	r3, [r2, #24]
   1e590:	cmp	r3, #17
   1e594:	bne	1e5d4 <ftello64@plt+0xccec>
   1e598:	ldr	r3, [r2, #4]
   1e59c:	ldr	r2, [r2, #20]
   1e5a0:	cmp	r3, #0
   1e5a4:	str	r3, [r1, #4]
   1e5a8:	strne	r1, [r3]
   1e5ac:	cmp	r2, #31
   1e5b0:	ldr	r1, [r1, #20]
   1e5b4:	ldr	r3, [r0, #132]	; 0x84
   1e5b8:	ldr	r1, [r3, r1, lsl #2]
   1e5bc:	str	r1, [r3, r2, lsl #2]
   1e5c0:	bgt	1e5d4 <ftello64@plt+0xccec>
   1e5c4:	ldr	r1, [r0, #80]	; 0x50
   1e5c8:	mov	r3, #1
   1e5cc:	bic	r1, r1, r3, lsl r2
   1e5d0:	str	r1, [r0, #80]	; 0x50
   1e5d4:	mov	r0, #0
   1e5d8:	bx	lr
   1e5dc:	push	{r4, r5, fp, lr}
   1e5e0:	add	fp, sp, #8
   1e5e4:	sub	sp, sp, #8
   1e5e8:	mov	r5, r0
   1e5ec:	mov	r0, #0
   1e5f0:	mov	r4, r1
   1e5f4:	str	r0, [sp, #4]
   1e5f8:	ldr	r2, [r1, #4]
   1e5fc:	cmp	r2, #0
   1e600:	beq	1e628 <ftello64@plt+0xcd40>
   1e604:	ldrb	r0, [r2, #24]
   1e608:	cmp	r0, #17
   1e60c:	bne	1e628 <ftello64@plt+0xcd40>
   1e610:	add	r0, sp, #4
   1e614:	mov	r1, r5
   1e618:	bl	1e8e0 <ftello64@plt+0xcff8>
   1e61c:	cmp	r0, #0
   1e620:	str	r0, [r4, #4]
   1e624:	strne	r4, [r0]
   1e628:	ldr	r2, [r4, #8]
   1e62c:	cmp	r2, #0
   1e630:	beq	1e658 <ftello64@plt+0xcd70>
   1e634:	ldrb	r0, [r2, #24]
   1e638:	cmp	r0, #17
   1e63c:	bne	1e658 <ftello64@plt+0xcd70>
   1e640:	add	r0, sp, #4
   1e644:	mov	r1, r5
   1e648:	bl	1e8e0 <ftello64@plt+0xcff8>
   1e64c:	cmp	r0, #0
   1e650:	str	r0, [r4, #8]
   1e654:	strne	r4, [r0]
   1e658:	ldr	r0, [sp, #4]
   1e65c:	sub	sp, fp, #8
   1e660:	pop	{r4, r5, fp, pc}
   1e664:	push	{r4, r5, fp, lr}
   1e668:	add	fp, sp, #8
   1e66c:	ldr	r2, [r1, #24]
   1e670:	mov	r5, r0
   1e674:	mov	r4, r1
   1e678:	uxtb	r0, r2
   1e67c:	cmp	r0, #16
   1e680:	bne	1e6a0 <ftello64@plt+0xcdb8>
   1e684:	ldr	r0, [r4, #4]
   1e688:	ldr	r1, [r0, #12]
   1e68c:	str	r1, [r4, #12]
   1e690:	ldr	r0, [r0, #28]
   1e694:	str	r0, [r4, #28]
   1e698:	mov	r0, #0
   1e69c:	pop	{r4, r5, fp, pc}
   1e6a0:	str	r4, [r4, #12]
   1e6a4:	mov	r0, r5
   1e6a8:	ldr	r1, [r4, #20]
   1e6ac:	bl	1ea34 <ftello64@plt+0xd14c>
   1e6b0:	cmn	r0, #1
   1e6b4:	str	r0, [r4, #28]
   1e6b8:	beq	1e6ec <ftello64@plt+0xce04>
   1e6bc:	ldrb	r2, [r4, #24]
   1e6c0:	mov	r1, r0
   1e6c4:	mov	r0, #0
   1e6c8:	cmp	r2, #12
   1e6cc:	popne	{r4, r5, fp, pc}
   1e6d0:	ldr	r2, [r5]
   1e6d4:	ldr	r3, [r4, #20]
   1e6d8:	add	r1, r2, r1, lsl #3
   1e6dc:	ldr	r2, [r1, #4]
   1e6e0:	bfi	r2, r3, #8, #10
   1e6e4:	str	r2, [r1, #4]
   1e6e8:	pop	{r4, r5, fp, pc}
   1e6ec:	mov	r0, #12
   1e6f0:	pop	{r4, r5, fp, pc}
   1e6f4:	ldrb	r0, [r1, #24]
   1e6f8:	cmp	r0, #16
   1e6fc:	beq	1e710 <ftello64@plt+0xce28>
   1e700:	cmp	r0, #11
   1e704:	bne	1e728 <ftello64@plt+0xce40>
   1e708:	ldr	r0, [r1, #4]
   1e70c:	b	1e748 <ftello64@plt+0xce60>
   1e710:	ldmib	r1, {r0, r2}
   1e714:	ldr	r3, [r2, #12]
   1e718:	str	r3, [r0, #16]
   1e71c:	ldr	r0, [r1, #16]
   1e720:	str	r0, [r2, #16]
   1e724:	b	1e74c <ftello64@plt+0xce64>
   1e728:	ldr	r0, [r1, #4]
   1e72c:	cmp	r0, #0
   1e730:	ldrne	r2, [r1, #16]
   1e734:	strne	r2, [r0, #16]
   1e738:	ldr	r0, [r1, #8]
   1e73c:	cmp	r0, #0
   1e740:	beq	1e74c <ftello64@plt+0xce64>
   1e744:	ldr	r1, [r1, #16]
   1e748:	str	r1, [r0, #16]
   1e74c:	mov	r0, #0
   1e750:	bx	lr
   1e754:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1e758:	add	fp, sp, #24
   1e75c:	ldr	r3, [r1, #24]
   1e760:	mvn	r7, #1
   1e764:	ldr	r2, [r1, #28]
   1e768:	mov	r4, #0
   1e76c:	uxtab	r3, r7, r3
   1e770:	cmp	r3, #14
   1e774:	bhi	1e87c <ftello64@plt+0xcf94>
   1e778:	add	r7, pc, #0
   1e77c:	ldr	pc, [r7, r3, lsl #2]
   1e780:	andeq	lr, r1, r4, asr #17
   1e784:	andeq	lr, r1, ip, ror r8
   1e788:	muleq	r1, r0, r8
   1e78c:	andeq	lr, r1, ip, ror r8
   1e790:	andeq	lr, r1, ip, ror r8
   1e794:	andeq	lr, r1, ip, ror r8
   1e798:			; <UNDEFINED> instruction: 0x0001e7bc
   1e79c:			; <UNDEFINED> instruction: 0x0001e7bc
   1e7a0:	strdeq	lr, [r1], -r8
   1e7a4:	strdeq	lr, [r1], -r8
   1e7a8:			; <UNDEFINED> instruction: 0x0001e7bc
   1e7ac:	andeq	lr, r1, ip, ror r8
   1e7b0:	andeq	lr, r1, ip, ror r8
   1e7b4:	andeq	lr, r1, ip, ror r8
   1e7b8:	andeq	lr, r1, r4, asr #17
   1e7bc:	ldr	r1, [r1, #16]
   1e7c0:	ldr	r5, [r1, #28]
   1e7c4:	ldr	r6, [r0, #20]
   1e7c8:	add	r0, r2, r2, lsl #1
   1e7cc:	mov	r1, #1
   1e7d0:	str	r1, [r6, r0, lsl #2]!
   1e7d4:	mov	r0, #4
   1e7d8:	mov	r7, r6
   1e7dc:	str	r1, [r7, #4]!
   1e7e0:	bl	25314 <ftello64@plt+0x13a2c>
   1e7e4:	cmp	r0, #0
   1e7e8:	str	r0, [r6, #8]
   1e7ec:	beq	1e8cc <ftello64@plt+0xcfe4>
   1e7f0:	str	r5, [r0]
   1e7f4:	b	1e8c4 <ftello64@plt+0xcfdc>
   1e7f8:	ldrb	r3, [r0, #88]	; 0x58
   1e7fc:	add	r6, r1, #16
   1e800:	add	r5, r2, r2, lsl #1
   1e804:	orr	r3, r3, #1
   1e808:	strb	r3, [r0, #88]	; 0x58
   1e80c:	mov	r3, r6
   1e810:	ldr	r7, [r1, #4]
   1e814:	ldr	r1, [r1, #8]
   1e818:	cmp	r1, #0
   1e81c:	addne	r3, r1, #12
   1e820:	cmp	r7, #0
   1e824:	ldr	r1, [r3]
   1e828:	addne	r6, r7, #12
   1e82c:	ldr	r8, [r1, #28]
   1e830:	ldr	r1, [r6]
   1e834:	ldr	r6, [r0, #20]
   1e838:	mov	r0, #2
   1e83c:	ldr	r9, [r1, #28]
   1e840:	mov	r7, r6
   1e844:	str	r0, [r7, r5, lsl #2]!
   1e848:	mov	r0, #8
   1e84c:	bl	25314 <ftello64@plt+0x13a2c>
   1e850:	cmp	r0, #0
   1e854:	str	r0, [r7, #8]
   1e858:	beq	1e8d8 <ftello64@plt+0xcff0>
   1e85c:	add	r1, r6, r5, lsl #2
   1e860:	cmp	r9, r8
   1e864:	add	r1, r1, #4
   1e868:	bne	1e8b0 <ftello64@plt+0xcfc8>
   1e86c:	mov	r2, #1
   1e870:	str	r2, [r1]
   1e874:	str	r9, [r0]
   1e878:	b	1e8c4 <ftello64@plt+0xcfdc>
   1e87c:	ldr	r1, [r1, #16]
   1e880:	ldr	r0, [r0, #12]
   1e884:	ldr	r1, [r1, #28]
   1e888:	str	r1, [r0, r2, lsl #2]
   1e88c:	b	1e8c4 <ftello64@plt+0xcfdc>
   1e890:	ldr	r7, [r1, #16]
   1e894:	ldr	r3, [r0, #12]
   1e898:	ldr	r5, [r7, #28]
   1e89c:	str	r5, [r3, r2, lsl #2]
   1e8a0:	ldrb	r1, [r1, #24]
   1e8a4:	cmp	r1, #4
   1e8a8:	beq	1e7c4 <ftello64@plt+0xcedc>
   1e8ac:	b	1e8c4 <ftello64@plt+0xcfdc>
   1e8b0:	mov	r2, #2
   1e8b4:	str	r2, [r1]
   1e8b8:	stmcs	r0, {r8, r9}
   1e8bc:	strcc	r9, [r0]
   1e8c0:	strcc	r8, [r0, #4]
   1e8c4:	mov	r0, r4
   1e8c8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e8cc:	mov	r0, #0
   1e8d0:	str	r0, [r7]
   1e8d4:	str	r0, [r6]
   1e8d8:	mov	r4, #12
   1e8dc:	b	1e8c4 <ftello64@plt+0xcfdc>
   1e8e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e8e4:	add	fp, sp, #28
   1e8e8:	sub	sp, sp, #12
   1e8ec:	ldr	r5, [r2, #4]
   1e8f0:	ldr	sl, [r1]
   1e8f4:	mov	r9, r2
   1e8f8:	cmp	r5, #0
   1e8fc:	ldrbne	r1, [r1, #28]
   1e900:	andsne	r1, r1, #16
   1e904:	bne	1ea0c <ftello64@plt+0xd124>
   1e908:	str	r0, [sp]
   1e90c:	mov	r0, #8
   1e910:	mov	r8, #0
   1e914:	add	r3, sp, #4
   1e918:	mov	r1, #0
   1e91c:	mov	r2, #0
   1e920:	str	r0, [sp, #8]
   1e924:	mov	r0, sl
   1e928:	str	r8, [sp, #4]
   1e92c:	bl	1d3a4 <ftello64@plt+0xbabc>
   1e930:	mov	r7, r0
   1e934:	mov	r0, #9
   1e938:	add	r3, sp, #4
   1e93c:	mov	r1, #0
   1e940:	mov	r2, #0
   1e944:	str	r0, [sp, #8]
   1e948:	mov	r0, sl
   1e94c:	str	r8, [sp, #4]
   1e950:	bl	1d3a4 <ftello64@plt+0xbabc>
   1e954:	mov	r4, r0
   1e958:	cmp	r5, #0
   1e95c:	mov	r6, r0
   1e960:	beq	1e988 <ftello64@plt+0xd0a0>
   1e964:	mov	r0, #16
   1e968:	add	r3, sp, #4
   1e96c:	mov	r1, r5
   1e970:	mov	r2, r4
   1e974:	str	r0, [sp, #8]
   1e978:	mov	r0, sl
   1e97c:	str	r8, [sp, #4]
   1e980:	bl	1d3a4 <ftello64@plt+0xbabc>
   1e984:	mov	r6, r0
   1e988:	mov	r0, #16
   1e98c:	add	r3, sp, #4
   1e990:	mov	r1, r7
   1e994:	mov	r2, r6
   1e998:	str	r0, [sp, #8]
   1e99c:	mov	r0, sl
   1e9a0:	str	r8, [sp, #4]
   1e9a4:	bl	1d3a4 <ftello64@plt+0xbabc>
   1e9a8:	cmp	r4, #0
   1e9ac:	beq	1e9bc <ftello64@plt+0xd0d4>
   1e9b0:	cmp	r7, #0
   1e9b4:	cmpne	r6, #0
   1e9b8:	bne	1e9d0 <ftello64@plt+0xd0e8>
   1e9bc:	ldr	r1, [sp]
   1e9c0:	mov	r0, #12
   1e9c4:	mov	r5, #0
   1e9c8:	str	r0, [r1]
   1e9cc:	b	1ea28 <ftello64@plt+0xd140>
   1e9d0:	mov	r5, r0
   1e9d4:	cmp	r0, #0
   1e9d8:	beq	1e9bc <ftello64@plt+0xd0d4>
   1e9dc:	ldr	r0, [r9, #20]
   1e9e0:	str	r0, [r4, #20]
   1e9e4:	str	r0, [r7, #20]
   1e9e8:	ldr	r1, [r9, #24]
   1e9ec:	ldr	r0, [r4, #24]
   1e9f0:	lsr	r1, r1, #19
   1e9f4:	bfi	r0, r1, #19, #1
   1e9f8:	str	r0, [r4, #24]
   1e9fc:	ldr	r0, [r7, #24]
   1ea00:	bfi	r0, r1, #19, #1
   1ea04:	str	r0, [r7, #24]
   1ea08:	b	1ea28 <ftello64@plt+0xd140>
   1ea0c:	ldr	r3, [r9, #20]
   1ea10:	cmp	r3, #31
   1ea14:	bgt	1ea28 <ftello64@plt+0xd140>
   1ea18:	ldr	r1, [sl, #80]	; 0x50
   1ea1c:	mov	r2, #1
   1ea20:	tst	r1, r2, lsl r3
   1ea24:	bne	1e908 <ftello64@plt+0xd020>
   1ea28:	mov	r0, r5
   1ea2c:	sub	sp, fp, #28
   1ea30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ea34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ea38:	add	fp, sp, #28
   1ea3c:	sub	sp, sp, #12
   1ea40:	mov	r4, r0
   1ea44:	ldr	r7, [r0, #4]
   1ea48:	ldr	r0, [r0, #8]
   1ea4c:	mov	r5, r2
   1ea50:	mov	r9, r1
   1ea54:	cmp	r0, r7
   1ea58:	bcs	1eb24 <ftello64@plt+0xd23c>
   1ea5c:	ldr	r1, [r4]
   1ea60:	str	r9, [r1, r0, lsl #3]!
   1ea64:	str	r5, [r1, #4]
   1ea68:	ldr	r0, [r4]
   1ea6c:	ldr	r1, [r4, #8]
   1ea70:	add	r0, r0, r1, lsl #3
   1ea74:	ldr	r1, [r0, #4]
   1ea78:	bfc	r1, #8, #10
   1ea7c:	str	r1, [r0, #4]
   1ea80:	uxtb	r1, r5
   1ea84:	cmp	r1, #5
   1ea88:	bne	1ea9c <ftello64@plt+0xd1b4>
   1ea8c:	ldr	r2, [r4, #92]	; 0x5c
   1ea90:	mov	r0, #1048576	; 0x100000
   1ea94:	cmp	r2, #1
   1ea98:	bgt	1eaac <ftello64@plt+0xd1c4>
   1ea9c:	sub	r0, r1, #6
   1eaa0:	clz	r0, r0
   1eaa4:	lsr	r0, r0, #5
   1eaa8:	lsl	r0, r0, #20
   1eaac:	ldr	r1, [r4]
   1eab0:	ldr	r2, [r4, #8]
   1eab4:	add	r1, r1, r2, lsl #3
   1eab8:	ldr	r2, [r1, #4]
   1eabc:	bic	r2, r2, #1048576	; 0x100000
   1eac0:	orr	r0, r2, r0
   1eac4:	mvn	r2, #0
   1eac8:	str	r0, [r1, #4]
   1eacc:	ldr	r0, [r4, #8]
   1ead0:	ldr	r1, [r4, #12]
   1ead4:	str	r2, [r1, r0, lsl #2]
   1ead8:	mov	r2, #0
   1eadc:	ldr	r0, [r4, #8]
   1eae0:	ldr	r1, [r4, #20]
   1eae4:	add	r0, r0, r0, lsl #1
   1eae8:	str	r2, [r1, r0, lsl #2]!
   1eaec:	str	r2, [r1, #4]
   1eaf0:	str	r2, [r1, #8]
   1eaf4:	ldr	r0, [r4, #8]
   1eaf8:	ldr	r1, [r4, #24]
   1eafc:	add	r0, r0, r0, lsl #1
   1eb00:	str	r2, [r1, r0, lsl #2]!
   1eb04:	str	r2, [r1, #4]
   1eb08:	str	r2, [r1, #8]
   1eb0c:	ldr	r6, [r4, #8]
   1eb10:	add	r0, r6, #1
   1eb14:	str	r0, [r4, #8]
   1eb18:	mov	r0, r6
   1eb1c:	sub	sp, fp, #28
   1eb20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1eb24:	movw	r0, #21845	; 0x5555
   1eb28:	lsl	r1, r7, #1
   1eb2c:	mvn	r6, #0
   1eb30:	movt	r0, #5461	; 0x1555
   1eb34:	cmp	r1, r0
   1eb38:	bhi	1eb18 <ftello64@plt+0xd230>
   1eb3c:	ldr	r0, [r4]
   1eb40:	str	r1, [sp, #8]
   1eb44:	lsl	r1, r7, #4
   1eb48:	bl	25344 <ftello64@plt+0x13a5c>
   1eb4c:	cmp	r0, #0
   1eb50:	beq	1eb18 <ftello64@plt+0xd230>
   1eb54:	str	r0, [r4]
   1eb58:	lsl	r8, r7, #3
   1eb5c:	ldr	r0, [r4, #12]
   1eb60:	mov	r1, r8
   1eb64:	bl	25344 <ftello64@plt+0x13a5c>
   1eb68:	str	r0, [sp, #4]
   1eb6c:	ldr	r0, [r4, #16]
   1eb70:	mov	r1, r8
   1eb74:	bl	25344 <ftello64@plt+0x13a5c>
   1eb78:	mov	r2, r0
   1eb7c:	add	r1, r7, r7, lsl #1
   1eb80:	ldr	r0, [r4, #20]
   1eb84:	mov	r7, r2
   1eb88:	lsl	r8, r1, #3
   1eb8c:	mov	r1, r8
   1eb90:	bl	25344 <ftello64@plt+0x13a5c>
   1eb94:	mov	sl, r0
   1eb98:	ldr	r0, [r4, #24]
   1eb9c:	mov	r1, r8
   1eba0:	bl	25344 <ftello64@plt+0x13a5c>
   1eba4:	mov	r8, r0
   1eba8:	ldr	r0, [sp, #4]
   1ebac:	cmp	r0, #0
   1ebb0:	beq	1ebc0 <ftello64@plt+0xd2d8>
   1ebb4:	cmp	r7, #0
   1ebb8:	cmpne	sl, #0
   1ebbc:	bne	1ebe0 <ftello64@plt+0xd2f8>
   1ebc0:	bl	15074 <ftello64@plt+0x378c>
   1ebc4:	mov	r0, r7
   1ebc8:	bl	15074 <ftello64@plt+0x378c>
   1ebcc:	mov	r0, sl
   1ebd0:	bl	15074 <ftello64@plt+0x378c>
   1ebd4:	mov	r0, r8
   1ebd8:	bl	15074 <ftello64@plt+0x378c>
   1ebdc:	b	1eb18 <ftello64@plt+0xd230>
   1ebe0:	cmp	r8, #0
   1ebe4:	beq	1ebc0 <ftello64@plt+0xd2d8>
   1ebe8:	add	r1, r4, #12
   1ebec:	stm	r1, {r0, r7, sl}
   1ebf0:	str	r8, [r4, #24]
   1ebf4:	ldr	r0, [sp, #8]
   1ebf8:	str	r0, [r4, #4]
   1ebfc:	ldr	r0, [r4, #8]
   1ec00:	b	1ea5c <ftello64@plt+0xd174>
   1ec04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ec08:	add	fp, sp, #28
   1ec0c:	sub	sp, sp, #44	; 0x2c
   1ec10:	mov	r8, r0
   1ec14:	ldr	r0, [r1, #20]
   1ec18:	add	r4, r2, r2, lsl #1
   1ec1c:	mov	r5, r1
   1ec20:	mov	r1, #0
   1ec24:	mov	r9, r3
   1ec28:	mov	r6, r2
   1ec2c:	add	r0, r0, r4, lsl #2
   1ec30:	ldr	r0, [r0, #4]
   1ec34:	str	r1, [sp, #36]	; 0x24
   1ec38:	add	r0, r0, #1
   1ec3c:	str	r0, [sp, #32]
   1ec40:	lsl	r0, r0, #2
   1ec44:	bl	25314 <ftello64@plt+0x13a2c>
   1ec48:	cmp	r0, #0
   1ec4c:	str	r0, [sp, #40]	; 0x28
   1ec50:	beq	1ee18 <ftello64@plt+0xd530>
   1ec54:	mov	r1, #1
   1ec58:	str	r6, [r0]
   1ec5c:	str	r1, [sp, #36]	; 0x24
   1ec60:	mvn	r1, #0
   1ec64:	ldr	r0, [r5, #24]
   1ec68:	add	r0, r0, r4, lsl #2
   1ec6c:	str	r1, [r0, #4]
   1ec70:	ldr	r2, [r5]
   1ec74:	add	r0, r2, r6, lsl #3
   1ec78:	ldr	r0, [r0, #4]
   1ec7c:	ubfx	r1, r0, #8, #10
   1ec80:	cmp	r1, #0
   1ec84:	beq	1ece0 <ftello64@plt+0xd3f8>
   1ec88:	ldr	r3, [r5, #20]
   1ec8c:	add	r3, r3, r4, lsl #2
   1ec90:	ldr	r7, [r3, #4]
   1ec94:	cmp	r7, #0
   1ec98:	beq	1ece0 <ftello64@plt+0xd3f8>
   1ec9c:	ldr	r3, [r3, #8]
   1eca0:	ldr	r3, [r3]
   1eca4:	add	r2, r2, r3, lsl #3
   1eca8:	ldrb	r2, [r2, #6]
   1ecac:	tst	r2, #4
   1ecb0:	bne	1ece0 <ftello64@plt+0xd3f8>
   1ecb4:	str	r1, [sp]
   1ecb8:	mov	r0, r5
   1ecbc:	mov	r1, r6
   1ecc0:	mov	r2, r6
   1ecc4:	mov	r3, r6
   1ecc8:	bl	1ee20 <ftello64@plt+0xd538>
   1eccc:	cmp	r0, #0
   1ecd0:	bne	1ee10 <ftello64@plt+0xd528>
   1ecd4:	ldr	r0, [r5]
   1ecd8:	add	r0, r0, r6, lsl #3
   1ecdc:	ldr	r0, [r0, #4]
   1ece0:	tst	r0, #8
   1ece4:	beq	1ede4 <ftello64@plt+0xd4fc>
   1ece8:	ldr	r0, [r5, #20]
   1ecec:	add	r1, r0, r4, lsl #2
   1ecf0:	ldr	r1, [r1, #4]
   1ecf4:	cmp	r1, #1
   1ecf8:	blt	1ede4 <ftello64@plt+0xd4fc>
   1ecfc:	str	r8, [sp, #12]
   1ed00:	mov	r8, #0
   1ed04:	add	r7, sp, #16
   1ed08:	add	sl, sp, #32
   1ed0c:	mov	r6, #0
   1ed10:	str	r9, [sp, #8]
   1ed14:	add	r0, r0, r4, lsl #2
   1ed18:	ldr	r0, [r0, #8]
   1ed1c:	ldr	r2, [r0, r6, lsl #2]
   1ed20:	ldr	r0, [r5, #24]
   1ed24:	add	r9, r2, r2, lsl #1
   1ed28:	add	r0, r0, r9, lsl #2
   1ed2c:	ldr	r1, [r0, #4]
   1ed30:	cmn	r1, #1
   1ed34:	beq	1ed9c <ftello64@plt+0xd4b4>
   1ed38:	cmp	r1, #0
   1ed3c:	bne	1ed5c <ftello64@plt+0xd474>
   1ed40:	mov	r0, r7
   1ed44:	mov	r1, r5
   1ed48:	mov	r3, #0
   1ed4c:	bl	1ec04 <ftello64@plt+0xd31c>
   1ed50:	cmp	r0, #0
   1ed54:	beq	1ed6c <ftello64@plt+0xd484>
   1ed58:	b	1ee10 <ftello64@plt+0xd528>
   1ed5c:	vldr	d16, [r0]
   1ed60:	ldr	r0, [r0, #8]
   1ed64:	str	r0, [sp, #24]
   1ed68:	vstr	d16, [sp, #16]
   1ed6c:	mov	r0, sl
   1ed70:	mov	r1, r7
   1ed74:	bl	1f0e0 <ftello64@plt+0xd7f8>
   1ed78:	cmp	r0, #0
   1ed7c:	bne	1ee10 <ftello64@plt+0xd528>
   1ed80:	ldr	r0, [r5, #24]
   1ed84:	add	r0, r0, r9, lsl #2
   1ed88:	ldr	r0, [r0, #4]
   1ed8c:	cmp	r0, #0
   1ed90:	bne	1eda0 <ftello64@plt+0xd4b8>
   1ed94:	ldr	r0, [sp, #24]
   1ed98:	bl	15074 <ftello64@plt+0x378c>
   1ed9c:	mov	r8, #1
   1eda0:	ldr	r0, [r5, #20]
   1eda4:	add	r6, r6, #1
   1eda8:	add	r1, r0, r4, lsl #2
   1edac:	ldr	r1, [r1, #4]
   1edb0:	cmp	r6, r1
   1edb4:	blt	1ed14 <ftello64@plt+0xd42c>
   1edb8:	tst	r8, #1
   1edbc:	ldr	r8, [sp, #12]
   1edc0:	ldr	r0, [sp, #8]
   1edc4:	beq	1ede4 <ftello64@plt+0xd4fc>
   1edc8:	cmp	r0, #0
   1edcc:	bne	1ede4 <ftello64@plt+0xd4fc>
   1edd0:	ldr	r0, [r5, #24]
   1edd4:	mov	r1, #0
   1edd8:	add	r0, r0, r4, lsl #2
   1eddc:	str	r1, [r0, #4]
   1ede0:	b	1edfc <ftello64@plt+0xd514>
   1ede4:	ldr	r0, [r5, #24]
   1ede8:	vldr	d16, [sp, #32]
   1edec:	ldr	r1, [sp, #40]	; 0x28
   1edf0:	add	r0, r0, r4, lsl #2
   1edf4:	str	r1, [r0, #8]
   1edf8:	vstr	d16, [r0]
   1edfc:	ldr	r0, [sp, #40]	; 0x28
   1ee00:	vldr	d16, [sp, #32]
   1ee04:	str	r0, [r8, #8]
   1ee08:	mov	r0, #0
   1ee0c:	vstr	d16, [r8]
   1ee10:	sub	sp, fp, #28
   1ee14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ee18:	mov	r0, #12
   1ee1c:	b	1ee10 <ftello64@plt+0xd528>
   1ee20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ee24:	add	fp, sp, #28
   1ee28:	sub	sp, sp, #20
   1ee2c:	mov	sl, r0
   1ee30:	ldr	r0, [fp, #8]
   1ee34:	mov	r8, r2
   1ee38:	mov	r5, r1
   1ee3c:	str	r3, [sp, #8]
   1ee40:	str	r0, [sp, #16]
   1ee44:	ldr	r2, [sl]
   1ee48:	add	r1, r2, r5, lsl #3
   1ee4c:	ldrb	r0, [r1, #4]!
   1ee50:	cmp	r0, #4
   1ee54:	bne	1eec4 <ftello64@plt+0xd5dc>
   1ee58:	ldr	r0, [sl, #12]
   1ee5c:	ldr	r1, [sl, #20]
   1ee60:	add	r6, r8, r8, lsl #1
   1ee64:	ldr	r2, [sp, #16]
   1ee68:	ldr	r7, [r0, r5, lsl #2]
   1ee6c:	add	r0, r1, r6, lsl #2
   1ee70:	mov	r1, #0
   1ee74:	str	r1, [r0, #4]
   1ee78:	mov	r0, sl
   1ee7c:	mov	r1, r7
   1ee80:	bl	1f264 <ftello64@plt+0xd97c>
   1ee84:	mov	r9, #12
   1ee88:	cmn	r0, #1
   1ee8c:	beq	1f0ac <ftello64@plt+0xd7c4>
   1ee90:	mov	r4, r0
   1ee94:	ldr	r0, [sl, #12]
   1ee98:	ldr	r1, [r0, r5, lsl #2]
   1ee9c:	str	r1, [r0, r8, lsl #2]
   1eea0:	mov	r1, r4
   1eea4:	ldr	r0, [sl, #20]
   1eea8:	add	r0, r0, r6, lsl #2
   1eeac:	bl	1f2ec <ftello64@plt+0xda04>
   1eeb0:	cmp	r0, #0
   1eeb4:	mov	r5, r7
   1eeb8:	mov	r8, r4
   1eebc:	bne	1ee44 <ftello64@plt+0xd55c>
   1eec0:	b	1f0ac <ftello64@plt+0xd7c4>
   1eec4:	ldr	r0, [sl, #20]
   1eec8:	add	ip, r5, r5, lsl #1
   1eecc:	add	r7, r0, ip, lsl #2
   1eed0:	ldr	r3, [r7, #4]
   1eed4:	cmp	r3, #0
   1eed8:	beq	1f094 <ftello64@plt+0xd7ac>
   1eedc:	ldr	r7, [r7, #8]
   1eee0:	add	r6, r8, r8, lsl #1
   1eee4:	cmp	r3, #1
   1eee8:	add	r0, r0, r6, lsl #2
   1eeec:	str	r6, [sp, #12]
   1eef0:	mov	r6, #0
   1eef4:	ldr	r7, [r7]
   1eef8:	str	r6, [r0, #4]
   1eefc:	beq	1f02c <ftello64@plt+0xd744>
   1ef00:	ldr	r1, [sl, #8]
   1ef04:	ldr	r4, [sp, #16]
   1ef08:	sub	r3, r1, #1
   1ef0c:	cmp	r3, #1
   1ef10:	blt	1ef60 <ftello64@plt+0xd678>
   1ef14:	add	r3, r2, r3, lsl #3
   1ef18:	ldr	r6, [r3, #4]
   1ef1c:	ands	r3, r6, #262144	; 0x40000
   1ef20:	beq	1ef60 <ftello64@plt+0xd678>
   1ef24:	ldr	r3, [sl, #16]
   1ef28:	sub	r2, r2, #12
   1ef2c:	sub	r3, r3, #4
   1ef30:	ldr	r5, [r3, r1, lsl #2]
   1ef34:	cmp	r5, r7
   1ef38:	ubfxeq	r6, r6, #8, #10
   1ef3c:	cmpeq	r6, r4
   1ef40:	beq	1f010 <ftello64@plt+0xd728>
   1ef44:	sub	r6, r1, #2
   1ef48:	cmp	r6, #1
   1ef4c:	blt	1ef60 <ftello64@plt+0xd678>
   1ef50:	ldr	r6, [r2, r1, lsl #3]
   1ef54:	sub	r1, r1, #1
   1ef58:	ands	r5, r6, #262144	; 0x40000
   1ef5c:	bne	1ef30 <ftello64@plt+0xd648>
   1ef60:	mov	r0, sl
   1ef64:	mov	r1, r7
   1ef68:	mov	r2, r4
   1ef6c:	mov	r8, ip
   1ef70:	bl	1f264 <ftello64@plt+0xd97c>
   1ef74:	mov	r9, #12
   1ef78:	cmn	r0, #1
   1ef7c:	beq	1f0ac <ftello64@plt+0xd7c4>
   1ef80:	mov	r5, r0
   1ef84:	ldr	r0, [sl, #20]
   1ef88:	ldr	r6, [sp, #12]
   1ef8c:	mov	r1, r5
   1ef90:	add	r0, r0, r6, lsl #2
   1ef94:	bl	1f2ec <ftello64@plt+0xda04>
   1ef98:	cmp	r0, #0
   1ef9c:	beq	1f0ac <ftello64@plt+0xd7c4>
   1efa0:	ldr	r4, [sp, #16]
   1efa4:	ldr	r3, [sp, #8]
   1efa8:	mov	r0, sl
   1efac:	mov	r1, r7
   1efb0:	mov	r2, r5
   1efb4:	str	r4, [sp]
   1efb8:	bl	1ee20 <ftello64@plt+0xd538>
   1efbc:	cmp	r0, #0
   1efc0:	bne	1f0a8 <ftello64@plt+0xd7c0>
   1efc4:	ldr	r0, [sl, #20]
   1efc8:	mov	r2, r4
   1efcc:	add	r0, r0, r8, lsl #2
   1efd0:	ldr	r0, [r0, #8]
   1efd4:	ldr	r5, [r0, #4]
   1efd8:	mov	r0, sl
   1efdc:	mov	r1, r5
   1efe0:	bl	1f264 <ftello64@plt+0xd97c>
   1efe4:	mov	r9, #12
   1efe8:	cmn	r0, #1
   1efec:	beq	1f0ac <ftello64@plt+0xd7c4>
   1eff0:	mov	r8, r0
   1eff4:	ldr	r0, [sl, #20]
   1eff8:	mov	r1, r8
   1effc:	add	r0, r0, r6, lsl #2
   1f000:	bl	1f2ec <ftello64@plt+0xda04>
   1f004:	cmp	r0, #0
   1f008:	bne	1ee44 <ftello64@plt+0xd55c>
   1f00c:	b	1f0ac <ftello64@plt+0xd7c4>
   1f010:	sub	r1, r1, #1
   1f014:	mov	r8, ip
   1f018:	bl	1f2ec <ftello64@plt+0xda04>
   1f01c:	ldr	r6, [sp, #12]
   1f020:	cmp	r0, #0
   1f024:	bne	1efc4 <ftello64@plt+0xd6dc>
   1f028:	b	1f0d8 <ftello64@plt+0xd7f0>
   1f02c:	ldr	r2, [sp, #8]
   1f030:	cmp	r5, r2
   1f034:	bne	1f040 <ftello64@plt+0xd758>
   1f038:	cmp	r8, r5
   1f03c:	bne	1f0b8 <ftello64@plt+0xd7d0>
   1f040:	ldr	r0, [r1]
   1f044:	mov	r1, r7
   1f048:	ubfx	r0, r0, #8, #10
   1f04c:	ldr	r2, [sp, #16]
   1f050:	orr	r2, r0, r2
   1f054:	mov	r0, sl
   1f058:	str	r2, [sp, #16]
   1f05c:	bl	1f264 <ftello64@plt+0xd97c>
   1f060:	mov	r9, #12
   1f064:	cmn	r0, #1
   1f068:	beq	1f0ac <ftello64@plt+0xd7c4>
   1f06c:	mov	r8, r0
   1f070:	ldr	r0, [sl, #20]
   1f074:	ldr	r1, [sp, #12]
   1f078:	add	r0, r0, r1, lsl #2
   1f07c:	mov	r1, r8
   1f080:	bl	1f2ec <ftello64@plt+0xda04>
   1f084:	cmp	r0, #0
   1f088:	mov	r5, r7
   1f08c:	bne	1ee44 <ftello64@plt+0xd55c>
   1f090:	b	1f0ac <ftello64@plt+0xd7c4>
   1f094:	ldr	r0, [sl, #12]
   1f098:	ldr	r1, [r0, r5, lsl #2]
   1f09c:	str	r1, [r0, r8, lsl #2]
   1f0a0:	mov	r0, #0
   1f0a4:	b	1f0b0 <ftello64@plt+0xd7c8>
   1f0a8:	mov	r9, r0
   1f0ac:	mov	r0, r9
   1f0b0:	sub	sp, fp, #28
   1f0b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f0b8:	mov	r1, r7
   1f0bc:	bl	1f2ec <ftello64@plt+0xda04>
   1f0c0:	mov	r1, r0
   1f0c4:	mov	r9, #12
   1f0c8:	mov	r0, #0
   1f0cc:	cmp	r1, #0
   1f0d0:	moveq	r0, r9
   1f0d4:	b	1f0b0 <ftello64@plt+0xd7c8>
   1f0d8:	mov	r9, #12
   1f0dc:	b	1f0ac <ftello64@plt+0xd7c4>
   1f0e0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1f0e4:	add	fp, sp, #24
   1f0e8:	mov	r8, #0
   1f0ec:	cmp	r1, #0
   1f0f0:	beq	1f23c <ftello64@plt+0xd954>
   1f0f4:	mov	r6, r1
   1f0f8:	ldr	r1, [r1, #4]
   1f0fc:	cmp	r1, #0
   1f100:	beq	1f23c <ftello64@plt+0xd954>
   1f104:	mov	r9, r0
   1f108:	ldr	r2, [r0]
   1f10c:	ldr	r0, [r0, #4]
   1f110:	add	r3, r0, r1, lsl #1
   1f114:	cmp	r2, r3
   1f118:	bge	1f144 <ftello64@plt+0xd85c>
   1f11c:	ldr	r0, [r9, #8]
   1f120:	add	r7, r2, r1
   1f124:	lsl	r1, r7, #3
   1f128:	bl	25344 <ftello64@plt+0x13a5c>
   1f12c:	cmp	r0, #0
   1f130:	beq	1f25c <ftello64@plt+0xd974>
   1f134:	str	r0, [r9, #8]
   1f138:	lsl	r0, r7, #1
   1f13c:	str	r0, [r9]
   1f140:	ldr	r0, [r9, #4]
   1f144:	cmp	r0, #0
   1f148:	beq	1f244 <ftello64@plt+0xd95c>
   1f14c:	ldr	r2, [r6, #4]
   1f150:	sub	r1, r0, #1
   1f154:	add	r7, r0, r2, lsl #1
   1f158:	sub	r0, r2, #1
   1f15c:	orrs	r2, r0, r1
   1f160:	bmi	1f1a4 <ftello64@plt+0xd8bc>
   1f164:	ldr	r2, [r6, #8]
   1f168:	ldr	r3, [r9, #8]
   1f16c:	ldr	r4, [r2, r0, lsl #2]
   1f170:	ldr	r5, [r3, r1, lsl #2]
   1f174:	cmp	r5, r4
   1f178:	bne	1f188 <ftello64@plt+0xd8a0>
   1f17c:	sub	r1, r1, #1
   1f180:	sub	r0, r0, #1
   1f184:	b	1f198 <ftello64@plt+0xd8b0>
   1f188:	sublt	r7, r7, #1
   1f18c:	subge	r1, r1, #1
   1f190:	sublt	r0, r0, #1
   1f194:	strlt	r4, [r3, r7, lsl #2]
   1f198:	orr	r5, r0, r1
   1f19c:	cmn	r5, #1
   1f1a0:	bgt	1f16c <ftello64@plt+0xd884>
   1f1a4:	cmp	r0, #0
   1f1a8:	bmi	1f1c8 <ftello64@plt+0xd8e0>
   1f1ac:	add	r2, r0, #1
   1f1b0:	ldr	r0, [r9, #8]
   1f1b4:	ldr	r1, [r6, #8]
   1f1b8:	sub	r7, r7, r2
   1f1bc:	lsl	r2, r2, #2
   1f1c0:	add	r0, r0, r7, lsl #2
   1f1c4:	bl	115c4 <memcpy@plt>
   1f1c8:	ldr	r0, [r9, #4]
   1f1cc:	ldr	r2, [r6, #4]
   1f1d0:	sub	r1, r0, #1
   1f1d4:	add	r3, r1, r2, lsl #1
   1f1d8:	sub	r2, r3, r7
   1f1dc:	adds	r2, r2, #1
   1f1e0:	bcs	1f23c <ftello64@plt+0xd954>
   1f1e4:	add	r0, r2, r0
   1f1e8:	str	r0, [r9, #4]
   1f1ec:	ldr	r0, [r9, #8]
   1f1f0:	ldr	r6, [r0, r1, lsl #2]
   1f1f4:	ldr	r5, [r0, r3, lsl #2]
   1f1f8:	cmp	r5, r6
   1f1fc:	ble	1f218 <ftello64@plt+0xd930>
   1f200:	add	r6, r2, r1
   1f204:	subs	r2, r2, #1
   1f208:	sub	r3, r3, #1
   1f20c:	str	r5, [r0, r6, lsl #2]
   1f210:	bne	1f1f0 <ftello64@plt+0xd908>
   1f214:	b	1f23c <ftello64@plt+0xd954>
   1f218:	add	r5, r2, r1
   1f21c:	cmp	r1, #0
   1f220:	str	r6, [r0, r5, lsl #2]
   1f224:	sub	r6, r1, #1
   1f228:	mov	r1, r6
   1f22c:	bgt	1f1f0 <ftello64@plt+0xd908>
   1f230:	add	r1, r0, r7, lsl #2
   1f234:	lsl	r2, r2, #2
   1f238:	bl	115c4 <memcpy@plt>
   1f23c:	mov	r0, r8
   1f240:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f244:	ldr	r0, [r6, #4]
   1f248:	str	r0, [r9, #4]
   1f24c:	ldr	r0, [r9, #8]
   1f250:	ldr	r2, [r6, #4]
   1f254:	ldr	r1, [r6, #8]
   1f258:	b	1f234 <ftello64@plt+0xd94c>
   1f25c:	mov	r8, #12
   1f260:	b	1f23c <ftello64@plt+0xd954>
   1f264:	push	{r4, r5, r6, sl, fp, lr}
   1f268:	add	fp, sp, #16
   1f26c:	mov	r5, r0
   1f270:	ldr	r0, [r0]
   1f274:	mov	r4, r1
   1f278:	mov	r6, r2
   1f27c:	ldr	r1, [r0, r1, lsl #3]!
   1f280:	ldr	r2, [r0, #4]
   1f284:	mov	r0, r5
   1f288:	bl	1ea34 <ftello64@plt+0xd14c>
   1f28c:	cmn	r0, #1
   1f290:	ldrne	r1, [r5]
   1f294:	movwne	r3, #65280	; 0xff00
   1f298:	movtne	r3, #3
   1f29c:	addne	r1, r1, r0, lsl #3
   1f2a0:	ldrne	r2, [r1, #4]
   1f2a4:	bfine	r2, r6, #8, #10
   1f2a8:	strne	r2, [r1, #4]
   1f2ac:	ldrne	r1, [r5]
   1f2b0:	addne	r2, r1, r4, lsl #3
   1f2b4:	addne	r1, r1, r0, lsl #3
   1f2b8:	ldrne	r2, [r2, #4]
   1f2bc:	andne	r2, r2, r3
   1f2c0:	ldrne	r3, [r1, #4]
   1f2c4:	orrne	r2, r2, r3
   1f2c8:	strne	r2, [r1, #4]
   1f2cc:	ldrne	r1, [r5]
   1f2d0:	addne	r1, r1, r0, lsl #3
   1f2d4:	ldrne	r2, [r1, #4]
   1f2d8:	orrne	r2, r2, #262144	; 0x40000
   1f2dc:	strne	r2, [r1, #4]
   1f2e0:	ldrne	r1, [r5, #16]
   1f2e4:	strne	r4, [r1, r0, lsl #2]
   1f2e8:	pop	{r4, r5, r6, sl, fp, pc}
   1f2ec:	push	{r4, r5, r6, sl, fp, lr}
   1f2f0:	add	fp, sp, #16
   1f2f4:	ldr	r2, [r0]
   1f2f8:	mov	r5, r1
   1f2fc:	mov	r4, r0
   1f300:	cmp	r2, #0
   1f304:	beq	1f330 <ftello64@plt+0xda48>
   1f308:	ldr	r1, [r4, #4]
   1f30c:	cmp	r1, #0
   1f310:	bne	1f35c <ftello64@plt+0xda74>
   1f314:	ldr	r0, [r4, #8]
   1f318:	str	r5, [r0]
   1f31c:	ldr	r0, [r4, #4]
   1f320:	mov	r6, #1
   1f324:	add	r0, r0, #1
   1f328:	str	r0, [r4, #4]
   1f32c:	b	1f354 <ftello64@plt+0xda6c>
   1f330:	mov	r6, #1
   1f334:	mov	r0, #4
   1f338:	str	r6, [r4]
   1f33c:	str	r6, [r4, #4]
   1f340:	bl	25314 <ftello64@plt+0x13a2c>
   1f344:	cmp	r0, #0
   1f348:	str	r0, [r4, #8]
   1f34c:	beq	1f38c <ftello64@plt+0xdaa4>
   1f350:	str	r5, [r0]
   1f354:	mov	r0, r6
   1f358:	pop	{r4, r5, r6, sl, fp, pc}
   1f35c:	cmp	r2, r1
   1f360:	bne	1f39c <ftello64@plt+0xdab4>
   1f364:	lsl	r0, r2, #1
   1f368:	lsl	r1, r2, #3
   1f36c:	str	r0, [r4]
   1f370:	ldr	r0, [r4, #8]
   1f374:	bl	25344 <ftello64@plt+0x13a5c>
   1f378:	cmp	r0, #0
   1f37c:	beq	1f414 <ftello64@plt+0xdb2c>
   1f380:	str	r0, [r4, #8]
   1f384:	ldr	r1, [r4, #4]
   1f388:	b	1f3a0 <ftello64@plt+0xdab8>
   1f38c:	mov	r6, #0
   1f390:	str	r6, [r4]
   1f394:	str	r6, [r4, #4]
   1f398:	b	1f354 <ftello64@plt+0xda6c>
   1f39c:	ldr	r0, [r4, #8]
   1f3a0:	ldr	r2, [r0]
   1f3a4:	cmp	r2, r5
   1f3a8:	ble	1f3dc <ftello64@plt+0xdaf4>
   1f3ac:	cmp	r1, #1
   1f3b0:	blt	1f40c <ftello64@plt+0xdb24>
   1f3b4:	add	r3, r0, r1, lsl #2
   1f3b8:	mov	r2, r3
   1f3bc:	ldr	r6, [r2, #-4]!
   1f3c0:	sub	r1, r1, #1
   1f3c4:	cmp	r1, #0
   1f3c8:	str	r6, [r3]
   1f3cc:	mov	r3, r2
   1f3d0:	bgt	1f3bc <ftello64@plt+0xdad4>
   1f3d4:	mov	r1, #0
   1f3d8:	b	1f40c <ftello64@plt+0xdb24>
   1f3dc:	add	r2, r0, r1, lsl #2
   1f3e0:	ldr	r3, [r2, #-4]
   1f3e4:	cmp	r3, r5
   1f3e8:	ble	1f40c <ftello64@plt+0xdb24>
   1f3ec:	sub	r1, r1, #2
   1f3f0:	str	r3, [r2]
   1f3f4:	sub	r1, r1, #1
   1f3f8:	ldr	r3, [r2, #-8]
   1f3fc:	sub	r2, r2, #4
   1f400:	cmp	r3, r5
   1f404:	bgt	1f3f0 <ftello64@plt+0xdb08>
   1f408:	add	r1, r1, #2
   1f40c:	str	r5, [r0, r1, lsl #2]
   1f410:	b	1f31c <ftello64@plt+0xda34>
   1f414:	mov	r6, #0
   1f418:	b	1f354 <ftello64@plt+0xda6c>
   1f41c:	push	{r4, r5, fp, lr}
   1f420:	add	fp, sp, #8
   1f424:	mov	r5, r0
   1f428:	mov	r4, r1
   1f42c:	ldr	r0, [r0]
   1f430:	ldr	r1, [r5, #4]
   1f434:	cmp	r0, r1
   1f438:	bne	1f468 <ftello64@plt+0xdb80>
   1f43c:	mov	r1, #2
   1f440:	add	r0, r1, r0, lsl #1
   1f444:	str	r0, [r5]
   1f448:	lsl	r1, r0, #2
   1f44c:	ldr	r0, [r5, #8]
   1f450:	bl	25344 <ftello64@plt+0x13a5c>
   1f454:	cmp	r0, #0
   1f458:	beq	1f480 <ftello64@plt+0xdb98>
   1f45c:	str	r0, [r5, #8]
   1f460:	ldr	r1, [r5, #4]
   1f464:	b	1f46c <ftello64@plt+0xdb84>
   1f468:	ldr	r0, [r5, #8]
   1f46c:	add	r2, r1, #1
   1f470:	str	r2, [r5, #4]
   1f474:	str	r4, [r0, r1, lsl #2]
   1f478:	mov	r0, #1
   1f47c:	pop	{r4, r5, fp, pc}
   1f480:	mov	r0, #0
   1f484:	pop	{r4, r5, fp, pc}
   1f488:	push	{r4, r5, fp, lr}
   1f48c:	add	fp, sp, #8
   1f490:	mov	r4, r0
   1f494:	ldr	r0, [r1, #4]
   1f498:	mov	r5, r1
   1f49c:	str	r0, [r4, #4]
   1f4a0:	ldr	r1, [r1, #4]
   1f4a4:	cmp	r1, #1
   1f4a8:	blt	1f4dc <ftello64@plt+0xdbf4>
   1f4ac:	str	r0, [r4]
   1f4b0:	lsl	r0, r0, #2
   1f4b4:	bl	25314 <ftello64@plt+0x13a2c>
   1f4b8:	cmp	r0, #0
   1f4bc:	str	r0, [r4, #8]
   1f4c0:	beq	1f4f0 <ftello64@plt+0xdc08>
   1f4c4:	ldr	r2, [r5, #4]
   1f4c8:	ldr	r1, [r5, #8]
   1f4cc:	lsl	r2, r2, #2
   1f4d0:	bl	115c4 <memcpy@plt>
   1f4d4:	mov	r0, #0
   1f4d8:	pop	{r4, r5, fp, pc}
   1f4dc:	mov	r0, #0
   1f4e0:	str	r0, [r4]
   1f4e4:	str	r0, [r4, #4]
   1f4e8:	str	r0, [r4, #8]
   1f4ec:	pop	{r4, r5, fp, pc}
   1f4f0:	mov	r0, #0
   1f4f4:	str	r0, [r4]
   1f4f8:	str	r0, [r4, #4]
   1f4fc:	mov	r0, #12
   1f500:	pop	{r4, r5, fp, pc}
   1f504:	push	{r4, r5, r6, sl, fp, lr}
   1f508:	add	fp, sp, #16
   1f50c:	ldr	r2, [r0, #4]
   1f510:	cmp	r2, #1
   1f514:	blt	1f564 <ftello64@plt+0xdc7c>
   1f518:	ldr	ip, [r0, #8]
   1f51c:	subs	r2, r2, #1
   1f520:	mov	r0, #0
   1f524:	mov	r3, #0
   1f528:	beq	1f554 <ftello64@plt+0xdc6c>
   1f52c:	mov	r3, #0
   1f530:	mov	lr, #1
   1f534:	add	r4, r2, r3
   1f538:	lsr	r5, r4, #1
   1f53c:	ldr	r6, [ip, r5, lsl #2]
   1f540:	cmp	r6, r1
   1f544:	addlt	r3, lr, r4, lsr #1
   1f548:	movge	r2, r5
   1f54c:	cmp	r3, r2
   1f550:	bcc	1f534 <ftello64@plt+0xdc4c>
   1f554:	ldr	r2, [ip, r3, lsl #2]
   1f558:	cmp	r2, r1
   1f55c:	addeq	r0, r3, #1
   1f560:	pop	{r4, r5, r6, sl, fp, pc}
   1f564:	mov	r0, #0
   1f568:	pop	{r4, r5, r6, sl, fp, pc}
   1f56c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f570:	add	fp, sp, #28
   1f574:	sub	sp, sp, #20
   1f578:	ldr	lr, [r2, #4]
   1f57c:	cmp	lr, #0
   1f580:	beq	1f884 <ftello64@plt+0xdf9c>
   1f584:	mov	r8, r3
   1f588:	mov	sl, r2
   1f58c:	add	r7, lr, r3
   1f590:	cmp	lr, #1
   1f594:	str	r0, [sp, #4]
   1f598:	blt	1f5b4 <ftello64@plt+0xdccc>
   1f59c:	ldr	r3, [sl, #8]
   1f5a0:	mov	r2, lr
   1f5a4:	ldr	r0, [r3], #4
   1f5a8:	subs	r2, r2, #1
   1f5ac:	add	r7, r0, r7
   1f5b0:	bne	1f5a4 <ftello64@plt+0xdcbc>
   1f5b4:	ldr	r0, [r1, #32]
   1f5b8:	str	r1, [sp, #12]
   1f5bc:	ldr	r1, [r1, #68]	; 0x44
   1f5c0:	and	r1, r1, r7
   1f5c4:	add	r2, r1, r1, lsl #1
   1f5c8:	ldr	r1, [r0, r2, lsl #2]
   1f5cc:	cmp	r1, #1
   1f5d0:	blt	1f660 <ftello64@plt+0xdd78>
   1f5d4:	add	r0, r0, r2, lsl #2
   1f5d8:	sub	ip, lr, #1
   1f5dc:	mov	r3, #0
   1f5e0:	ldr	r9, [r0, #8]
   1f5e4:	ldr	r4, [r9, r3, lsl #2]
   1f5e8:	ldr	r0, [r4]
   1f5ec:	cmp	r0, r7
   1f5f0:	bne	1f614 <ftello64@plt+0xdd2c>
   1f5f4:	ldrb	r0, [r4, #52]	; 0x34
   1f5f8:	and	r0, r0, #15
   1f5fc:	cmp	r0, r8
   1f600:	bne	1f614 <ftello64@plt+0xdd2c>
   1f604:	cmp	sl, #0
   1f608:	ldrne	r5, [r4, #40]	; 0x28
   1f60c:	cmpne	r5, #0
   1f610:	bne	1f624 <ftello64@plt+0xdd3c>
   1f614:	add	r3, r3, #1
   1f618:	cmp	r3, r1
   1f61c:	blt	1f5e4 <ftello64@plt+0xdcfc>
   1f620:	b	1f660 <ftello64@plt+0xdd78>
   1f624:	ldr	r0, [r5, #4]
   1f628:	cmp	r0, lr
   1f62c:	bne	1f614 <ftello64@plt+0xdd2c>
   1f630:	mov	r0, ip
   1f634:	add	r6, r0, #1
   1f638:	cmp	r6, #1
   1f63c:	blt	1f88c <ftello64@plt+0xdfa4>
   1f640:	ldr	r6, [sl, #8]
   1f644:	ldr	r2, [r5, #8]
   1f648:	ldr	r6, [r6, r0, lsl #2]
   1f64c:	ldr	r2, [r2, r0, lsl #2]
   1f650:	sub	r0, r0, #1
   1f654:	cmp	r2, r6
   1f658:	beq	1f634 <ftello64@plt+0xdd4c>
   1f65c:	b	1f614 <ftello64@plt+0xdd2c>
   1f660:	mov	r0, #56	; 0x38
   1f664:	mov	r1, #1
   1f668:	bl	252c0 <ftello64@plt+0x139d8>
   1f66c:	cmp	r0, #0
   1f670:	beq	1f870 <ftello64@plt+0xdf88>
   1f674:	add	r5, r0, #4
   1f678:	mov	r4, r0
   1f67c:	mov	r1, sl
   1f680:	mov	r0, r5
   1f684:	bl	1f488 <ftello64@plt+0xdba0>
   1f688:	cmp	r0, #0
   1f68c:	bne	1f898 <ftello64@plt+0xdfb0>
   1f690:	str	r5, [r4, #40]	; 0x28
   1f694:	and	r0, r8, #15
   1f698:	ldr	r6, [sp, #12]
   1f69c:	ldrb	r1, [r4, #52]	; 0x34
   1f6a0:	and	r1, r1, #240	; 0xf0
   1f6a4:	orr	r0, r1, r0
   1f6a8:	strb	r0, [r4, #52]	; 0x34
   1f6ac:	ldr	r0, [sl, #4]
   1f6b0:	cmp	r0, #1
   1f6b4:	blt	1f850 <ftello64@plt+0xdf68>
   1f6b8:	movw	r9, #65280	; 0xff00
   1f6bc:	and	r0, r8, #4
   1f6c0:	mov	ip, r5
   1f6c4:	and	lr, r8, #1
   1f6c8:	movt	r9, #3
   1f6cc:	str	r0, [sp]
   1f6d0:	and	r0, r8, #2
   1f6d4:	mov	r8, #0
   1f6d8:	str	r0, [sp, #8]
   1f6dc:	mov	r0, #0
   1f6e0:	add	r3, r9, #255	; 0xff
   1f6e4:	str	r3, [sp, #16]
   1f6e8:	ldr	r1, [sl, #8]
   1f6ec:	ldr	r2, [r6]
   1f6f0:	ldr	r1, [r1, r8, lsl #2]
   1f6f4:	add	r1, r2, r1, lsl #3
   1f6f8:	ldr	r5, [r1, #4]
   1f6fc:	and	r1, r5, r3
   1f700:	cmp	r1, #1
   1f704:	beq	1f818 <ftello64@plt+0xdf30>
   1f708:	ldrb	r3, [r4, #52]	; 0x34
   1f70c:	mov	r2, #32
   1f710:	and	r1, r5, r9
   1f714:	and	r2, r2, r5, lsr #15
   1f718:	orr	r2, r3, r2
   1f71c:	uxtb	r3, r5
   1f720:	strb	r2, [r4, #52]	; 0x34
   1f724:	cmp	r3, #2
   1f728:	beq	1f73c <ftello64@plt+0xde54>
   1f72c:	cmp	r3, #4
   1f730:	bne	1f748 <ftello64@plt+0xde60>
   1f734:	mov	r3, #64	; 0x40
   1f738:	b	1f740 <ftello64@plt+0xde58>
   1f73c:	mov	r3, #16
   1f740:	orr	r2, r2, r3
   1f744:	strb	r2, [r4, #52]	; 0x34
   1f748:	cmp	r1, #0
   1f74c:	beq	1f814 <ftello64@plt+0xdf2c>
   1f750:	ldr	r1, [r4, #40]	; 0x28
   1f754:	cmp	r1, ip
   1f758:	bne	1f7ac <ftello64@plt+0xdec4>
   1f75c:	mov	r0, #12
   1f760:	mov	r6, lr
   1f764:	mov	r9, ip
   1f768:	bl	25314 <ftello64@plt+0x13a2c>
   1f76c:	cmp	r0, #0
   1f770:	beq	1f868 <ftello64@plt+0xdf80>
   1f774:	mov	r1, sl
   1f778:	str	r0, [r4, #40]	; 0x28
   1f77c:	bl	1f488 <ftello64@plt+0xdba0>
   1f780:	cmp	r0, #0
   1f784:	bne	1f868 <ftello64@plt+0xdf80>
   1f788:	ldrb	r0, [r4, #52]	; 0x34
   1f78c:	mov	lr, r6
   1f790:	ldr	r6, [sp, #12]
   1f794:	mov	ip, r9
   1f798:	movw	r9, #65280	; 0xff00
   1f79c:	movt	r9, #3
   1f7a0:	orr	r0, r0, #128	; 0x80
   1f7a4:	strb	r0, [r4, #52]	; 0x34
   1f7a8:	mov	r0, #0
   1f7ac:	cmp	lr, #0
   1f7b0:	bne	1f7bc <ftello64@plt+0xded4>
   1f7b4:	ands	r1, r5, #256	; 0x100
   1f7b8:	bne	1f7f0 <ftello64@plt+0xdf08>
   1f7bc:	cmp	lr, #0
   1f7c0:	andsne	r1, r5, #512	; 0x200
   1f7c4:	bne	1f7f0 <ftello64@plt+0xdf08>
   1f7c8:	ldr	r1, [sp, #8]
   1f7cc:	cmp	r1, #0
   1f7d0:	bne	1f7dc <ftello64@plt+0xdef4>
   1f7d4:	ands	r1, r5, #4096	; 0x1000
   1f7d8:	bne	1f7f0 <ftello64@plt+0xdf08>
   1f7dc:	ldr	r1, [sp]
   1f7e0:	cmp	r1, #0
   1f7e4:	bne	1f814 <ftello64@plt+0xdf2c>
   1f7e8:	ands	r1, r5, #16384	; 0x4000
   1f7ec:	beq	1f814 <ftello64@plt+0xdf2c>
   1f7f0:	subs	r1, r8, r0
   1f7f4:	bmi	1f810 <ftello64@plt+0xdf28>
   1f7f8:	ldr	r2, [r4, #8]
   1f7fc:	cmp	r2, r1
   1f800:	subgt	r2, r2, #1
   1f804:	strgt	r2, [r4, #8]
   1f808:	cmpgt	r2, r1
   1f80c:	bgt	1f82c <ftello64@plt+0xdf44>
   1f810:	add	r0, r0, #1
   1f814:	ldr	r3, [sp, #16]
   1f818:	ldr	r1, [sl, #4]
   1f81c:	add	r8, r8, #1
   1f820:	cmp	r8, r1
   1f824:	blt	1f6e8 <ftello64@plt+0xde00>
   1f828:	b	1f850 <ftello64@plt+0xdf68>
   1f82c:	ldr	r2, [r4, #12]
   1f830:	add	r3, r2, r1, lsl #2
   1f834:	ldr	r3, [r3, #4]
   1f838:	str	r3, [r2, r1, lsl #2]
   1f83c:	add	r1, r1, #1
   1f840:	ldr	r3, [r4, #8]
   1f844:	cmp	r1, r3
   1f848:	blt	1f830 <ftello64@plt+0xdf48>
   1f84c:	b	1f810 <ftello64@plt+0xdf28>
   1f850:	mov	r0, r6
   1f854:	mov	r1, r4
   1f858:	mov	r2, r7
   1f85c:	bl	1f8a4 <ftello64@plt+0xdfbc>
   1f860:	cmp	r0, #0
   1f864:	beq	1f88c <ftello64@plt+0xdfa4>
   1f868:	mov	r0, r4
   1f86c:	bl	1a99c <ftello64@plt+0x90b4>
   1f870:	ldr	r1, [sp, #4]
   1f874:	mov	r0, #12
   1f878:	mov	r4, #0
   1f87c:	str	r0, [r1]
   1f880:	b	1f88c <ftello64@plt+0xdfa4>
   1f884:	mov	r4, #0
   1f888:	str	r4, [r0]
   1f88c:	mov	r0, r4
   1f890:	sub	sp, fp, #28
   1f894:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f898:	mov	r0, r4
   1f89c:	bl	15074 <ftello64@plt+0x378c>
   1f8a0:	b	1f870 <ftello64@plt+0xdf88>
   1f8a4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1f8a8:	add	fp, sp, #24
   1f8ac:	mov	r7, r0
   1f8b0:	mov	r0, #0
   1f8b4:	str	r2, [r1]
   1f8b8:	mov	r5, r1
   1f8bc:	mov	r9, r2
   1f8c0:	mov	r4, r1
   1f8c4:	str	r0, [r1, #20]
   1f8c8:	ldr	r0, [r1, #8]
   1f8cc:	str	r0, [r5, #16]!
   1f8d0:	lsl	r0, r0, #2
   1f8d4:	bl	25314 <ftello64@plt+0x13a2c>
   1f8d8:	mov	r8, #12
   1f8dc:	cmp	r0, #0
   1f8e0:	str	r0, [r4, #24]
   1f8e4:	beq	1f974 <ftello64@plt+0xe08c>
   1f8e8:	ldr	r0, [r4, #8]
   1f8ec:	cmp	r0, #1
   1f8f0:	blt	1f934 <ftello64@plt+0xe04c>
   1f8f4:	mov	r6, #0
   1f8f8:	ldr	r1, [r4, #12]
   1f8fc:	ldr	r2, [r7]
   1f900:	ldr	r1, [r1, r6, lsl #2]
   1f904:	add	r2, r2, r1, lsl #3
   1f908:	ldrb	r2, [r2, #4]
   1f90c:	tst	r2, #8
   1f910:	bne	1f928 <ftello64@plt+0xe040>
   1f914:	mov	r0, r5
   1f918:	bl	1f41c <ftello64@plt+0xdb34>
   1f91c:	cmp	r0, #0
   1f920:	beq	1f974 <ftello64@plt+0xe08c>
   1f924:	ldr	r0, [r4, #8]
   1f928:	add	r6, r6, #1
   1f92c:	cmp	r6, r0
   1f930:	blt	1f8f8 <ftello64@plt+0xe010>
   1f934:	ldr	r1, [r7, #68]	; 0x44
   1f938:	ldr	r0, [r7, #32]
   1f93c:	and	r1, r1, r9
   1f940:	mov	r5, r0
   1f944:	add	r2, r1, r1, lsl #1
   1f948:	ldr	r1, [r5, r2, lsl #2]!
   1f94c:	mov	r6, r5
   1f950:	ldr	r3, [r6, #4]!
   1f954:	cmp	r3, r1
   1f958:	ble	1f97c <ftello64@plt+0xe094>
   1f95c:	add	r0, r0, r2, lsl #2
   1f960:	ldr	r0, [r0, #8]
   1f964:	add	r2, r1, #1
   1f968:	mov	r8, #0
   1f96c:	str	r2, [r5]
   1f970:	str	r4, [r0, r1, lsl #2]
   1f974:	mov	r0, r8
   1f978:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1f97c:	add	r7, r0, r2, lsl #2
   1f980:	mov	r2, #2
   1f984:	add	r9, r2, r1, lsl #1
   1f988:	ldr	r0, [r7, #8]!
   1f98c:	lsl	r1, r9, #2
   1f990:	bl	25344 <ftello64@plt+0x13a5c>
   1f994:	cmp	r0, #0
   1f998:	beq	1f974 <ftello64@plt+0xe08c>
   1f99c:	str	r0, [r7]
   1f9a0:	str	r9, [r6]
   1f9a4:	ldr	r1, [r5]
   1f9a8:	b	1f964 <ftello64@plt+0xe07c>
   1f9ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f9b0:	add	fp, sp, #28
   1f9b4:	sub	sp, sp, #36	; 0x24
   1f9b8:	mov	r4, r0
   1f9bc:	ldr	r0, [r0, #24]
   1f9c0:	mov	r6, r2
   1f9c4:	mov	r9, r1
   1f9c8:	cmp	r0, r1
   1f9cc:	ble	1fb34 <ftello64@plt+0xe24c>
   1f9d0:	ldr	r0, [r4, #80]	; 0x50
   1f9d4:	mov	r1, #4
   1f9d8:	cmp	r0, #2
   1f9dc:	movge	r0, #0
   1f9e0:	strge	r0, [r4, #16]
   1f9e4:	strge	r0, [r4, #20]
   1f9e8:	mov	r0, #0
   1f9ec:	tst	r6, #1
   1f9f0:	strb	r0, [r4, #76]	; 0x4c
   1f9f4:	str	r0, [r4, #24]
   1f9f8:	str	r0, [r4, #28]
   1f9fc:	str	r0, [r4, #32]
   1fa00:	movweq	r1, #6
   1fa04:	ldr	r2, [r4, #44]	; 0x2c
   1fa08:	ldr	r3, [r4, #52]	; 0x34
   1fa0c:	str	r2, [r4, #48]	; 0x30
   1fa10:	str	r3, [r4, #56]	; 0x38
   1fa14:	str	r1, [r4, #60]	; 0x3c
   1fa18:	ldrb	r1, [r4, #75]	; 0x4b
   1fa1c:	cmp	r1, #0
   1fa20:	bne	1fa2c <ftello64@plt+0xe144>
   1fa24:	ldr	r1, [r4]
   1fa28:	str	r1, [r4, #4]
   1fa2c:	mov	r5, r9
   1fa30:	cmp	r5, #0
   1fa34:	beq	1fac0 <ftello64@plt+0xe1d8>
   1fa38:	ldr	r1, [r4, #32]
   1fa3c:	cmp	r5, r1
   1fa40:	bge	1fb3c <ftello64@plt+0xe254>
   1fa44:	ldrb	r0, [r4, #76]	; 0x4c
   1fa48:	cmp	r0, #0
   1fa4c:	bne	1fcb4 <ftello64@plt+0xe3cc>
   1fa50:	sub	r1, r5, #1
   1fa54:	mov	r0, r4
   1fa58:	mov	r2, r6
   1fa5c:	bl	201e4 <ftello64@plt+0xe8fc>
   1fa60:	str	r0, [r4, #60]	; 0x3c
   1fa64:	ldr	r0, [r4, #80]	; 0x50
   1fa68:	cmp	r0, #2
   1fa6c:	blt	1fa88 <ftello64@plt+0xe1a0>
   1fa70:	ldr	r2, [r4, #28]
   1fa74:	ldr	r0, [r4, #8]
   1fa78:	sub	r2, r2, r5
   1fa7c:	add	r1, r0, r5, lsl #2
   1fa80:	lsl	r2, r2, #2
   1fa84:	bl	11588 <memmove@plt>
   1fa88:	ldrb	r0, [r4, #75]	; 0x4b
   1fa8c:	cmp	r0, #0
   1fa90:	bne	1fda4 <ftello64@plt+0xe4bc>
   1fa94:	ldr	r0, [r4, #28]
   1fa98:	ldr	r1, [r4, #32]
   1fa9c:	sub	r0, r0, r5
   1faa0:	sub	r1, r1, r5
   1faa4:	str	r0, [r4, #28]
   1faa8:	str	r1, [r4, #32]
   1faac:	ldrb	r0, [r4, #75]	; 0x4b
   1fab0:	cmp	r0, #0
   1fab4:	ldreq	r0, [r4, #4]
   1fab8:	addeq	r0, r0, r5
   1fabc:	streq	r0, [r4, #4]
   1fac0:	str	r9, [r4, #24]
   1fac4:	ldr	r0, [r4, #48]	; 0x30
   1fac8:	ldr	r1, [r4, #56]	; 0x38
   1facc:	ldr	r2, [r4, #80]	; 0x50
   1fad0:	sub	r0, r0, r5
   1fad4:	cmp	r2, #2
   1fad8:	sub	r1, r1, r5
   1fadc:	str	r0, [r4, #48]	; 0x30
   1fae0:	str	r1, [r4, #56]	; 0x38
   1fae4:	blt	1fb08 <ftello64@plt+0xe220>
   1fae8:	ldrb	r0, [r4, #72]	; 0x48
   1faec:	cmp	r0, #0
   1faf0:	beq	1fb1c <ftello64@plt+0xe234>
   1faf4:	mov	r0, r4
   1faf8:	bl	1ab58 <ftello64@plt+0x9270>
   1fafc:	cmp	r0, #0
   1fb00:	bne	1fb2c <ftello64@plt+0xe244>
   1fb04:	b	1fb24 <ftello64@plt+0xe23c>
   1fb08:	ldrb	r1, [r4, #75]	; 0x4b
   1fb0c:	cmp	r1, #0
   1fb10:	bne	1fe3c <ftello64@plt+0xe554>
   1fb14:	str	r0, [r4, #28]
   1fb18:	b	1fb24 <ftello64@plt+0xe23c>
   1fb1c:	mov	r0, r4
   1fb20:	bl	1b194 <ftello64@plt+0x98ac>
   1fb24:	mov	r0, #0
   1fb28:	str	r0, [r4, #40]	; 0x28
   1fb2c:	sub	sp, fp, #28
   1fb30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fb34:	sub	r5, r9, r0
   1fb38:	b	1fa30 <ftello64@plt+0xe148>
   1fb3c:	ldrb	r2, [r4, #76]	; 0x4c
   1fb40:	ldr	lr, [r4, #28]
   1fb44:	cmp	r2, #0
   1fb48:	bne	1ff9c <ftello64@plt+0xe6b4>
   1fb4c:	mov	r2, #0
   1fb50:	str	r2, [r4, #28]
   1fb54:	ldr	r3, [r4, #80]	; 0x50
   1fb58:	cmp	r3, #2
   1fb5c:	blt	1fe54 <ftello64@plt+0xe56c>
   1fb60:	ldrb	r2, [r4, #73]	; 0x49
   1fb64:	cmp	r2, #0
   1fb68:	beq	1fc24 <ftello64@plt+0xe33c>
   1fb6c:	ldr	r7, [r4]
   1fb70:	sub	r3, r5, r3
   1fb74:	add	ip, r7, r0
   1fb78:	add	r3, ip, r3
   1fb7c:	add	r8, ip, r5
   1fb80:	cmp	r3, r7
   1fb84:	movcc	r3, r7
   1fb88:	mov	r7, r8
   1fb8c:	sub	r7, r7, #1
   1fb90:	cmp	r7, r3
   1fb94:	bcc	1fc24 <ftello64@plt+0xe33c>
   1fb98:	ldrb	r2, [r7]
   1fb9c:	and	r2, r2, #192	; 0xc0
   1fba0:	cmp	r2, #128	; 0x80
   1fba4:	beq	1fb8c <ftello64@plt+0xe2a4>
   1fba8:	ldr	r0, [r4, #48]	; 0x30
   1fbac:	mov	sl, lr
   1fbb0:	mov	r1, r7
   1fbb4:	add	r0, ip, r0
   1fbb8:	sub	r2, r0, r7
   1fbbc:	ldr	r0, [r4, #64]	; 0x40
   1fbc0:	cmp	r0, #0
   1fbc4:	bne	20038 <ftello64@plt+0xe750>
   1fbc8:	mov	r0, #0
   1fbcc:	add	r3, sp, #24
   1fbd0:	str	r0, [sp, #28]
   1fbd4:	str	r0, [sp, #24]
   1fbd8:	add	r0, sp, #20
   1fbdc:	bl	25930 <ftello64@plt+0x14048>
   1fbe0:	sub	r1, r8, r7
   1fbe4:	mvn	r2, #0
   1fbe8:	cmp	r0, r1
   1fbec:	bcc	1fc10 <ftello64@plt+0xe328>
   1fbf0:	cmn	r0, #3
   1fbf4:	bhi	1fc10 <ftello64@plt+0xe328>
   1fbf8:	mov	r2, #0
   1fbfc:	sub	r0, r0, r1
   1fc00:	str	r2, [r4, #16]
   1fc04:	str	r2, [r4, #20]
   1fc08:	str	r0, [r4, #28]
   1fc0c:	ldr	r2, [sp, #20]
   1fc10:	cmn	r2, #1
   1fc14:	bne	1ff0c <ftello64@plt+0xe624>
   1fc18:	ldr	r0, [r4, #24]
   1fc1c:	ldr	r1, [r4, #32]
   1fc20:	mov	lr, sl
   1fc24:	add	r8, r1, r0
   1fc28:	cmp	r8, r9
   1fc2c:	bge	1feec <ftello64@plt+0xe604>
   1fc30:	add	sl, r4, #16
   1fc34:	str	lr, [sp]
   1fc38:	ldr	r0, [r4]
   1fc3c:	ldr	r2, [r4, #44]	; 0x2c
   1fc40:	mov	r3, sl
   1fc44:	add	r1, r0, r8
   1fc48:	ldr	r0, [sl]
   1fc4c:	sub	r7, r2, r8
   1fc50:	mov	r2, r7
   1fc54:	str	r0, [sp, #8]
   1fc58:	ldr	r0, [sl, #4]
   1fc5c:	str	r0, [sp, #4]
   1fc60:	add	r0, sp, #24
   1fc64:	bl	25930 <ftello64@plt+0x14048>
   1fc68:	sub	r1, r0, #1
   1fc6c:	cmn	r1, #3
   1fc70:	bcs	1fc88 <ftello64@plt+0xe3a0>
   1fc74:	ldr	r2, [sp, #24]
   1fc78:	add	r8, r0, r8
   1fc7c:	cmp	r8, r9
   1fc80:	blt	1fc38 <ftello64@plt+0xe350>
   1fc84:	b	1fef8 <ftello64@plt+0xe610>
   1fc88:	ldr	r3, [sp, #4]
   1fc8c:	ldr	r1, [sp, #8]
   1fc90:	cmp	r7, #0
   1fc94:	mov	r2, #0
   1fc98:	cmpne	r0, #0
   1fc9c:	beq	1fca8 <ftello64@plt+0xe3c0>
   1fca0:	ldr	r0, [r4]
   1fca4:	ldrb	r2, [r0, r8]
   1fca8:	stm	sl, {r1, r3}
   1fcac:	mov	r0, #1
   1fcb0:	b	1fc78 <ftello64@plt+0xe390>
   1fcb4:	ldr	r8, [r4, #28]
   1fcb8:	ldr	sl, [r4, #12]
   1fcbc:	mov	r0, #0
   1fcc0:	mov	r1, r8
   1fcc4:	add	r2, r0, r1
   1fcc8:	add	r2, r2, r2, lsr #31
   1fccc:	asr	r7, r2, #1
   1fcd0:	ldr	r2, [sl, r7, lsl #2]
   1fcd4:	mov	r3, r7
   1fcd8:	cmp	r2, r5
   1fcdc:	bgt	1fcec <ftello64@plt+0xe404>
   1fce0:	bge	1fcf8 <ftello64@plt+0xe410>
   1fce4:	add	r0, r7, #1
   1fce8:	mov	r3, r1
   1fcec:	cmp	r0, r3
   1fcf0:	mov	r1, r3
   1fcf4:	blt	1fcc4 <ftello64@plt+0xe3dc>
   1fcf8:	cmp	r2, r5
   1fcfc:	mov	r0, r4
   1fd00:	mov	r2, r6
   1fd04:	addlt	r7, r7, #1
   1fd08:	sub	r1, r7, #1
   1fd0c:	bl	201e4 <ftello64@plt+0xe8fc>
   1fd10:	cmp	r8, r5
   1fd14:	str	r0, [r4, #60]	; 0x3c
   1fd18:	ble	1fdbc <ftello64@plt+0xe4d4>
   1fd1c:	cmp	r7, r5
   1fd20:	bne	1fdbc <ftello64@plt+0xe4d4>
   1fd24:	ldr	r0, [sl, r5, lsl #2]
   1fd28:	cmp	r0, r5
   1fd2c:	bne	1fdbc <ftello64@plt+0xe4d4>
   1fd30:	ldr	r0, [r4, #8]
   1fd34:	sub	r2, r8, r5
   1fd38:	lsl	r2, r2, #2
   1fd3c:	add	r1, r0, r5, lsl #2
   1fd40:	bl	11588 <memmove@plt>
   1fd44:	ldr	r2, [r4, #28]
   1fd48:	ldr	r0, [r4, #4]
   1fd4c:	add	r1, r0, r5
   1fd50:	sub	r2, r2, r5
   1fd54:	bl	11588 <memmove@plt>
   1fd58:	ldr	r0, [r4, #28]
   1fd5c:	ldr	r1, [r4, #32]
   1fd60:	sub	r0, r0, r5
   1fd64:	sub	r1, r1, r5
   1fd68:	cmp	r0, #1
   1fd6c:	str	r0, [r4, #28]
   1fd70:	str	r1, [r4, #32]
   1fd74:	blt	1faac <ftello64@plt+0xe1c4>
   1fd78:	ldr	r0, [r4, #12]
   1fd7c:	mov	r2, #0
   1fd80:	add	r1, r0, r5, lsl #2
   1fd84:	ldr	r3, [r1, r2, lsl #2]
   1fd88:	sub	r3, r3, r5
   1fd8c:	str	r3, [r0, r2, lsl #2]
   1fd90:	add	r2, r2, #1
   1fd94:	ldr	r3, [r4, #28]
   1fd98:	cmp	r2, r3
   1fd9c:	blt	1fd84 <ftello64@plt+0xe49c>
   1fda0:	b	1faac <ftello64@plt+0xe1c4>
   1fda4:	ldr	r2, [r4, #28]
   1fda8:	ldr	r0, [r4, #4]
   1fdac:	add	r1, r0, r5
   1fdb0:	sub	r2, r2, r5
   1fdb4:	bl	11588 <memmove@plt>
   1fdb8:	b	1fa94 <ftello64@plt+0xe1ac>
   1fdbc:	mov	r0, #0
   1fdc0:	strb	r0, [r4, #76]	; 0x4c
   1fdc4:	sub	r0, r5, r9
   1fdc8:	ldr	r1, [r4, #44]	; 0x2c
   1fdcc:	ldr	r2, [r4, #52]	; 0x34
   1fdd0:	add	r1, r0, r1
   1fdd4:	add	r0, r0, r2
   1fdd8:	str	r1, [r4, #48]	; 0x30
   1fddc:	sub	r1, sl, #4
   1fde0:	str	r0, [r4, #56]	; 0x38
   1fde4:	mov	r0, r7
   1fde8:	cmp	r7, #1
   1fdec:	blt	1fe00 <ftello64@plt+0xe518>
   1fdf0:	ldr	r2, [r1, r0, lsl #2]
   1fdf4:	sub	r7, r0, #1
   1fdf8:	cmp	r2, r5
   1fdfc:	beq	1fde4 <ftello64@plt+0xe4fc>
   1fe00:	cmp	r0, r8
   1fe04:	bge	1fe28 <ftello64@plt+0xe540>
   1fe08:	ldr	r1, [r4, #8]
   1fe0c:	ldr	r2, [r1, r0, lsl #2]
   1fe10:	cmn	r2, #1
   1fe14:	bne	1fe28 <ftello64@plt+0xe540>
   1fe18:	add	r0, r0, #1
   1fe1c:	cmp	r8, r0
   1fe20:	bne	1fe0c <ftello64@plt+0xe524>
   1fe24:	b	1fe30 <ftello64@plt+0xe548>
   1fe28:	cmp	r0, r8
   1fe2c:	bne	1fea0 <ftello64@plt+0xe5b8>
   1fe30:	mov	r0, #0
   1fe34:	str	r0, [r4, #28]
   1fe38:	b	1ff60 <ftello64@plt+0xe678>
   1fe3c:	ldrb	r0, [r4, #72]	; 0x48
   1fe40:	cmp	r0, #0
   1fe44:	beq	1ff68 <ftello64@plt+0xe680>
   1fe48:	mov	r0, r4
   1fe4c:	bl	1b128 <ftello64@plt+0x9840>
   1fe50:	b	1fb24 <ftello64@plt+0xe23c>
   1fe54:	ldr	r3, [r4]
   1fe58:	add	r0, r5, r0
   1fe5c:	ldr	r1, [r4, #64]	; 0x40
   1fe60:	add	r0, r0, r3
   1fe64:	cmp	r1, #0
   1fe68:	ldrb	r0, [r0, #-1]
   1fe6c:	str	r2, [r4, #32]
   1fe70:	ldrbne	r0, [r1, r0]
   1fe74:	ldr	r1, [r4, #68]	; 0x44
   1fe78:	ubfx	r2, r0, #5, #3
   1fe7c:	and	r3, r0, #31
   1fe80:	ldr	r2, [r1, r2, lsl #2]
   1fe84:	mov	r1, #1
   1fe88:	tst	r2, r1, lsl r3
   1fe8c:	moveq	r1, #0
   1fe90:	cmpeq	r0, #10
   1fe94:	beq	1ff88 <ftello64@plt+0xe6a0>
   1fe98:	str	r1, [r4, #60]	; 0x3c
   1fe9c:	b	1faac <ftello64@plt+0xe1c4>
   1fea0:	ldr	r0, [sl, r0, lsl #2]
   1fea4:	subs	r2, r0, r5
   1fea8:	str	r2, [r4, #28]
   1feac:	beq	1ff80 <ftello64@plt+0xe698>
   1feb0:	cmp	r2, #1
   1feb4:	blt	1fed8 <ftello64@plt+0xe5f0>
   1feb8:	ldr	r0, [r4, #8]
   1febc:	mov	r1, #0
   1fec0:	mvn	r3, #0
   1fec4:	str	r3, [r0, r1, lsl #2]
   1fec8:	add	r1, r1, #1
   1fecc:	ldr	r2, [r4, #28]
   1fed0:	cmp	r1, r2
   1fed4:	blt	1fec4 <ftello64@plt+0xe5dc>
   1fed8:	ldr	r0, [r4, #4]
   1fedc:	mov	r1, #255	; 0xff
   1fee0:	bl	117a4 <memset@plt>
   1fee4:	ldr	r0, [r4, #28]
   1fee8:	b	1ff60 <ftello64@plt+0xe678>
   1feec:	sub	r7, r8, r9
   1fef0:	str	r7, [r4, #28]
   1fef4:	b	1ff40 <ftello64@plt+0xe658>
   1fef8:	ldr	lr, [sp]
   1fefc:	sub	r7, r8, r9
   1ff00:	cmn	r2, #1
   1ff04:	str	r7, [r4, #28]
   1ff08:	beq	1ff40 <ftello64@plt+0xe658>
   1ff0c:	ldrb	r0, [r4, #78]	; 0x4e
   1ff10:	cmp	r0, #0
   1ff14:	bne	20008 <ftello64@plt+0xe720>
   1ff18:	mov	r1, #0
   1ff1c:	cmp	r2, #10
   1ff20:	bne	1ff34 <ftello64@plt+0xe64c>
   1ff24:	ldrb	r0, [r4, #77]	; 0x4d
   1ff28:	cmp	r0, #0
   1ff2c:	movwne	r0, #1
   1ff30:	lsl	r1, r0, #1
   1ff34:	str	r1, [r4, #60]	; 0x3c
   1ff38:	ldr	r7, [r4, #28]
   1ff3c:	b	1ff54 <ftello64@plt+0xe66c>
   1ff40:	sub	r1, lr, #1
   1ff44:	mov	r0, r4
   1ff48:	mov	r2, r6
   1ff4c:	bl	201e4 <ftello64@plt+0xe8fc>
   1ff50:	str	r0, [r4, #60]	; 0x3c
   1ff54:	mov	r0, #0
   1ff58:	cmp	r7, #0
   1ff5c:	bne	1ffc4 <ftello64@plt+0xe6dc>
   1ff60:	str	r0, [r4, #32]
   1ff64:	b	1faac <ftello64@plt+0xe1c4>
   1ff68:	ldr	r0, [r4, #64]	; 0x40
   1ff6c:	cmp	r0, #0
   1ff70:	beq	1fb24 <ftello64@plt+0xe23c>
   1ff74:	mov	r0, r4
   1ff78:	bl	1b380 <ftello64@plt+0x9a98>
   1ff7c:	b	1fb24 <ftello64@plt+0xe23c>
   1ff80:	mov	r0, #0
   1ff84:	b	1ff60 <ftello64@plt+0xe678>
   1ff88:	ldrb	r0, [r4, #77]	; 0x4d
   1ff8c:	cmp	r0, #0
   1ff90:	movwne	r0, #1
   1ff94:	lsl	r1, r0, #1
   1ff98:	b	1fe98 <ftello64@plt+0xe5b0>
   1ff9c:	mov	r2, #0
   1ffa0:	strb	r2, [r4, #76]	; 0x4c
   1ffa4:	sub	r2, r5, r9
   1ffa8:	ldr	r3, [r4, #44]	; 0x2c
   1ffac:	ldr	r7, [r4, #52]	; 0x34
   1ffb0:	add	r3, r2, r3
   1ffb4:	add	r2, r2, r7
   1ffb8:	str	r3, [r4, #48]	; 0x30
   1ffbc:	str	r2, [r4, #56]	; 0x38
   1ffc0:	b	1fb4c <ftello64@plt+0xe264>
   1ffc4:	cmp	r7, #1
   1ffc8:	blt	1ffec <ftello64@plt+0xe704>
   1ffcc:	ldr	r0, [r4, #8]
   1ffd0:	mov	r1, #0
   1ffd4:	mvn	r2, #0
   1ffd8:	str	r2, [r0, r1, lsl #2]
   1ffdc:	add	r1, r1, #1
   1ffe0:	ldr	r7, [r4, #28]
   1ffe4:	cmp	r1, r7
   1ffe8:	blt	1ffd8 <ftello64@plt+0xe6f0>
   1ffec:	ldrb	r0, [r4, #75]	; 0x4b
   1fff0:	cmp	r0, #0
   1fff4:	beq	20030 <ftello64@plt+0xe748>
   1fff8:	ldr	r0, [r4, #4]
   1fffc:	mov	r1, #255	; 0xff
   20000:	mov	r2, r7
   20004:	b	1fee0 <ftello64@plt+0xe5f8>
   20008:	mov	r0, r2
   2000c:	mov	r6, r2
   20010:	bl	11774 <iswalnum@plt>
   20014:	mov	r1, #1
   20018:	cmp	r6, #95	; 0x5f
   2001c:	beq	1ff34 <ftello64@plt+0xe64c>
   20020:	mov	r2, r6
   20024:	cmp	r0, #0
   20028:	beq	1ff18 <ftello64@plt+0xe630>
   2002c:	b	1ff34 <ftello64@plt+0xe64c>
   20030:	mov	r0, r7
   20034:	b	1ff60 <ftello64@plt+0xe678>
   20038:	cmp	r2, #1
   2003c:	blt	20074 <ftello64@plt+0xe78c>
   20040:	cmp	r2, #6
   20044:	mov	r1, r2
   20048:	movge	r1, #6
   2004c:	sub	ip, r1, #1
   20050:	add	r1, sp, #14
   20054:	ldrb	r3, [r7, ip]
   20058:	cmp	ip, #0
   2005c:	ldrb	r3, [r0, r3]
   20060:	strb	r3, [r1, ip]
   20064:	sub	r3, ip, #1
   20068:	mov	ip, r3
   2006c:	bgt	20054 <ftello64@plt+0xe76c>
   20070:	b	1fbc8 <ftello64@plt+0xe2e0>
   20074:	add	r1, sp, #14
   20078:	b	1fbc8 <ftello64@plt+0xe2e0>
   2007c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   20080:	add	fp, sp, #24
   20084:	mov	r3, r2
   20088:	ldr	r2, [r0, #88]	; 0x58
   2008c:	mov	r5, r1
   20090:	mov	r4, r0
   20094:	mov	r1, r3
   20098:	bl	201e4 <ftello64@plt+0xe8fc>
   2009c:	ldr	r1, [r5, #8]
   200a0:	cmp	r1, #1
   200a4:	blt	20134 <ftello64@plt+0xe84c>
   200a8:	and	ip, r0, #8
   200ac:	and	lr, r0, #2
   200b0:	and	r2, r0, #1
   200b4:	ldr	r0, [r4, #84]	; 0x54
   200b8:	ldr	r5, [r5, #12]
   200bc:	movw	r8, #65280	; 0xff00
   200c0:	mov	r3, #0
   200c4:	movt	r8, #3
   200c8:	ldr	r4, [r0]
   200cc:	ldr	r0, [r5, r3, lsl #2]
   200d0:	add	r7, r4, r0, lsl #3
   200d4:	ldr	r7, [r7, #4]
   200d8:	uxtb	r6, r7
   200dc:	cmp	r6, #2
   200e0:	bne	20128 <ftello64@plt+0xe840>
   200e4:	tst	r7, r8
   200e8:	beq	20138 <ftello64@plt+0xe850>
   200ec:	cmp	r2, #0
   200f0:	bne	200fc <ftello64@plt+0xe814>
   200f4:	ands	r6, r7, #1024	; 0x400
   200f8:	bne	20128 <ftello64@plt+0xe840>
   200fc:	cmp	r2, #0
   20100:	andsne	r6, r7, #2048	; 0x800
   20104:	bne	20128 <ftello64@plt+0xe840>
   20108:	cmp	lr, #0
   2010c:	bne	20118 <ftello64@plt+0xe830>
   20110:	ands	r6, r7, #8192	; 0x2000
   20114:	bne	20128 <ftello64@plt+0xe840>
   20118:	cmp	ip, #0
   2011c:	bne	20138 <ftello64@plt+0xe850>
   20120:	ands	r6, r7, #32768	; 0x8000
   20124:	beq	20138 <ftello64@plt+0xe850>
   20128:	add	r3, r3, #1
   2012c:	cmp	r3, r1
   20130:	blt	200cc <ftello64@plt+0xe7e4>
   20134:	mov	r0, #0
   20138:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2013c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   20140:	add	fp, sp, #24
   20144:	mov	r8, r0
   20148:	ldr	r0, [r0, #124]	; 0x7c
   2014c:	cmp	r0, #1
   20150:	blt	201d4 <ftello64@plt+0xe8ec>
   20154:	mov	r7, #0
   20158:	ldr	r0, [r8, #132]	; 0x84
   2015c:	ldr	r5, [r0, r7, lsl #2]
   20160:	ldr	r0, [r5, #16]
   20164:	cmp	r0, #1
   20168:	blt	20198 <ftello64@plt+0xe8b0>
   2016c:	mov	r4, #0
   20170:	ldr	r0, [r5, #20]
   20174:	ldr	r6, [r0, r4, lsl #2]
   20178:	ldr	r0, [r6, #16]
   2017c:	bl	15074 <ftello64@plt+0x378c>
   20180:	mov	r0, r6
   20184:	bl	15074 <ftello64@plt+0x378c>
   20188:	ldr	r0, [r5, #16]
   2018c:	add	r4, r4, #1
   20190:	cmp	r4, r0
   20194:	blt	20170 <ftello64@plt+0xe888>
   20198:	ldr	r0, [r5, #20]
   2019c:	bl	15074 <ftello64@plt+0x378c>
   201a0:	ldr	r0, [r5, #8]
   201a4:	cmp	r0, #0
   201a8:	beq	201bc <ftello64@plt+0xe8d4>
   201ac:	ldr	r0, [r0, #8]
   201b0:	bl	15074 <ftello64@plt+0x378c>
   201b4:	ldr	r0, [r5, #8]
   201b8:	bl	15074 <ftello64@plt+0x378c>
   201bc:	mov	r0, r5
   201c0:	bl	15074 <ftello64@plt+0x378c>
   201c4:	ldr	r0, [r8, #124]	; 0x7c
   201c8:	add	r7, r7, #1
   201cc:	cmp	r7, r0
   201d0:	blt	20158 <ftello64@plt+0xe870>
   201d4:	mov	r0, #0
   201d8:	str	r0, [r8, #108]	; 0x6c
   201dc:	str	r0, [r8, #124]	; 0x7c
   201e0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   201e4:	push	{r4, r5, fp, lr}
   201e8:	add	fp, sp, #8
   201ec:	mov	r4, r0
   201f0:	cmn	r1, #1
   201f4:	ble	2022c <ftello64@plt+0xe944>
   201f8:	ldr	r0, [r4, #48]	; 0x30
   201fc:	cmp	r0, r1
   20200:	beq	20290 <ftello64@plt+0xe9a8>
   20204:	ldr	r0, [r4, #80]	; 0x50
   20208:	cmp	r0, #2
   2020c:	blt	20234 <ftello64@plt+0xe94c>
   20210:	ldr	r0, [r4, #8]
   20214:	ldr	r5, [r0, r1, lsl #2]
   20218:	cmn	r5, #1
   2021c:	bne	20264 <ftello64@plt+0xe97c>
   20220:	sub	r1, r1, #1
   20224:	cmn	r1, #1
   20228:	bne	20214 <ftello64@plt+0xe92c>
   2022c:	ldr	r0, [r4, #60]	; 0x3c
   20230:	pop	{r4, r5, fp, pc}
   20234:	ldr	r0, [r4, #4]
   20238:	ldr	r2, [r4, #68]	; 0x44
   2023c:	ldrb	r1, [r0, r1]
   20240:	ubfx	r0, r1, #5, #3
   20244:	and	r3, r1, #31
   20248:	ldr	r2, [r2, r0, lsl #2]
   2024c:	mov	r0, #1
   20250:	tst	r2, r0, lsl r3
   20254:	moveq	r0, #0
   20258:	cmpeq	r1, #10
   2025c:	bne	2028c <ftello64@plt+0xe9a4>
   20260:	b	2027c <ftello64@plt+0xe994>
   20264:	ldrb	r0, [r4, #78]	; 0x4e
   20268:	cmp	r0, #0
   2026c:	bne	2029c <ftello64@plt+0xe9b4>
   20270:	mov	r0, #0
   20274:	cmp	r5, #10
   20278:	popne	{r4, r5, fp, pc}
   2027c:	ldrb	r0, [r4, #77]	; 0x4d
   20280:	cmp	r0, #0
   20284:	movwne	r0, #1
   20288:	lsl	r0, r0, #1
   2028c:	pop	{r4, r5, fp, pc}
   20290:	and	r0, r2, #2
   20294:	eor	r0, r0, #10
   20298:	pop	{r4, r5, fp, pc}
   2029c:	mov	r0, r5
   202a0:	bl	11774 <iswalnum@plt>
   202a4:	mov	r1, r0
   202a8:	mov	r0, #1
   202ac:	cmp	r5, #95	; 0x5f
   202b0:	beq	2028c <ftello64@plt+0xe9a4>
   202b4:	cmp	r1, #0
   202b8:	beq	20270 <ftello64@plt+0xe988>
   202bc:	b	2028c <ftello64@plt+0xe9a4>
   202c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   202c4:	add	fp, sp, #28
   202c8:	sub	sp, sp, #4
   202cc:	mov	sl, r0
   202d0:	ldr	r0, [r1, #4]
   202d4:	cmp	r0, #1
   202d8:	blt	203a4 <ftello64@plt+0xeabc>
   202dc:	ldr	r7, [sl, #84]	; 0x54
   202e0:	mov	r8, r2
   202e4:	mov	r5, r1
   202e8:	mov	r4, #0
   202ec:	ldr	r1, [r5, #8]
   202f0:	ldr	r6, [r1, r4, lsl #2]
   202f4:	ldr	r1, [r7]
   202f8:	add	r2, r1, r6, lsl #3
   202fc:	ldrb	r2, [r2, #4]
   20300:	cmp	r2, #8
   20304:	bne	20370 <ftello64@plt+0xea88>
   20308:	ldr	r1, [r1, r6, lsl #3]
   2030c:	cmp	r1, #31
   20310:	bgt	20370 <ftello64@plt+0xea88>
   20314:	ldr	r2, [r7, #80]	; 0x50
   20318:	mov	r3, #1
   2031c:	tst	r2, r3, lsl r1
   20320:	beq	20370 <ftello64@plt+0xea88>
   20324:	ldr	r0, [sl, #124]	; 0x7c
   20328:	ldr	r9, [sl, #128]	; 0x80
   2032c:	cmp	r0, r9
   20330:	beq	20380 <ftello64@plt+0xea98>
   20334:	mov	r0, #1
   20338:	mov	r1, #24
   2033c:	bl	252c0 <ftello64@plt+0x139d8>
   20340:	ldr	r1, [sl, #124]	; 0x7c
   20344:	ldr	r2, [sl, #132]	; 0x84
   20348:	str	r0, [r2, r1, lsl #2]
   2034c:	ldr	r0, [sl, #132]	; 0x84
   20350:	ldr	r0, [r0, r1, lsl #2]
   20354:	cmp	r0, #0
   20358:	beq	203b0 <ftello64@plt+0xeac8>
   2035c:	add	r1, r1, #1
   20360:	str	r6, [r0, #4]
   20364:	str	r1, [sl, #124]	; 0x7c
   20368:	str	r8, [r0]
   2036c:	ldr	r0, [r5, #4]
   20370:	add	r4, r4, #1
   20374:	cmp	r4, r0
   20378:	blt	202ec <ftello64@plt+0xea04>
   2037c:	b	203a4 <ftello64@plt+0xeabc>
   20380:	ldr	r0, [sl, #132]	; 0x84
   20384:	lsl	r1, r9, #3
   20388:	bl	25344 <ftello64@plt+0x13a5c>
   2038c:	cmp	r0, #0
   20390:	beq	203b0 <ftello64@plt+0xeac8>
   20394:	lsl	r1, r9, #1
   20398:	str	r1, [sl, #128]	; 0x80
   2039c:	str	r0, [sl, #132]	; 0x84
   203a0:	b	20334 <ftello64@plt+0xea4c>
   203a4:	mov	r0, #0
   203a8:	sub	sp, fp, #28
   203ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   203b0:	mov	r0, #12
   203b4:	b	203a8 <ftello64@plt+0xeac0>
   203b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   203bc:	add	fp, sp, #28
   203c0:	sub	sp, sp, #76	; 0x4c
   203c4:	mov	r7, r0
   203c8:	ldr	r0, [r1, #4]
   203cc:	cmp	r0, #1
   203d0:	blt	20a84 <ftello64@plt+0xf19c>
   203d4:	ldr	r2, [r7, #84]	; 0x54
   203d8:	ldr	r0, [r7, #40]	; 0x28
   203dc:	mov	r3, #0
   203e0:	str	r7, [sp, #40]	; 0x28
   203e4:	str	r1, [sp, #12]
   203e8:	str	r0, [sp, #52]	; 0x34
   203ec:	str	r2, [sp, #24]
   203f0:	ldr	r0, [r1, #8]
   203f4:	str	r3, [sp, #20]
   203f8:	ldr	r3, [r0, r3, lsl #2]
   203fc:	ldr	r0, [r2]
   20400:	add	r0, r0, r3, lsl #3
   20404:	mov	r1, r3
   20408:	str	r3, [sp, #48]	; 0x30
   2040c:	ldr	r4, [r0, #4]
   20410:	uxtb	r0, r4
   20414:	cmp	r0, #4
   20418:	bne	20a68 <ftello64@plt+0xf180>
   2041c:	movw	r0, #65280	; 0xff00
   20420:	movt	r0, #3
   20424:	tst	r4, r0
   20428:	beq	2047c <ftello64@plt+0xeb94>
   2042c:	ldr	r2, [r7, #88]	; 0x58
   20430:	ldr	r1, [sp, #52]	; 0x34
   20434:	mov	r0, r7
   20438:	bl	201e4 <ftello64@plt+0xe8fc>
   2043c:	and	r1, r0, #1
   20440:	tst	r4, #1024	; 0x400
   20444:	beq	20450 <ftello64@plt+0xeb68>
   20448:	cmp	r1, #0
   2044c:	beq	20a68 <ftello64@plt+0xf180>
   20450:	tst	r4, #2048	; 0x800
   20454:	cmpne	r1, #0
   20458:	bne	20a68 <ftello64@plt+0xf180>
   2045c:	tst	r4, #8192	; 0x2000
   20460:	beq	2046c <ftello64@plt+0xeb84>
   20464:	ands	r1, r0, #2
   20468:	beq	20a68 <ftello64@plt+0xf180>
   2046c:	tst	r4, #32768	; 0x8000
   20470:	beq	2047c <ftello64@plt+0xeb94>
   20474:	ands	r0, r0, #8
   20478:	beq	20a68 <ftello64@plt+0xf180>
   2047c:	ldr	r0, [r7, #84]	; 0x54
   20480:	ldr	r1, [sp, #52]	; 0x34
   20484:	ldr	r4, [r7, #4]
   20488:	ldr	r8, [r7, #108]	; 0x6c
   2048c:	str	r0, [sp, #36]	; 0x24
   20490:	mov	r0, r7
   20494:	bl	20ef8 <ftello64@plt+0xf610>
   20498:	cmn	r0, #1
   2049c:	beq	204cc <ftello64@plt+0xebe4>
   204a0:	ldr	r1, [r7, #116]	; 0x74
   204a4:	add	r0, r0, r0, lsl #1
   204a8:	add	r0, r1, r0, lsl #3
   204ac:	ldr	r1, [r0]
   204b0:	ldr	r2, [sp, #48]	; 0x30
   204b4:	cmp	r1, r2
   204b8:	beq	20858 <ftello64@plt+0xef70>
   204bc:	ldrb	r1, [r0, #20]
   204c0:	add	r0, r0, #24
   204c4:	cmp	r1, #0
   204c8:	bne	204ac <ftello64@plt+0xebc4>
   204cc:	ldr	r0, [r7, #124]	; 0x7c
   204d0:	cmp	r0, #1
   204d4:	mov	r0, r8
   204d8:	blt	2085c <ftello64@plt+0xef74>
   204dc:	ldr	r0, [sp, #36]	; 0x24
   204e0:	ldr	r1, [sp, #48]	; 0x30
   204e4:	mov	r3, #0
   204e8:	mov	ip, r4
   204ec:	str	r8, [sp, #16]
   204f0:	ldr	r0, [r0]
   204f4:	ldr	r2, [r0, r1, lsl #3]
   204f8:	str	r2, [sp, #32]
   204fc:	ldr	r1, [r7, #132]	; 0x84
   20500:	str	r3, [sp, #28]
   20504:	ldr	r4, [r1, r3, lsl #2]
   20508:	ldr	r1, [r4, #4]
   2050c:	ldr	r0, [r0, r1, lsl #3]
   20510:	cmp	r0, r2
   20514:	bne	20624 <ftello64@plt+0xed3c>
   20518:	ldr	r0, [r4, #16]
   2051c:	ldr	r2, [r4]
   20520:	mov	r8, #0
   20524:	str	r4, [sp, #44]	; 0x2c
   20528:	cmp	r0, #1
   2052c:	blt	205f4 <ftello64@plt+0xed0c>
   20530:	ldr	r6, [sp, #52]	; 0x34
   20534:	mov	r5, r2
   20538:	ldr	r1, [r4, #20]
   2053c:	ldr	sl, [r1, r8, lsl #2]
   20540:	ldr	r1, [sl, #4]
   20544:	sub	r9, r1, r5
   20548:	str	r1, [fp, #-48]	; 0xffffffd0
   2054c:	cmp	r9, #1
   20550:	blt	20588 <ftello64@plt+0xeca0>
   20554:	ldr	r2, [r7, #28]
   20558:	add	r1, r9, r6
   2055c:	cmp	r1, r2
   20560:	bgt	205d0 <ftello64@plt+0xece8>
   20564:	add	r0, ip, r6
   20568:	add	r1, ip, r5
   2056c:	mov	r2, r9
   20570:	mov	r4, ip
   20574:	bl	11744 <bcmp@plt>
   20578:	mov	ip, r4
   2057c:	ldr	r4, [sp, #44]	; 0x2c
   20580:	cmp	r0, #0
   20584:	bne	205fc <ftello64@plt+0xed14>
   20588:	ldr	r0, [sp, #52]	; 0x34
   2058c:	ldr	r3, [sp, #48]	; 0x30
   20590:	mov	r1, r4
   20594:	mov	r2, sl
   20598:	str	r0, [sp]
   2059c:	mov	r0, r7
   205a0:	bl	21014 <ftello64@plt+0xf72c>
   205a4:	cmp	r0, #1
   205a8:	bhi	20a94 <ftello64@plt+0xf1ac>
   205ac:	ldr	r2, [fp, #-48]	; 0xffffffd0
   205b0:	ldr	r0, [r4, #16]
   205b4:	ldr	ip, [r7, #4]
   205b8:	add	r8, r8, #1
   205bc:	add	r6, r9, r6
   205c0:	cmp	r8, r0
   205c4:	mov	r5, r2
   205c8:	blt	20538 <ftello64@plt+0xec50>
   205cc:	b	20604 <ftello64@plt+0xed1c>
   205d0:	ldr	r2, [r7, #48]	; 0x30
   205d4:	cmp	r1, r2
   205d8:	bgt	20600 <ftello64@plt+0xed18>
   205dc:	mov	r0, r7
   205e0:	bl	20f80 <ftello64@plt+0xf698>
   205e4:	cmp	r0, #0
   205e8:	bne	20a94 <ftello64@plt+0xf1ac>
   205ec:	ldr	ip, [r7, #4]
   205f0:	b	20564 <ftello64@plt+0xec7c>
   205f4:	ldr	r6, [sp, #52]	; 0x34
   205f8:	b	20604 <ftello64@plt+0xed1c>
   205fc:	ldr	r0, [r4, #16]
   20600:	mov	r2, r5
   20604:	cmp	r8, r0
   20608:	blt	20620 <ftello64@plt+0xed38>
   2060c:	ldr	r0, [sp, #52]	; 0x34
   20610:	cmp	r8, #0
   20614:	addne	r2, r2, #1
   20618:	cmp	r2, r0
   2061c:	ble	20648 <ftello64@plt+0xed60>
   20620:	ldr	r8, [sp, #16]
   20624:	ldr	r3, [sp, #28]
   20628:	ldr	r0, [r7, #124]	; 0x7c
   2062c:	add	r3, r3, #1
   20630:	cmp	r3, r0
   20634:	bge	20850 <ftello64@plt+0xef68>
   20638:	ldr	r0, [sp, #36]	; 0x24
   2063c:	ldr	r2, [sp, #32]
   20640:	ldr	r0, [r0]
   20644:	b	204fc <ftello64@plt+0xec14>
   20648:	ldr	r8, [sp, #16]
   2064c:	ldr	r0, [r4]
   20650:	mov	sl, r2
   20654:	cmp	r2, r0
   20658:	ble	20684 <ftello64@plt+0xed9c>
   2065c:	ldr	r0, [r7, #28]
   20660:	cmp	r6, r0
   20664:	bge	207f0 <ftello64@plt+0xef08>
   20668:	add	r5, r6, #1
   2066c:	add	r1, sl, ip
   20670:	ldrb	r0, [ip, r6]
   20674:	ldrb	r1, [r1, #-1]
   20678:	cmp	r0, r1
   2067c:	beq	20688 <ftello64@plt+0xeda0>
   20680:	b	20624 <ftello64@plt+0xed3c>
   20684:	mov	r5, r6
   20688:	ldr	r0, [r7, #100]	; 0x64
   2068c:	mov	r6, r5
   20690:	ldr	r2, [r0, sl, lsl #2]
   20694:	cmp	r2, #0
   20698:	beq	206e4 <ftello64@plt+0xedfc>
   2069c:	ldr	r0, [r2, #8]
   206a0:	cmp	r0, #1
   206a4:	blt	206e4 <ftello64@plt+0xedfc>
   206a8:	ldr	r1, [sp, #36]	; 0x24
   206ac:	ldr	r2, [r2, #12]
   206b0:	ldr	r7, [sp, #32]
   206b4:	ldr	r1, [r1]
   206b8:	ldr	r5, [r2]
   206bc:	add	r3, r1, r5, lsl #3
   206c0:	ldrb	r3, [r3, #4]
   206c4:	cmp	r3, #9
   206c8:	bne	206d8 <ftello64@plt+0xedf0>
   206cc:	ldr	r3, [r1, r5, lsl #3]
   206d0:	cmp	r3, r7
   206d4:	beq	206fc <ftello64@plt+0xee14>
   206d8:	add	r2, r2, #4
   206dc:	subs	r0, r0, #1
   206e0:	bne	206b8 <ftello64@plt+0xedd0>
   206e4:	ldr	r0, [sp, #52]	; 0x34
   206e8:	ldr	r7, [sp, #40]	; 0x28
   206ec:	add	r2, sl, #1
   206f0:	cmp	sl, r0
   206f4:	blt	2064c <ftello64@plt+0xed64>
   206f8:	b	20624 <ftello64@plt+0xed3c>
   206fc:	cmn	r5, #1
   20700:	beq	206e4 <ftello64@plt+0xedfc>
   20704:	ldr	r1, [r4, #8]
   20708:	mov	r9, r6
   2070c:	mov	r6, ip
   20710:	cmp	r1, #0
   20714:	bne	20744 <ftello64@plt+0xee5c>
   20718:	ldr	r0, [r4]
   2071c:	mov	r7, #12
   20720:	sub	r0, sl, r0
   20724:	add	r1, r0, #1
   20728:	mov	r0, #12
   2072c:	bl	252c0 <ftello64@plt+0x139d8>
   20730:	ldr	r4, [sp, #44]	; 0x2c
   20734:	mov	r1, r0
   20738:	cmp	r0, #0
   2073c:	str	r0, [r4, #8]
   20740:	beq	20a98 <ftello64@plt+0xf1b0>
   20744:	mov	r0, #9
   20748:	ldr	r3, [r4]
   2074c:	ldr	r2, [r4, #4]
   20750:	stm	sp, {r5, sl}
   20754:	str	r0, [sp, #8]
   20758:	ldr	r0, [sp, #40]	; 0x28
   2075c:	bl	21164 <ftello64@plt+0xf87c>
   20760:	ldr	r4, [sp, #44]	; 0x2c
   20764:	mov	ip, r6
   20768:	cmp	r0, #1
   2076c:	mov	r6, r9
   20770:	beq	206e4 <ftello64@plt+0xedfc>
   20774:	cmp	r0, #0
   20778:	bne	20a94 <ftello64@plt+0xf1ac>
   2077c:	ldr	r1, [r4, #12]
   20780:	ldr	r0, [r4, #16]
   20784:	ldr	r7, [sp, #40]	; 0x28
   20788:	cmp	r0, r1
   2078c:	beq	20828 <ftello64@plt+0xef40>
   20790:	mov	r0, #1
   20794:	mov	r1, #20
   20798:	bl	252c0 <ftello64@plt+0x139d8>
   2079c:	cmp	r0, #0
   207a0:	beq	20abc <ftello64@plt+0xf1d4>
   207a4:	ldr	r1, [sp, #44]	; 0x2c
   207a8:	mov	r2, r0
   207ac:	ldr	r0, [r1, #16]
   207b0:	ldr	r3, [r1, #20]
   207b4:	str	r2, [r3, r0, lsl #2]
   207b8:	add	r0, r0, #1
   207bc:	stm	r2, {r5, sl}
   207c0:	ldr	r3, [sp, #48]	; 0x30
   207c4:	str	r0, [r1, #16]
   207c8:	ldr	r0, [sp, #52]	; 0x34
   207cc:	str	r0, [sp]
   207d0:	mov	r0, r7
   207d4:	bl	21014 <ftello64@plt+0xf72c>
   207d8:	cmp	r0, #1
   207dc:	bhi	20a94 <ftello64@plt+0xf1ac>
   207e0:	ldr	ip, [r7, #4]
   207e4:	ldr	r4, [sp, #44]	; 0x2c
   207e8:	mov	r6, r9
   207ec:	b	206e4 <ftello64@plt+0xedfc>
   207f0:	ldr	r0, [r7, #48]	; 0x30
   207f4:	cmp	r6, r0
   207f8:	bge	20624 <ftello64@plt+0xed3c>
   207fc:	add	r5, r6, #1
   20800:	mov	r0, r7
   20804:	mov	r9, r6
   20808:	mov	r1, r5
   2080c:	bl	20ac4 <ftello64@plt+0xf1dc>
   20810:	cmp	r0, #0
   20814:	bne	20a94 <ftello64@plt+0xf1ac>
   20818:	ldr	ip, [r7, #4]
   2081c:	ldr	r4, [sp, #44]	; 0x2c
   20820:	mov	r6, r9
   20824:	b	2066c <ftello64@plt+0xed84>
   20828:	mov	r1, #1
   2082c:	orr	r6, r1, r0, lsl #1
   20830:	ldr	r0, [r4, #20]
   20834:	lsl	r1, r6, #2
   20838:	bl	25344 <ftello64@plt+0x13a5c>
   2083c:	cmp	r0, #0
   20840:	beq	20abc <ftello64@plt+0xf1d4>
   20844:	str	r6, [r4, #12]
   20848:	str	r0, [r4, #20]
   2084c:	b	20790 <ftello64@plt+0xeea8>
   20850:	ldr	r0, [r7, #108]	; 0x6c
   20854:	b	2085c <ftello64@plt+0xef74>
   20858:	mov	r0, r8
   2085c:	mov	r1, #0
   20860:	cmp	r8, r0
   20864:	str	r1, [fp, #-32]	; 0xffffffe0
   20868:	bge	20a68 <ftello64@plt+0xf180>
   2086c:	add	r0, r8, r8, lsl #1
   20870:	lsl	r4, r0, #3
   20874:	ldr	r0, [r7, #116]	; 0x74
   20878:	ldr	r2, [sp, #48]	; 0x30
   2087c:	ldr	r1, [r0, r4]
   20880:	cmp	r1, r2
   20884:	bne	20a50 <ftello64@plt+0xf168>
   20888:	add	r0, r0, r4
   2088c:	ldr	r2, [sp, #52]	; 0x34
   20890:	ldr	r1, [r0, #4]
   20894:	cmp	r1, r2
   20898:	bne	20a50 <ftello64@plt+0xf168>
   2089c:	ldr	r2, [r0, #8]
   208a0:	ldr	r3, [r0, #12]
   208a4:	ldr	r0, [sp, #24]
   208a8:	mov	r9, r8
   208ac:	ldr	r6, [r0, #24]
   208b0:	cmp	r3, r2
   208b4:	bne	208d0 <ftello64@plt+0xefe8>
   208b8:	ldr	r1, [sp, #48]	; 0x30
   208bc:	ldr	r0, [r0, #20]
   208c0:	add	r1, r1, r1, lsl #1
   208c4:	add	r0, r0, r1, lsl #2
   208c8:	ldr	r0, [r0, #8]
   208cc:	b	208dc <ftello64@plt+0xeff4>
   208d0:	ldr	r0, [r0, #12]
   208d4:	ldr	r1, [sp, #48]	; 0x30
   208d8:	add	r0, r0, r1, lsl #2
   208dc:	ldr	r0, [r0]
   208e0:	ldr	r8, [sp, #52]	; 0x34
   208e4:	ldr	r5, [sp, #40]	; 0x28
   208e8:	str	r2, [fp, #-48]	; 0xffffffd0
   208ec:	str	r3, [sp, #44]	; 0x2c
   208f0:	add	r7, r0, r0, lsl #1
   208f4:	add	r0, r3, r8
   208f8:	sub	sl, r0, r2
   208fc:	ldr	r2, [r5, #88]	; 0x58
   20900:	mov	r0, r5
   20904:	sub	r1, sl, #1
   20908:	bl	201e4 <ftello64@plt+0xe8fc>
   2090c:	mov	r3, r0
   20910:	ldr	r0, [r5, #100]	; 0x64
   20914:	ldr	r1, [r0, r8, lsl #2]
   20918:	ldr	r2, [r0, sl, lsl #2]
   2091c:	cmp	r1, #0
   20920:	beq	2092c <ftello64@plt+0xf044>
   20924:	ldr	r0, [r1, #8]
   20928:	b	20930 <ftello64@plt+0xf048>
   2092c:	mov	r0, #0
   20930:	add	r7, r6, r7, lsl #2
   20934:	str	r0, [sp, #36]	; 0x24
   20938:	sub	r0, fp, #44	; 0x2c
   2093c:	cmp	r2, #0
   20940:	mov	r8, r9
   20944:	beq	209b0 <ftello64@plt+0xf0c8>
   20948:	ldr	r1, [r2, #40]	; 0x28
   2094c:	mov	r2, r7
   20950:	mov	r6, r3
   20954:	mov	r5, r0
   20958:	bl	20cf0 <ftello64@plt+0xf408>
   2095c:	cmp	r0, #0
   20960:	str	r0, [fp, #-32]	; 0xffffffe0
   20964:	bne	20aa4 <ftello64@plt+0xf1bc>
   20968:	ldr	r1, [sp, #24]
   2096c:	sub	r0, fp, #32
   20970:	mov	r2, r5
   20974:	mov	r3, r6
   20978:	bl	1f56c <ftello64@plt+0xdc84>
   2097c:	ldr	r5, [sp, #40]	; 0x28
   20980:	ldr	r1, [r5, #100]	; 0x64
   20984:	str	r0, [r1, sl, lsl #2]
   20988:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2098c:	bl	15074 <ftello64@plt+0x378c>
   20990:	ldr	r3, [r5, #100]	; 0x64
   20994:	ldr	r1, [r3, sl, lsl #2]
   20998:	cmp	r1, #0
   2099c:	bne	209f0 <ftello64@plt+0xf108>
   209a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   209a4:	cmp	r0, #0
   209a8:	beq	209f0 <ftello64@plt+0xf108>
   209ac:	b	20a8c <ftello64@plt+0xf1a4>
   209b0:	ldr	r1, [sp, #24]
   209b4:	sub	r0, fp, #32
   209b8:	mov	r2, r7
   209bc:	bl	1f56c <ftello64@plt+0xdc84>
   209c0:	ldr	r1, [r5, #100]	; 0x64
   209c4:	str	r0, [r1, sl, lsl #2]
   209c8:	ldr	r3, [r5, #100]	; 0x64
   209cc:	ldr	r1, [r3, sl, lsl #2]
   209d0:	cmp	r1, #0
   209d4:	bne	209f0 <ftello64@plt+0xf108>
   209d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   209dc:	ldr	r1, [fp, #-48]	; 0xffffffd0
   209e0:	ldr	r2, [sp, #44]	; 0x2c
   209e4:	cmp	r0, #0
   209e8:	beq	209f8 <ftello64@plt+0xf110>
   209ec:	b	20a8c <ftello64@plt+0xf1a4>
   209f0:	ldr	r1, [fp, #-48]	; 0xffffffd0
   209f4:	ldr	r2, [sp, #44]	; 0x2c
   209f8:	cmp	r2, r1
   209fc:	bne	20a50 <ftello64@plt+0xf168>
   20a00:	ldr	r1, [sp, #52]	; 0x34
   20a04:	ldr	r0, [r3, r1, lsl #2]
   20a08:	ldr	r1, [sp, #36]	; 0x24
   20a0c:	ldr	r0, [r0, #8]
   20a10:	cmp	r0, r1
   20a14:	ble	20a50 <ftello64@plt+0xf168>
   20a18:	ldr	r5, [sp, #40]	; 0x28
   20a1c:	ldr	r2, [sp, #52]	; 0x34
   20a20:	mov	r1, r7
   20a24:	mov	r0, r5
   20a28:	bl	202c0 <ftello64@plt+0xe9d8>
   20a2c:	cmp	r0, #0
   20a30:	str	r0, [fp, #-32]	; 0xffffffe0
   20a34:	bne	20a8c <ftello64@plt+0xf1a4>
   20a38:	mov	r0, r5
   20a3c:	mov	r1, r7
   20a40:	bl	203b8 <ftello64@plt+0xead0>
   20a44:	cmp	r0, #0
   20a48:	str	r0, [fp, #-32]	; 0xffffffe0
   20a4c:	bne	20a8c <ftello64@plt+0xf1a4>
   20a50:	ldr	r7, [sp, #40]	; 0x28
   20a54:	add	r8, r8, #1
   20a58:	add	r4, r4, #24
   20a5c:	ldr	r0, [r7, #108]	; 0x6c
   20a60:	cmp	r8, r0
   20a64:	blt	20874 <ftello64@plt+0xef8c>
   20a68:	ldr	r1, [sp, #12]
   20a6c:	ldr	r3, [sp, #20]
   20a70:	ldr	r2, [sp, #24]
   20a74:	ldr	r0, [r1, #4]
   20a78:	add	r3, r3, #1
   20a7c:	cmp	r3, r0
   20a80:	blt	203f0 <ftello64@plt+0xeb08>
   20a84:	mov	r0, #0
   20a88:	str	r0, [fp, #-32]	; 0xffffffe0
   20a8c:	sub	sp, fp, #28
   20a90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20a94:	mov	r7, r0
   20a98:	str	r7, [fp, #-32]	; 0xffffffe0
   20a9c:	mov	r0, r7
   20aa0:	b	20a8c <ftello64@plt+0xf1a4>
   20aa4:	mov	r1, r0
   20aa8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   20aac:	mov	r4, r1
   20ab0:	bl	15074 <ftello64@plt+0x378c>
   20ab4:	mov	r0, r4
   20ab8:	b	20a8c <ftello64@plt+0xf1a4>
   20abc:	mov	r7, #12
   20ac0:	b	20a98 <ftello64@plt+0xf1b0>
   20ac4:	push	{r4, r5, fp, lr}
   20ac8:	add	fp, sp, #8
   20acc:	mov	r4, r0
   20ad0:	ldr	r0, [r0, #36]	; 0x24
   20ad4:	mov	r5, #12
   20ad8:	cmn	r0, #-536870910	; 0xe0000002
   20adc:	bhi	20b94 <ftello64@plt+0xf2ac>
   20ae0:	ldr	r2, [r4, #48]	; 0x30
   20ae4:	cmp	r2, r0, lsl #1
   20ae8:	lslge	r2, r0, #1
   20aec:	mov	r0, r4
   20af0:	cmp	r2, r1
   20af4:	movle	r2, r1
   20af8:	mov	r1, r2
   20afc:	bl	1aab8 <ftello64@plt+0x91d0>
   20b00:	cmp	r0, #0
   20b04:	bne	20b58 <ftello64@plt+0xf270>
   20b08:	ldr	r0, [r4, #100]	; 0x64
   20b0c:	cmp	r0, #0
   20b10:	beq	20b30 <ftello64@plt+0xf248>
   20b14:	ldr	r1, [r4, #36]	; 0x24
   20b18:	mov	r2, #4
   20b1c:	add	r1, r2, r1, lsl #2
   20b20:	bl	25344 <ftello64@plt+0x13a5c>
   20b24:	cmp	r0, #0
   20b28:	beq	20b94 <ftello64@plt+0xf2ac>
   20b2c:	str	r0, [r4, #100]	; 0x64
   20b30:	ldrb	r1, [r4, #72]	; 0x48
   20b34:	ldr	r0, [r4, #80]	; 0x50
   20b38:	cmp	r1, #0
   20b3c:	beq	20b60 <ftello64@plt+0xf278>
   20b40:	cmp	r0, #2
   20b44:	blt	20b74 <ftello64@plt+0xf28c>
   20b48:	mov	r0, r4
   20b4c:	bl	1ab58 <ftello64@plt+0x9270>
   20b50:	cmp	r0, #0
   20b54:	beq	20b90 <ftello64@plt+0xf2a8>
   20b58:	mov	r5, r0
   20b5c:	b	20b94 <ftello64@plt+0xf2ac>
   20b60:	cmp	r0, #2
   20b64:	blt	20b80 <ftello64@plt+0xf298>
   20b68:	mov	r0, r4
   20b6c:	bl	1b194 <ftello64@plt+0x98ac>
   20b70:	b	20b90 <ftello64@plt+0xf2a8>
   20b74:	mov	r0, r4
   20b78:	bl	1b128 <ftello64@plt+0x9840>
   20b7c:	b	20b90 <ftello64@plt+0xf2a8>
   20b80:	ldr	r0, [r4, #64]	; 0x40
   20b84:	cmp	r0, #0
   20b88:	movne	r0, r4
   20b8c:	blne	1b380 <ftello64@plt+0x9a98>
   20b90:	mov	r5, #0
   20b94:	mov	r0, r5
   20b98:	pop	{r4, r5, fp, pc}
   20b9c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   20ba0:	add	fp, sp, #24
   20ba4:	sub	sp, sp, #16
   20ba8:	mov	r8, r0
   20bac:	mov	r4, r1
   20bb0:	ldr	r5, [r1, #40]	; 0x28
   20bb4:	ldr	r7, [r1, #84]	; 0x54
   20bb8:	ldr	r0, [r1, #100]	; 0x64
   20bbc:	ldr	r1, [r1, #104]	; 0x68
   20bc0:	mov	r6, r2
   20bc4:	cmp	r5, r1
   20bc8:	ble	20bd8 <ftello64@plt+0xf2f0>
   20bcc:	str	r6, [r0, r5, lsl #2]
   20bd0:	str	r5, [r4, #104]	; 0x68
   20bd4:	b	20c7c <ftello64@plt+0xf394>
   20bd8:	ldr	r1, [r0, r5, lsl #2]
   20bdc:	cmp	r1, #0
   20be0:	beq	20c1c <ftello64@plt+0xf334>
   20be4:	ldr	r2, [r1, #40]	; 0x28
   20be8:	cmp	r6, #0
   20bec:	beq	20c24 <ftello64@plt+0xf33c>
   20bf0:	ldr	r6, [r6, #40]	; 0x28
   20bf4:	mov	r0, sp
   20bf8:	mov	r1, r6
   20bfc:	bl	20cf0 <ftello64@plt+0xf408>
   20c00:	cmp	r0, #0
   20c04:	str	r0, [r8]
   20c08:	bne	20ce8 <ftello64@plt+0xf400>
   20c0c:	ldr	r0, [r4, #40]	; 0x28
   20c10:	clz	r1, r6
   20c14:	lsr	r9, r1, #5
   20c18:	b	20c3c <ftello64@plt+0xf354>
   20c1c:	str	r6, [r0, r5, lsl #2]
   20c20:	b	20c7c <ftello64@plt+0xf394>
   20c24:	vldr	d16, [r2]
   20c28:	ldr	r0, [r2, #8]
   20c2c:	mov	r9, #1
   20c30:	str	r0, [sp, #8]
   20c34:	mov	r0, r5
   20c38:	vstr	d16, [sp]
   20c3c:	ldr	r2, [r4, #88]	; 0x58
   20c40:	sub	r1, r0, #1
   20c44:	mov	r0, r4
   20c48:	bl	201e4 <ftello64@plt+0xe8fc>
   20c4c:	mov	r3, r0
   20c50:	mov	r2, sp
   20c54:	mov	r0, r8
   20c58:	mov	r1, r7
   20c5c:	bl	1f56c <ftello64@plt+0xdc84>
   20c60:	mov	r6, r0
   20c64:	ldr	r0, [r4, #100]	; 0x64
   20c68:	cmp	r9, #0
   20c6c:	str	r6, [r0, r5, lsl #2]
   20c70:	bne	20c7c <ftello64@plt+0xf394>
   20c74:	ldr	r0, [sp, #8]
   20c78:	bl	15074 <ftello64@plt+0x378c>
   20c7c:	cmp	r6, #0
   20c80:	ldrne	r0, [r7, #76]	; 0x4c
   20c84:	cmpne	r0, #0
   20c88:	bne	20c98 <ftello64@plt+0xf3b0>
   20c8c:	mov	r0, r6
   20c90:	sub	sp, fp, #24
   20c94:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   20c98:	add	r7, r6, #4
   20c9c:	mov	r0, r4
   20ca0:	mov	r2, r5
   20ca4:	mov	r1, r7
   20ca8:	bl	202c0 <ftello64@plt+0xe9d8>
   20cac:	cmp	r0, #0
   20cb0:	str	r0, [r8]
   20cb4:	bne	20ce8 <ftello64@plt+0xf400>
   20cb8:	ldrb	r0, [r6, #52]	; 0x34
   20cbc:	tst	r0, #64	; 0x40
   20cc0:	beq	20c8c <ftello64@plt+0xf3a4>
   20cc4:	mov	r0, r4
   20cc8:	mov	r1, r7
   20ccc:	bl	203b8 <ftello64@plt+0xead0>
   20cd0:	str	r0, [r8]
   20cd4:	cmp	r0, #0
   20cd8:	mov	r6, #0
   20cdc:	ldreq	r0, [r4, #100]	; 0x64
   20ce0:	ldreq	r6, [r0, r5, lsl #2]
   20ce4:	b	20c8c <ftello64@plt+0xf3a4>
   20ce8:	mov	r6, #0
   20cec:	b	20c8c <ftello64@plt+0xf3a4>
   20cf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20cf4:	add	fp, sp, #28
   20cf8:	sub	sp, sp, #20
   20cfc:	mov	r8, r2
   20d00:	cmp	r1, #0
   20d04:	str	r0, [sp, #16]
   20d08:	beq	20e44 <ftello64@plt+0xf55c>
   20d0c:	ldr	r0, [r1, #4]
   20d10:	mov	r6, r1
   20d14:	cmp	r8, #0
   20d18:	beq	20e30 <ftello64@plt+0xf548>
   20d1c:	cmp	r0, #1
   20d20:	blt	20e30 <ftello64@plt+0xf548>
   20d24:	ldr	r1, [r8, #4]
   20d28:	cmp	r1, #1
   20d2c:	blt	20e30 <ftello64@plt+0xf548>
   20d30:	ldr	r4, [sp, #16]
   20d34:	add	r0, r1, r0
   20d38:	str	r0, [r4]
   20d3c:	lsl	r0, r0, #2
   20d40:	bl	25314 <ftello64@plt+0x13a2c>
   20d44:	cmp	r0, #0
   20d48:	str	r0, [r4, #8]
   20d4c:	beq	20ef0 <ftello64@plt+0xf608>
   20d50:	ldr	r9, [r8, #4]
   20d54:	ldr	lr, [r6, #4]
   20d58:	mov	r7, #0
   20d5c:	mov	r1, #0
   20d60:	cmp	r9, #0
   20d64:	movwgt	r1, #1
   20d68:	cmp	lr, #1
   20d6c:	blt	20e84 <ftello64@plt+0xf59c>
   20d70:	mov	r2, #0
   20d74:	mov	ip, #0
   20d78:	str	r2, [sp, #8]
   20d7c:	mov	r2, #0
   20d80:	str	r2, [sp, #12]
   20d84:	mov	r2, #0
   20d88:	ldr	r4, [sp, #12]
   20d8c:	mov	r7, ip
   20d90:	tst	r1, #1
   20d94:	beq	20eb4 <ftello64@plt+0xf5cc>
   20d98:	ldr	r1, [r8, #8]
   20d9c:	ldr	r3, [r1, r7, lsl #2]
   20da0:	ldr	r1, [r6, #8]
   20da4:	ldr	sl, [r1, r2, lsl #2]
   20da8:	cmp	sl, r3
   20dac:	ble	20dd4 <ftello64@plt+0xf4ec>
   20db0:	add	r7, r7, #1
   20db4:	str	r3, [r0, r4, lsl #2]
   20db8:	mov	r1, #0
   20dbc:	add	r4, r4, #1
   20dc0:	cmp	r9, r7
   20dc4:	movwgt	r1, #1
   20dc8:	cmp	lr, r2
   20dcc:	bgt	20d90 <ftello64@plt+0xf4a8>
   20dd0:	b	20e88 <ftello64@plt+0xf5a0>
   20dd4:	add	r1, r7, #1
   20dd8:	str	sl, [r0, r4, lsl #2]
   20ddc:	mov	ip, r7
   20de0:	add	r2, r2, #1
   20de4:	str	r1, [sp, #4]
   20de8:	ldr	r9, [r8, #4]
   20dec:	ldr	lr, [r6, #4]
   20df0:	moveq	ip, r1
   20df4:	mov	r1, #0
   20df8:	ldr	r5, [sp, #8]
   20dfc:	cmp	r9, ip
   20e00:	sub	r5, r5, #1
   20e04:	movwgt	r1, #1
   20e08:	cmp	lr, r2
   20e0c:	str	r5, [sp, #8]
   20e10:	add	r5, r4, #1
   20e14:	str	r5, [sp, #12]
   20e18:	bgt	20d88 <ftello64@plt+0xf4a0>
   20e1c:	ldr	r2, [sp, #4]
   20e20:	cmp	sl, r3
   20e24:	add	r4, r4, #1
   20e28:	moveq	r7, r2
   20e2c:	b	20e88 <ftello64@plt+0xf5a0>
   20e30:	cmp	r0, #1
   20e34:	blt	20e44 <ftello64@plt+0xf55c>
   20e38:	ldr	r0, [sp, #16]
   20e3c:	mov	r1, r6
   20e40:	b	20e60 <ftello64@plt+0xf578>
   20e44:	cmp	r8, #0
   20e48:	beq	20e6c <ftello64@plt+0xf584>
   20e4c:	ldr	r0, [r8, #4]
   20e50:	cmp	r0, #1
   20e54:	blt	20e6c <ftello64@plt+0xf584>
   20e58:	ldr	r0, [sp, #16]
   20e5c:	mov	r1, r8
   20e60:	sub	sp, fp, #28
   20e64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20e68:	b	1f488 <ftello64@plt+0xdba0>
   20e6c:	ldr	r1, [sp, #16]
   20e70:	mov	r0, #0
   20e74:	str	r0, [r1]
   20e78:	str	r0, [r1, #4]
   20e7c:	str	r0, [r1, #8]
   20e80:	b	20ee8 <ftello64@plt+0xf600>
   20e84:	mov	r4, #0
   20e88:	cmp	r1, #0
   20e8c:	beq	20edc <ftello64@plt+0xf5f4>
   20e90:	ldr	r1, [r8, #8]
   20e94:	sub	r2, r9, r7
   20e98:	add	r0, r0, r4, lsl #2
   20e9c:	lsl	r2, r2, #2
   20ea0:	add	r1, r1, r7, lsl #2
   20ea4:	bl	115c4 <memcpy@plt>
   20ea8:	sub	r0, r4, r7
   20eac:	add	r4, r0, r9
   20eb0:	b	20edc <ftello64@plt+0xf5f4>
   20eb4:	ldr	r1, [r6, #8]
   20eb8:	add	r0, r0, r4, lsl #2
   20ebc:	add	r1, r1, r2, lsl #2
   20ec0:	sub	r2, lr, r2
   20ec4:	lsl	r2, r2, #2
   20ec8:	bl	115c4 <memcpy@plt>
   20ecc:	ldr	r0, [r6, #4]
   20ed0:	ldr	r1, [sp, #8]
   20ed4:	add	r0, r0, r1
   20ed8:	add	r4, r0, r4
   20edc:	ldr	r0, [sp, #16]
   20ee0:	str	r4, [r0, #4]
   20ee4:	mov	r0, #0
   20ee8:	sub	sp, fp, #28
   20eec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20ef0:	mov	r0, #12
   20ef4:	b	20ee8 <ftello64@plt+0xf600>
   20ef8:	push	{r4, r5, r6, r7, fp, lr}
   20efc:	add	fp, sp, #16
   20f00:	ldr	lr, [r0, #108]	; 0x6c
   20f04:	mov	ip, r0
   20f08:	cmp	lr, #1
   20f0c:	blt	20f50 <ftello64@plt+0xf668>
   20f10:	ldr	r2, [ip, #116]	; 0x74
   20f14:	mov	r0, #0
   20f18:	mov	r3, #1
   20f1c:	mov	r4, lr
   20f20:	add	r5, r0, r4
   20f24:	add	r5, r5, r5, lsr #31
   20f28:	asr	r6, r5, #1
   20f2c:	add	r7, r6, r6, lsl #1
   20f30:	add	r7, r2, r7, lsl #3
   20f34:	ldr	r7, [r7, #4]
   20f38:	cmp	r7, r1
   20f3c:	addlt	r0, r3, r5, asr #1
   20f40:	movge	r4, r6
   20f44:	cmp	r0, r4
   20f48:	blt	20f20 <ftello64@plt+0xf638>
   20f4c:	b	20f54 <ftello64@plt+0xf66c>
   20f50:	mov	r0, #0
   20f54:	cmp	r0, lr
   20f58:	bge	20f78 <ftello64@plt+0xf690>
   20f5c:	ldr	r2, [ip, #116]	; 0x74
   20f60:	add	r3, r0, r0, lsl #1
   20f64:	add	r2, r2, r3, lsl #3
   20f68:	ldr	r2, [r2, #4]
   20f6c:	cmp	r2, r1
   20f70:	mvnne	r0, #0
   20f74:	pop	{r4, r5, r6, r7, fp, pc}
   20f78:	mvn	r0, #0
   20f7c:	pop	{r4, r5, r6, r7, fp, pc}
   20f80:	push	{r4, r5, r6, r7, fp, lr}
   20f84:	add	fp, sp, #16
   20f88:	mov	r5, r0
   20f8c:	ldr	r0, [r0, #36]	; 0x24
   20f90:	mov	r4, r1
   20f94:	ldr	r7, [r5, #104]	; 0x68
   20f98:	cmp	r0, r1
   20f9c:	bgt	20fac <ftello64@plt+0xf6c4>
   20fa0:	ldr	r1, [r5, #48]	; 0x30
   20fa4:	cmp	r0, r1
   20fa8:	blt	20fc4 <ftello64@plt+0xf6dc>
   20fac:	ldr	r0, [r5, #28]
   20fb0:	cmp	r0, r4
   20fb4:	bgt	20fdc <ftello64@plt+0xf6f4>
   20fb8:	ldr	r1, [r5, #48]	; 0x30
   20fbc:	cmp	r0, r1
   20fc0:	bge	20fdc <ftello64@plt+0xf6f4>
   20fc4:	add	r1, r4, #1
   20fc8:	mov	r0, r5
   20fcc:	bl	20ac4 <ftello64@plt+0xf1dc>
   20fd0:	mov	r6, r0
   20fd4:	cmp	r0, #0
   20fd8:	bne	2100c <ftello64@plt+0xf724>
   20fdc:	mov	r6, #0
   20fe0:	cmp	r7, r4
   20fe4:	bge	2100c <ftello64@plt+0xf724>
   20fe8:	sub	r0, r4, r7
   20fec:	mov	r1, #0
   20ff0:	mov	r6, #0
   20ff4:	lsl	r2, r0, #2
   20ff8:	ldr	r0, [r5, #100]	; 0x64
   20ffc:	add	r0, r0, r7, lsl #2
   21000:	add	r0, r0, #4
   21004:	bl	117a4 <memset@plt>
   21008:	str	r4, [r5, #104]	; 0x68
   2100c:	mov	r0, r6
   21010:	pop	{r4, r5, r6, r7, fp, pc}
   21014:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21018:	add	fp, sp, #28
   2101c:	sub	sp, sp, #12
   21020:	mov	r6, r2
   21024:	mov	r4, r0
   21028:	mov	r0, #8
   2102c:	mov	r7, r3
   21030:	ldr	r2, [r2]
   21034:	mov	r8, r1
   21038:	ldr	r3, [r6, #4]
   2103c:	str	r0, [sp, #8]
   21040:	add	r1, r6, #8
   21044:	mov	r0, r4
   21048:	ldr	r5, [fp, #8]
   2104c:	str	r7, [sp]
   21050:	str	r5, [sp, #4]
   21054:	bl	21164 <ftello64@plt+0xf87c>
   21058:	cmp	r0, #0
   2105c:	beq	21068 <ftello64@plt+0xf780>
   21060:	sub	sp, fp, #28
   21064:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21068:	ldr	r0, [r4, #108]	; 0x6c
   2106c:	ldr	r1, [r4, #112]	; 0x70
   21070:	ldr	r9, [r6, #4]
   21074:	ldr	sl, [r8]
   21078:	cmp	r0, r1
   2107c:	blt	210cc <ftello64@plt+0xf7e4>
   21080:	ldr	r0, [r4, #116]	; 0x74
   21084:	add	r1, r1, r1, lsl #1
   21088:	lsl	r1, r1, #4
   2108c:	bl	25344 <ftello64@plt+0x13a5c>
   21090:	cmp	r0, #0
   21094:	beq	21154 <ftello64@plt+0xf86c>
   21098:	str	r0, [r4, #116]	; 0x74
   2109c:	ldr	r1, [r4, #108]	; 0x6c
   210a0:	ldr	r2, [r4, #112]	; 0x70
   210a4:	add	r1, r1, r1, lsl #1
   210a8:	add	r0, r0, r1, lsl #3
   210ac:	add	r1, r2, r2, lsl #1
   210b0:	lsl	r2, r1, #3
   210b4:	mov	r1, #0
   210b8:	bl	117a4 <memset@plt>
   210bc:	ldr	r1, [r4, #112]	; 0x70
   210c0:	ldr	r0, [r4, #108]	; 0x6c
   210c4:	lsl	r1, r1, #1
   210c8:	str	r1, [r4, #112]	; 0x70
   210cc:	ldr	r1, [r4, #116]	; 0x74
   210d0:	cmp	r0, #1
   210d4:	blt	210f4 <ftello64@plt+0xf80c>
   210d8:	sub	r2, r0, #1
   210dc:	add	r2, r2, r2, lsl #1
   210e0:	add	r2, r1, r2, lsl #3
   210e4:	ldr	r3, [r2, #4]
   210e8:	cmp	r3, r5
   210ec:	moveq	r3, #1
   210f0:	strbeq	r3, [r2, #20]
   210f4:	add	r2, r0, r0, lsl #1
   210f8:	cmp	r9, sl
   210fc:	mov	r3, #0
   21100:	mov	ip, #0
   21104:	add	r0, r0, #1
   21108:	mvneq	r3, #0
   2110c:	str	r7, [r1, r2, lsl #3]!
   21110:	stmib	r1, {r5, sl}
   21114:	str	r9, [r1, #12]
   21118:	str	r3, [r1, #16]
   2111c:	str	r0, [r4, #108]	; 0x6c
   21120:	strb	ip, [r1, #20]
   21124:	sub	r0, r9, sl
   21128:	ldr	r1, [r4, #120]	; 0x78
   2112c:	cmp	r1, r0
   21130:	strlt	r0, [r4, #120]	; 0x78
   21134:	ldr	r0, [r6, #4]
   21138:	ldr	r1, [r8]
   2113c:	add	r0, r0, r5
   21140:	sub	r1, r0, r1
   21144:	mov	r0, r4
   21148:	sub	sp, fp, #28
   2114c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21150:	b	20f80 <ftello64@plt+0xf698>
   21154:	ldr	r0, [r4, #116]	; 0x74
   21158:	bl	15074 <ftello64@plt+0x378c>
   2115c:	mov	r0, #12
   21160:	b	21060 <ftello64@plt+0xf778>
   21164:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21168:	add	fp, sp, #28
   2116c:	sub	sp, sp, #84	; 0x54
   21170:	ldr	sl, [r0, #84]	; 0x54
   21174:	mov	r6, r3
   21178:	mov	r3, r1
   2117c:	mov	r1, #0
   21180:	ldr	r5, [fp, #12]
   21184:	mov	r8, r2
   21188:	str	r0, [sp, #36]	; 0x24
   2118c:	str	r1, [fp, #-52]	; 0xffffffcc
   21190:	ldr	r4, [r3, #4]
   21194:	ldr	r1, [sl]
   21198:	str	sl, [sp, #20]
   2119c:	ldr	r7, [r1, r2, lsl #3]
   211a0:	ldr	r1, [r0, #120]	; 0x78
   211a4:	add	r2, r1, r5
   211a8:	cmp	r4, r2
   211ac:	str	r7, [sp, #24]
   211b0:	ble	2166c <ftello64@plt+0xfd84>
   211b4:	ldr	r1, [r0, #40]	; 0x28
   211b8:	ldr	r4, [r3]
   211bc:	ldr	r2, [r0, #88]	; 0x58
   211c0:	ldr	r9, [r3, #8]
   211c4:	str	r3, [sp, #16]
   211c8:	str	r1, [sp, #12]
   211cc:	ldr	r1, [r0, #100]	; 0x64
   211d0:	cmp	r4, #0
   211d4:	str	r9, [r0, #100]	; 0x64
   211d8:	moveq	r4, r6
   211dc:	str	r4, [r0, #40]	; 0x28
   211e0:	str	r1, [sp, #8]
   211e4:	sub	r1, r4, #1
   211e8:	bl	201e4 <ftello64@plt+0xe8fc>
   211ec:	cmp	r4, r6
   211f0:	bne	212b8 <ftello64@plt+0xf9d0>
   211f4:	str	r0, [sp, #44]	; 0x2c
   211f8:	mov	r0, #1
   211fc:	str	r0, [sp, #52]	; 0x34
   21200:	str	r0, [sp, #48]	; 0x30
   21204:	mov	r0, #4
   21208:	bl	25314 <ftello64@plt+0x13a2c>
   2120c:	cmp	r0, #0
   21210:	str	r0, [sp, #56]	; 0x38
   21214:	beq	216e8 <ftello64@plt+0xfe00>
   21218:	ldr	r3, [fp, #16]
   2121c:	str	r8, [r0]
   21220:	mov	r0, #0
   21224:	add	r1, sp, #48	; 0x30
   21228:	mov	r2, r7
   2122c:	str	r0, [fp, #-52]	; 0xffffffcc
   21230:	mov	r0, sl
   21234:	bl	21708 <ftello64@plt+0xfe20>
   21238:	ldr	r8, [sp, #36]	; 0x24
   2123c:	cmp	r0, #0
   21240:	mov	r9, r5
   21244:	str	r0, [fp, #-52]	; 0xffffffcc
   21248:	bne	216d8 <ftello64@plt+0xfdf0>
   2124c:	ldr	r0, [sp, #52]	; 0x34
   21250:	cmp	r0, #0
   21254:	beq	21280 <ftello64@plt+0xf998>
   21258:	ldr	r0, [fp, #16]
   2125c:	ldr	r3, [sp, #24]
   21260:	add	r1, sp, #48	; 0x30
   21264:	mov	r2, r4
   21268:	str	r0, [sp]
   2126c:	mov	r0, r8
   21270:	bl	21838 <ftello64@plt+0xff50>
   21274:	cmp	r0, #0
   21278:	str	r0, [fp, #-52]	; 0xffffffcc
   2127c:	bne	216d8 <ftello64@plt+0xfdf0>
   21280:	ldr	r3, [sp, #44]	; 0x2c
   21284:	sub	r0, fp, #52	; 0x34
   21288:	add	r2, sp, #48	; 0x30
   2128c:	mov	r1, sl
   21290:	bl	1f56c <ftello64@plt+0xdc84>
   21294:	mov	r6, r0
   21298:	cmp	r0, #0
   2129c:	bne	212ac <ftello64@plt+0xf9c4>
   212a0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   212a4:	cmp	r0, #0
   212a8:	bne	21654 <ftello64@plt+0xfd6c>
   212ac:	ldr	r0, [r8, #100]	; 0x64
   212b0:	str	r6, [r0, r4, lsl #2]
   212b4:	b	21330 <ftello64@plt+0xfa48>
   212b8:	ldr	r6, [r9, r4, lsl #2]
   212bc:	cmp	r6, #0
   212c0:	beq	212ec <ftello64@plt+0xfa04>
   212c4:	ldrb	r1, [r6, #52]	; 0x34
   212c8:	ldr	r8, [sp, #36]	; 0x24
   212cc:	mov	r9, r5
   212d0:	tst	r1, #64	; 0x40
   212d4:	bne	21308 <ftello64@plt+0xfa20>
   212d8:	mov	r0, #0
   212dc:	str	r0, [sp, #52]	; 0x34
   212e0:	str	r0, [sp, #48]	; 0x30
   212e4:	str	r0, [sp, #56]	; 0x38
   212e8:	b	21330 <ftello64@plt+0xfa48>
   212ec:	ldr	r8, [sp, #36]	; 0x24
   212f0:	mov	r6, #0
   212f4:	mov	r9, r5
   212f8:	str	r6, [sp, #52]	; 0x34
   212fc:	str	r6, [sp, #48]	; 0x30
   21300:	str	r6, [sp, #56]	; 0x38
   21304:	b	21330 <ftello64@plt+0xfa48>
   21308:	str	r0, [sp, #44]	; 0x2c
   2130c:	add	r1, r6, #4
   21310:	add	r0, sp, #48	; 0x30
   21314:	bl	1f488 <ftello64@plt+0xdba0>
   21318:	cmp	r0, #0
   2131c:	str	r0, [fp, #-52]	; 0xffffffcc
   21320:	bne	21700 <ftello64@plt+0xfe18>
   21324:	ldrb	r0, [r6, #52]	; 0x34
   21328:	tst	r0, #64	; 0x40
   2132c:	bne	2124c <ftello64@plt+0xf964>
   21330:	cmp	r4, r9
   21334:	bge	215e8 <ftello64@plt+0xfd00>
   21338:	str	r4, [sp, #44]	; 0x2c
   2133c:	ldr	r4, [sp, #24]
   21340:	add	r5, sp, #48	; 0x30
   21344:	mov	r1, #0
   21348:	ldr	r0, [r8, #120]	; 0x78
   2134c:	cmp	r1, r0
   21350:	bgt	215e4 <ftello64@plt+0xfcfc>
   21354:	mov	r0, #0
   21358:	str	r1, [sp, #32]
   2135c:	ldr	r1, [sp, #44]	; 0x2c
   21360:	str	r0, [sp, #52]	; 0x34
   21364:	ldr	r0, [r8, #100]	; 0x64
   21368:	add	r7, r1, #1
   2136c:	ldr	r0, [r0, r7, lsl #2]
   21370:	cmp	r0, #0
   21374:	beq	21390 <ftello64@plt+0xfaa8>
   21378:	add	r1, r0, #4
   2137c:	mov	r0, r5
   21380:	bl	1f0e0 <ftello64@plt+0xd7f8>
   21384:	cmp	r0, #0
   21388:	str	r0, [fp, #-52]	; 0xffffffcc
   2138c:	bne	21654 <ftello64@plt+0xfd6c>
   21390:	cmp	r6, #0
   21394:	beq	2151c <ftello64@plt+0xfc34>
   21398:	mov	r0, #0
   2139c:	str	r7, [sp, #28]
   213a0:	ldr	r7, [r8, #84]	; 0x54
   213a4:	str	r0, [fp, #-32]	; 0xffffffe0
   213a8:	str	r0, [fp, #-44]	; 0xffffffd4
   213ac:	str	r0, [fp, #-48]	; 0xffffffd0
   213b0:	str	r0, [fp, #-40]	; 0xffffffd8
   213b4:	ldr	r1, [r6, #20]
   213b8:	cmp	r1, #1
   213bc:	blt	21508 <ftello64@plt+0xfc20>
   213c0:	ldr	r4, [sp, #44]	; 0x2c
   213c4:	mov	r5, #0
   213c8:	str	r6, [sp, #40]	; 0x28
   213cc:	ldr	r0, [r6, #24]
   213d0:	ldr	sl, [r0, r5, lsl #2]
   213d4:	ldr	r0, [r7]
   213d8:	add	r1, r0, sl, lsl #3
   213dc:	ldrb	r1, [r1, #6]
   213e0:	tst	r1, #16
   213e4:	bne	21404 <ftello64@plt+0xfb1c>
   213e8:	add	r1, r0, sl, lsl #3
   213ec:	mov	r0, r8
   213f0:	mov	r2, r4
   213f4:	bl	220fc <ftello64@plt+0x10814>
   213f8:	cmp	r0, #0
   213fc:	bne	214c0 <ftello64@plt+0xfbd8>
   21400:	b	214d8 <ftello64@plt+0xfbf0>
   21404:	mov	r0, r7
   21408:	mov	r1, sl
   2140c:	mov	r2, r8
   21410:	mov	r3, r4
   21414:	bl	21e04 <ftello64@plt+0x1051c>
   21418:	cmp	r0, #2
   2141c:	blt	214b8 <ftello64@plt+0xfbd0>
   21420:	add	r4, r0, r4
   21424:	ldr	r0, [r8, #100]	; 0x64
   21428:	ldr	r1, [r7, #12]
   2142c:	sub	r8, fp, #48	; 0x30
   21430:	ldr	r0, [r0, r4, lsl #2]
   21434:	ldr	r6, [r1, sl, lsl #2]
   21438:	mov	r1, #0
   2143c:	str	r1, [fp, #-44]	; 0xffffffd4
   21440:	cmp	r0, #0
   21444:	beq	21460 <ftello64@plt+0xfb78>
   21448:	add	r1, r0, #4
   2144c:	mov	r0, r8
   21450:	bl	1f0e0 <ftello64@plt+0xd7f8>
   21454:	cmp	r0, #0
   21458:	str	r0, [fp, #-32]	; 0xffffffe0
   2145c:	bne	21664 <ftello64@plt+0xfd7c>
   21460:	mov	r0, r8
   21464:	mov	r1, r6
   21468:	bl	1f2ec <ftello64@plt+0xda04>
   2146c:	cmp	r0, #0
   21470:	beq	21644 <ftello64@plt+0xfd5c>
   21474:	sub	r0, fp, #32
   21478:	mov	r1, r7
   2147c:	mov	r2, r8
   21480:	bl	21c0c <ftello64@plt+0x10324>
   21484:	ldr	r8, [sp, #36]	; 0x24
   21488:	ldr	r6, [sp, #40]	; 0x28
   2148c:	ldr	r1, [r8, #100]	; 0x64
   21490:	str	r0, [r1, r4, lsl #2]
   21494:	ldr	r0, [r8, #100]	; 0x64
   21498:	ldr	r0, [r0, r4, lsl #2]
   2149c:	ldr	r4, [sp, #44]	; 0x2c
   214a0:	cmp	r0, #0
   214a4:	bne	214c0 <ftello64@plt+0xfbd8>
   214a8:	ldr	r9, [fp, #-32]	; 0xffffffe0
   214ac:	cmp	r9, #0
   214b0:	beq	214c0 <ftello64@plt+0xfbd8>
   214b4:	b	21648 <ftello64@plt+0xfd60>
   214b8:	cmp	r0, #0
   214bc:	beq	214ec <ftello64@plt+0xfc04>
   214c0:	ldr	r0, [r7, #12]
   214c4:	ldr	r1, [r0, sl, lsl #2]
   214c8:	add	r0, sp, #48	; 0x30
   214cc:	bl	1f2ec <ftello64@plt+0xda04>
   214d0:	cmp	r0, #0
   214d4:	beq	21644 <ftello64@plt+0xfd5c>
   214d8:	ldr	r0, [r6, #20]
   214dc:	add	r5, r5, #1
   214e0:	cmp	r5, r0
   214e4:	blt	213cc <ftello64@plt+0xfae4>
   214e8:	b	214f4 <ftello64@plt+0xfc0c>
   214ec:	ldr	r0, [r7]
   214f0:	b	213e8 <ftello64@plt+0xfb00>
   214f4:	ldr	r5, [fp, #12]
   214f8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   214fc:	ldr	sl, [sp, #20]
   21500:	mov	r9, r5
   21504:	add	r5, sp, #48	; 0x30
   21508:	bl	15074 <ftello64@plt+0x378c>
   2150c:	ldr	r4, [sp, #24]
   21510:	ldr	r7, [sp, #28]
   21514:	mov	r0, #0
   21518:	str	r0, [fp, #-52]	; 0xffffffcc
   2151c:	ldr	r0, [sp, #52]	; 0x34
   21520:	cmp	r0, #0
   21524:	beq	21578 <ftello64@plt+0xfc90>
   21528:	mov	r6, r7
   2152c:	ldr	r7, [fp, #16]
   21530:	mov	r0, sl
   21534:	mov	r1, r5
   21538:	mov	r2, r4
   2153c:	mov	r3, r7
   21540:	bl	21708 <ftello64@plt+0xfe20>
   21544:	cmp	r0, #0
   21548:	str	r0, [fp, #-52]	; 0xffffffcc
   2154c:	bne	21654 <ftello64@plt+0xfd6c>
   21550:	mov	r0, r8
   21554:	mov	r1, r5
   21558:	mov	r2, r6
   2155c:	mov	r3, r4
   21560:	str	r7, [sp]
   21564:	mov	r7, r6
   21568:	bl	21838 <ftello64@plt+0xff50>
   2156c:	cmp	r0, #0
   21570:	str	r0, [fp, #-52]	; 0xffffffcc
   21574:	bne	21654 <ftello64@plt+0xfd6c>
   21578:	ldr	r2, [r8, #88]	; 0x58
   2157c:	ldr	r1, [sp, #44]	; 0x2c
   21580:	mov	r0, r8
   21584:	bl	201e4 <ftello64@plt+0xe8fc>
   21588:	mov	r3, r0
   2158c:	sub	r0, fp, #52	; 0x34
   21590:	mov	r1, sl
   21594:	mov	r2, r5
   21598:	bl	1f56c <ftello64@plt+0xdc84>
   2159c:	mov	r6, r0
   215a0:	cmp	r0, #0
   215a4:	bne	215b4 <ftello64@plt+0xfccc>
   215a8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   215ac:	cmp	r0, #0
   215b0:	bne	21654 <ftello64@plt+0xfd6c>
   215b4:	ldr	r0, [r8, #100]	; 0x64
   215b8:	ldr	r1, [sp, #32]
   215bc:	cmp	r6, #0
   215c0:	str	r7, [sp, #44]	; 0x2c
   215c4:	str	r6, [r0, r7, lsl #2]
   215c8:	mov	r0, #0
   215cc:	addeq	r0, r1, #1
   215d0:	cmp	r7, r9
   215d4:	mov	r1, r0
   215d8:	bne	21348 <ftello64@plt+0xfa60>
   215dc:	mov	r4, r9
   215e0:	b	215e8 <ftello64@plt+0xfd00>
   215e4:	ldr	r4, [sp, #44]	; 0x2c
   215e8:	ldr	r0, [sp, #56]	; 0x38
   215ec:	bl	15074 <ftello64@plt+0x378c>
   215f0:	ldr	r0, [r8, #100]	; 0x64
   215f4:	ldr	r1, [sp, #16]
   215f8:	ldr	r0, [r0, r9, lsl #2]
   215fc:	str	r4, [r1]
   21600:	ldr	r1, [sp, #12]
   21604:	str	r1, [r8, #40]	; 0x28
   21608:	ldr	r1, [sp, #8]
   2160c:	cmp	r0, #0
   21610:	str	r1, [r8, #100]	; 0x64
   21614:	beq	21634 <ftello64@plt+0xfd4c>
   21618:	ldr	r1, [fp, #8]
   2161c:	add	r0, r0, #4
   21620:	bl	1f504 <ftello64@plt+0xdc1c>
   21624:	cmp	r0, #0
   21628:	mov	r7, #0
   2162c:	moveq	r7, #1
   21630:	b	21638 <ftello64@plt+0xfd50>
   21634:	mov	r7, #1
   21638:	mov	r0, r7
   2163c:	sub	sp, fp, #28
   21640:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21644:	mov	r9, #12
   21648:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2164c:	bl	15074 <ftello64@plt+0x378c>
   21650:	str	r9, [fp, #-52]	; 0xffffffcc
   21654:	ldr	r0, [sp, #56]	; 0x38
   21658:	bl	15074 <ftello64@plt+0x378c>
   2165c:	ldr	r7, [fp, #-52]	; 0xffffffcc
   21660:	b	21638 <ftello64@plt+0xfd50>
   21664:	mov	r9, r0
   21668:	b	21648 <ftello64@plt+0xfd60>
   2166c:	mvn	r1, #-2147483648	; 0x80000000
   21670:	mov	r7, #12
   21674:	sub	r1, r1, r4
   21678:	cmp	r1, r2
   2167c:	ble	21638 <ftello64@plt+0xfd50>
   21680:	add	r9, r2, #1
   21684:	add	r5, r9, r4
   21688:	cmn	r5, #-1073741823	; 0xc0000001
   2168c:	bhi	21638 <ftello64@plt+0xfd50>
   21690:	ldr	r0, [r3, #8]
   21694:	lsl	r1, r5, #2
   21698:	mov	sl, r3
   2169c:	bl	25344 <ftello64@plt+0x13a5c>
   216a0:	cmp	r0, #0
   216a4:	beq	21638 <ftello64@plt+0xfd50>
   216a8:	str	r5, [sl, #4]
   216ac:	str	r0, [sl, #8]
   216b0:	add	r0, r0, r4, lsl #2
   216b4:	lsl	r2, r9, #2
   216b8:	mov	r1, #0
   216bc:	bl	117a4 <memset@plt>
   216c0:	mov	r3, sl
   216c4:	ldr	r0, [sp, #36]	; 0x24
   216c8:	ldr	r5, [fp, #12]
   216cc:	ldr	sl, [sp, #20]
   216d0:	ldr	r7, [sp, #24]
   216d4:	b	211b4 <ftello64@plt+0xf8cc>
   216d8:	mov	r7, r0
   216dc:	ldr	r0, [sp, #56]	; 0x38
   216e0:	bl	15074 <ftello64@plt+0x378c>
   216e4:	b	21638 <ftello64@plt+0xfd50>
   216e8:	mov	r0, #0
   216ec:	mov	r7, #12
   216f0:	str	r0, [sp, #48]	; 0x30
   216f4:	str	r0, [sp, #52]	; 0x34
   216f8:	str	r7, [fp, #-52]	; 0xffffffcc
   216fc:	b	21638 <ftello64@plt+0xfd50>
   21700:	mov	r7, r0
   21704:	b	21638 <ftello64@plt+0xfd50>
   21708:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2170c:	add	fp, sp, #28
   21710:	sub	sp, sp, #20
   21714:	str	r0, [sp, #4]
   21718:	ldr	r0, [r1, #4]
   2171c:	mov	sl, r1
   21720:	mov	r1, #0
   21724:	mov	r5, r3
   21728:	mov	r8, r2
   2172c:	str	r1, [sp, #12]
   21730:	str	r0, [sp, #8]
   21734:	lsl	r0, r0, #2
   21738:	bl	25314 <ftello64@plt+0x13a2c>
   2173c:	cmp	r0, #0
   21740:	str	r0, [sp, #16]
   21744:	beq	21830 <ftello64@plt+0xff48>
   21748:	ldr	r0, [sl, #4]
   2174c:	cmp	r0, #1
   21750:	blt	217f8 <ftello64@plt+0xff10>
   21754:	mov	r9, #0
   21758:	ldr	r0, [sl, #8]
   2175c:	ldr	r1, [sp, #4]
   21760:	ldr	r2, [r0, r9, lsl #2]
   21764:	ldr	r1, [r1, #24]
   21768:	add	r0, r2, r2, lsl #1
   2176c:	add	r1, r1, r0, lsl #2
   21770:	ldr	r0, [r1, #4]
   21774:	cmp	r0, #1
   21778:	blt	217b4 <ftello64@plt+0xfecc>
   2177c:	ldr	r7, [sp, #4]
   21780:	ldr	r3, [r1, #8]
   21784:	ldr	r7, [r7]
   21788:	ldr	r6, [r3]
   2178c:	add	r4, r7, r6, lsl #3
   21790:	ldrb	r4, [r4, #4]
   21794:	cmp	r4, r5
   21798:	bne	217a8 <ftello64@plt+0xfec0>
   2179c:	ldr	r4, [r7, r6, lsl #3]
   217a0:	cmp	r4, r8
   217a4:	beq	217d8 <ftello64@plt+0xfef0>
   217a8:	add	r3, r3, #4
   217ac:	subs	r0, r0, #1
   217b0:	bne	21788 <ftello64@plt+0xfea0>
   217b4:	add	r0, sp, #8
   217b8:	bl	1f0e0 <ftello64@plt+0xd7f8>
   217bc:	cmp	r0, #0
   217c0:	bne	21820 <ftello64@plt+0xff38>
   217c4:	ldr	r0, [sl, #4]
   217c8:	add	r9, r9, #1
   217cc:	cmp	r9, r0
   217d0:	blt	21758 <ftello64@plt+0xfe70>
   217d4:	b	217f8 <ftello64@plt+0xff10>
   217d8:	cmn	r6, #1
   217dc:	beq	217b4 <ftello64@plt+0xfecc>
   217e0:	ldr	r0, [sp, #4]
   217e4:	add	r1, sp, #8
   217e8:	mov	r3, r8
   217ec:	str	r5, [sp]
   217f0:	bl	21b04 <ftello64@plt+0x1021c>
   217f4:	b	217bc <ftello64@plt+0xfed4>
   217f8:	ldr	r0, [sl, #8]
   217fc:	bl	15074 <ftello64@plt+0x378c>
   21800:	vldr	d16, [sp, #8]
   21804:	ldr	r0, [sp, #16]
   21808:	mov	r7, #0
   2180c:	str	r0, [sl, #8]
   21810:	vstr	d16, [sl]
   21814:	mov	r0, r7
   21818:	sub	sp, fp, #28
   2181c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21820:	mov	r7, r0
   21824:	ldr	r0, [sp, #16]
   21828:	bl	15074 <ftello64@plt+0x378c>
   2182c:	b	21814 <ftello64@plt+0xff2c>
   21830:	mov	r7, #12
   21834:	b	21814 <ftello64@plt+0xff2c>
   21838:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2183c:	add	fp, sp, #28
   21840:	sub	sp, sp, #36	; 0x24
   21844:	mov	r6, r1
   21848:	ldr	r1, [r0, #84]	; 0x54
   2184c:	str	r3, [sp, #4]
   21850:	mov	r4, r2
   21854:	str	r0, [sp, #12]
   21858:	str	r1, [sp, #16]
   2185c:	mov	r1, r2
   21860:	bl	20ef8 <ftello64@plt+0xf610>
   21864:	cmn	r0, #1
   21868:	beq	21af0 <ftello64@plt+0x10208>
   2186c:	add	r1, r0, r0, lsl #1
   21870:	str	r1, [sp]
   21874:	ldr	r0, [sp, #12]
   21878:	ldr	r0, [r0, #116]	; 0x74
   2187c:	add	r0, r0, r1, lsl #3
   21880:	add	r0, r0, #8
   21884:	ldr	r7, [r0, #-8]
   21888:	mov	sl, r0
   2188c:	mov	r0, r6
   21890:	mov	r1, r7
   21894:	bl	1f504 <ftello64@plt+0xdc1c>
   21898:	cmp	r0, #0
   2189c:	beq	21a98 <ftello64@plt+0x101b0>
   218a0:	ldm	sl, {r0, r1}
   218a4:	add	r1, r1, r4
   218a8:	sub	r9, r1, r0
   218ac:	cmp	r9, r4
   218b0:	bne	21974 <ftello64@plt+0x1008c>
   218b4:	ldr	r0, [sp, #16]
   218b8:	add	r1, r7, r7, lsl #1
   218bc:	ldr	r0, [r0, #20]
   218c0:	add	r0, r0, r1, lsl #2
   218c4:	ldr	r0, [r0, #8]
   218c8:	ldr	r7, [r0]
   218cc:	mov	r0, r6
   218d0:	mov	r1, r7
   218d4:	bl	1f504 <ftello64@plt+0xdc1c>
   218d8:	mov	r1, #4
   218dc:	cmp	r0, #0
   218e0:	bne	21a8c <ftello64@plt+0x101a4>
   218e4:	mov	r0, #1
   218e8:	str	r0, [sp, #24]
   218ec:	str	r0, [sp, #20]
   218f0:	mov	r0, #4
   218f4:	bl	25314 <ftello64@plt+0x13a2c>
   218f8:	cmp	r0, #0
   218fc:	str	r0, [sp, #28]
   21900:	beq	21aac <ftello64@plt+0x101c4>
   21904:	mov	r5, #0
   21908:	str	r7, [r0]
   2190c:	ldr	r0, [sp, #16]
   21910:	ldr	r2, [sp, #4]
   21914:	ldr	r3, [fp, #8]
   21918:	add	r7, sp, #20
   2191c:	str	r5, [sp, #32]
   21920:	mov	r1, r7
   21924:	bl	21708 <ftello64@plt+0xfe20>
   21928:	mov	r9, r0
   2192c:	mov	r0, r6
   21930:	mov	r1, r7
   21934:	bl	1f0e0 <ftello64@plt+0xd7f8>
   21938:	mov	r8, r0
   2193c:	ldr	r0, [sp, #28]
   21940:	bl	15074 <ftello64@plt+0x378c>
   21944:	orr	r0, r9, r5
   21948:	mov	r1, #2
   2194c:	orrs	r0, r0, r8
   21950:	beq	21a8c <ftello64@plt+0x101a4>
   21954:	cmp	r9, #0
   21958:	mov	r1, #1
   2195c:	movne	r8, r9
   21960:	cmp	r5, #0
   21964:	movne	r8, r5
   21968:	str	r8, [sp, #32]
   2196c:	str	r8, [sp, #8]
   21970:	b	21a8c <ftello64@plt+0x101a4>
   21974:	ldr	r0, [sp, #12]
   21978:	ldr	r1, [sp, #16]
   2197c:	mov	r5, r4
   21980:	ldr	r0, [r0, #100]	; 0x64
   21984:	ldr	r1, [r1, #12]
   21988:	ldr	r0, [r0, r9, lsl #2]
   2198c:	ldr	r8, [r1, r7, lsl #2]
   21990:	cmp	r0, #0
   21994:	beq	21a08 <ftello64@plt+0x10120>
   21998:	add	r4, r0, #4
   2199c:	mov	r1, r8
   219a0:	mov	r0, r4
   219a4:	bl	1f504 <ftello64@plt+0xdc1c>
   219a8:	mov	r1, #4
   219ac:	cmp	r0, #0
   219b0:	bne	21a88 <ftello64@plt+0x101a0>
   219b4:	add	r7, sp, #20
   219b8:	mov	r1, r4
   219bc:	mov	r0, r7
   219c0:	bl	1f488 <ftello64@plt+0xdba0>
   219c4:	mov	r4, r0
   219c8:	str	r0, [sp, #32]
   219cc:	mov	r0, r7
   219d0:	mov	r1, r8
   219d4:	bl	1f2ec <ftello64@plt+0xda04>
   219d8:	cmp	r4, #0
   219dc:	bne	219e8 <ftello64@plt+0x10100>
   219e0:	cmp	r0, #0
   219e4:	bne	21a34 <ftello64@plt+0x1014c>
   219e8:	ldr	r0, [sp, #28]
   219ec:	bl	15074 <ftello64@plt+0x378c>
   219f0:	cmp	r4, #0
   219f4:	mov	r1, #1
   219f8:	movweq	r4, #12
   219fc:	str	r4, [sp, #32]
   21a00:	str	r4, [sp, #8]
   21a04:	b	21a88 <ftello64@plt+0x101a0>
   21a08:	mov	r0, #1
   21a0c:	str	r0, [sp, #24]
   21a10:	str	r0, [sp, #20]
   21a14:	mov	r0, #4
   21a18:	bl	25314 <ftello64@plt+0x13a2c>
   21a1c:	cmp	r0, #0
   21a20:	str	r0, [sp, #28]
   21a24:	beq	21ac0 <ftello64@plt+0x101d8>
   21a28:	str	r8, [r0]
   21a2c:	mov	r0, #0
   21a30:	str	r0, [sp, #32]
   21a34:	ldr	r1, [sp, #16]
   21a38:	add	r0, sp, #32
   21a3c:	add	r2, sp, #20
   21a40:	bl	21c0c <ftello64@plt+0x10324>
   21a44:	ldr	r4, [sp, #12]
   21a48:	ldr	r1, [r4, #100]	; 0x64
   21a4c:	str	r0, [r1, r9, lsl #2]
   21a50:	ldr	r0, [sp, #28]
   21a54:	bl	15074 <ftello64@plt+0x378c>
   21a58:	ldr	r0, [r4, #100]	; 0x64
   21a5c:	ldr	r2, [sp, #32]
   21a60:	ldr	r0, [r0, r9, lsl #2]
   21a64:	cmp	r2, #0
   21a68:	mov	r1, r2
   21a6c:	movwne	r1, #1
   21a70:	clz	r0, r0
   21a74:	lsr	r0, r0, #5
   21a78:	ands	r1, r0, r1
   21a7c:	ldr	r0, [sp, #8]
   21a80:	movne	r0, r2
   21a84:	str	r0, [sp, #8]
   21a88:	mov	r4, r5
   21a8c:	cmp	r1, #0
   21a90:	cmpne	r1, #4
   21a94:	bne	21ae0 <ftello64@plt+0x101f8>
   21a98:	ldrb	r1, [sl, #12]
   21a9c:	add	r0, sl, #24
   21aa0:	cmp	r1, #0
   21aa4:	bne	21884 <ftello64@plt+0xff9c>
   21aa8:	b	21af0 <ftello64@plt+0x10208>
   21aac:	mov	r0, #0
   21ab0:	mov	r5, #12
   21ab4:	str	r0, [sp, #20]
   21ab8:	str	r0, [sp, #24]
   21abc:	b	2190c <ftello64@plt+0x10024>
   21ac0:	mov	r0, #0
   21ac4:	mov	r1, #12
   21ac8:	str	r0, [sp, #20]
   21acc:	str	r0, [sp, #24]
   21ad0:	mov	r0, #12
   21ad4:	str	r1, [sp, #32]
   21ad8:	mov	r1, #1
   21adc:	b	21a84 <ftello64@plt+0x1019c>
   21ae0:	cmp	r1, #2
   21ae4:	bne	21afc <ftello64@plt+0x10214>
   21ae8:	ldr	r1, [sp]
   21aec:	b	21874 <ftello64@plt+0xff8c>
   21af0:	mov	r0, #0
   21af4:	sub	sp, fp, #28
   21af8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21afc:	ldr	r0, [sp, #8]
   21b00:	b	21af4 <ftello64@plt+0x1020c>
   21b04:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   21b08:	add	fp, sp, #24
   21b0c:	sub	sp, sp, #8
   21b10:	mov	r6, r0
   21b14:	mov	r4, r1
   21b18:	mov	r0, r1
   21b1c:	mov	r1, r2
   21b20:	mov	r5, r3
   21b24:	mov	r7, r2
   21b28:	bl	1f504 <ftello64@plt+0xdc1c>
   21b2c:	cmp	r0, #0
   21b30:	beq	21b40 <ftello64@plt+0x10258>
   21b34:	mov	r0, #0
   21b38:	sub	sp, fp, #24
   21b3c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   21b40:	ldr	r8, [fp, #8]
   21b44:	ldr	r0, [r6]
   21b48:	add	r1, r0, r7, lsl #3
   21b4c:	ldrb	r1, [r1, #4]
   21b50:	cmp	r1, r8
   21b54:	bne	21b64 <ftello64@plt+0x1027c>
   21b58:	ldr	r0, [r0, r7, lsl #3]
   21b5c:	cmp	r0, r5
   21b60:	beq	21be8 <ftello64@plt+0x10300>
   21b64:	mov	r0, r4
   21b68:	mov	r1, r7
   21b6c:	bl	1f2ec <ftello64@plt+0xda04>
   21b70:	cmp	r0, #0
   21b74:	beq	21c04 <ftello64@plt+0x1031c>
   21b78:	ldr	r0, [r6, #20]
   21b7c:	add	r7, r7, r7, lsl #1
   21b80:	add	r1, r0, r7, lsl #2
   21b84:	ldr	r2, [r1, #4]
   21b88:	cmp	r2, #2
   21b8c:	beq	21b9c <ftello64@plt+0x102b4>
   21b90:	cmp	r2, #0
   21b94:	bne	21bc4 <ftello64@plt+0x102dc>
   21b98:	b	21b34 <ftello64@plt+0x1024c>
   21b9c:	ldr	r0, [r1, #8]
   21ba0:	mov	r1, r4
   21ba4:	mov	r3, r5
   21ba8:	ldr	r2, [r0, #4]
   21bac:	mov	r0, r6
   21bb0:	str	r8, [sp]
   21bb4:	bl	21b04 <ftello64@plt+0x1021c>
   21bb8:	cmp	r0, #0
   21bbc:	bne	21b38 <ftello64@plt+0x10250>
   21bc0:	ldr	r0, [r6, #20]
   21bc4:	add	r0, r0, r7, lsl #2
   21bc8:	ldr	r0, [r0, #8]
   21bcc:	ldr	r7, [r0]
   21bd0:	mov	r0, r4
   21bd4:	mov	r1, r7
   21bd8:	bl	1f504 <ftello64@plt+0xdc1c>
   21bdc:	cmp	r0, #0
   21be0:	beq	21b44 <ftello64@plt+0x1025c>
   21be4:	b	21b34 <ftello64@plt+0x1024c>
   21be8:	cmp	r8, #9
   21bec:	bne	21b34 <ftello64@plt+0x1024c>
   21bf0:	mov	r0, r4
   21bf4:	mov	r1, r7
   21bf8:	bl	1f2ec <ftello64@plt+0xda04>
   21bfc:	cmp	r0, #0
   21c00:	bne	21b34 <ftello64@plt+0x1024c>
   21c04:	mov	r0, #12
   21c08:	b	21b38 <ftello64@plt+0x10250>
   21c0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21c10:	add	fp, sp, #28
   21c14:	sub	sp, sp, #4
   21c18:	ldr	sl, [r2, #4]
   21c1c:	cmp	sl, #0
   21c20:	beq	21dd0 <ftello64@plt+0x104e8>
   21c24:	mov	r4, r2
   21c28:	mov	r9, r1
   21c2c:	cmp	sl, #1
   21c30:	mov	r6, sl
   21c34:	str	r0, [sp]
   21c38:	blt	21c58 <ftello64@plt+0x10370>
   21c3c:	ldr	r1, [r4, #8]
   21c40:	mov	r2, sl
   21c44:	mov	r6, sl
   21c48:	ldr	r3, [r1], #4
   21c4c:	subs	r2, r2, #1
   21c50:	add	r6, r3, r6
   21c54:	bne	21c48 <ftello64@plt+0x10360>
   21c58:	ldr	r1, [r9, #68]	; 0x44
   21c5c:	ldr	r2, [r9, #32]
   21c60:	and	r1, r1, r6
   21c64:	add	r3, r1, r1, lsl #1
   21c68:	ldr	r1, [r2, r3, lsl #2]
   21c6c:	cmp	r1, #1
   21c70:	blt	21ce0 <ftello64@plt+0x103f8>
   21c74:	add	r2, r2, r3, lsl #2
   21c78:	sub	ip, sl, #1
   21c7c:	mov	r5, #0
   21c80:	ldr	lr, [r2, #8]
   21c84:	cmp	r4, #0
   21c88:	beq	21cd4 <ftello64@plt+0x103ec>
   21c8c:	ldr	r7, [lr, r5, lsl #2]
   21c90:	ldr	r3, [r7]
   21c94:	cmp	r6, r3
   21c98:	bne	21cd4 <ftello64@plt+0x103ec>
   21c9c:	ldr	r3, [r7, #8]
   21ca0:	cmp	r3, sl
   21ca4:	bne	21cd4 <ftello64@plt+0x103ec>
   21ca8:	mov	r3, ip
   21cac:	add	r2, r3, #1
   21cb0:	cmp	r2, #1
   21cb4:	blt	21dc4 <ftello64@plt+0x104dc>
   21cb8:	ldr	r2, [r4, #8]
   21cbc:	ldr	r0, [r7, #12]
   21cc0:	ldr	r2, [r2, r3, lsl #2]
   21cc4:	ldr	r0, [r0, r3, lsl #2]
   21cc8:	sub	r3, r3, #1
   21ccc:	cmp	r0, r2
   21cd0:	beq	21cac <ftello64@plt+0x103c4>
   21cd4:	add	r5, r5, #1
   21cd8:	cmp	r5, r1
   21cdc:	blt	21c84 <ftello64@plt+0x1039c>
   21ce0:	mov	r0, #56	; 0x38
   21ce4:	mov	r1, #1
   21ce8:	bl	252c0 <ftello64@plt+0x139d8>
   21cec:	cmp	r0, #0
   21cf0:	beq	21df0 <ftello64@plt+0x10508>
   21cf4:	add	r5, r0, #4
   21cf8:	mov	r7, r0
   21cfc:	mov	r1, r4
   21d00:	mov	r0, r5
   21d04:	bl	1f488 <ftello64@plt+0xdba0>
   21d08:	cmp	r0, #0
   21d0c:	bne	21ddc <ftello64@plt+0x104f4>
   21d10:	str	r5, [r7, #40]	; 0x28
   21d14:	ldr	r0, [r4, #4]
   21d18:	cmp	r0, #1
   21d1c:	blt	21dac <ftello64@plt+0x104c4>
   21d20:	movw	ip, #65280	; 0xff00
   21d24:	ldr	r1, [r4, #8]
   21d28:	ldr	sl, [r9]
   21d2c:	mov	lr, #32
   21d30:	movt	ip, #3
   21d34:	add	r5, ip, #255	; 0xff
   21d38:	ldr	r2, [r1]
   21d3c:	add	r3, sl, r2, lsl #3
   21d40:	ldr	r2, [r3, #4]!
   21d44:	and	r4, r2, r5
   21d48:	cmp	r4, #1
   21d4c:	beq	21da0 <ftello64@plt+0x104b8>
   21d50:	ldrb	r8, [r7, #52]	; 0x34
   21d54:	and	r4, lr, r2, lsr #15
   21d58:	uxtb	r2, r2
   21d5c:	cmp	r2, #12
   21d60:	orr	r4, r8, r4
   21d64:	strb	r4, [r7, #52]	; 0x34
   21d68:	beq	21d98 <ftello64@plt+0x104b0>
   21d6c:	cmp	r2, #4
   21d70:	beq	21d84 <ftello64@plt+0x1049c>
   21d74:	cmp	r2, #2
   21d78:	bne	21d8c <ftello64@plt+0x104a4>
   21d7c:	orr	r2, r4, #16
   21d80:	b	21d9c <ftello64@plt+0x104b4>
   21d84:	orr	r2, r4, #64	; 0x40
   21d88:	b	21d9c <ftello64@plt+0x104b4>
   21d8c:	ldr	r2, [r3]
   21d90:	tst	r2, ip
   21d94:	beq	21da0 <ftello64@plt+0x104b8>
   21d98:	orr	r2, r4, #128	; 0x80
   21d9c:	strb	r2, [r7, #52]	; 0x34
   21da0:	add	r1, r1, #4
   21da4:	subs	r0, r0, #1
   21da8:	bne	21d38 <ftello64@plt+0x10450>
   21dac:	mov	r0, r9
   21db0:	mov	r1, r7
   21db4:	mov	r2, r6
   21db8:	bl	1f8a4 <ftello64@plt+0xdfbc>
   21dbc:	cmp	r0, #0
   21dc0:	bne	21de8 <ftello64@plt+0x10500>
   21dc4:	mov	r0, r7
   21dc8:	sub	sp, fp, #28
   21dcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21dd0:	mov	r7, #0
   21dd4:	str	r7, [r0]
   21dd8:	b	21dc4 <ftello64@plt+0x104dc>
   21ddc:	mov	r0, r7
   21de0:	bl	15074 <ftello64@plt+0x378c>
   21de4:	b	21df0 <ftello64@plt+0x10508>
   21de8:	mov	r0, r7
   21dec:	bl	1a99c <ftello64@plt+0x90b4>
   21df0:	ldr	r1, [sp]
   21df4:	mov	r0, #12
   21df8:	mov	r7, #0
   21dfc:	str	r0, [r1]
   21e00:	b	21dc4 <ftello64@plt+0x104dc>
   21e04:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   21e08:	add	fp, sp, #24
   21e0c:	ldr	lr, [r0]
   21e10:	add	r7, lr, r1, lsl #3
   21e14:	ldrb	r9, [r7, #4]
   21e18:	cmp	r9, #7
   21e1c:	beq	21ff0 <ftello64@plt+0x10708>
   21e20:	ldr	ip, [r2, #80]	; 0x50
   21e24:	mov	r6, #1
   21e28:	cmp	ip, #1
   21e2c:	beq	21e6c <ftello64@plt+0x10584>
   21e30:	ldr	r5, [r2, #28]
   21e34:	add	r7, r3, #1
   21e38:	cmp	r7, r5
   21e3c:	bge	21e6c <ftello64@plt+0x10584>
   21e40:	ldr	r6, [r2, #8]
   21e44:	sub	r5, r5, r3
   21e48:	add	r7, r6, r3, lsl #2
   21e4c:	mov	r6, #1
   21e50:	ldr	r4, [r7, r6, lsl #2]
   21e54:	cmn	r4, #1
   21e58:	bne	21e6c <ftello64@plt+0x10584>
   21e5c:	add	r6, r6, #1
   21e60:	cmp	r5, r6
   21e64:	bne	21e50 <ftello64@plt+0x10568>
   21e68:	mov	r6, r5
   21e6c:	mov	r8, #0
   21e70:	cmp	r9, #5
   21e74:	bne	21eb8 <ftello64@plt+0x105d0>
   21e78:	cmp	r6, #2
   21e7c:	blt	21fe0 <ftello64@plt+0x106f8>
   21e80:	ldr	r0, [r0, #128]	; 0x80
   21e84:	tst	r0, #64	; 0x40
   21e88:	bne	21e9c <ftello64@plt+0x105b4>
   21e8c:	ldr	r1, [r2, #4]
   21e90:	ldrb	r1, [r1, r3]
   21e94:	cmp	r1, #10
   21e98:	beq	21fe0 <ftello64@plt+0x106f8>
   21e9c:	tst	r0, #128	; 0x80
   21ea0:	beq	21fdc <ftello64@plt+0x106f4>
   21ea4:	ldr	r0, [r2, #4]
   21ea8:	ldrb	r0, [r0, r3]
   21eac:	cmp	r0, #0
   21eb0:	movne	r8, r6
   21eb4:	b	21fe0 <ftello64@plt+0x106f8>
   21eb8:	cmp	r9, #6
   21ebc:	bne	21fe0 <ftello64@plt+0x106f8>
   21ec0:	cmp	r6, #2
   21ec4:	blt	21fe0 <ftello64@plt+0x106f8>
   21ec8:	ldr	r7, [lr, r1, lsl #3]
   21ecc:	ldr	r0, [r7, #32]
   21ed0:	cmp	r0, #0
   21ed4:	bne	21ef0 <ftello64@plt+0x10608>
   21ed8:	ldr	r1, [r7, #36]	; 0x24
   21edc:	cmp	r1, #0
   21ee0:	bne	21ef0 <ftello64@plt+0x10608>
   21ee4:	ldr	r1, [r7, #20]
   21ee8:	cmp	r1, #0
   21eec:	beq	21fe8 <ftello64@plt+0x10700>
   21ef0:	cmp	ip, #1
   21ef4:	bne	21f04 <ftello64@plt+0x1061c>
   21ef8:	ldr	r1, [r2, #4]
   21efc:	ldrb	r5, [r1, r3]
   21f00:	b	21f0c <ftello64@plt+0x10624>
   21f04:	ldr	r1, [r2, #8]
   21f08:	ldr	r5, [r1, r3, lsl #2]
   21f0c:	ldr	r1, [r7, #20]
   21f10:	cmp	r1, #1
   21f14:	blt	21f38 <ftello64@plt+0x10650>
   21f18:	ldr	r2, [r7]
   21f1c:	mov	r3, #0
   21f20:	ldr	r4, [r2, r3, lsl #2]
   21f24:	cmp	r5, r4
   21f28:	beq	21fb4 <ftello64@plt+0x106cc>
   21f2c:	add	r3, r3, #1
   21f30:	cmp	r3, r1
   21f34:	blt	21f20 <ftello64@plt+0x10638>
   21f38:	ldr	r1, [r7, #36]	; 0x24
   21f3c:	cmp	r1, #1
   21f40:	blt	21f74 <ftello64@plt+0x1068c>
   21f44:	mov	r4, #0
   21f48:	ldr	r0, [r7, #12]
   21f4c:	ldr	r1, [r0, r4, lsl #2]
   21f50:	mov	r0, r5
   21f54:	bl	11540 <iswctype@plt>
   21f58:	cmp	r0, #0
   21f5c:	bne	21fb4 <ftello64@plt+0x106cc>
   21f60:	ldr	r0, [r7, #36]	; 0x24
   21f64:	add	r4, r4, #1
   21f68:	cmp	r4, r0
   21f6c:	blt	21f48 <ftello64@plt+0x10660>
   21f70:	ldr	r0, [r7, #32]
   21f74:	cmp	r0, #1
   21f78:	blt	21fac <ftello64@plt+0x106c4>
   21f7c:	ldr	r1, [r7, #4]
   21f80:	mov	r2, #0
   21f84:	ldr	r3, [r1, r2, lsl #2]
   21f88:	cmp	r3, r5
   21f8c:	bhi	21fa0 <ftello64@plt+0x106b8>
   21f90:	ldr	r3, [r7, #8]
   21f94:	ldr	r3, [r3, r2, lsl #2]
   21f98:	cmp	r5, r3
   21f9c:	bls	21fb4 <ftello64@plt+0x106cc>
   21fa0:	add	r2, r2, #1
   21fa4:	cmp	r2, r0
   21fa8:	blt	21f84 <ftello64@plt+0x1069c>
   21fac:	mov	r0, #0
   21fb0:	b	21fb8 <ftello64@plt+0x106d0>
   21fb4:	mov	r0, r6
   21fb8:	ldrb	r1, [r7, #16]
   21fbc:	tst	r1, #1
   21fc0:	bne	21fcc <ftello64@plt+0x106e4>
   21fc4:	mov	r8, r0
   21fc8:	b	21fe0 <ftello64@plt+0x106f8>
   21fcc:	cmp	r0, #0
   21fd0:	bgt	21fe0 <ftello64@plt+0x106f8>
   21fd4:	cmp	r6, #1
   21fd8:	movle	r6, #1
   21fdc:	mov	r8, r6
   21fe0:	mov	r0, r8
   21fe4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   21fe8:	mov	r5, #0
   21fec:	b	21f0c <ftello64@plt+0x10624>
   21ff0:	ldr	r0, [r2, #4]
   21ff4:	mov	r8, #0
   21ff8:	ldrb	r6, [r0, r3]
   21ffc:	cmp	r6, #194	; 0xc2
   22000:	bcc	21fe0 <ftello64@plt+0x106f8>
   22004:	ldr	r1, [r2, #48]	; 0x30
   22008:	add	r2, r3, #2
   2200c:	cmp	r2, r1
   22010:	bgt	21fe0 <ftello64@plt+0x106f8>
   22014:	add	r0, r3, r0
   22018:	cmp	r6, #223	; 0xdf
   2201c:	ldrb	r7, [r0, #1]
   22020:	bhi	22044 <ftello64@plt+0x1075c>
   22024:	cmp	r7, #192	; 0xc0
   22028:	mov	r0, #0
   2202c:	movwcc	r0, #1
   22030:	lsl	r8, r0, #1
   22034:	sxtb	r0, r7
   22038:	cmn	r0, #1
   2203c:	movwgt	r8, #0
   22040:	b	21fe0 <ftello64@plt+0x106f8>
   22044:	cmp	r6, #239	; 0xef
   22048:	bhi	22064 <ftello64@plt+0x1077c>
   2204c:	mov	r2, #3
   22050:	cmp	r6, #224	; 0xe0
   22054:	bne	220c0 <ftello64@plt+0x107d8>
   22058:	cmp	r7, #160	; 0xa0
   2205c:	bcc	21fe0 <ftello64@plt+0x106f8>
   22060:	b	220c0 <ftello64@plt+0x107d8>
   22064:	cmp	r6, #247	; 0xf7
   22068:	bhi	22084 <ftello64@plt+0x1079c>
   2206c:	mov	r2, #4
   22070:	cmp	r6, #240	; 0xf0
   22074:	bne	220c0 <ftello64@plt+0x107d8>
   22078:	cmp	r7, #144	; 0x90
   2207c:	bcc	21fe0 <ftello64@plt+0x106f8>
   22080:	b	220c0 <ftello64@plt+0x107d8>
   22084:	cmp	r6, #251	; 0xfb
   22088:	bhi	220a4 <ftello64@plt+0x107bc>
   2208c:	mov	r2, #5
   22090:	cmp	r6, #248	; 0xf8
   22094:	bne	220c0 <ftello64@plt+0x107d8>
   22098:	cmp	r7, #136	; 0x88
   2209c:	bcc	21fe0 <ftello64@plt+0x106f8>
   220a0:	b	220c0 <ftello64@plt+0x107d8>
   220a4:	cmp	r6, #253	; 0xfd
   220a8:	bhi	21fe0 <ftello64@plt+0x106f8>
   220ac:	mov	r2, #6
   220b0:	cmp	r6, #252	; 0xfc
   220b4:	bne	220c0 <ftello64@plt+0x107d8>
   220b8:	cmp	r7, #132	; 0x84
   220bc:	bcc	21fe0 <ftello64@plt+0x106f8>
   220c0:	add	r3, r2, r3
   220c4:	cmp	r3, r1
   220c8:	bgt	21fe0 <ftello64@plt+0x106f8>
   220cc:	mov	r1, #1
   220d0:	ldrb	r3, [r0, r1]
   220d4:	sxtb	r7, r3
   220d8:	cmn	r7, #1
   220dc:	bgt	21fe0 <ftello64@plt+0x106f8>
   220e0:	cmp	r3, #191	; 0xbf
   220e4:	bhi	21fe0 <ftello64@plt+0x106f8>
   220e8:	add	r1, r1, #1
   220ec:	cmp	r2, r1
   220f0:	bne	220d0 <ftello64@plt+0x107e8>
   220f4:	mov	r8, r2
   220f8:	b	21fe0 <ftello64@plt+0x106f8>
   220fc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   22100:	add	fp, sp, #24
   22104:	ldr	r5, [r1, #4]
   22108:	mvn	r3, #0
   2210c:	mov	r8, #0
   22110:	uxtab	r4, r3, r5
   22114:	cmp	r4, #6
   22118:	bhi	22228 <ftello64@plt+0x10940>
   2211c:	ldr	r3, [r0, #4]
   22120:	ldrb	r3, [r3, r2]
   22124:	add	r7, pc, #4
   22128:	sxtb	r6, r3
   2212c:	ldr	pc, [r7, r4, lsl #2]
   22130:	andeq	r2, r2, ip, asr #2
   22134:	andeq	r2, r2, r8, lsr #4
   22138:	andeq	r2, r2, r0, ror #2
   2213c:	andeq	r2, r2, r8, lsr #4
   22140:	andeq	r2, r2, r8, lsl #3
   22144:	andeq	r2, r2, r8, lsr #4
   22148:	andeq	r2, r2, r0, lsl #3
   2214c:	ldrb	r1, [r1]
   22150:	uxtb	r3, r6
   22154:	cmp	r1, r3
   22158:	beq	221bc <ftello64@plt+0x108d4>
   2215c:	b	22228 <ftello64@plt+0x10940>
   22160:	ldr	r1, [r1]
   22164:	ubfx	r7, r3, #5, #3
   22168:	and	r3, r3, #31
   2216c:	ldr	r1, [r1, r7, lsl #2]
   22170:	mov	r7, #1
   22174:	tst	r1, r7, lsl r3
   22178:	bne	221bc <ftello64@plt+0x108d4>
   2217c:	b	22228 <ftello64@plt+0x10940>
   22180:	cmp	r6, #0
   22184:	bmi	22228 <ftello64@plt+0x10940>
   22188:	cmp	r3, #0
   2218c:	beq	221ac <ftello64@plt+0x108c4>
   22190:	cmp	r3, #10
   22194:	bne	221bc <ftello64@plt+0x108d4>
   22198:	ldr	r1, [r0, #84]	; 0x54
   2219c:	ldrb	r1, [r1, #128]	; 0x80
   221a0:	tst	r1, #64	; 0x40
   221a4:	bne	221bc <ftello64@plt+0x108d4>
   221a8:	b	22228 <ftello64@plt+0x10940>
   221ac:	ldr	r1, [r0, #84]	; 0x54
   221b0:	ldrb	r1, [r1, #128]	; 0x80
   221b4:	tst	r1, #128	; 0x80
   221b8:	bne	22228 <ftello64@plt+0x10940>
   221bc:	movw	r1, #65280	; 0xff00
   221c0:	movt	r1, #3
   221c4:	tst	r5, r1
   221c8:	beq	22224 <ftello64@plt+0x1093c>
   221cc:	ldr	r3, [r0, #88]	; 0x58
   221d0:	mov	r1, r2
   221d4:	mov	r2, r3
   221d8:	bl	201e4 <ftello64@plt+0xe8fc>
   221dc:	and	r1, r0, #1
   221e0:	tst	r5, #1024	; 0x400
   221e4:	beq	221f0 <ftello64@plt+0x10908>
   221e8:	cmp	r1, #0
   221ec:	beq	22228 <ftello64@plt+0x10940>
   221f0:	tst	r5, #2048	; 0x800
   221f4:	cmpne	r1, #0
   221f8:	bne	22228 <ftello64@plt+0x10940>
   221fc:	tst	r5, #8192	; 0x2000
   22200:	beq	2220c <ftello64@plt+0x10924>
   22204:	ands	r1, r0, #2
   22208:	beq	22228 <ftello64@plt+0x10940>
   2220c:	uxth	r1, r5
   22210:	mov	r2, #1
   22214:	and	r0, r0, #8
   22218:	eor	r1, r2, r1, lsr #15
   2221c:	orr	r0, r1, r0, lsr #3
   22220:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   22224:	mov	r8, #1
   22228:	mov	r0, r8
   2222c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   22230:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22234:	add	fp, sp, #28
   22238:	sub	sp, sp, #4
   2223c:	vpush	{d8-d11}
   22240:	sub	sp, sp, #88	; 0x58
   22244:	sub	sp, sp, #14336	; 0x3800
   22248:	sub	lr, fp, #1024	; 0x400
   2224c:	vmov.i32	q4, #0	; 0x00000000
   22250:	mov	sl, r1
   22254:	mov	r1, #0
   22258:	mov	ip, r0
   2225c:	sub	r9, lr, #72	; 0x48
   22260:	str	r1, [sl, #44]	; 0x2c
   22264:	str	r1, [sl, #48]	; 0x30
   22268:	mov	r0, r9
   2226c:	vst1.64	{d8-d9}, [r0]!
   22270:	vst1.64	{d8-d9}, [r0]
   22274:	ldr	r0, [sl, #8]
   22278:	cmp	r0, #0
   2227c:	ble	22c28 <ftello64@plt+0x11340>
   22280:	sub	lr, fp, #2048	; 0x800
   22284:	add	r0, ip, #96	; 0x60
   22288:	mov	r6, #0
   2228c:	str	ip, [sp, #28]
   22290:	str	sl, [sp, #16]
   22294:	sub	r4, lr, #72	; 0x48
   22298:	sub	lr, fp, #3072	; 0xc00
   2229c:	str	r0, [sp, #4]
   222a0:	sub	r8, lr, #72	; 0x48
   222a4:	sub	lr, fp, #6144	; 0x1800
   222a8:	sub	r5, lr, #120	; 0x78
   222ac:	ldr	r0, [sl, #12]
   222b0:	str	r1, [sp, #24]
   222b4:	ldr	lr, [r0, r1, lsl #2]
   222b8:	ldr	r1, [ip]
   222bc:	add	r0, r1, lr, lsl #3
   222c0:	str	lr, [sp, #12]
   222c4:	ldr	r7, [r0, #4]
   222c8:	uxtb	r0, r7
   222cc:	cmp	r0, #1
   222d0:	str	r0, [sp, #20]
   222d4:	bne	223b0 <ftello64@plt+0x10ac8>
   222d8:	ldrb	r0, [r1, lr, lsl #3]
   222dc:	str	r1, [sp, #8]
   222e0:	mov	r3, #1
   222e4:	ubfx	r1, r0, #5, #3
   222e8:	and	r0, r0, #31
   222ec:	ldr	r2, [r9, r1, lsl #2]
   222f0:	orr	r0, r2, r3, lsl r0
   222f4:	str	r0, [r9, r1, lsl #2]
   222f8:	movw	r0, #65280	; 0xff00
   222fc:	ldr	r3, [sp, #20]
   22300:	movt	r0, #3
   22304:	ands	r0, r7, r0
   22308:	beq	225f0 <ftello64@plt+0x10d08>
   2230c:	tst	r7, #8192	; 0x2000
   22310:	beq	22334 <ftello64@plt+0x10a4c>
   22314:	ldr	r0, [fp, #-1096]	; 0xfffffbb8
   22318:	mov	r1, r9
   2231c:	vst1.64	{d8-d9}, [r1]!
   22320:	vst1.64	{d8-d9}, [r1]
   22324:	tst	r0, #1024	; 0x400
   22328:	beq	22820 <ftello64@plt+0x10f38>
   2232c:	mov	r0, #1024	; 0x400
   22330:	str	r0, [fp, #-1096]	; 0xfffffbb8
   22334:	tst	r7, #32768	; 0x8000
   22338:	bne	22544 <ftello64@plt+0x10c5c>
   2233c:	tst	r7, #1024	; 0x400
   22340:	beq	2252c <ftello64@plt+0x10c44>
   22344:	movw	r0, #255	; 0xff
   22348:	movt	r0, #64	; 0x40
   2234c:	and	r0, r7, r0
   22350:	cmp	r0, #1
   22354:	beq	22544 <ftello64@plt+0x10c5c>
   22358:	ldr	r0, [ip, #92]	; 0x5c
   2235c:	vmov.i32	q8, #0	; 0x00000000
   22360:	mov	lr, r5
   22364:	cmp	r0, #1
   22368:	ble	224d4 <ftello64@plt+0x10bec>
   2236c:	ldr	r0, [ip, #60]	; 0x3c
   22370:	ldr	r5, [sp, #4]
   22374:	mov	r1, #0
   22378:	add	r2, r5, r1
   2237c:	add	r3, r0, r1
   22380:	vld1.32	{d20-d21}, [r2]
   22384:	vld1.32	{d18-d19}, [r3]
   22388:	add	r2, r9, r1
   2238c:	add	r1, r1, #16
   22390:	vld1.32	{d22-d23}, [r2]
   22394:	cmp	r1, #32
   22398:	vorn	q9, q10, q9
   2239c:	vand	q9, q11, q9
   223a0:	vorr	q8, q9, q8
   223a4:	vst1.32	{d18-d19}, [r2]
   223a8:	bne	22378 <ftello64@plt+0x10a90>
   223ac:	b	22504 <ftello64@plt+0x10c1c>
   223b0:	cmp	r0, #7
   223b4:	beq	223fc <ftello64@plt+0x10b14>
   223b8:	cmp	r0, #5
   223bc:	beq	2244c <ftello64@plt+0x10b64>
   223c0:	cmp	r0, #3
   223c4:	bne	22820 <ftello64@plt+0x10f38>
   223c8:	ldr	r0, [r1, lr, lsl #3]
   223cc:	str	r1, [sp, #8]
   223d0:	mov	r1, #0
   223d4:	add	r2, r9, r1
   223d8:	add	r3, r0, r1
   223dc:	add	r1, r1, #16
   223e0:	vld1.32	{d16-d17}, [r3]
   223e4:	vld1.32	{d18-d19}, [r2]
   223e8:	cmp	r1, #32
   223ec:	vorr	q8, q9, q8
   223f0:	vst1.32	{d16-d17}, [r2]
   223f4:	bne	223d4 <ftello64@plt+0x10aec>
   223f8:	b	222f8 <ftello64@plt+0x10a10>
   223fc:	mvn	r0, #0
   22400:	str	r1, [sp, #8]
   22404:	str	r0, [fp, #-1084]	; 0xfffffbc4
   22408:	str	r0, [fp, #-1088]	; 0xfffffbc0
   2240c:	str	r0, [fp, #-1092]	; 0xfffffbbc
   22410:	str	r0, [fp, #-1096]	; 0xfffffbb8
   22414:	ldr	r1, [ip, #128]	; 0x80
   22418:	and	r0, r1, #128	; 0x80
   2241c:	ands	r1, r1, #64	; 0x40
   22420:	beq	2242c <ftello64@plt+0x10b44>
   22424:	cmp	r0, #0
   22428:	beq	222f8 <ftello64@plt+0x10a10>
   2242c:	cmp	r1, #0
   22430:	mvn	r1, #1
   22434:	movweq	r1, #64510	; 0xfbfe
   22438:	movteq	r1, #65535	; 0xffff
   2243c:	cmp	r0, #0
   22440:	mvneq	r1, #1024	; 0x400
   22444:	str	r1, [fp, #-1096]	; 0xfffffbb8
   22448:	b	222f8 <ftello64@plt+0x10a10>
   2244c:	ldr	r0, [ip, #92]	; 0x5c
   22450:	str	r1, [sp, #8]
   22454:	cmp	r0, #2
   22458:	blt	2248c <ftello64@plt+0x10ba4>
   2245c:	ldr	r0, [ip, #60]	; 0x3c
   22460:	mov	r1, #0
   22464:	add	r2, r9, r1
   22468:	add	r3, r0, r1
   2246c:	add	r1, r1, #16
   22470:	vld1.32	{d16-d17}, [r3]
   22474:	vld1.32	{d18-d19}, [r2]
   22478:	cmp	r1, #32
   2247c:	vorr	q8, q9, q8
   22480:	vst1.32	{d16-d17}, [r2]
   22484:	bne	22464 <ftello64@plt+0x10b7c>
   22488:	b	224a4 <ftello64@plt+0x10bbc>
   2248c:	mov	r0, r9
   22490:	mov	r1, #255	; 0xff
   22494:	mov	r2, #32
   22498:	bl	117a4 <memset@plt>
   2249c:	ldr	lr, [sp, #12]
   224a0:	ldr	ip, [sp, #28]
   224a4:	ldr	r0, [ip, #128]	; 0x80
   224a8:	tst	r0, #64	; 0x40
   224ac:	bne	224bc <ftello64@plt+0x10bd4>
   224b0:	ldr	r1, [fp, #-1096]	; 0xfffffbb8
   224b4:	bic	r1, r1, #1024	; 0x400
   224b8:	str	r1, [fp, #-1096]	; 0xfffffbb8
   224bc:	tst	r0, #128	; 0x80
   224c0:	beq	222f8 <ftello64@plt+0x10a10>
   224c4:	ldr	r0, [fp, #-1096]	; 0xfffffbb8
   224c8:	bic	r0, r0, #1
   224cc:	str	r0, [fp, #-1096]	; 0xfffffbb8
   224d0:	b	222f8 <ftello64@plt+0x10a10>
   224d4:	ldr	r3, [sp, #4]
   224d8:	mov	r0, #0
   224dc:	add	r1, r9, r0
   224e0:	add	r2, r3, r0
   224e4:	add	r0, r0, #16
   224e8:	vld1.32	{d18-d19}, [r2]
   224ec:	vld1.32	{d20-d21}, [r1]
   224f0:	cmp	r0, #32
   224f4:	vand	q9, q10, q9
   224f8:	vorr	q8, q9, q8
   224fc:	vst1.32	{d18-d19}, [r1]
   22500:	bne	224dc <ftello64@plt+0x10bf4>
   22504:	vext.8	q9, q8, q8, #8
   22508:	mov	r5, lr
   2250c:	ldr	lr, [sp, #12]
   22510:	ldr	r3, [sp, #20]
   22514:	vorr	q8, q8, q9
   22518:	vdup.32	q9, d16[1]
   2251c:	vorr	q8, q8, q9
   22520:	vmov.32	r0, d16[0]
   22524:	cmp	r0, #0
   22528:	beq	22820 <ftello64@plt+0x10f38>
   2252c:	tst	r7, #2048	; 0x800
   22530:	beq	225f0 <ftello64@plt+0x10d08>
   22534:	tst	r7, #4194304	; 0x400000
   22538:	beq	22550 <ftello64@plt+0x10c68>
   2253c:	cmp	r3, #1
   22540:	bne	22550 <ftello64@plt+0x10c68>
   22544:	mov	r0, r9
   22548:	vst1.64	{d8-d9}, [r0]!
   2254c:	b	2281c <ftello64@plt+0x10f34>
   22550:	ldr	r0, [ip, #92]	; 0x5c
   22554:	ldr	r7, [sp, #4]
   22558:	vmov.i32	q8, #0	; 0x00000000
   2255c:	cmp	r0, #1
   22560:	ble	225a4 <ftello64@plt+0x10cbc>
   22564:	ldr	r0, [ip, #60]	; 0x3c
   22568:	mov	r1, #0
   2256c:	add	r2, r0, r1
   22570:	add	r3, r7, r1
   22574:	vld1.32	{d20-d21}, [r2]
   22578:	vld1.32	{d18-d19}, [r3]
   2257c:	add	r2, r9, r1
   22580:	add	r1, r1, #16
   22584:	vld1.32	{d22-d23}, [r2]
   22588:	cmp	r1, #32
   2258c:	vand	q9, q10, q9
   22590:	vbic	q9, q11, q9
   22594:	vorr	q8, q9, q8
   22598:	vst1.32	{d18-d19}, [r2]
   2259c:	bne	2256c <ftello64@plt+0x10c84>
   225a0:	b	225d0 <ftello64@plt+0x10ce8>
   225a4:	mov	r0, #0
   225a8:	add	r1, r9, r0
   225ac:	add	r2, r7, r0
   225b0:	add	r0, r0, #16
   225b4:	vld1.32	{d18-d19}, [r2]
   225b8:	vld1.32	{d20-d21}, [r1]
   225bc:	cmp	r0, #32
   225c0:	vbic	q9, q10, q9
   225c4:	vorr	q8, q9, q8
   225c8:	vst1.32	{d18-d19}, [r1]
   225cc:	bne	225a8 <ftello64@plt+0x10cc0>
   225d0:	vext.8	q9, q8, q8, #8
   225d4:	ldr	r3, [sp, #20]
   225d8:	vorr	q8, q8, q9
   225dc:	vdup.32	q9, d16[1]
   225e0:	vorr	q8, q8, q9
   225e4:	vmov.32	r0, d16[0]
   225e8:	cmp	r0, #0
   225ec:	beq	22820 <ftello64@plt+0x10f38>
   225f0:	mov	r7, #0
   225f4:	cmp	r6, #1
   225f8:	blt	2279c <ftello64@plt+0x10eb4>
   225fc:	add	sl, sp, #32
   22600:	cmp	r3, #1
   22604:	bne	22630 <ftello64@plt+0x10d48>
   22608:	ldr	r1, [sp, #8]
   2260c:	add	r0, sp, #32
   22610:	add	r0, r0, r7, lsl #5
   22614:	ldrb	r1, [r1, lr, lsl #3]
   22618:	ubfx	r2, r1, #5, #3
   2261c:	and	r1, r1, #31
   22620:	ldr	r0, [r0, r2, lsl #2]
   22624:	mov	r2, #1
   22628:	tst	r0, r2, lsl r1
   2262c:	beq	22784 <ftello64@plt+0x10e9c>
   22630:	vmov.i32	q8, #0	; 0x00000000
   22634:	mov	r0, #0
   22638:	add	r1, sl, r0
   2263c:	add	r2, r9, r0
   22640:	vld1.32	{d20-d21}, [r1]
   22644:	vld1.32	{d18-d19}, [r2]
   22648:	add	r1, r4, r0
   2264c:	add	r0, r0, #16
   22650:	cmp	r0, #32
   22654:	vand	q9, q10, q9
   22658:	vorr	q8, q9, q8
   2265c:	vst1.32	{d18-d19}, [r1]
   22660:	bne	22638 <ftello64@plt+0x10d50>
   22664:	vext.8	q9, q8, q8, #8
   22668:	vorr	q8, q8, q9
   2266c:	vdup.32	q9, d16[1]
   22670:	vorr	q8, q8, q9
   22674:	vmov.32	r0, d16[0]
   22678:	cmp	r0, #0
   2267c:	beq	22784 <ftello64@plt+0x10e9c>
   22680:	vmov.i32	q5, #0	; 0x00000000
   22684:	vmov.i32	q8, #0	; 0x00000000
   22688:	mov	r0, #0
   2268c:	add	r1, r9, r0
   22690:	add	r2, sl, r0
   22694:	vld1.32	{d18-d19}, [r2]
   22698:	vld1.32	{d20-d21}, [r1]
   2269c:	add	r2, r8, r0
   226a0:	add	r0, r0, #16
   226a4:	cmp	r0, #32
   226a8:	vbic	q11, q10, q9
   226ac:	vbic	q9, q9, q10
   226b0:	vorr	q5, q11, q5
   226b4:	vorr	q8, q9, q8
   226b8:	vst1.32	{d18-d19}, [r2]
   226bc:	vst1.32	{d22-d23}, [r1]
   226c0:	bne	2268c <ftello64@plt+0x10da4>
   226c4:	vext.8	q9, q8, q8, #8
   226c8:	vorr	q8, q8, q9
   226cc:	vdup.32	q9, d16[1]
   226d0:	vorr	q8, q8, q9
   226d4:	vmov.32	r0, d16[0]
   226d8:	cmp	r0, #0
   226dc:	beq	22738 <ftello64@plt+0x10e50>
   226e0:	mov	r0, r8
   226e4:	add	r2, sp, #32
   226e8:	mov	r1, r4
   226ec:	vld1.32	{d16-d17}, [r0]!
   226f0:	mov	r3, r2
   226f4:	add	r2, r2, r6, lsl #5
   226f8:	vld1.32	{d18-d19}, [r1]!
   226fc:	vld1.64	{d20-d21}, [r0]
   22700:	add	r0, r3, r7, lsl #5
   22704:	vst1.32	{d16-d17}, [r2]!
   22708:	vld1.64	{d16-d17}, [r1]
   2270c:	add	r1, r7, r7, lsl #1
   22710:	vst1.32	{d20-d21}, [r2]
   22714:	vst1.32	{d18-d19}, [r0]!
   22718:	add	r1, r5, r1, lsl #2
   2271c:	vst1.32	{d16-d17}, [r0]
   22720:	add	r0, r6, r6, lsl #1
   22724:	add	r0, r5, r0, lsl #2
   22728:	bl	1f488 <ftello64@plt+0xdba0>
   2272c:	cmp	r0, #0
   22730:	bne	22be4 <ftello64@plt+0x112fc>
   22734:	add	r6, r6, #1
   22738:	ldr	r0, [sp, #16]
   2273c:	ldr	r1, [sp, #24]
   22740:	ldr	r0, [r0, #12]
   22744:	ldr	r1, [r0, r1, lsl #2]
   22748:	add	r0, r7, r7, lsl #1
   2274c:	add	r0, r5, r0, lsl #2
   22750:	bl	1f2ec <ftello64@plt+0xda04>
   22754:	cmp	r0, #0
   22758:	beq	22be4 <ftello64@plt+0x112fc>
   2275c:	vext.8	q8, q5, q8, #8
   22760:	vorr	q8, q5, q8
   22764:	vdup.32	q9, d16[1]
   22768:	vorr	q8, q8, q9
   2276c:	vmov.32	r0, d16[0]
   22770:	cmp	r0, #0
   22774:	beq	22798 <ftello64@plt+0x10eb0>
   22778:	ldr	ip, [sp, #28]
   2277c:	ldr	lr, [sp, #12]
   22780:	ldr	r3, [sp, #20]
   22784:	add	r7, r7, #1
   22788:	add	sl, sl, #32
   2278c:	cmp	r7, r6
   22790:	blt	22600 <ftello64@plt+0x10d18>
   22794:	b	2279c <ftello64@plt+0x10eb4>
   22798:	ldr	ip, [sp, #28]
   2279c:	ldr	sl, [sp, #16]
   227a0:	cmp	r7, r6
   227a4:	bne	22820 <ftello64@plt+0x10f38>
   227a8:	mov	r0, r9
   227ac:	ldr	r1, [sp, #24]
   227b0:	vld1.32	{d16-d17}, [r0]!
   227b4:	vld1.64	{d18-d19}, [r0]
   227b8:	add	r0, sp, #32
   227bc:	add	r0, r0, r7, lsl #5
   227c0:	vst1.32	{d16-d17}, [r0]!
   227c4:	vst1.32	{d18-d19}, [r0]
   227c8:	ldr	r0, [sl, #12]
   227cc:	ldr	sl, [r0, r1, lsl #2]
   227d0:	add	r0, r7, r7, lsl #1
   227d4:	mov	r1, #1
   227d8:	str	r1, [r5, r0, lsl #2]
   227dc:	add	r5, r5, r0, lsl #2
   227e0:	mov	r0, #4
   227e4:	mov	r6, r5
   227e8:	str	r1, [r6, #4]!
   227ec:	bl	25314 <ftello64@plt+0x13a2c>
   227f0:	cmp	r0, #0
   227f4:	str	r0, [r5, #8]
   227f8:	beq	22c0c <ftello64@plt+0x11324>
   227fc:	str	sl, [r0]
   22800:	ldr	ip, [sp, #28]
   22804:	ldr	sl, [sp, #16]
   22808:	mov	r0, r9
   2280c:	sub	lr, fp, #6144	; 0x1800
   22810:	add	r6, r7, #1
   22814:	vst1.64	{d8-d9}, [r0]!
   22818:	sub	r5, lr, #120	; 0x78
   2281c:	vst1.64	{d8-d9}, [r0]
   22820:	ldr	r1, [sp, #24]
   22824:	ldr	r0, [sl, #8]
   22828:	add	r1, r1, #1
   2282c:	cmp	r1, r0
   22830:	blt	222ac <ftello64@plt+0x109c4>
   22834:	mov	r0, #0
   22838:	cmp	r6, #0
   2283c:	ble	22c24 <ftello64@plt+0x1133c>
   22840:	str	r0, [fp, #-3152]	; 0xfffff3b0
   22844:	add	r0, r6, #1
   22848:	str	r6, [sp, #20]
   2284c:	str	r0, [fp, #-3156]	; 0xfffff3ac
   22850:	lsl	r0, r0, #2
   22854:	bl	25314 <ftello64@plt+0x13a2c>
   22858:	cmp	r0, #0
   2285c:	str	r0, [fp, #-3148]	; 0xfffff3b4
   22860:	mov	r0, #0
   22864:	movweq	r0, #12
   22868:	str	r0, [fp, #-72]	; 0xffffffb8
   2286c:	beq	22c50 <ftello64@plt+0x11368>
   22870:	vmov.i32	q8, #0	; 0x00000000
   22874:	sub	lr, fp, #3072	; 0xc00
   22878:	ldr	r1, [sp, #28]
   2287c:	add	r7, sp, #32
   22880:	mov	r4, #0
   22884:	mov	r2, #0
   22888:	sub	r0, lr, #120	; 0x78
   2288c:	vst1.64	{d16-d17}, [r0]!
   22890:	vst1.64	{d16-d17}, [r0]
   22894:	mov	r0, #0
   22898:	str	r0, [sp, #12]
   2289c:	mov	r0, #0
   228a0:	str	r2, [sp, #24]
   228a4:	str	r0, [fp, #-3152]	; 0xfffff3b0
   228a8:	add	r0, r2, r2, lsl #1
   228ac:	add	r0, r5, r0, lsl #2
   228b0:	ldr	r6, [r0, #4]
   228b4:	cmp	r6, #1
   228b8:	blt	2291c <ftello64@plt+0x11034>
   228bc:	ldr	sl, [r0, #8]
   228c0:	mov	r5, #0
   228c4:	ldr	r0, [sl, r5, lsl #2]
   228c8:	ldr	r2, [r1, #12]
   228cc:	ldr	r0, [r2, r0, lsl #2]
   228d0:	cmn	r0, #1
   228d4:	beq	22900 <ftello64@plt+0x11018>
   228d8:	ldr	r1, [r1, #24]
   228dc:	add	r0, r0, r0, lsl #1
   228e0:	sub	lr, fp, #3072	; 0xc00
   228e4:	add	r1, r1, r0, lsl #2
   228e8:	sub	r0, lr, #84	; 0x54
   228ec:	bl	1f0e0 <ftello64@plt+0xd7f8>
   228f0:	ldr	r1, [sp, #28]
   228f4:	mov	r4, #0
   228f8:	cmp	r0, #0
   228fc:	bne	22ba4 <ftello64@plt+0x112bc>
   22900:	add	r5, r5, #1
   22904:	cmp	r5, r6
   22908:	blt	228c4 <ftello64@plt+0x10fdc>
   2290c:	ldr	sl, [sp, #16]
   22910:	sub	lr, fp, #6144	; 0x1800
   22914:	str	r4, [fp, #-72]	; 0xffffffb8
   22918:	sub	r5, lr, #120	; 0x78
   2291c:	sub	lr, fp, #3072	; 0xc00
   22920:	sub	r0, fp, #72	; 0x48
   22924:	mov	r3, #0
   22928:	sub	r2, lr, #84	; 0x54
   2292c:	bl	1f56c <ftello64@plt+0xdc84>
   22930:	ldr	r1, [sp, #24]
   22934:	ldr	r4, [fp, #-72]	; 0xffffffb8
   22938:	mov	r6, r0
   2293c:	cmp	r0, #0
   22940:	str	r0, [r9, r1, lsl #2]
   22944:	bne	22950 <ftello64@plt+0x11068>
   22948:	cmp	r4, #0
   2294c:	bne	22bb0 <ftello64@plt+0x112c8>
   22950:	ldrsb	r0, [r6, #52]	; 0x34
   22954:	cmn	r0, #1
   22958:	ble	22970 <ftello64@plt+0x11088>
   2295c:	sub	lr, fp, #2048	; 0x800
   22960:	str	r6, [r8, r1, lsl #2]
   22964:	sub	r0, lr, #72	; 0x48
   22968:	str	r6, [r0, r1, lsl #2]
   2296c:	b	22a0c <ftello64@plt+0x11124>
   22970:	ldr	r1, [sp, #28]
   22974:	sub	lr, fp, #3072	; 0xc00
   22978:	sub	r0, fp, #72	; 0x48
   2297c:	mov	r3, #1
   22980:	sub	r2, lr, #84	; 0x54
   22984:	bl	1f56c <ftello64@plt+0xdc84>
   22988:	ldr	r2, [sp, #24]
   2298c:	sub	lr, fp, #2048	; 0x800
   22990:	cmp	r0, #0
   22994:	sub	r1, lr, #72	; 0x48
   22998:	str	r0, [r1, r2, lsl #2]
   2299c:	bne	229ac <ftello64@plt+0x110c4>
   229a0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   229a4:	cmp	r1, #0
   229a8:	bne	22bb0 <ftello64@plt+0x112c8>
   229ac:	cmp	r6, r0
   229b0:	beq	229d8 <ftello64@plt+0x110f0>
   229b4:	ldr	r1, [sp, #28]
   229b8:	ldr	r2, [sp, #12]
   229bc:	ldr	r0, [r1, #92]	; 0x5c
   229c0:	cmp	r0, #1
   229c4:	mov	r0, #0
   229c8:	movwgt	r0, #1
   229cc:	orr	r2, r2, r0
   229d0:	str	r2, [sp, #12]
   229d4:	b	229dc <ftello64@plt+0x110f4>
   229d8:	ldr	r1, [sp, #28]
   229dc:	sub	lr, fp, #3072	; 0xc00
   229e0:	sub	r0, fp, #72	; 0x48
   229e4:	mov	r3, #2
   229e8:	sub	r2, lr, #84	; 0x54
   229ec:	bl	1f56c <ftello64@plt+0xdc84>
   229f0:	ldr	r1, [sp, #24]
   229f4:	ldr	r4, [fp, #-72]	; 0xffffffb8
   229f8:	cmp	r0, #0
   229fc:	str	r0, [r8, r1, lsl #2]
   22a00:	bne	22a0c <ftello64@plt+0x11124>
   22a04:	cmp	r4, #0
   22a08:	bne	22bb0 <ftello64@plt+0x112c8>
   22a0c:	sub	lr, fp, #3072	; 0xc00
   22a10:	mov	r0, #0
   22a14:	sub	r1, lr, #120	; 0x78
   22a18:	add	r2, r1, r0
   22a1c:	add	r3, r7, r0
   22a20:	add	r0, r0, #16
   22a24:	vld1.32	{d16-d17}, [r3]
   22a28:	vld1.32	{d18-d19}, [r2]
   22a2c:	cmp	r0, #32
   22a30:	vorr	q8, q9, q8
   22a34:	vst1.32	{d16-d17}, [r2]
   22a38:	bne	22a18 <ftello64@plt+0x11130>
   22a3c:	ldr	r2, [sp, #24]
   22a40:	ldr	r0, [sp, #20]
   22a44:	ldr	r1, [sp, #28]
   22a48:	add	r7, r7, #32
   22a4c:	add	r2, r2, #1
   22a50:	cmp	r2, r0
   22a54:	bne	2289c <ftello64@plt+0x10fb4>
   22a58:	ldr	r0, [sp, #12]
   22a5c:	tst	r0, #1
   22a60:	bne	22c60 <ftello64@plt+0x11378>
   22a64:	mov	r0, #4
   22a68:	mov	r1, #256	; 0x100
   22a6c:	bl	252c0 <ftello64@plt+0x139d8>
   22a70:	cmp	r0, #0
   22a74:	str	r0, [sl, #44]	; 0x2c
   22a78:	beq	22bb0 <ftello64@plt+0x112c8>
   22a7c:	ldr	r4, [sp, #28]
   22a80:	mov	sl, r0
   22a84:	mov	r1, #0
   22a88:	add	ip, sp, #32
   22a8c:	mov	r3, #0
   22a90:	sub	lr, fp, #3072	; 0xc00
   22a94:	sub	r0, lr, #120	; 0x78
   22a98:	ldr	r7, [r0, r3, lsl #2]
   22a9c:	cmp	r7, #0
   22aa0:	beq	22b1c <ftello64@plt+0x11234>
   22aa4:	add	r6, r4, r3, lsl #2
   22aa8:	lsl	r5, r3, #5
   22aac:	add	r0, r6, #96	; 0x60
   22ab0:	mov	r6, #1
   22ab4:	tst	r7, #1
   22ab8:	bne	22ad8 <ftello64@plt+0x111f0>
   22abc:	lsr	r2, r7, #1
   22ac0:	cmp	r1, r7, lsr #1
   22ac4:	add	r5, r5, #1
   22ac8:	lsl	r6, r6, #1
   22acc:	mov	r7, r2
   22ad0:	bne	22ab4 <ftello64@plt+0x111cc>
   22ad4:	b	22b1c <ftello64@plt+0x11234>
   22ad8:	mov	r4, sl
   22adc:	mov	lr, #0
   22ae0:	ldr	sl, [ip, lr, lsl #3]
   22ae4:	add	lr, lr, #4
   22ae8:	tst	sl, r6
   22aec:	beq	22ae0 <ftello64@plt+0x111f8>
   22af0:	ldr	r2, [r0]
   22af4:	mov	sl, r4
   22af8:	tst	r2, r6
   22afc:	sub	r2, fp, #2048	; 0x800
   22b00:	sub	r2, r2, #72	; 0x48
   22b04:	moveq	r2, r9
   22b08:	add	r2, r2, lr
   22b0c:	ldr	r2, [r2, #-4]
   22b10:	str	r2, [r4, r5, lsl #2]
   22b14:	ldr	r4, [sp, #28]
   22b18:	b	22abc <ftello64@plt+0x111d4>
   22b1c:	add	r3, r3, #1
   22b20:	add	ip, ip, #4
   22b24:	cmp	r3, #8
   22b28:	bne	22a90 <ftello64@plt+0x111a8>
   22b2c:	ldrb	r0, [fp, #-3191]	; 0xfffff389
   22b30:	ldr	r5, [sp, #20]
   22b34:	sub	lr, fp, #6144	; 0x1800
   22b38:	sub	r4, lr, #120	; 0x78
   22b3c:	tst	r0, #4
   22b40:	beq	22b80 <ftello64@plt+0x11298>
   22b44:	add	r1, sp, #32
   22b48:	mov	r2, r5
   22b4c:	ldrb	r0, [r1, #1]
   22b50:	tst	r0, #4
   22b54:	bne	22b6c <ftello64@plt+0x11284>
   22b58:	add	r1, r1, #32
   22b5c:	subs	r2, r2, #1
   22b60:	add	r8, r8, #4
   22b64:	bne	22b4c <ftello64@plt+0x11264>
   22b68:	b	22b80 <ftello64@plt+0x11298>
   22b6c:	ldr	r0, [sp, #12]
   22b70:	ldr	r1, [r8]
   22b74:	tst	r0, #1
   22b78:	str	r1, [sl, #40]	; 0x28
   22b7c:	strne	r1, [sl, #1064]	; 0x428
   22b80:	ldr	r0, [fp, #-3148]	; 0xfffff3b4
   22b84:	bl	15074 <ftello64@plt+0x378c>
   22b88:	add	r4, r4, #8
   22b8c:	ldr	r0, [r4], #12
   22b90:	bl	15074 <ftello64@plt+0x378c>
   22b94:	subs	r5, r5, #1
   22b98:	bne	22b8c <ftello64@plt+0x112a4>
   22b9c:	mov	r0, #1
   22ba0:	b	22c40 <ftello64@plt+0x11358>
   22ba4:	sub	lr, fp, #6144	; 0x1800
   22ba8:	str	r0, [fp, #-72]	; 0xffffffb8
   22bac:	sub	r5, lr, #120	; 0x78
   22bb0:	ldr	r0, [fp, #-3148]	; 0xfffff3b4
   22bb4:	bl	15074 <ftello64@plt+0x378c>
   22bb8:	ldr	r1, [sp, #20]
   22bbc:	cmp	r1, #1
   22bc0:	blt	22c04 <ftello64@plt+0x1131c>
   22bc4:	add	r4, r5, #8
   22bc8:	ldr	r0, [r4], #12
   22bcc:	mov	r5, r1
   22bd0:	bl	15074 <ftello64@plt+0x378c>
   22bd4:	mov	r1, r5
   22bd8:	subs	r1, r5, #1
   22bdc:	bne	22bc8 <ftello64@plt+0x112e0>
   22be0:	b	22c04 <ftello64@plt+0x1131c>
   22be4:	mov	r7, r6
   22be8:	cmp	r7, #1
   22bec:	blt	22c04 <ftello64@plt+0x1131c>
   22bf0:	add	r4, r5, #8
   22bf4:	ldr	r0, [r4], #12
   22bf8:	bl	15074 <ftello64@plt+0x378c>
   22bfc:	subs	r7, r7, #1
   22c00:	bne	22bf4 <ftello64@plt+0x1130c>
   22c04:	mov	r0, #0
   22c08:	b	22c40 <ftello64@plt+0x11358>
   22c0c:	mov	r0, #0
   22c10:	sub	lr, fp, #6144	; 0x1800
   22c14:	str	r0, [r6]
   22c18:	str	r0, [r5]
   22c1c:	sub	r5, lr, #120	; 0x78
   22c20:	b	22be8 <ftello64@plt+0x11300>
   22c24:	bne	22c40 <ftello64@plt+0x11358>
   22c28:	mov	r0, #4
   22c2c:	mov	r1, #256	; 0x100
   22c30:	bl	252c0 <ftello64@plt+0x139d8>
   22c34:	cmp	r0, #0
   22c38:	str	r0, [sl, #44]	; 0x2c
   22c3c:	movwne	r0, #1
   22c40:	sub	sp, fp, #64	; 0x40
   22c44:	vpop	{d8-d11}
   22c48:	add	sp, sp, #4
   22c4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22c50:	ldr	r0, [fp, #-3148]	; 0xfffff3b4
   22c54:	bl	15074 <ftello64@plt+0x378c>
   22c58:	ldr	r1, [sp, #20]
   22c5c:	b	22bc4 <ftello64@plt+0x112dc>
   22c60:	mov	r0, #4
   22c64:	mov	r1, #512	; 0x200
   22c68:	bl	252c0 <ftello64@plt+0x139d8>
   22c6c:	cmp	r0, #0
   22c70:	str	r0, [sl, #48]	; 0x30
   22c74:	beq	22bb0 <ftello64@plt+0x112c8>
   22c78:	sub	lr, fp, #2048	; 0x800
   22c7c:	mov	sl, r0
   22c80:	sub	ip, r9, #4
   22c84:	mov	r3, #0
   22c88:	add	r7, sp, #32
   22c8c:	mov	r6, #0
   22c90:	sub	r0, lr, #72	; 0x48
   22c94:	sub	lr, r0, #4
   22c98:	sub	r0, fp, #3072	; 0xc00
   22c9c:	sub	r0, r0, #120	; 0x78
   22ca0:	ldr	r5, [r0, r6, lsl #2]
   22ca4:	cmp	r5, #0
   22ca8:	beq	22d18 <ftello64@plt+0x11430>
   22cac:	lsl	r4, r6, #5
   22cb0:	mov	r1, #1
   22cb4:	tst	r5, #1
   22cb8:	bne	22cd8 <ftello64@plt+0x113f0>
   22cbc:	lsr	r0, r5, #1
   22cc0:	cmp	r3, r5, lsr #1
   22cc4:	add	r4, r4, #1
   22cc8:	lsl	r1, r1, #1
   22ccc:	mov	r5, r0
   22cd0:	bne	22cb4 <ftello64@plt+0x113cc>
   22cd4:	b	22d18 <ftello64@plt+0x11430>
   22cd8:	str	sl, [sp, #28]
   22cdc:	mov	r2, r7
   22ce0:	mov	sl, ip
   22ce4:	mov	r9, lr
   22ce8:	ldr	r0, [r2], #32
   22cec:	add	sl, sl, #4
   22cf0:	add	r9, r9, #4
   22cf4:	tst	r0, r1
   22cf8:	beq	22ce8 <ftello64@plt+0x11400>
   22cfc:	ldr	r0, [sl]
   22d00:	ldr	sl, [sp, #28]
   22d04:	mov	r2, sl
   22d08:	str	r0, [r2, r4, lsl #2]!
   22d0c:	ldr	r0, [r9]
   22d10:	str	r0, [r2, #1024]	; 0x400
   22d14:	b	22cbc <ftello64@plt+0x113d4>
   22d18:	add	r6, r6, #1
   22d1c:	add	r7, r7, #4
   22d20:	cmp	r6, #8
   22d24:	bne	22c98 <ftello64@plt+0x113b0>
   22d28:	b	22b2c <ftello64@plt+0x11244>
   22d2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22d30:	add	fp, sp, #28
   22d34:	sub	sp, sp, #44	; 0x2c
   22d38:	ldr	r4, [r1, #8]
   22d3c:	ldr	r6, [r1, #12]
   22d40:	mov	r9, r0
   22d44:	mov	r0, #1
   22d48:	mov	sl, r1
   22d4c:	str	r0, [sp, #36]	; 0x24
   22d50:	str	r0, [sp, #32]
   22d54:	mov	r0, #4
   22d58:	bl	25314 <ftello64@plt+0x13a2c>
   22d5c:	cmp	r0, #0
   22d60:	str	r0, [sp, #40]	; 0x28
   22d64:	beq	22fb0 <ftello64@plt+0x116c8>
   22d68:	str	r4, [r0]
   22d6c:	add	r3, sp, #32
   22d70:	mov	r0, r9
   22d74:	mov	r1, sl
   22d78:	mov	r2, r6
   22d7c:	bl	23070 <ftello64@plt+0x11788>
   22d80:	cmp	r0, #0
   22d84:	bne	22f74 <ftello64@plt+0x1168c>
   22d88:	add	r0, sl, #16
   22d8c:	mov	r1, #0
   22d90:	str	r0, [sp, #12]
   22d94:	cmp	r6, #1
   22d98:	blt	22f84 <ftello64@plt+0x1169c>
   22d9c:	ldr	r0, [sl]
   22da0:	ldr	r2, [r0, r6, lsl #2]
   22da4:	cmp	r2, #0
   22da8:	mov	r2, #0
   22dac:	addeq	r2, r1, #1
   22db0:	ldr	r1, [r9, #120]	; 0x78
   22db4:	cmp	r2, r1
   22db8:	bgt	22f8c <ftello64@plt+0x116a4>
   22dbc:	mov	r0, #0
   22dc0:	str	r6, [sp, #16]
   22dc4:	sub	r6, r6, #1
   22dc8:	str	r2, [sp, #8]
   22dcc:	str	r0, [sp, #36]	; 0x24
   22dd0:	ldr	r0, [r9, #100]	; 0x64
   22dd4:	ldr	r1, [r0, r6, lsl #2]
   22dd8:	cmp	r1, #0
   22ddc:	beq	22f54 <ftello64@plt+0x1166c>
   22de0:	ldr	r0, [r1, #20]
   22de4:	cmp	r0, #1
   22de8:	blt	22f54 <ftello64@plt+0x1166c>
   22dec:	ldr	r0, [r9, #84]	; 0x54
   22df0:	mov	r5, #0
   22df4:	str	r1, [sp, #24]
   22df8:	str	r0, [sp, #28]
   22dfc:	ldr	r0, [r1, #24]
   22e00:	ldr	r7, [r0, r5, lsl #2]
   22e04:	ldr	r0, [sp, #28]
   22e08:	ldr	r0, [r0]
   22e0c:	add	r0, r0, r7, lsl #3
   22e10:	ldrb	r0, [r0, #6]
   22e14:	tst	r0, #16
   22e18:	bne	22e74 <ftello64@plt+0x1158c>
   22e1c:	ldr	r0, [sp, #28]
   22e20:	mov	r2, r6
   22e24:	ldr	r0, [r0]
   22e28:	add	r1, r0, r7, lsl #3
   22e2c:	mov	r0, r9
   22e30:	bl	220fc <ftello64@plt+0x10814>
   22e34:	cmp	r0, #0
   22e38:	beq	22f40 <ftello64@plt+0x11658>
   22e3c:	ldr	r0, [sl]
   22e40:	ldr	r1, [sp, #16]
   22e44:	ldr	r0, [r0, r1, lsl #2]
   22e48:	cmp	r0, #0
   22e4c:	beq	22f40 <ftello64@plt+0x11658>
   22e50:	ldr	r1, [sp, #28]
   22e54:	add	r0, r0, #4
   22e58:	ldr	r1, [r1, #12]
   22e5c:	ldr	r1, [r1, r7, lsl #2]
   22e60:	bl	1f504 <ftello64@plt+0xdc1c>
   22e64:	mov	r4, #1
   22e68:	cmp	r0, #0
   22e6c:	bne	22ef4 <ftello64@plt+0x1160c>
   22e70:	b	22f40 <ftello64@plt+0x11658>
   22e74:	ldr	r0, [sl, #12]
   22e78:	ldr	r8, [r9, #84]	; 0x54
   22e7c:	mov	r2, r9
   22e80:	mov	r1, r7
   22e84:	mov	r3, r6
   22e88:	str	r0, [sp, #20]
   22e8c:	mov	r0, r8
   22e90:	bl	21e04 <ftello64@plt+0x1051c>
   22e94:	mov	r4, r0
   22e98:	cmp	r0, #1
   22e9c:	blt	22ebc <ftello64@plt+0x115d4>
   22ea0:	ldr	r1, [sp, #20]
   22ea4:	add	r0, r4, r6
   22ea8:	mov	r2, r6
   22eac:	cmp	r0, r1
   22eb0:	ble	22ec8 <ftello64@plt+0x115e0>
   22eb4:	mov	r6, r2
   22eb8:	b	22ef4 <ftello64@plt+0x1160c>
   22ebc:	cmp	r4, #0
   22ec0:	bne	22ef4 <ftello64@plt+0x1160c>
   22ec4:	b	22e1c <ftello64@plt+0x11534>
   22ec8:	ldr	r1, [sl]
   22ecc:	mov	r6, r2
   22ed0:	ldr	r0, [r1, r0, lsl #2]
   22ed4:	cmp	r0, #0
   22ed8:	beq	22e1c <ftello64@plt+0x11534>
   22edc:	ldr	r1, [r8, #12]
   22ee0:	add	r0, r0, #4
   22ee4:	ldr	r1, [r1, r7, lsl #2]
   22ee8:	bl	1f504 <ftello64@plt+0xdc1c>
   22eec:	cmp	r0, #0
   22ef0:	beq	22e1c <ftello64@plt+0x11534>
   22ef4:	ldr	r0, [sl, #20]
   22ef8:	cmp	r0, #0
   22efc:	beq	22f2c <ftello64@plt+0x11644>
   22f00:	ldr	r0, [sp, #28]
   22f04:	ldr	r1, [sp, #12]
   22f08:	add	r3, r4, r6
   22f0c:	ldr	r0, [r0, #12]
   22f10:	ldr	r2, [r0, r7, lsl #2]
   22f14:	mov	r0, r9
   22f18:	str	r7, [sp]
   22f1c:	str	r6, [sp, #4]
   22f20:	bl	23b64 <ftello64@plt+0x1227c>
   22f24:	cmp	r0, #0
   22f28:	bne	22f40 <ftello64@plt+0x11658>
   22f2c:	add	r0, sp, #32
   22f30:	mov	r1, r7
   22f34:	bl	1f2ec <ftello64@plt+0xda04>
   22f38:	cmp	r0, #0
   22f3c:	beq	22f7c <ftello64@plt+0x11694>
   22f40:	ldr	r1, [sp, #24]
   22f44:	add	r5, r5, #1
   22f48:	ldr	r0, [r1, #20]
   22f4c:	cmp	r5, r0
   22f50:	blt	22dfc <ftello64@plt+0x11514>
   22f54:	mov	r0, r9
   22f58:	mov	r1, sl
   22f5c:	mov	r2, r6
   22f60:	add	r3, sp, #32
   22f64:	bl	23070 <ftello64@plt+0x11788>
   22f68:	ldr	r1, [sp, #8]
   22f6c:	cmp	r0, #0
   22f70:	beq	22d94 <ftello64@plt+0x114ac>
   22f74:	mov	r4, r0
   22f78:	b	22f9c <ftello64@plt+0x116b4>
   22f7c:	mov	r4, #12
   22f80:	b	22f9c <ftello64@plt+0x116b4>
   22f84:	mov	r4, #0
   22f88:	b	22f9c <ftello64@plt+0x116b4>
   22f8c:	lsl	r2, r6, #2
   22f90:	mov	r1, #0
   22f94:	mov	r4, #0
   22f98:	bl	117a4 <memset@plt>
   22f9c:	ldr	r0, [sp, #40]	; 0x28
   22fa0:	bl	15074 <ftello64@plt+0x378c>
   22fa4:	mov	r0, r4
   22fa8:	sub	sp, fp, #28
   22fac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22fb0:	mov	r0, #0
   22fb4:	mov	r4, #12
   22fb8:	str	r0, [sp, #32]
   22fbc:	str	r0, [sp, #36]	; 0x24
   22fc0:	b	22fa4 <ftello64@plt+0x116bc>
   22fc4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   22fc8:	add	fp, sp, #24
   22fcc:	sub	sp, sp, #16
   22fd0:	cmp	r3, #1
   22fd4:	blt	23064 <ftello64@plt+0x1177c>
   22fd8:	mov	r4, r3
   22fdc:	mov	r5, r2
   22fe0:	mov	r6, r1
   22fe4:	mov	r7, r0
   22fe8:	mov	r8, sp
   22fec:	add	r9, sp, #12
   22ff0:	ldr	r1, [r6]
   22ff4:	ldr	r0, [r5]
   22ff8:	cmp	r1, #0
   22ffc:	beq	23050 <ftello64@plt+0x11768>
   23000:	cmp	r0, #0
   23004:	beq	23054 <ftello64@plt+0x1176c>
   23008:	add	r2, r0, #4
   2300c:	add	r1, r1, #4
   23010:	mov	r0, r8
   23014:	bl	20cf0 <ftello64@plt+0xf408>
   23018:	cmp	r0, #0
   2301c:	str	r0, [sp, #12]
   23020:	bne	23068 <ftello64@plt+0x11780>
   23024:	mov	r0, r9
   23028:	mov	r1, r7
   2302c:	mov	r2, r8
   23030:	bl	21c0c <ftello64@plt+0x10324>
   23034:	str	r0, [r6]
   23038:	ldr	r0, [sp, #8]
   2303c:	bl	15074 <ftello64@plt+0x378c>
   23040:	ldr	r0, [sp, #12]
   23044:	cmp	r0, #0
   23048:	beq	23054 <ftello64@plt+0x1176c>
   2304c:	b	23068 <ftello64@plt+0x11780>
   23050:	str	r0, [r6]
   23054:	add	r6, r6, #4
   23058:	add	r5, r5, #4
   2305c:	subs	r4, r4, #1
   23060:	bne	22ff0 <ftello64@plt+0x11708>
   23064:	mov	r0, #0
   23068:	sub	sp, fp, #24
   2306c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23070:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23074:	add	fp, sp, #28
   23078:	sub	sp, sp, #84	; 0x54
   2307c:	mov	r6, r3
   23080:	mov	r3, #0
   23084:	ldr	r7, [r0, #84]	; 0x54
   23088:	mov	r4, r2
   2308c:	str	r0, [sp, #44]	; 0x2c
   23090:	str	r1, [sp, #48]	; 0x30
   23094:	str	r3, [sp, #52]	; 0x34
   23098:	str	r4, [sp, #40]	; 0x28
   2309c:	ldr	r2, [r0, #100]	; 0x64
   230a0:	ldr	r8, [r2, r4, lsl #2]
   230a4:	ldr	r2, [r6, #4]
   230a8:	cmp	r8, #0
   230ac:	mov	r0, r8
   230b0:	addne	r0, r0, #4
   230b4:	cmp	r2, #0
   230b8:	str	r0, [sp, #36]	; 0x24
   230bc:	beq	23438 <ftello64@plt+0x11b50>
   230c0:	cmp	r8, #0
   230c4:	beq	2340c <ftello64@plt+0x11b24>
   230c8:	mov	r0, #0
   230cc:	mov	r1, r7
   230d0:	mov	r2, r6
   230d4:	str	r7, [sp, #28]
   230d8:	str	r6, [sp, #20]
   230dc:	str	r0, [sp, #56]	; 0x38
   230e0:	add	r0, sp, #56	; 0x38
   230e4:	bl	21c0c <ftello64@plt+0x10324>
   230e8:	ldr	r9, [sp, #56]	; 0x38
   230ec:	cmp	r9, #0
   230f0:	bne	23754 <ftello64@plt+0x11e6c>
   230f4:	mov	r6, r0
   230f8:	mov	r5, r0
   230fc:	ldr	r2, [sp, #20]
   23100:	ldr	r0, [r6, #28]!
   23104:	cmp	r0, #0
   23108:	bne	2319c <ftello64@plt+0x118b4>
   2310c:	ldr	r0, [r2, #4]
   23110:	mov	r4, #0
   23114:	mov	r7, r2
   23118:	str	r0, [r5, #28]
   2311c:	lsl	r0, r0, #2
   23120:	str	r4, [r5, #32]
   23124:	bl	25314 <ftello64@plt+0x13a2c>
   23128:	cmp	r0, #0
   2312c:	mov	r9, #12
   23130:	str	r0, [r5, #36]	; 0x24
   23134:	movweq	r4, #12
   23138:	str	r4, [sp, #56]	; 0x38
   2313c:	beq	23754 <ftello64@plt+0x11e6c>
   23140:	ldr	r0, [r7, #4]
   23144:	mov	r2, r7
   23148:	cmp	r0, #1
   2314c:	blt	2319c <ftello64@plt+0x118b4>
   23150:	mov	r5, #0
   23154:	ldr	r0, [r2, #8]
   23158:	ldr	r1, [sp, #28]
   2315c:	mov	r4, r2
   23160:	ldr	r0, [r0, r5, lsl #2]
   23164:	ldr	r1, [r1, #28]
   23168:	add	r0, r0, r0, lsl #1
   2316c:	add	r1, r1, r0, lsl #2
   23170:	mov	r0, r6
   23174:	bl	1f0e0 <ftello64@plt+0xd7f8>
   23178:	cmp	r0, #0
   2317c:	bne	23764 <ftello64@plt+0x11e7c>
   23180:	ldr	r0, [r4, #4]
   23184:	add	r5, r5, #1
   23188:	mov	r2, r4
   2318c:	cmp	r5, r0
   23190:	blt	23154 <ftello64@plt+0x1186c>
   23194:	mov	r0, #0
   23198:	str	r0, [sp, #56]	; 0x38
   2319c:	ldr	r1, [sp, #36]	; 0x24
   231a0:	mov	r0, r2
   231a4:	mov	r2, r6
   231a8:	bl	23780 <ftello64@plt+0x11e98>
   231ac:	cmp	r0, #0
   231b0:	str	r0, [sp, #52]	; 0x34
   231b4:	bne	23778 <ftello64@plt+0x11e90>
   231b8:	ldr	ip, [sp, #48]	; 0x30
   231bc:	ldr	r4, [sp, #40]	; 0x28
   231c0:	ldr	r7, [sp, #28]
   231c4:	ldr	r6, [sp, #20]
   231c8:	ldr	r0, [ip, #20]
   231cc:	cmp	r0, #0
   231d0:	beq	2340c <ftello64@plt+0x11b24>
   231d4:	cmp	r0, #1
   231d8:	str	r8, [sp, #12]
   231dc:	blt	23400 <ftello64@plt+0x11b18>
   231e0:	ldr	r0, [sp, #44]	; 0x2c
   231e4:	mov	r8, #0
   231e8:	ldr	r0, [r0, #116]	; 0x74
   231ec:	str	r0, [sp, #24]
   231f0:	ldr	r0, [ip, #24]
   231f4:	ldr	r1, [sp, #24]
   231f8:	ldr	r0, [r0, r8, lsl #2]
   231fc:	add	r0, r0, r0, lsl #1
   23200:	add	r1, r1, r0, lsl #3
   23204:	ldr	r2, [r1, #8]
   23208:	cmp	r2, r4
   2320c:	bge	233f0 <ftello64@plt+0x11b08>
   23210:	ldr	r1, [r1, #4]
   23214:	cmp	r1, r4
   23218:	blt	233f0 <ftello64@plt+0x11b08>
   2321c:	ldr	r1, [sp, #24]
   23220:	ldr	r2, [r7]
   23224:	ldr	r0, [r1, r0, lsl #3]!
   23228:	ldr	r1, [r1, #12]
   2322c:	ldr	sl, [r2, r0, lsl #3]
   23230:	ldr	r0, [r6, #4]
   23234:	cmp	r1, r4
   23238:	bne	23380 <ftello64@plt+0x11a98>
   2323c:	cmp	r0, #1
   23240:	blt	233f0 <ftello64@plt+0x11b08>
   23244:	ldr	r3, [r6, #8]
   23248:	mvn	r1, #0
   2324c:	str	r1, [sp, #32]
   23250:	mvn	r1, #0
   23254:	ldr	r5, [r3]
   23258:	add	r4, r2, r5, lsl #3
   2325c:	ldrb	r4, [r4, #4]
   23260:	cmp	r4, #9
   23264:	beq	23280 <ftello64@plt+0x11998>
   23268:	cmp	r4, #8
   2326c:	bne	23294 <ftello64@plt+0x119ac>
   23270:	ldr	r4, [r2, r5, lsl #3]
   23274:	cmp	sl, r4
   23278:	moveq	r1, r5
   2327c:	b	23294 <ftello64@plt+0x119ac>
   23280:	ldr	r4, [r2, r5, lsl #3]
   23284:	cmp	sl, r4
   23288:	ldr	r4, [sp, #32]
   2328c:	moveq	r4, r5
   23290:	str	r4, [sp, #32]
   23294:	add	r3, r3, #4
   23298:	subs	r0, r0, #1
   2329c:	bne	23254 <ftello64@plt+0x1196c>
   232a0:	cmp	r1, #0
   232a4:	bmi	232cc <ftello64@plt+0x119e4>
   232a8:	ldr	r3, [sp, #36]	; 0x24
   232ac:	mov	r0, r7
   232b0:	mov	r2, r6
   232b4:	bl	23960 <ftello64@plt+0x12078>
   232b8:	ldr	r6, [sp, #20]
   232bc:	ldr	r7, [sp, #28]
   232c0:	ldr	ip, [sp, #48]	; 0x30
   232c4:	cmp	r0, #0
   232c8:	bne	23750 <ftello64@plt+0x11e68>
   232cc:	ldr	sl, [sp, #32]
   232d0:	ldr	r4, [sp, #40]	; 0x28
   232d4:	cmp	sl, #0
   232d8:	bmi	233f0 <ftello64@plt+0x11b08>
   232dc:	ldr	r0, [r6, #4]
   232e0:	cmp	r0, #1
   232e4:	str	r0, [sp, #16]
   232e8:	blt	233f0 <ftello64@plt+0x11b08>
   232ec:	mov	r5, #0
   232f0:	ldr	r0, [r6, #8]
   232f4:	mov	r1, sl
   232f8:	ldr	r6, [r0, r5, lsl #2]
   232fc:	ldr	r0, [r7, #28]
   23300:	add	r9, r6, r6, lsl #1
   23304:	add	r0, r0, r9, lsl #2
   23308:	bl	1f504 <ftello64@plt+0xdc1c>
   2330c:	cmp	r0, #0
   23310:	bne	2332c <ftello64@plt+0x11a44>
   23314:	ldr	r0, [r7, #24]
   23318:	mov	r1, sl
   2331c:	add	r0, r0, r9, lsl #2
   23320:	bl	1f504 <ftello64@plt+0xdc1c>
   23324:	cmp	r0, #0
   23328:	beq	2334c <ftello64@plt+0x11a64>
   2332c:	ldr	r6, [sp, #20]
   23330:	ldr	r0, [sp, #16]
   23334:	ldr	r4, [sp, #40]	; 0x28
   23338:	ldr	ip, [sp, #48]	; 0x30
   2333c:	add	r5, r5, #1
   23340:	cmp	r5, r0
   23344:	blt	232f0 <ftello64@plt+0x11a08>
   23348:	b	233f0 <ftello64@plt+0x11b08>
   2334c:	mov	r1, r6
   23350:	ldr	r6, [sp, #20]
   23354:	ldr	r3, [sp, #36]	; 0x24
   23358:	mov	r0, r7
   2335c:	mov	r2, r6
   23360:	bl	23960 <ftello64@plt+0x12078>
   23364:	cmp	r0, #0
   23368:	bne	23750 <ftello64@plt+0x11e68>
   2336c:	ldr	r0, [r6, #4]
   23370:	ldr	r7, [sp, #28]
   23374:	sub	r5, r5, #1
   23378:	str	r0, [sp, #16]
   2337c:	b	23330 <ftello64@plt+0x11a48>
   23380:	cmp	r0, #1
   23384:	blt	233f0 <ftello64@plt+0x11b08>
   23388:	mov	r5, #0
   2338c:	ldr	r1, [r6, #8]
   23390:	ldr	r1, [r1, r5, lsl #2]
   23394:	add	r3, r2, r1, lsl #3
   23398:	ldrb	r3, [r3, #4]
   2339c:	orr	r3, r3, #1
   233a0:	cmp	r3, #9
   233a4:	bne	233dc <ftello64@plt+0x11af4>
   233a8:	ldr	r2, [r2, r1, lsl #3]
   233ac:	cmp	sl, r2
   233b0:	bne	233dc <ftello64@plt+0x11af4>
   233b4:	ldr	r3, [sp, #36]	; 0x24
   233b8:	mov	r0, r7
   233bc:	mov	r2, r6
   233c0:	bl	23960 <ftello64@plt+0x12078>
   233c4:	cmp	r0, #0
   233c8:	bne	23750 <ftello64@plt+0x11e68>
   233cc:	ldr	r0, [r6, #4]
   233d0:	ldr	r4, [sp, #40]	; 0x28
   233d4:	ldr	ip, [sp, #48]	; 0x30
   233d8:	ldr	r7, [sp, #28]
   233dc:	add	r5, r5, #1
   233e0:	cmp	r5, r0
   233e4:	bge	233f0 <ftello64@plt+0x11b08>
   233e8:	ldr	r2, [r7]
   233ec:	b	2338c <ftello64@plt+0x11aa4>
   233f0:	ldr	r0, [ip, #20]
   233f4:	add	r8, r8, #1
   233f8:	cmp	r8, r0
   233fc:	blt	231f0 <ftello64@plt+0x11908>
   23400:	ldr	r8, [sp, #12]
   23404:	mov	r0, #0
   23408:	str	r0, [sp, #52]	; 0x34
   2340c:	add	r0, sp, #52	; 0x34
   23410:	mov	r1, r7
   23414:	mov	r2, r6
   23418:	bl	21c0c <ftello64@plt+0x10324>
   2341c:	ldr	r1, [sp, #48]	; 0x30
   23420:	ldr	r1, [r1]
   23424:	str	r0, [r1, r4, lsl #2]
   23428:	ldr	r9, [sp, #52]	; 0x34
   2342c:	cmp	r9, #0
   23430:	beq	23440 <ftello64@plt+0x11b58>
   23434:	b	23744 <ftello64@plt+0x11e5c>
   23438:	ldr	r1, [r1]
   2343c:	str	r3, [r1, r4, lsl #2]
   23440:	cmp	r8, #0
   23444:	beq	23740 <ftello64@plt+0x11e58>
   23448:	ldr	r0, [sp, #44]	; 0x2c
   2344c:	ldr	r1, [sp, #40]	; 0x28
   23450:	ldr	r0, [r0, #100]	; 0x64
   23454:	ldr	r0, [r0, r1, lsl #2]
   23458:	ldrb	r0, [r0, #52]	; 0x34
   2345c:	tst	r0, #64	; 0x40
   23460:	beq	23740 <ftello64@plt+0x11e58>
   23464:	ldr	r0, [sp, #44]	; 0x2c
   23468:	ldr	r9, [sp, #40]	; 0x28
   2346c:	ldr	r8, [r0, #84]	; 0x54
   23470:	mov	r1, r9
   23474:	bl	20ef8 <ftello64@plt+0xf610>
   23478:	cmn	r0, #1
   2347c:	str	r0, [sp, #16]
   23480:	beq	23730 <ftello64@plt+0x11e48>
   23484:	ldr	r0, [sp, #36]	; 0x24
   23488:	mov	r6, #0
   2348c:	str	r6, [sp, #56]	; 0x38
   23490:	ldr	r0, [r0, #4]
   23494:	cmp	r0, #0
   23498:	ble	2373c <ftello64@plt+0x11e54>
   2349c:	ldr	r3, [sp, #48]	; 0x30
   234a0:	add	r1, r9, #1
   234a4:	mov	r7, #0
   234a8:	str	r1, [sp, #8]
   234ac:	add	r1, sp, #56	; 0x38
   234b0:	add	r1, r1, #16
   234b4:	str	r1, [sp, #24]
   234b8:	add	r1, r3, #16
   234bc:	str	r1, [sp, #28]
   234c0:	ldr	r1, [sp, #16]
   234c4:	add	r1, r1, r1, lsl #1
   234c8:	str	r1, [sp, #12]
   234cc:	ldr	r1, [sp, #36]	; 0x24
   234d0:	ldr	r2, [r3, #8]
   234d4:	ldr	r1, [r1, #8]
   234d8:	ldr	sl, [r1, r7, lsl #2]
   234dc:	ldr	r1, [r8]
   234e0:	add	r1, r1, sl, lsl #3
   234e4:	cmp	sl, r2
   234e8:	ldrb	r1, [r1, #4]
   234ec:	bne	23508 <ftello64@plt+0x11c20>
   234f0:	cmp	r1, #4
   234f4:	bne	23700 <ftello64@plt+0x11e18>
   234f8:	ldr	r1, [r3, #12]
   234fc:	cmp	r1, r9
   23500:	bne	23510 <ftello64@plt+0x11c28>
   23504:	b	23700 <ftello64@plt+0x11e18>
   23508:	cmp	r1, #4
   2350c:	bne	23700 <ftello64@plt+0x11e18>
   23510:	ldr	r0, [sp, #44]	; 0x2c
   23514:	ldr	r1, [sp, #12]
   23518:	str	r7, [sp, #20]
   2351c:	ldr	r7, [sp, #16]
   23520:	str	r6, [sp, #32]
   23524:	ldr	r0, [r0, #116]	; 0x74
   23528:	add	r5, r0, r1, lsl #3
   2352c:	ldr	r0, [r5]
   23530:	cmp	r0, sl
   23534:	bne	235c4 <ftello64@plt+0x11cdc>
   23538:	ldr	r0, [r5, #8]
   2353c:	ldr	r1, [r5, #12]
   23540:	subs	r0, r1, r0
   23544:	add	r6, r0, r9
   23548:	beq	23558 <ftello64@plt+0x11c70>
   2354c:	ldr	r0, [r8, #12]
   23550:	add	r0, r0, sl, lsl #2
   23554:	b	23568 <ftello64@plt+0x11c80>
   23558:	ldr	r0, [r8, #20]
   2355c:	add	r1, sl, sl, lsl #1
   23560:	add	r0, r0, r1, lsl #2
   23564:	ldr	r0, [r0, #8]
   23568:	ldr	r1, [r3, #12]
   2356c:	cmp	r6, r1
   23570:	bgt	235c4 <ftello64@plt+0x11cdc>
   23574:	ldr	r1, [r3]
   23578:	ldr	r1, [r1, r6, lsl #2]
   2357c:	cmp	r1, #0
   23580:	beq	235c4 <ftello64@plt+0x11cdc>
   23584:	ldr	r4, [r0]
   23588:	add	r0, r1, #4
   2358c:	mov	r1, r4
   23590:	bl	1f504 <ftello64@plt+0xdc1c>
   23594:	cmp	r0, #0
   23598:	beq	235bc <ftello64@plt+0x11cd4>
   2359c:	ldr	r0, [sp, #44]	; 0x2c
   235a0:	ldr	r1, [sp, #28]
   235a4:	mov	r2, sl
   235a8:	mov	r3, r9
   235ac:	stm	sp, {r4, r6}
   235b0:	bl	23b64 <ftello64@plt+0x1227c>
   235b4:	cmp	r0, #0
   235b8:	beq	235e0 <ftello64@plt+0x11cf8>
   235bc:	mov	r0, r5
   235c0:	b	236c4 <ftello64@plt+0x11ddc>
   235c4:	mov	r0, r5
   235c8:	add	r5, r0, #24
   235cc:	ldrb	r0, [r0, #20]
   235d0:	add	r7, r7, #1
   235d4:	cmp	r0, #0
   235d8:	bne	2352c <ftello64@plt+0x11c44>
   235dc:	b	236f0 <ftello64@plt+0x11e08>
   235e0:	ldr	r0, [sp, #32]
   235e4:	cmp	r0, #0
   235e8:	bne	2361c <ftello64@plt+0x11d34>
   235ec:	ldr	r0, [sp, #48]	; 0x30
   235f0:	mov	r1, #12
   235f4:	vld1.32	{d16-d17}, [r0], r1
   235f8:	vld1.32	{d18-d19}, [r0]
   235fc:	add	r0, sp, #56	; 0x38
   23600:	vst1.64	{d16-d17}, [r0], r1
   23604:	ldr	r1, [sp, #28]
   23608:	vst1.32	{d18-d19}, [r0]
   2360c:	ldr	r0, [sp, #24]
   23610:	bl	1f488 <ftello64@plt+0xdba0>
   23614:	cmp	r0, #0
   23618:	bne	2375c <ftello64@plt+0x11e74>
   2361c:	ldr	r4, [sp, #40]	; 0x28
   23620:	ldr	r0, [sp, #24]
   23624:	mov	r1, r7
   23628:	str	r4, [sp, #68]	; 0x44
   2362c:	str	sl, [sp, #64]	; 0x40
   23630:	bl	1f2ec <ftello64@plt+0xda04>
   23634:	cmp	r0, #0
   23638:	beq	2376c <ftello64@plt+0x11e84>
   2363c:	ldr	r5, [sp, #56]	; 0x38
   23640:	ldr	r0, [sp, #44]	; 0x2c
   23644:	add	r1, sp, #56	; 0x38
   23648:	ldr	r4, [r5, r4, lsl #2]
   2364c:	bl	22d2c <ftello64@plt+0x11444>
   23650:	cmp	r0, #0
   23654:	bne	2375c <ftello64@plt+0x11e74>
   23658:	ldr	r0, [sp, #48]	; 0x30
   2365c:	ldr	r1, [r0, #4]
   23660:	cmp	r1, #0
   23664:	beq	23680 <ftello64@plt+0x11d98>
   23668:	ldr	r3, [sp, #8]
   2366c:	mov	r0, r8
   23670:	mov	r2, r5
   23674:	bl	22fc4 <ftello64@plt+0x116dc>
   23678:	cmp	r0, #0
   2367c:	bne	2375c <ftello64@plt+0x11e74>
   23680:	ldr	r9, [sp, #40]	; 0x28
   23684:	ldr	r0, [sp, #24]
   23688:	mov	r1, r7
   2368c:	str	r5, [sp, #32]
   23690:	str	r4, [r5, r9, lsl #2]
   23694:	bl	1f504 <ftello64@plt+0xdc1c>
   23698:	subs	r1, r0, #1
   2369c:	blt	236b4 <ftello64@plt+0x11dcc>
   236a0:	ldr	r2, [sp, #76]	; 0x4c
   236a4:	cmp	r2, r0
   236a8:	subge	r2, r2, #1
   236ac:	strge	r2, [sp, #76]	; 0x4c
   236b0:	bgt	236cc <ftello64@plt+0x11de4>
   236b4:	ldr	r0, [sp, #44]	; 0x2c
   236b8:	add	r1, r7, r7, lsl #1
   236bc:	ldr	r0, [r0, #116]	; 0x74
   236c0:	add	r0, r0, r1, lsl #3
   236c4:	ldr	r3, [sp, #48]	; 0x30
   236c8:	b	235c8 <ftello64@plt+0x11ce0>
   236cc:	ldr	r3, [sp, #80]	; 0x50
   236d0:	add	r0, r3, r0, lsl #2
   236d4:	ldr	r3, [r0]
   236d8:	add	r1, r1, #1
   236dc:	cmp	r1, r2
   236e0:	str	r3, [r0, #-4]
   236e4:	add	r0, r0, #4
   236e8:	blt	236d4 <ftello64@plt+0x11dec>
   236ec:	b	236b4 <ftello64@plt+0x11dcc>
   236f0:	ldr	r0, [sp, #36]	; 0x24
   236f4:	ldr	r7, [sp, #20]
   236f8:	ldr	r6, [sp, #32]
   236fc:	ldr	r0, [r0, #4]
   23700:	add	r7, r7, #1
   23704:	cmp	r7, r0
   23708:	blt	234cc <ftello64@plt+0x11be4>
   2370c:	mov	r9, #0
   23710:	cmp	r6, #0
   23714:	beq	23720 <ftello64@plt+0x11e38>
   23718:	ldr	r0, [sp, #80]	; 0x50
   2371c:	bl	15074 <ftello64@plt+0x378c>
   23720:	cmp	r9, #0
   23724:	str	r9, [sp, #52]	; 0x34
   23728:	moveq	r9, #0
   2372c:	b	23744 <ftello64@plt+0x11e5c>
   23730:	mov	r0, #0
   23734:	str	r0, [sp, #52]	; 0x34
   23738:	b	23740 <ftello64@plt+0x11e58>
   2373c:	str	r6, [sp, #52]	; 0x34
   23740:	mov	r9, #0
   23744:	mov	r0, r9
   23748:	sub	sp, fp, #28
   2374c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23750:	mov	r9, r0
   23754:	str	r9, [sp, #52]	; 0x34
   23758:	b	23744 <ftello64@plt+0x11e5c>
   2375c:	mov	r9, r0
   23760:	b	23770 <ftello64@plt+0x11e88>
   23764:	str	r0, [sp, #56]	; 0x38
   23768:	b	23754 <ftello64@plt+0x11e6c>
   2376c:	mov	r9, #12
   23770:	ldr	r6, [sp, #56]	; 0x38
   23774:	b	23710 <ftello64@plt+0x11e28>
   23778:	mov	r9, r0
   2377c:	b	23744 <ftello64@plt+0x11e5c>
   23780:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23784:	add	fp, sp, #28
   23788:	sub	sp, sp, #4
   2378c:	mov	r9, r0
   23790:	ldr	r0, [r1, #4]
   23794:	mov	r8, #0
   23798:	cmp	r0, #0
   2379c:	beq	2394c <ftello64@plt+0x12064>
   237a0:	mov	r5, r2
   237a4:	ldr	r2, [r2, #4]
   237a8:	cmp	r2, #0
   237ac:	beq	2394c <ftello64@plt+0x12064>
   237b0:	mov	sl, r1
   237b4:	ldr	r1, [r9, #4]
   237b8:	ldr	r7, [r9]
   237bc:	add	r3, r2, r0
   237c0:	add	r6, r1, r3
   237c4:	cmp	r6, r7
   237c8:	ble	237f8 <ftello64@plt+0x11f10>
   237cc:	ldr	r0, [r9, #8]
   237d0:	add	r4, r7, r3
   237d4:	lsl	r1, r4, #2
   237d8:	bl	25344 <ftello64@plt+0x13a5c>
   237dc:	cmp	r0, #0
   237e0:	beq	23958 <ftello64@plt+0x12070>
   237e4:	str	r4, [r9]
   237e8:	str	r0, [r9, #8]
   237ec:	ldr	r1, [r9, #4]
   237f0:	ldr	r2, [r5, #4]
   237f4:	ldr	r0, [sl, #4]
   237f8:	ldr	lr, [r5, #8]
   237fc:	ldr	r4, [sl, #8]
   23800:	add	r3, r0, r1
   23804:	sub	r7, r1, #1
   23808:	add	ip, r3, r2
   2380c:	sub	r0, r0, #1
   23810:	sub	r3, r2, #1
   23814:	ldr	r1, [lr, r3, lsl #2]
   23818:	ldr	r6, [r4, r0, lsl #2]
   2381c:	cmp	r6, r1
   23820:	beq	2384c <ftello64@plt+0x11f64>
   23824:	blt	2383c <ftello64@plt+0x11f54>
   23828:	sub	r6, r0, #1
   2382c:	cmp	r0, #0
   23830:	mov	r0, r6
   23834:	bgt	23818 <ftello64@plt+0x11f30>
   23838:	b	238b0 <ftello64@plt+0x11fc8>
   2383c:	cmp	r2, #2
   23840:	mov	r2, r3
   23844:	bge	23810 <ftello64@plt+0x11f28>
   23848:	b	238b0 <ftello64@plt+0x11fc8>
   2384c:	cmp	r7, #0
   23850:	bmi	2388c <ftello64@plt+0x11fa4>
   23854:	ldr	r8, [r9, #8]
   23858:	mov	r1, r7
   2385c:	ldr	r7, [r8, r1, lsl #2]
   23860:	cmp	r7, r6
   23864:	ble	2387c <ftello64@plt+0x11f94>
   23868:	sub	r7, r1, #1
   2386c:	cmp	r1, #0
   23870:	mov	r1, r7
   23874:	bgt	2385c <ftello64@plt+0x11f74>
   23878:	b	2388c <ftello64@plt+0x11fa4>
   2387c:	mov	r7, r1
   23880:	bne	2388c <ftello64@plt+0x11fa4>
   23884:	mov	r7, r1
   23888:	b	23898 <ftello64@plt+0x11fb0>
   2388c:	ldr	r1, [r9, #8]
   23890:	sub	ip, ip, #1
   23894:	str	r6, [r1, ip, lsl #2]
   23898:	cmp	r0, #1
   2389c:	mov	r8, #0
   238a0:	blt	238b0 <ftello64@plt+0x11fc8>
   238a4:	cmp	r2, #2
   238a8:	mov	r2, r3
   238ac:	bge	2380c <ftello64@plt+0x11f24>
   238b0:	ldr	r2, [r9, #4]
   238b4:	ldr	lr, [sl, #4]
   238b8:	ldr	r4, [r5, #4]
   238bc:	ldr	r0, [r9, #8]
   238c0:	subs	r1, r2, #1
   238c4:	add	r3, r1, lr
   238c8:	add	r3, r3, r4
   238cc:	sub	r7, r3, ip
   238d0:	add	r6, r7, #1
   238d4:	add	r5, r6, r2
   238d8:	str	r5, [r9, #4]
   238dc:	blt	2393c <ftello64@plt+0x12054>
   238e0:	cmp	r7, #0
   238e4:	bmi	2393c <ftello64@plt+0x12054>
   238e8:	add	r2, r2, r4
   238ec:	add	r2, r2, lr
   238f0:	sub	r2, r2, ip
   238f4:	add	r7, r0, r2, lsl #2
   238f8:	ldr	r2, [r0, r1, lsl #2]
   238fc:	ldr	r5, [r0, r3, lsl #2]
   23900:	cmp	r5, r2
   23904:	bgt	23920 <ftello64@plt+0x12038>
   23908:	str	r2, [r7, r1, lsl #2]
   2390c:	sub	r2, r1, #1
   23910:	cmp	r1, #0
   23914:	mov	r1, r2
   23918:	bgt	238f8 <ftello64@plt+0x12010>
   2391c:	b	2393c <ftello64@plt+0x12054>
   23920:	str	r5, [r7, r1, lsl #2]
   23924:	sub	r7, r7, #4
   23928:	subs	r6, r6, #1
   2392c:	sub	r3, r3, #1
   23930:	mov	r2, #0
   23934:	bne	238f8 <ftello64@plt+0x12010>
   23938:	b	23940 <ftello64@plt+0x12058>
   2393c:	mov	r2, r6
   23940:	add	r1, r0, ip, lsl #2
   23944:	lsl	r2, r2, #2
   23948:	bl	115c4 <memcpy@plt>
   2394c:	mov	r0, r8
   23950:	sub	sp, fp, #28
   23954:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23958:	mov	r8, #12
   2395c:	b	2394c <ftello64@plt+0x12064>
   23960:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23964:	add	fp, sp, #28
   23968:	sub	sp, sp, #36	; 0x24
   2396c:	mov	r4, r2
   23970:	mov	r2, r0
   23974:	ldr	r0, [r0, #28]
   23978:	str	r1, [sp, #20]
   2397c:	add	r1, r1, r1, lsl #1
   23980:	mov	r5, #0
   23984:	str	r3, [sp, #4]
   23988:	str	r5, [sp, #28]
   2398c:	str	r5, [sp, #24]
   23990:	str	r5, [sp, #32]
   23994:	add	r1, r0, r1, lsl #2
   23998:	mov	r0, r1
   2399c:	ldr	r7, [r0, #4]!
   239a0:	cmp	r7, #1
   239a4:	blt	23b48 <ftello64@plt+0x12260>
   239a8:	add	r8, r1, #8
   239ac:	mov	sl, #0
   239b0:	str	r0, [sp, #8]
   239b4:	str	r1, [sp, #16]
   239b8:	ldr	r0, [r8]
   239bc:	ldr	r1, [sp, #20]
   239c0:	ldr	r0, [r0, sl, lsl #2]
   239c4:	cmp	r0, r1
   239c8:	beq	23aa0 <ftello64@plt+0x121b8>
   239cc:	ldr	r1, [r2]
   239d0:	add	r1, r1, r0, lsl #3
   239d4:	ldrb	r1, [r1, #4]
   239d8:	tst	r1, #8
   239dc:	beq	23aa0 <ftello64@plt+0x121b8>
   239e0:	ldr	r1, [r2, #20]
   239e4:	add	r0, r0, r0, lsl #1
   239e8:	mvn	r5, #0
   239ec:	mov	r6, r2
   239f0:	str	r0, [sp, #12]
   239f4:	add	r0, r1, r0, lsl #2
   239f8:	ldr	r1, [r0, #4]
   239fc:	ldr	r0, [r0, #8]
   23a00:	cmp	r1, #2
   23a04:	ldr	r9, [r0]
   23a08:	ldrge	r5, [r0, #4]
   23a0c:	ldr	r0, [sp, #16]
   23a10:	mov	r1, r9
   23a14:	bl	1f504 <ftello64@plt+0xdc1c>
   23a18:	cmp	r0, #0
   23a1c:	mov	r2, r6
   23a20:	beq	23a5c <ftello64@plt+0x12174>
   23a24:	cmp	r5, #1
   23a28:	blt	23aa0 <ftello64@plt+0x121b8>
   23a2c:	ldr	r0, [sp, #16]
   23a30:	mov	r1, r5
   23a34:	bl	1f504 <ftello64@plt+0xdc1c>
   23a38:	cmp	r0, #0
   23a3c:	bne	23a9c <ftello64@plt+0x121b4>
   23a40:	mov	r0, r4
   23a44:	mov	r1, r5
   23a48:	bl	1f504 <ftello64@plt+0xdc1c>
   23a4c:	cmp	r0, #0
   23a50:	mov	r2, r6
   23a54:	bne	23a74 <ftello64@plt+0x1218c>
   23a58:	b	23aa0 <ftello64@plt+0x121b8>
   23a5c:	mov	r0, r4
   23a60:	mov	r1, r9
   23a64:	bl	1f504 <ftello64@plt+0xdc1c>
   23a68:	mov	r2, r6
   23a6c:	cmp	r0, #0
   23a70:	beq	23a24 <ftello64@plt+0x1213c>
   23a74:	ldr	r0, [r2, #28]
   23a78:	ldr	r1, [sp, #12]
   23a7c:	add	r2, r0, r1, lsl #2
   23a80:	ldr	r1, [sp, #4]
   23a84:	add	r0, sp, #24
   23a88:	bl	23780 <ftello64@plt+0x11e98>
   23a8c:	cmp	r0, #0
   23a90:	bne	23b5c <ftello64@plt+0x12274>
   23a94:	ldr	r0, [sp, #8]
   23a98:	ldr	r7, [r0]
   23a9c:	mov	r2, r6
   23aa0:	add	sl, sl, #1
   23aa4:	cmp	sl, r7
   23aa8:	blt	239b8 <ftello64@plt+0x120d0>
   23aac:	cmp	r7, #1
   23ab0:	blt	23b44 <ftello64@plt+0x1225c>
   23ab4:	ldr	r0, [sp, #16]
   23ab8:	ldr	r7, [sp, #8]
   23abc:	mov	r5, #0
   23ac0:	add	r8, sp, #24
   23ac4:	ldr	r9, [r0, #8]
   23ac8:	ldr	r6, [r9, r5, lsl #2]
   23acc:	mov	r0, r8
   23ad0:	mov	r1, r6
   23ad4:	bl	1f504 <ftello64@plt+0xdc1c>
   23ad8:	cmp	r0, #0
   23adc:	bne	23b08 <ftello64@plt+0x12220>
   23ae0:	mov	r0, r4
   23ae4:	mov	r1, r6
   23ae8:	bl	1f504 <ftello64@plt+0xdc1c>
   23aec:	subs	r1, r0, #1
   23af0:	blt	23b08 <ftello64@plt+0x12220>
   23af4:	ldr	r2, [r4, #4]
   23af8:	cmp	r2, r0
   23afc:	subge	r2, r2, #1
   23b00:	strge	r2, [r4, #4]
   23b04:	bgt	23b1c <ftello64@plt+0x12234>
   23b08:	ldr	r0, [r7]
   23b0c:	add	r5, r5, #1
   23b10:	cmp	r5, r0
   23b14:	blt	23ac8 <ftello64@plt+0x121e0>
   23b18:	b	23b44 <ftello64@plt+0x1225c>
   23b1c:	ldr	r2, [r4, #8]
   23b20:	add	r0, r2, r0, lsl #2
   23b24:	ldr	r2, [r0]
   23b28:	add	r1, r1, #1
   23b2c:	str	r2, [r0, #-4]
   23b30:	add	r0, r0, #4
   23b34:	ldr	r2, [r4, #4]
   23b38:	cmp	r1, r2
   23b3c:	blt	23b24 <ftello64@plt+0x1223c>
   23b40:	b	23b08 <ftello64@plt+0x12220>
   23b44:	mov	r5, #0
   23b48:	ldr	r0, [sp, #32]
   23b4c:	bl	15074 <ftello64@plt+0x378c>
   23b50:	mov	r0, r5
   23b54:	sub	sp, fp, #28
   23b58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23b5c:	mov	r5, r0
   23b60:	b	23b48 <ftello64@plt+0x12260>
   23b64:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23b68:	add	fp, sp, #28
   23b6c:	sub	sp, sp, #20
   23b70:	mov	r6, r1
   23b74:	mov	r1, r3
   23b78:	str	r2, [sp, #12]
   23b7c:	mov	r7, r0
   23b80:	str	r3, [sp, #16]
   23b84:	bl	20ef8 <ftello64@plt+0xf610>
   23b88:	ldr	r1, [fp, #12]
   23b8c:	str	r0, [sp, #8]
   23b90:	mov	r0, r7
   23b94:	bl	20ef8 <ftello64@plt+0xf610>
   23b98:	mov	r4, r0
   23b9c:	ldr	r0, [r6, #4]
   23ba0:	cmp	r0, #1
   23ba4:	blt	23c28 <ftello64@plt+0x12340>
   23ba8:	ldr	sl, [r7, #84]	; 0x54
   23bac:	mov	r5, #0
   23bb0:	ldr	r0, [r6, #8]
   23bb4:	ldr	r2, [r7, #116]	; 0x74
   23bb8:	ldr	r3, [sp, #12]
   23bbc:	ldr	r1, [r0, r5, lsl #2]
   23bc0:	add	r0, r1, r1, lsl #1
   23bc4:	ldr	r0, [r2, r0, lsl #3]
   23bc8:	ldr	r2, [sl]
   23bcc:	ldr	r9, [r2, r0, lsl #3]
   23bd0:	ldr	r0, [sp, #16]
   23bd4:	str	r0, [sp]
   23bd8:	ldr	r0, [sp, #8]
   23bdc:	mov	r2, r9
   23be0:	str	r0, [sp, #4]
   23be4:	mov	r0, r7
   23be8:	bl	23c3c <ftello64@plt+0x12354>
   23bec:	mov	r8, r0
   23bf0:	ldr	r0, [r6, #8]
   23bf4:	ldr	r3, [fp, #8]
   23bf8:	mov	r2, r9
   23bfc:	ldr	r1, [r0, r5, lsl #2]
   23c00:	ldr	r0, [fp, #12]
   23c04:	stm	sp, {r0, r4}
   23c08:	mov	r0, r7
   23c0c:	bl	23c3c <ftello64@plt+0x12354>
   23c10:	cmp	r0, r8
   23c14:	bne	23c30 <ftello64@plt+0x12348>
   23c18:	ldr	r0, [r6, #4]
   23c1c:	add	r5, r5, #1
   23c20:	cmp	r5, r0
   23c24:	blt	23bb0 <ftello64@plt+0x122c8>
   23c28:	mov	r0, #0
   23c2c:	b	23c34 <ftello64@plt+0x1234c>
   23c30:	mov	r0, #1
   23c34:	sub	sp, fp, #28
   23c38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23c3c:	push	{r4, r5, fp, lr}
   23c40:	add	fp, sp, #8
   23c44:	sub	sp, sp, #8
   23c48:	ldr	r4, [r0, #116]	; 0x74
   23c4c:	add	r1, r1, r1, lsl #1
   23c50:	ldr	lr, [fp, #8]
   23c54:	add	r4, r4, r1, lsl #3
   23c58:	mvn	r1, #0
   23c5c:	ldr	ip, [r4, #8]
   23c60:	cmp	ip, lr
   23c64:	bgt	23cb0 <ftello64@plt+0x123c8>
   23c68:	ldr	r4, [r4, #12]
   23c6c:	mov	r1, #1
   23c70:	cmp	r4, lr
   23c74:	blt	23cb0 <ftello64@plt+0x123c8>
   23c78:	sub	r1, r4, lr
   23c7c:	mov	r5, #1
   23c80:	cmp	ip, lr
   23c84:	clz	r1, r1
   23c88:	lsr	r4, r1, #5
   23c8c:	lsl	r1, r4, #1
   23c90:	orreq	r1, r5, r4, lsl #1
   23c94:	cmp	r1, #0
   23c98:	beq	23cac <ftello64@plt+0x123c4>
   23c9c:	ldr	r5, [fp, #12]
   23ca0:	str	r5, [sp]
   23ca4:	bl	23cbc <ftello64@plt+0x123d4>
   23ca8:	b	23cb4 <ftello64@plt+0x123cc>
   23cac:	mov	r1, #0
   23cb0:	mov	r0, r1
   23cb4:	sub	sp, fp, #8
   23cb8:	pop	{r4, r5, fp, pc}
   23cbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23cc0:	add	fp, sp, #28
   23cc4:	sub	sp, sp, #36	; 0x24
   23cc8:	ldr	r4, [r0, #84]	; 0x54
   23ccc:	mov	r7, r0
   23cd0:	mov	r5, r1
   23cd4:	add	r1, r3, r3, lsl #1
   23cd8:	str	r3, [sp, #32]
   23cdc:	ldr	r0, [r4, #24]
   23ce0:	add	r1, r0, r1, lsl #2
   23ce4:	mov	lr, r1
   23ce8:	ldr	r0, [lr, #4]!
   23cec:	cmp	r0, #1
   23cf0:	blt	23e8c <ftello64@plt+0x125a4>
   23cf4:	mov	ip, #1
   23cf8:	mov	r6, r2
   23cfc:	and	r3, r5, #2
   23d00:	mov	sl, #0
   23d04:	mvn	r2, ip, lsl r2
   23d08:	cmp	r6, #31
   23d0c:	str	r3, [sp, #16]
   23d10:	str	r2, [sp, #24]
   23d14:	lsl	r2, ip, r6
   23d18:	and	ip, r5, #1
   23d1c:	str	r2, [sp, #28]
   23d20:	mov	r2, #0
   23d24:	movwgt	r2, #1
   23d28:	str	ip, [sp, #12]
   23d2c:	orr	r2, r2, r3, lsr #1
   23d30:	add	r3, r1, #8
   23d34:	stmib	sp, {r3, lr}
   23d38:	str	r2, [sp, #20]
   23d3c:	ldr	r1, [r3]
   23d40:	ldr	r9, [r1, sl, lsl #2]
   23d44:	ldr	r1, [r4]
   23d48:	add	r2, r1, r9, lsl #3
   23d4c:	ldrb	r2, [r2, #4]
   23d50:	cmp	r2, #9
   23d54:	beq	23e50 <ftello64@plt+0x12568>
   23d58:	cmp	r2, #8
   23d5c:	beq	23e6c <ftello64@plt+0x12584>
   23d60:	cmp	r2, #4
   23d64:	bne	23e80 <ftello64@plt+0x12598>
   23d68:	ldr	r1, [fp, #8]
   23d6c:	cmn	r1, #1
   23d70:	beq	23e80 <ftello64@plt+0x12598>
   23d74:	ldr	r1, [fp, #8]
   23d78:	ldr	r0, [r7, #116]	; 0x74
   23d7c:	add	r1, r1, r1, lsl #1
   23d80:	add	r0, r0, r1, lsl #3
   23d84:	add	r8, r0, #16
   23d88:	ldr	r0, [r8, #-16]
   23d8c:	cmp	r0, r9
   23d90:	bne	23e2c <ftello64@plt+0x12544>
   23d94:	cmp	r6, #31
   23d98:	bgt	23dac <ftello64@plt+0x124c4>
   23d9c:	ldr	r0, [r8]
   23da0:	ldr	r1, [sp, #28]
   23da4:	tst	r0, r1
   23da8:	beq	23e2c <ftello64@plt+0x12544>
   23dac:	ldr	r0, [r4, #20]
   23db0:	add	r1, r9, r9, lsl #1
   23db4:	add	r0, r0, r1, lsl #2
   23db8:	ldr	r0, [r0, #8]
   23dbc:	ldr	r3, [r0]
   23dc0:	ldr	r0, [sp, #32]
   23dc4:	cmp	r3, r0
   23dc8:	beq	23e94 <ftello64@plt+0x125ac>
   23dcc:	ldr	r0, [fp, #8]
   23dd0:	mov	r1, r5
   23dd4:	mov	r2, r6
   23dd8:	str	r0, [sp]
   23ddc:	mov	r0, r7
   23de0:	bl	23cbc <ftello64@plt+0x123d4>
   23de4:	cmp	r0, #0
   23de8:	beq	23e00 <ftello64@plt+0x12518>
   23dec:	cmn	r0, #1
   23df0:	beq	23eac <ftello64@plt+0x125c4>
   23df4:	cmp	r6, #31
   23df8:	ble	23e1c <ftello64@plt+0x12534>
   23dfc:	b	23e2c <ftello64@plt+0x12544>
   23e00:	ldr	r0, [sp, #20]
   23e04:	cmp	r0, #0
   23e08:	beq	23e1c <ftello64@plt+0x12534>
   23e0c:	ldr	r0, [sp, #16]
   23e10:	cmp	r0, #0
   23e14:	beq	23e2c <ftello64@plt+0x12544>
   23e18:	b	23ea0 <ftello64@plt+0x125b8>
   23e1c:	ldr	r0, [r8]
   23e20:	ldr	r1, [sp, #24]
   23e24:	and	r0, r0, r1
   23e28:	str	r0, [r8]
   23e2c:	ldrb	r0, [r8, #4]
   23e30:	add	r8, r8, #24
   23e34:	cmp	r0, #0
   23e38:	bne	23d88 <ftello64@plt+0x124a0>
   23e3c:	ldr	lr, [sp, #8]
   23e40:	ldr	ip, [sp, #12]
   23e44:	ldr	r3, [sp, #4]
   23e48:	ldr	r0, [lr]
   23e4c:	b	23e80 <ftello64@plt+0x12598>
   23e50:	ldr	r2, [sp, #16]
   23e54:	cmp	r2, #0
   23e58:	beq	23e80 <ftello64@plt+0x12598>
   23e5c:	ldr	r1, [r1, r9, lsl #3]
   23e60:	cmp	r1, r6
   23e64:	bne	23e80 <ftello64@plt+0x12598>
   23e68:	b	23ea0 <ftello64@plt+0x125b8>
   23e6c:	cmp	ip, #0
   23e70:	beq	23e80 <ftello64@plt+0x12598>
   23e74:	ldr	r1, [r1, r9, lsl #3]
   23e78:	cmp	r1, r6
   23e7c:	beq	23ea8 <ftello64@plt+0x125c0>
   23e80:	add	sl, sl, #1
   23e84:	cmp	sl, r0
   23e88:	blt	23d3c <ftello64@plt+0x12454>
   23e8c:	ubfx	r0, r5, #1, #1
   23e90:	b	23eac <ftello64@plt+0x125c4>
   23e94:	ldr	r0, [sp, #12]
   23e98:	rsb	r0, r0, #0
   23e9c:	b	23eac <ftello64@plt+0x125c4>
   23ea0:	mov	r0, #0
   23ea4:	b	23eac <ftello64@plt+0x125c4>
   23ea8:	mvn	r0, #0
   23eac:	sub	sp, fp, #28
   23eb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23eb4:	cmp	r0, #0
   23eb8:	bxeq	lr
   23ebc:	push	{r4, r5, r6, sl, fp, lr}
   23ec0:	add	fp, sp, #16
   23ec4:	ldr	r1, [r0]
   23ec8:	mov	r4, r0
   23ecc:	ldr	r0, [r0, #8]
   23ed0:	cmp	r1, #1
   23ed4:	blt	23f14 <ftello64@plt+0x1262c>
   23ed8:	mov	r5, #0
   23edc:	mov	r6, #0
   23ee0:	add	r0, r0, r5
   23ee4:	ldr	r0, [r0, #20]
   23ee8:	bl	15074 <ftello64@plt+0x378c>
   23eec:	ldr	r0, [r4, #8]
   23ef0:	add	r0, r0, r5
   23ef4:	ldr	r0, [r0, #8]
   23ef8:	bl	15074 <ftello64@plt+0x378c>
   23efc:	ldr	r1, [r4]
   23f00:	ldr	r0, [r4, #8]
   23f04:	add	r6, r6, #1
   23f08:	add	r5, r5, #24
   23f0c:	cmp	r6, r1
   23f10:	blt	23ee0 <ftello64@plt+0x125f8>
   23f14:	pop	{r4, r5, r6, sl, fp, lr}
   23f18:	b	15074 <ftello64@plt+0x378c>
   23f1c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   23f20:	add	fp, sp, #24
   23f24:	mov	r4, r0
   23f28:	mvn	r0, #0
   23f2c:	cmp	r4, #0
   23f30:	beq	23fd0 <ftello64@plt+0x126e8>
   23f34:	mov	r5, r2
   23f38:	ldr	r2, [r4]
   23f3c:	cmp	r2, #0
   23f40:	beq	23fd0 <ftello64@plt+0x126e8>
   23f44:	sub	r0, r2, #1
   23f48:	ldr	r9, [fp, #12]
   23f4c:	ldr	r8, [fp, #8]
   23f50:	lsl	r7, r5, #3
   23f54:	str	r0, [r4]
   23f58:	add	r6, r0, r0, lsl #1
   23f5c:	ldr	r2, [r4, #8]
   23f60:	ldr	r0, [r2, r6, lsl #3]!
   23f64:	str	r0, [r1]
   23f68:	mov	r0, r3
   23f6c:	ldr	r1, [r2, #8]
   23f70:	mov	r2, r7
   23f74:	bl	115c4 <memcpy@plt>
   23f78:	ldr	r0, [r4, #8]
   23f7c:	mov	r2, r7
   23f80:	add	r0, r0, r6, lsl #3
   23f84:	ldr	r0, [r0, #8]
   23f88:	add	r1, r0, r5, lsl #3
   23f8c:	mov	r0, r8
   23f90:	bl	115c4 <memcpy@plt>
   23f94:	ldr	r0, [r9, #8]
   23f98:	bl	15074 <ftello64@plt+0x378c>
   23f9c:	ldr	r0, [r4, #8]
   23fa0:	add	r0, r0, r6, lsl #3
   23fa4:	ldr	r0, [r0, #8]
   23fa8:	bl	15074 <ftello64@plt+0x378c>
   23fac:	ldr	r0, [r4, #8]
   23fb0:	add	r0, r0, r6, lsl #3
   23fb4:	vldr	d16, [r0, #12]
   23fb8:	ldr	r0, [r0, #20]
   23fbc:	str	r0, [r9, #8]
   23fc0:	vstr	d16, [r9]
   23fc4:	ldr	r0, [r4, #8]
   23fc8:	add	r0, r0, r6, lsl #3
   23fcc:	ldr	r0, [r0, #4]
   23fd0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23fd4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   23fd8:	add	fp, sp, #24
   23fdc:	sub	sp, sp, #64	; 0x40
   23fe0:	mov	r5, r1
   23fe4:	bl	11618 <strdup@plt>
   23fe8:	cmp	r0, #0
   23fec:	beq	24290 <ftello64@plt+0x129a8>
   23ff0:	mov	r4, r0
   23ff4:	bl	11678 <__ctype_get_mb_cur_max@plt>
   23ff8:	cmp	r0, #2
   23ffc:	bcc	241d0 <ftello64@plt+0x128e8>
   24000:	cmp	r5, #0
   24004:	beq	240a8 <ftello64@plt+0x127c0>
   24008:	mov	r0, r4
   2400c:	str	r4, [sp, #24]
   24010:	bl	11750 <strlen@plt>
   24014:	mov	r7, #0
   24018:	add	r1, r4, r0
   2401c:	cmp	r0, #1
   24020:	mov	r6, r4
   24024:	str	r7, [sp, #16]
   24028:	str	r7, [sp, #12]
   2402c:	strb	r7, [sp, #20]
   24030:	strb	r7, [sp, #8]
   24034:	str	r1, [sp, #4]
   24038:	blt	24088 <ftello64@plt+0x127a0>
   2403c:	add	r6, sp, #4
   24040:	mov	r0, r6
   24044:	bl	256f8 <ftello64@plt+0x13e10>
   24048:	ldrb	r0, [sp, #32]
   2404c:	cmp	r0, #0
   24050:	beq	24084 <ftello64@plt+0x1279c>
   24054:	ldr	r0, [sp, #36]	; 0x24
   24058:	bl	11738 <iswspace@plt>
   2405c:	cmp	r0, #0
   24060:	beq	24084 <ftello64@plt+0x1279c>
   24064:	strb	r7, [sp, #20]
   24068:	ldr	r1, [sp, #24]
   2406c:	ldr	r2, [sp, #28]
   24070:	ldr	r0, [sp, #4]
   24074:	add	r1, r1, r2
   24078:	cmp	r1, r0
   2407c:	str	r1, [sp, #24]
   24080:	bcc	24040 <ftello64@plt+0x12758>
   24084:	ldr	r6, [sp, #24]
   24088:	mov	r0, r6
   2408c:	bl	11750 <strlen@plt>
   24090:	add	r2, r0, #1
   24094:	mov	r0, r4
   24098:	mov	r1, r6
   2409c:	bl	11588 <memmove@plt>
   240a0:	cmp	r5, #1
   240a4:	beq	24284 <ftello64@plt+0x1299c>
   240a8:	mov	r0, r4
   240ac:	str	r4, [sp, #24]
   240b0:	bl	11750 <strlen@plt>
   240b4:	mov	r6, #0
   240b8:	cmp	r0, #1
   240bc:	add	r1, r4, r0
   240c0:	str	r6, [sp, #16]
   240c4:	str	r6, [sp, #12]
   240c8:	strb	r6, [sp, #20]
   240cc:	strb	r6, [sp, #8]
   240d0:	str	r1, [sp, #4]
   240d4:	blt	24284 <ftello64@plt+0x1299c>
   240d8:	add	r5, sp, #4
   240dc:	mov	r7, #0
   240e0:	mov	r0, r5
   240e4:	bl	256f8 <ftello64@plt+0x13e10>
   240e8:	cmp	r7, #1
   240ec:	beq	24120 <ftello64@plt+0x12838>
   240f0:	cmp	r7, #0
   240f4:	bne	24168 <ftello64@plt+0x12880>
   240f8:	ldrb	r0, [sp, #32]
   240fc:	mov	r7, #1
   24100:	cmp	r0, #0
   24104:	beq	2418c <ftello64@plt+0x128a4>
   24108:	ldr	r0, [sp, #36]	; 0x24
   2410c:	bl	11738 <iswspace@plt>
   24110:	cmp	r0, #0
   24114:	beq	241b0 <ftello64@plt+0x128c8>
   24118:	mov	r7, #0
   2411c:	b	2418c <ftello64@plt+0x128a4>
   24120:	ldrb	r0, [sp, #32]
   24124:	mov	r7, #1
   24128:	cmp	r0, #0
   2412c:	beq	2418c <ftello64@plt+0x128a4>
   24130:	ldr	r0, [sp, #36]	; 0x24
   24134:	bl	11738 <iswspace@plt>
   24138:	cmp	r0, #0
   2413c:	beq	2418c <ftello64@plt+0x128a4>
   24140:	ldrb	r0, [sp, #32]
   24144:	cmp	r0, #0
   24148:	beq	24188 <ftello64@plt+0x128a0>
   2414c:	ldr	r0, [sp, #36]	; 0x24
   24150:	bl	11738 <iswspace@plt>
   24154:	cmp	r0, #0
   24158:	beq	24188 <ftello64@plt+0x128a0>
   2415c:	ldr	r8, [sp, #24]
   24160:	mov	r7, #2
   24164:	b	2418c <ftello64@plt+0x128a4>
   24168:	ldrb	r0, [sp, #32]
   2416c:	cmp	r0, #0
   24170:	beq	24188 <ftello64@plt+0x128a0>
   24174:	ldr	r0, [sp, #36]	; 0x24
   24178:	bl	11738 <iswspace@plt>
   2417c:	mov	r7, #2
   24180:	cmp	r0, #0
   24184:	bne	2418c <ftello64@plt+0x128a4>
   24188:	mov	r7, #1
   2418c:	strb	r6, [sp, #20]
   24190:	ldr	r1, [sp, #24]
   24194:	ldr	r2, [sp, #28]
   24198:	ldr	r0, [sp, #4]
   2419c:	add	r1, r1, r2
   241a0:	cmp	r1, r0
   241a4:	str	r1, [sp, #24]
   241a8:	bcc	240e0 <ftello64@plt+0x127f8>
   241ac:	b	24278 <ftello64@plt+0x12990>
   241b0:	ldrb	r0, [sp, #32]
   241b4:	cmp	r0, #0
   241b8:	beq	2418c <ftello64@plt+0x128a4>
   241bc:	ldr	r0, [sp, #36]	; 0x24
   241c0:	bl	11738 <iswspace@plt>
   241c4:	cmp	r0, #0
   241c8:	movne	r7, #1
   241cc:	b	2418c <ftello64@plt+0x128a4>
   241d0:	cmp	r5, #0
   241d4:	beq	24230 <ftello64@plt+0x12948>
   241d8:	ldrb	r7, [r4]
   241dc:	mov	r6, r4
   241e0:	cmp	r7, #0
   241e4:	beq	24210 <ftello64@plt+0x12928>
   241e8:	bl	11720 <__ctype_b_loc@plt>
   241ec:	ldr	r0, [r0]
   241f0:	mov	r6, r4
   241f4:	uxtb	r1, r7
   241f8:	add	r1, r0, r1, lsl #1
   241fc:	ldrb	r1, [r1, #1]
   24200:	tst	r1, #32
   24204:	ldrbne	r7, [r6, #1]!
   24208:	cmpne	r7, #0
   2420c:	bne	241f4 <ftello64@plt+0x1290c>
   24210:	mov	r0, r6
   24214:	bl	11750 <strlen@plt>
   24218:	add	r2, r0, #1
   2421c:	mov	r0, r4
   24220:	mov	r1, r6
   24224:	bl	11588 <memmove@plt>
   24228:	cmp	r5, #1
   2422c:	beq	24284 <ftello64@plt+0x1299c>
   24230:	mov	r0, r4
   24234:	bl	11750 <strlen@plt>
   24238:	add	r0, r4, r0
   2423c:	sub	r5, r0, #1
   24240:	cmp	r5, r4
   24244:	bcc	24284 <ftello64@plt+0x1299c>
   24248:	bl	11720 <__ctype_b_loc@plt>
   2424c:	mov	r1, #0
   24250:	ldrb	r2, [r5]
   24254:	ldr	r3, [r0]
   24258:	add	r2, r3, r2, lsl #1
   2425c:	ldrb	r2, [r2, #1]
   24260:	tst	r2, #32
   24264:	beq	24284 <ftello64@plt+0x1299c>
   24268:	strb	r1, [r5], #-1
   2426c:	cmp	r5, r4
   24270:	bcs	24250 <ftello64@plt+0x12968>
   24274:	b	24284 <ftello64@plt+0x1299c>
   24278:	cmp	r7, #2
   2427c:	moveq	r0, #0
   24280:	strbeq	r0, [r8]
   24284:	mov	r0, r4
   24288:	sub	sp, fp, #24
   2428c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   24290:	bl	24b80 <ftello64@plt+0x13298>
   24294:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   24298:	add	fp, sp, #24
   2429c:	sub	sp, sp, #32
   242a0:	ldr	r6, [fp, #12]
   242a4:	ldr	r7, [fp, #8]
   242a8:	mov	r4, r2
   242ac:	mov	r8, r0
   242b0:	cmp	r1, #0
   242b4:	beq	242dc <ftello64@plt+0x129f4>
   242b8:	movw	r2, #33007	; 0x80ef
   242bc:	mov	r5, r1
   242c0:	str	r3, [sp, #4]
   242c4:	str	r4, [sp]
   242c8:	mov	r0, r8
   242cc:	mov	r1, #1
   242d0:	movt	r2, #2
   242d4:	mov	r3, r5
   242d8:	b	242f4 <ftello64@plt+0x12a0c>
   242dc:	movw	r2, #33019	; 0x80fb
   242e0:	str	r3, [sp]
   242e4:	mov	r0, r8
   242e8:	mov	r1, #1
   242ec:	mov	r3, r4
   242f0:	movt	r2, #2
   242f4:	bl	117d4 <__fprintf_chk@plt>
   242f8:	movw	r1, #33026	; 0x8102
   242fc:	mov	r0, #0
   24300:	mov	r2, #5
   24304:	movt	r1, #2
   24308:	bl	1160c <dcgettext@plt>
   2430c:	movw	r2, #33744	; 0x83d0
   24310:	mov	r3, r0
   24314:	movw	r0, #2022	; 0x7e6
   24318:	mov	r1, #1
   2431c:	movt	r2, #2
   24320:	str	r0, [sp]
   24324:	mov	r0, r8
   24328:	bl	117d4 <__fprintf_chk@plt>
   2432c:	movw	r4, #29543	; 0x7367
   24330:	mov	r1, r8
   24334:	movt	r4, #2
   24338:	mov	r0, r4
   2433c:	bl	11504 <fputs_unlocked@plt>
   24340:	movw	r1, #33030	; 0x8106
   24344:	mov	r0, #0
   24348:	mov	r2, #5
   2434c:	movt	r1, #2
   24350:	bl	1160c <dcgettext@plt>
   24354:	movw	r3, #33201	; 0x81b1
   24358:	mov	r2, r0
   2435c:	mov	r0, r8
   24360:	mov	r1, #1
   24364:	movt	r3, #2
   24368:	bl	117d4 <__fprintf_chk@plt>
   2436c:	mov	r0, r4
   24370:	mov	r1, r8
   24374:	bl	11504 <fputs_unlocked@plt>
   24378:	cmp	r6, #9
   2437c:	bhi	243e0 <ftello64@plt+0x12af8>
   24380:	add	r0, pc, #0
   24384:	ldr	pc, [r0, r6, lsl #2]
   24388:			; <UNDEFINED> instruction: 0x000245b8
   2438c:			; <UNDEFINED> instruction: 0x000243b0
   24390:	andeq	r4, r2, ip, ror #7
   24394:	andeq	r4, r2, r4, lsl r4
   24398:	andeq	r4, r2, ip, lsr r4
   2439c:	andeq	r4, r2, r4, ror #8
   243a0:	andeq	r4, r2, ip, lsl #9
   243a4:	andeq	r4, r2, r4, asr #9
   243a8:	andeq	r4, r2, r4, ror #10
   243ac:	andeq	r4, r2, ip, lsl #10
   243b0:	movw	r1, #33235	; 0x81d3
   243b4:	mov	r0, #0
   243b8:	mov	r2, #5
   243bc:	movt	r1, #2
   243c0:	bl	1160c <dcgettext@plt>
   243c4:	ldr	r3, [r7]
   243c8:	mov	r2, r0
   243cc:	mov	r0, r8
   243d0:	mov	r1, #1
   243d4:	sub	sp, fp, #24
   243d8:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   243dc:	b	117d4 <__fprintf_chk@plt>
   243e0:	movw	r1, #33554	; 0x8312
   243e4:	movt	r1, #2
   243e8:	b	24514 <ftello64@plt+0x12c2c>
   243ec:	movw	r1, #33251	; 0x81e3
   243f0:	mov	r0, #0
   243f4:	mov	r2, #5
   243f8:	movt	r1, #2
   243fc:	bl	1160c <dcgettext@plt>
   24400:	mov	r2, r0
   24404:	ldr	r3, [r7]
   24408:	ldr	r0, [r7, #4]
   2440c:	str	r0, [sp]
   24410:	b	24500 <ftello64@plt+0x12c18>
   24414:	movw	r1, #33274	; 0x81fa
   24418:	mov	r0, #0
   2441c:	mov	r2, #5
   24420:	movt	r1, #2
   24424:	bl	1160c <dcgettext@plt>
   24428:	mov	r2, r0
   2442c:	ldr	r3, [r7]
   24430:	ldmib	r7, {r0, r1}
   24434:	stm	sp, {r0, r1}
   24438:	b	24500 <ftello64@plt+0x12c18>
   2443c:	movw	r1, #33302	; 0x8216
   24440:	mov	r0, #0
   24444:	mov	r2, #5
   24448:	movt	r1, #2
   2444c:	bl	1160c <dcgettext@plt>
   24450:	ldr	r3, [r7]
   24454:	mov	r2, r0
   24458:	ldmib	r7, {r0, r1, r7}
   2445c:	stm	sp, {r0, r1, r7}
   24460:	b	24500 <ftello64@plt+0x12c18>
   24464:	movw	r1, #33334	; 0x8236
   24468:	mov	r0, #0
   2446c:	mov	r2, #5
   24470:	movt	r1, #2
   24474:	bl	1160c <dcgettext@plt>
   24478:	ldr	r3, [r7]
   2447c:	mov	r2, r0
   24480:	ldmib	r7, {r0, r1, r6, r7}
   24484:	stm	sp, {r0, r1, r6, r7}
   24488:	b	24500 <ftello64@plt+0x12c18>
   2448c:	movw	r1, #33370	; 0x825a
   24490:	mov	r0, #0
   24494:	mov	r2, #5
   24498:	movt	r1, #2
   2449c:	bl	1160c <dcgettext@plt>
   244a0:	mov	r2, r0
   244a4:	ldr	r3, [r7]
   244a8:	ldmib	r7, {r0, r1, r6}
   244ac:	ldr	r5, [r7, #16]
   244b0:	ldr	r7, [r7, #20]
   244b4:	stm	sp, {r0, r1, r6}
   244b8:	str	r5, [sp, #12]
   244bc:	str	r7, [sp, #16]
   244c0:	b	24500 <ftello64@plt+0x12c18>
   244c4:	movw	r1, #33410	; 0x8282
   244c8:	mov	r0, #0
   244cc:	mov	r2, #5
   244d0:	movt	r1, #2
   244d4:	bl	1160c <dcgettext@plt>
   244d8:	mov	r2, r0
   244dc:	ldr	r3, [r7]
   244e0:	ldmib	r7, {r0, r1, r6}
   244e4:	ldr	r5, [r7, #16]
   244e8:	ldr	r4, [r7, #20]
   244ec:	ldr	r7, [r7, #24]
   244f0:	stm	sp, {r0, r1, r6}
   244f4:	str	r5, [sp, #12]
   244f8:	str	r4, [sp, #16]
   244fc:	str	r7, [sp, #20]
   24500:	mov	r0, r8
   24504:	mov	r1, #1
   24508:	b	245b4 <ftello64@plt+0x12ccc>
   2450c:	movw	r1, #33502	; 0x82de
   24510:	movt	r1, #2
   24514:	mov	r0, #0
   24518:	mov	r2, #5
   2451c:	bl	1160c <dcgettext@plt>
   24520:	mov	ip, r0
   24524:	ldr	r3, [r7]
   24528:	ldr	r0, [r7, #4]
   2452c:	ldr	r1, [r7, #8]
   24530:	ldr	r6, [r7, #12]
   24534:	ldr	r5, [r7, #16]
   24538:	ldr	r4, [r7, #20]
   2453c:	ldr	r2, [r7, #24]
   24540:	ldr	lr, [r7, #28]
   24544:	ldr	r7, [r7, #32]
   24548:	stm	sp, {r0, r1, r6}
   2454c:	str	r5, [sp, #12]
   24550:	str	r4, [sp, #16]
   24554:	str	r2, [sp, #20]
   24558:	str	lr, [sp, #24]
   2455c:	str	r7, [sp, #28]
   24560:	b	245a8 <ftello64@plt+0x12cc0>
   24564:	movw	r1, #33454	; 0x82ae
   24568:	mov	r0, #0
   2456c:	mov	r2, #5
   24570:	movt	r1, #2
   24574:	bl	1160c <dcgettext@plt>
   24578:	mov	ip, r0
   2457c:	ldr	r3, [r7]
   24580:	ldmib	r7, {r0, r1, r6}
   24584:	ldr	r5, [r7, #16]
   24588:	ldr	r4, [r7, #20]
   2458c:	ldr	r2, [r7, #24]
   24590:	ldr	r7, [r7, #28]
   24594:	stm	sp, {r0, r1, r6}
   24598:	str	r5, [sp, #12]
   2459c:	str	r4, [sp, #16]
   245a0:	str	r2, [sp, #20]
   245a4:	str	r7, [sp, #24]
   245a8:	mov	r0, r8
   245ac:	mov	r1, #1
   245b0:	mov	r2, ip
   245b4:	bl	117d4 <__fprintf_chk@plt>
   245b8:	sub	sp, fp, #24
   245bc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   245c0:	push	{r4, sl, fp, lr}
   245c4:	add	fp, sp, #8
   245c8:	sub	sp, sp, #8
   245cc:	ldr	ip, [fp, #8]
   245d0:	mov	lr, #0
   245d4:	ldr	r4, [ip, lr, lsl #2]
   245d8:	add	lr, lr, #1
   245dc:	cmp	r4, #0
   245e0:	bne	245d4 <ftello64@plt+0x12cec>
   245e4:	sub	r4, lr, #1
   245e8:	str	ip, [sp]
   245ec:	str	r4, [sp, #4]
   245f0:	bl	24294 <ftello64@plt+0x129ac>
   245f4:	sub	sp, fp, #8
   245f8:	pop	{r4, sl, fp, pc}
   245fc:	push	{r4, r5, fp, lr}
   24600:	add	fp, sp, #8
   24604:	sub	sp, sp, #48	; 0x30
   24608:	ldr	r4, [fp, #8]
   2460c:	mov	ip, #0
   24610:	add	lr, sp, #8
   24614:	ldr	r5, [r4]
   24618:	cmp	r5, #0
   2461c:	str	r5, [lr, ip, lsl #2]
   24620:	beq	24638 <ftello64@plt+0x12d50>
   24624:	add	ip, ip, #1
   24628:	add	r4, r4, #4
   2462c:	cmp	ip, #10
   24630:	bne	24614 <ftello64@plt+0x12d2c>
   24634:	mov	ip, #10
   24638:	str	lr, [sp]
   2463c:	str	ip, [sp, #4]
   24640:	bl	24294 <ftello64@plt+0x129ac>
   24644:	sub	sp, fp, #8
   24648:	pop	{r4, r5, fp, pc}
   2464c:	push	{fp, lr}
   24650:	mov	fp, sp
   24654:	sub	sp, sp, #8
   24658:	add	ip, fp, #8
   2465c:	str	ip, [sp, #4]
   24660:	str	ip, [sp]
   24664:	bl	245fc <ftello64@plt+0x12d14>
   24668:	mov	sp, fp
   2466c:	pop	{fp, pc}
   24670:	push	{fp, lr}
   24674:	mov	fp, sp
   24678:	movw	r0, #37356	; 0x91ec
   2467c:	movt	r0, #3
   24680:	ldr	r1, [r0]
   24684:	movw	r0, #29543	; 0x7367
   24688:	movt	r0, #2
   2468c:	bl	11504 <fputs_unlocked@plt>
   24690:	movw	r1, #33614	; 0x834e
   24694:	mov	r0, #0
   24698:	mov	r2, #5
   2469c:	movt	r1, #2
   246a0:	bl	1160c <dcgettext@plt>
   246a4:	movw	r2, #33634	; 0x8362
   246a8:	mov	r1, r0
   246ac:	mov	r0, #1
   246b0:	movt	r2, #2
   246b4:	bl	117bc <__printf_chk@plt>
   246b8:	movw	r1, #33656	; 0x8378
   246bc:	mov	r0, #0
   246c0:	mov	r2, #5
   246c4:	movt	r1, #2
   246c8:	bl	1160c <dcgettext@plt>
   246cc:	movw	r2, #30726	; 0x7806
   246d0:	movw	r3, #31035	; 0x793b
   246d4:	mov	r1, r0
   246d8:	mov	r0, #1
   246dc:	movt	r2, #2
   246e0:	movt	r3, #2
   246e4:	bl	117bc <__printf_chk@plt>
   246e8:	movw	r1, #33676	; 0x838c
   246ec:	mov	r0, #0
   246f0:	mov	r2, #5
   246f4:	movt	r1, #2
   246f8:	bl	1160c <dcgettext@plt>
   246fc:	movw	r2, #33715	; 0x83b3
   24700:	mov	r1, r0
   24704:	mov	r0, #1
   24708:	movt	r2, #2
   2470c:	pop	{fp, lr}
   24710:	b	117bc <__printf_chk@plt>
   24714:	b	24718 <ftello64@plt+0x12e30>
   24718:	push	{r4, r5, r6, sl, fp, lr}
   2471c:	add	fp, sp, #16
   24720:	mov	r4, r2
   24724:	mov	r5, r1
   24728:	mov	r6, r0
   2472c:	bl	265f0 <ftello64@plt+0x14d08>
   24730:	cmp	r0, #0
   24734:	popne	{r4, r5, r6, sl, fp, pc}
   24738:	cmp	r6, #0
   2473c:	beq	24750 <ftello64@plt+0x12e68>
   24740:	cmp	r5, #0
   24744:	cmpne	r4, #0
   24748:	bne	24750 <ftello64@plt+0x12e68>
   2474c:	pop	{r4, r5, r6, sl, fp, pc}
   24750:	bl	24b80 <ftello64@plt+0x13298>
   24754:	push	{fp, lr}
   24758:	mov	fp, sp
   2475c:	bl	25314 <ftello64@plt+0x13a2c>
   24760:	cmp	r0, #0
   24764:	popne	{fp, pc}
   24768:	bl	24b80 <ftello64@plt+0x13298>
   2476c:	push	{fp, lr}
   24770:	mov	fp, sp
   24774:	bl	25314 <ftello64@plt+0x13a2c>
   24778:	cmp	r0, #0
   2477c:	popne	{fp, pc}
   24780:	bl	24b80 <ftello64@plt+0x13298>
   24784:	push	{fp, lr}
   24788:	mov	fp, sp
   2478c:	bl	25314 <ftello64@plt+0x13a2c>
   24790:	cmp	r0, #0
   24794:	popne	{fp, pc}
   24798:	bl	24b80 <ftello64@plt+0x13298>
   2479c:	push	{r4, r5, fp, lr}
   247a0:	add	fp, sp, #8
   247a4:	mov	r4, r1
   247a8:	mov	r5, r0
   247ac:	bl	25344 <ftello64@plt+0x13a5c>
   247b0:	cmp	r0, #0
   247b4:	popne	{r4, r5, fp, pc}
   247b8:	cmp	r5, #0
   247bc:	beq	247cc <ftello64@plt+0x12ee4>
   247c0:	cmp	r4, #0
   247c4:	bne	247cc <ftello64@plt+0x12ee4>
   247c8:	pop	{r4, r5, fp, pc}
   247cc:	bl	24b80 <ftello64@plt+0x13298>
   247d0:	push	{fp, lr}
   247d4:	mov	fp, sp
   247d8:	cmp	r1, #0
   247dc:	orreq	r1, r1, #1
   247e0:	bl	25344 <ftello64@plt+0x13a5c>
   247e4:	cmp	r0, #0
   247e8:	popne	{fp, pc}
   247ec:	bl	24b80 <ftello64@plt+0x13298>
   247f0:	push	{fp, lr}
   247f4:	mov	fp, sp
   247f8:	clz	r3, r2
   247fc:	lsr	ip, r3, #5
   24800:	clz	r3, r1
   24804:	lsr	r3, r3, #5
   24808:	orrs	r3, r3, ip
   2480c:	movwne	r1, #1
   24810:	movwne	r2, #1
   24814:	bl	265f0 <ftello64@plt+0x14d08>
   24818:	cmp	r0, #0
   2481c:	popne	{fp, pc}
   24820:	bl	24b80 <ftello64@plt+0x13298>
   24824:	push	{fp, lr}
   24828:	mov	fp, sp
   2482c:	mov	r2, r1
   24830:	mov	r1, r0
   24834:	mov	r0, #0
   24838:	bl	265f0 <ftello64@plt+0x14d08>
   2483c:	cmp	r0, #0
   24840:	popne	{fp, pc}
   24844:	bl	24b80 <ftello64@plt+0x13298>
   24848:	mov	r2, r1
   2484c:	mov	r1, r0
   24850:	mov	r0, #0
   24854:	b	247f0 <ftello64@plt+0x12f08>
   24858:	mov	r2, #1
   2485c:	b	24860 <ftello64@plt+0x12f78>
   24860:	push	{r4, r5, fp, lr}
   24864:	add	fp, sp, #8
   24868:	ldr	r5, [r1]
   2486c:	mov	r4, r1
   24870:	cmp	r0, #0
   24874:	beq	2488c <ftello64@plt+0x12fa4>
   24878:	mov	r1, #1
   2487c:	add	r1, r1, r5, lsr #1
   24880:	adds	r5, r5, r1
   24884:	bcc	248a4 <ftello64@plt+0x12fbc>
   24888:	bl	24b80 <ftello64@plt+0x13298>
   2488c:	cmp	r5, #0
   24890:	bne	248a4 <ftello64@plt+0x12fbc>
   24894:	mov	r1, #64	; 0x40
   24898:	cmp	r2, #64	; 0x40
   2489c:	udiv	r5, r1, r2
   248a0:	addhi	r5, r5, #1
   248a4:	mov	r1, r5
   248a8:	bl	24718 <ftello64@plt+0x12e30>
   248ac:	str	r5, [r4]
   248b0:	pop	{r4, r5, fp, pc}
   248b4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   248b8:	add	fp, sp, #24
   248bc:	ldr	r6, [r1]
   248c0:	mov	r8, r1
   248c4:	ldr	r4, [fp, #8]
   248c8:	add	r1, r6, r6, asr #1
   248cc:	cmp	r1, r6
   248d0:	mvnvs	r1, #-2147483648	; 0x80000000
   248d4:	cmp	r1, r3
   248d8:	mov	r5, r1
   248dc:	movgt	r5, r3
   248e0:	cmn	r3, #1
   248e4:	movle	r5, r1
   248e8:	cmn	r4, #1
   248ec:	ble	2490c <ftello64@plt+0x13024>
   248f0:	cmp	r4, #0
   248f4:	beq	24960 <ftello64@plt+0x13078>
   248f8:	cmn	r5, #1
   248fc:	ble	24934 <ftello64@plt+0x1304c>
   24900:	mvn	r7, #-2147483648	; 0x80000000
   24904:	udiv	r1, r7, r4
   24908:	b	24928 <ftello64@plt+0x13040>
   2490c:	cmn	r5, #1
   24910:	ble	24950 <ftello64@plt+0x13068>
   24914:	cmn	r4, #1
   24918:	beq	24960 <ftello64@plt+0x13078>
   2491c:	mov	r1, #-2147483648	; 0x80000000
   24920:	mvn	r7, #-2147483648	; 0x80000000
   24924:	sdiv	r1, r1, r4
   24928:	cmp	r1, r5
   2492c:	bge	24960 <ftello64@plt+0x13078>
   24930:	b	24970 <ftello64@plt+0x13088>
   24934:	beq	24960 <ftello64@plt+0x13078>
   24938:	mov	r1, #-2147483648	; 0x80000000
   2493c:	mvn	r7, #-2147483648	; 0x80000000
   24940:	sdiv	r1, r1, r5
   24944:	cmp	r1, r4
   24948:	bge	24960 <ftello64@plt+0x13078>
   2494c:	b	24970 <ftello64@plt+0x13088>
   24950:	mvn	r7, #-2147483648	; 0x80000000
   24954:	sdiv	r1, r7, r4
   24958:	cmp	r5, r1
   2495c:	blt	24970 <ftello64@plt+0x13088>
   24960:	mul	r1, r5, r4
   24964:	mov	r7, #64	; 0x40
   24968:	cmp	r1, #63	; 0x3f
   2496c:	bgt	24978 <ftello64@plt+0x13090>
   24970:	sdiv	r5, r7, r4
   24974:	mul	r1, r5, r4
   24978:	cmp	r0, #0
   2497c:	moveq	r7, #0
   24980:	streq	r7, [r8]
   24984:	sub	r7, r5, r6
   24988:	cmp	r7, r2
   2498c:	bge	24a30 <ftello64@plt+0x13148>
   24990:	add	r5, r6, r2
   24994:	mov	r2, #0
   24998:	mov	r1, #0
   2499c:	cmp	r5, r3
   249a0:	movwgt	r2, #1
   249a4:	cmn	r3, #1
   249a8:	movwgt	r1, #1
   249ac:	cmp	r5, r6
   249b0:	bvs	24a18 <ftello64@plt+0x13130>
   249b4:	ands	r1, r1, r2
   249b8:	bne	24a18 <ftello64@plt+0x13130>
   249bc:	cmn	r4, #1
   249c0:	ble	249e0 <ftello64@plt+0x130f8>
   249c4:	cmp	r4, #0
   249c8:	beq	24a2c <ftello64@plt+0x13144>
   249cc:	cmn	r5, #1
   249d0:	ble	24a04 <ftello64@plt+0x1311c>
   249d4:	mvn	r1, #-2147483648	; 0x80000000
   249d8:	udiv	r1, r1, r4
   249dc:	b	249f8 <ftello64@plt+0x13110>
   249e0:	cmn	r5, #1
   249e4:	ble	24a1c <ftello64@plt+0x13134>
   249e8:	cmn	r4, #1
   249ec:	beq	24a2c <ftello64@plt+0x13144>
   249f0:	mov	r1, #-2147483648	; 0x80000000
   249f4:	sdiv	r1, r1, r4
   249f8:	cmp	r1, r5
   249fc:	bge	24a2c <ftello64@plt+0x13144>
   24a00:	b	24a18 <ftello64@plt+0x13130>
   24a04:	beq	24a2c <ftello64@plt+0x13144>
   24a08:	mov	r1, #-2147483648	; 0x80000000
   24a0c:	sdiv	r1, r1, r5
   24a10:	cmp	r1, r4
   24a14:	bge	24a2c <ftello64@plt+0x13144>
   24a18:	bl	24b80 <ftello64@plt+0x13298>
   24a1c:	mvn	r1, #-2147483648	; 0x80000000
   24a20:	sdiv	r1, r1, r4
   24a24:	cmp	r5, r1
   24a28:	blt	24a18 <ftello64@plt+0x13130>
   24a2c:	mul	r1, r5, r4
   24a30:	bl	2479c <ftello64@plt+0x12eb4>
   24a34:	str	r5, [r8]
   24a38:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   24a3c:	push	{fp, lr}
   24a40:	mov	fp, sp
   24a44:	mov	r1, #1
   24a48:	bl	252c0 <ftello64@plt+0x139d8>
   24a4c:	cmp	r0, #0
   24a50:	popne	{fp, pc}
   24a54:	bl	24b80 <ftello64@plt+0x13298>
   24a58:	push	{fp, lr}
   24a5c:	mov	fp, sp
   24a60:	bl	252c0 <ftello64@plt+0x139d8>
   24a64:	cmp	r0, #0
   24a68:	popne	{fp, pc}
   24a6c:	bl	24b80 <ftello64@plt+0x13298>
   24a70:	push	{fp, lr}
   24a74:	mov	fp, sp
   24a78:	mov	r1, #1
   24a7c:	bl	252c0 <ftello64@plt+0x139d8>
   24a80:	cmp	r0, #0
   24a84:	popne	{fp, pc}
   24a88:	bl	24b80 <ftello64@plt+0x13298>
   24a8c:	push	{fp, lr}
   24a90:	mov	fp, sp
   24a94:	bl	252c0 <ftello64@plt+0x139d8>
   24a98:	cmp	r0, #0
   24a9c:	popne	{fp, pc}
   24aa0:	bl	24b80 <ftello64@plt+0x13298>
   24aa4:	push	{r4, r5, fp, lr}
   24aa8:	add	fp, sp, #8
   24aac:	mov	r5, r0
   24ab0:	mov	r0, r1
   24ab4:	mov	r4, r1
   24ab8:	bl	25314 <ftello64@plt+0x13a2c>
   24abc:	cmp	r0, #0
   24ac0:	beq	24ad4 <ftello64@plt+0x131ec>
   24ac4:	mov	r1, r5
   24ac8:	mov	r2, r4
   24acc:	pop	{r4, r5, fp, lr}
   24ad0:	b	115c4 <memcpy@plt>
   24ad4:	bl	24b80 <ftello64@plt+0x13298>
   24ad8:	push	{r4, r5, fp, lr}
   24adc:	add	fp, sp, #8
   24ae0:	mov	r5, r0
   24ae4:	mov	r0, r1
   24ae8:	mov	r4, r1
   24aec:	bl	25314 <ftello64@plt+0x13a2c>
   24af0:	cmp	r0, #0
   24af4:	beq	24b08 <ftello64@plt+0x13220>
   24af8:	mov	r1, r5
   24afc:	mov	r2, r4
   24b00:	pop	{r4, r5, fp, lr}
   24b04:	b	115c4 <memcpy@plt>
   24b08:	bl	24b80 <ftello64@plt+0x13298>
   24b0c:	push	{r4, r5, fp, lr}
   24b10:	add	fp, sp, #8
   24b14:	mov	r5, r0
   24b18:	add	r0, r1, #1
   24b1c:	mov	r4, r1
   24b20:	bl	25314 <ftello64@plt+0x13a2c>
   24b24:	cmp	r0, #0
   24b28:	beq	24b44 <ftello64@plt+0x1325c>
   24b2c:	mov	r1, #0
   24b30:	mov	r2, r4
   24b34:	strb	r1, [r0, r4]
   24b38:	mov	r1, r5
   24b3c:	pop	{r4, r5, fp, lr}
   24b40:	b	115c4 <memcpy@plt>
   24b44:	bl	24b80 <ftello64@plt+0x13298>
   24b48:	push	{r4, r5, fp, lr}
   24b4c:	add	fp, sp, #8
   24b50:	mov	r4, r0
   24b54:	bl	11750 <strlen@plt>
   24b58:	add	r5, r0, #1
   24b5c:	mov	r0, r5
   24b60:	bl	25314 <ftello64@plt+0x13a2c>
   24b64:	cmp	r0, #0
   24b68:	beq	24b7c <ftello64@plt+0x13294>
   24b6c:	mov	r1, r4
   24b70:	mov	r2, r5
   24b74:	pop	{r4, r5, fp, lr}
   24b78:	b	115c4 <memcpy@plt>
   24b7c:	bl	24b80 <ftello64@plt+0x13298>
   24b80:	push	{fp, lr}
   24b84:	mov	fp, sp
   24b88:	movw	r0, #37256	; 0x9188
   24b8c:	movw	r1, #33791	; 0x83ff
   24b90:	mov	r2, #5
   24b94:	movt	r0, #3
   24b98:	movt	r1, #2
   24b9c:	ldr	r4, [r0]
   24ba0:	mov	r0, #0
   24ba4:	bl	1160c <dcgettext@plt>
   24ba8:	movw	r2, #32118	; 0x7d76
   24bac:	mov	r3, r0
   24bb0:	mov	r0, r4
   24bb4:	mov	r1, #0
   24bb8:	movt	r2, #2
   24bbc:	bl	116b4 <error@plt>
   24bc0:	bl	118ac <abort@plt>
   24bc4:	push	{r4, sl, fp, lr}
   24bc8:	add	fp, sp, #8
   24bcc:	sub	sp, sp, #8
   24bd0:	ldr	r4, [fp, #8]
   24bd4:	str	r4, [sp]
   24bd8:	bl	2662c <ftello64@plt+0x14d44>
   24bdc:	mov	r4, r0
   24be0:	cmn	r0, #1
   24be4:	bgt	24bf8 <ftello64@plt+0x13310>
   24be8:	bl	11768 <__errno_location@plt>
   24bec:	ldr	r0, [r0]
   24bf0:	cmp	r0, #12
   24bf4:	beq	24c04 <ftello64@plt+0x1331c>
   24bf8:	mov	r0, r4
   24bfc:	sub	sp, fp, #8
   24c00:	pop	{r4, sl, fp, pc}
   24c04:	bl	24b80 <ftello64@plt+0x13298>
   24c08:	push	{r4, sl, fp, lr}
   24c0c:	add	fp, sp, #8
   24c10:	bl	268b0 <ftello64@plt+0x14fc8>
   24c14:	mov	r4, r0
   24c18:	cmp	r0, #0
   24c1c:	bne	24c30 <ftello64@plt+0x13348>
   24c20:	bl	11768 <__errno_location@plt>
   24c24:	ldr	r0, [r0]
   24c28:	cmp	r0, #12
   24c2c:	beq	24c38 <ftello64@plt+0x13350>
   24c30:	mov	r0, r4
   24c34:	pop	{r4, sl, fp, pc}
   24c38:	bl	24b80 <ftello64@plt+0x13298>
   24c3c:	push	{r4, sl, fp, lr}
   24c40:	add	fp, sp, #8
   24c44:	bl	26ae8 <ftello64@plt+0x15200>
   24c48:	mov	r4, r0
   24c4c:	cmp	r0, #0
   24c50:	bne	24c64 <ftello64@plt+0x1337c>
   24c54:	bl	11768 <__errno_location@plt>
   24c58:	ldr	r0, [r0]
   24c5c:	cmp	r0, #12
   24c60:	beq	24c6c <ftello64@plt+0x13384>
   24c64:	mov	r0, r4
   24c68:	pop	{r4, sl, fp, pc}
   24c6c:	bl	24b80 <ftello64@plt+0x13298>
   24c70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24c74:	add	fp, sp, #28
   24c78:	sub	sp, sp, #28
   24c7c:	cmp	r2, #37	; 0x25
   24c80:	str	r3, [sp, #12]
   24c84:	bcs	25198 <ftello64@plt+0x138b0>
   24c88:	ldr	sl, [fp, #8]
   24c8c:	mov	r4, r2
   24c90:	mov	r6, r1
   24c94:	mov	r5, r0
   24c98:	bl	11768 <__errno_location@plt>
   24c9c:	cmp	r6, #0
   24ca0:	add	r8, sp, #24
   24ca4:	mov	r7, r0
   24ca8:	mov	r0, #0
   24cac:	mov	r2, r4
   24cb0:	movne	r8, r6
   24cb4:	str	r0, [r7]
   24cb8:	mov	r0, r5
   24cbc:	mov	r1, r8
   24cc0:	bl	117ec <strtoimax@plt>
   24cc4:	str	r1, [sp, #20]
   24cc8:	str	r0, [sp, #16]
   24ccc:	ldr	r4, [r8]
   24cd0:	cmp	r4, r5
   24cd4:	beq	24d00 <ftello64@plt+0x13418>
   24cd8:	mov	r6, r0
   24cdc:	ldr	r0, [r7]
   24ce0:	mov	r9, r1
   24ce4:	cmp	r0, #0
   24ce8:	beq	24d40 <ftello64@plt+0x13458>
   24cec:	mov	r7, #4
   24cf0:	cmp	r0, #34	; 0x22
   24cf4:	bne	2518c <ftello64@plt+0x138a4>
   24cf8:	mov	r7, #1
   24cfc:	b	24d44 <ftello64@plt+0x1345c>
   24d00:	mov	r7, #4
   24d04:	cmp	sl, #0
   24d08:	beq	2518c <ftello64@plt+0x138a4>
   24d0c:	ldrb	r1, [r5]
   24d10:	cmp	r1, #0
   24d14:	beq	2518c <ftello64@plt+0x138a4>
   24d18:	mov	r0, sl
   24d1c:	bl	1175c <strchr@plt>
   24d20:	cmp	r0, #0
   24d24:	beq	2518c <ftello64@plt+0x138a4>
   24d28:	mov	r9, #0
   24d2c:	mov	r6, #1
   24d30:	mov	r7, #0
   24d34:	str	r9, [sp, #20]
   24d38:	str	r6, [sp, #16]
   24d3c:	b	24d4c <ftello64@plt+0x13464>
   24d40:	mov	r7, r0
   24d44:	cmp	sl, #0
   24d48:	beq	24df0 <ftello64@plt+0x13508>
   24d4c:	ldrb	r5, [r4]
   24d50:	cmp	r5, #0
   24d54:	beq	24df8 <ftello64@plt+0x13510>
   24d58:	mov	r0, sl
   24d5c:	mov	r1, r5
   24d60:	bl	1175c <strchr@plt>
   24d64:	cmp	r0, #0
   24d68:	beq	24e00 <ftello64@plt+0x13518>
   24d6c:	sub	r0, r5, #69	; 0x45
   24d70:	str	r7, [sp, #4]
   24d74:	mov	r1, #1
   24d78:	mov	r7, #1024	; 0x400
   24d7c:	cmp	r0, #21
   24d80:	str	r1, [sp, #8]
   24d84:	bhi	24d9c <ftello64@plt+0x134b4>
   24d88:	movw	r2, #35141	; 0x8945
   24d8c:	mov	r1, #1
   24d90:	movt	r2, #48	; 0x30
   24d94:	tst	r2, r1, lsl r0
   24d98:	bne	24db8 <ftello64@plt+0x134d0>
   24d9c:	sub	r0, r5, #103	; 0x67
   24da0:	cmp	r0, #13
   24da4:	bhi	24e10 <ftello64@plt+0x13528>
   24da8:	mov	r1, #1
   24dac:	movw	r2, #8273	; 0x2051
   24db0:	tst	r2, r1, lsl r0
   24db4:	beq	24e10 <ftello64@plt+0x13528>
   24db8:	ldr	r0, [fp, #8]
   24dbc:	mov	r1, #48	; 0x30
   24dc0:	bl	1175c <strchr@plt>
   24dc4:	cmp	r0, #0
   24dc8:	beq	24e10 <ftello64@plt+0x13528>
   24dcc:	ldrb	r0, [r4, #1]
   24dd0:	ldr	sl, [sp, #12]
   24dd4:	cmp	r0, #66	; 0x42
   24dd8:	cmpne	r0, #68	; 0x44
   24ddc:	bne	24ee4 <ftello64@plt+0x135fc>
   24de0:	mov	r0, #2
   24de4:	mov	r7, #1000	; 0x3e8
   24de8:	str	r0, [sp, #8]
   24dec:	b	24e14 <ftello64@plt+0x1352c>
   24df0:	ldr	r0, [sp, #12]
   24df4:	b	24e08 <ftello64@plt+0x13520>
   24df8:	ldr	sl, [sp, #12]
   24dfc:	b	25188 <ftello64@plt+0x138a0>
   24e00:	ldr	r0, [sp, #12]
   24e04:	orr	r7, r7, #2
   24e08:	stm	r0, {r6, r9}
   24e0c:	b	2518c <ftello64@plt+0x138a4>
   24e10:	ldr	sl, [sp, #12]
   24e14:	cmp	r5, #89	; 0x59
   24e18:	bgt	24e80 <ftello64@plt+0x13598>
   24e1c:	sub	r0, r5, #66	; 0x42
   24e20:	cmp	r0, #14
   24e24:	bhi	24f04 <ftello64@plt+0x1361c>
   24e28:	add	r1, pc, #0
   24e2c:	ldr	pc, [r1, r0, lsl #2]
   24e30:	andeq	r4, r2, ip, ror #28
   24e34:	andeq	r5, r2, ip, lsl r0
   24e38:	andeq	r5, r2, ip, lsl r0
   24e3c:	andeq	r5, r2, ip, lsr #32
   24e40:	andeq	r5, r2, ip, lsl r0
   24e44:	andeq	r4, r2, r0, ror #30
   24e48:	andeq	r5, r2, ip, lsl r0
   24e4c:	andeq	r5, r2, ip, lsl r0
   24e50:	andeq	r5, r2, ip, lsl r0
   24e54:	andeq	r4, r2, r8, lsl #31
   24e58:	andeq	r5, r2, ip, lsl r0
   24e5c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   24e60:	andeq	r5, r2, ip, lsl r0
   24e64:	andeq	r5, r2, ip, lsl r0
   24e68:	andeq	r5, r2, r4, asr r0
   24e6c:	cmn	r9, #1
   24e70:	ble	2507c <ftello64@plt+0x13794>
   24e74:	cmp	r9, #2097152	; 0x200000
   24e78:	blt	250a8 <ftello64@plt+0x137c0>
   24e7c:	b	25128 <ftello64@plt+0x13840>
   24e80:	cmp	r5, #115	; 0x73
   24e84:	bgt	24f3c <ftello64@plt+0x13654>
   24e88:	sub	r0, r5, #98	; 0x62
   24e8c:	cmp	r0, #11
   24e90:	bhi	24fec <ftello64@plt+0x13704>
   24e94:	add	r1, pc, #4
   24e98:	mov	r4, #0
   24e9c:	ldr	pc, [r1, r0, lsl #2]
   24ea0:	ldrdeq	r4, [r2], -r0
   24ea4:	andeq	r5, r2, ip, asr r1
   24ea8:	andeq	r5, r2, ip, lsl r0
   24eac:	andeq	r5, r2, ip, lsl r0
   24eb0:	andeq	r5, r2, ip, lsl r0
   24eb4:	andeq	r4, r2, r0, ror #30
   24eb8:	andeq	r5, r2, ip, lsl r0
   24ebc:	andeq	r5, r2, ip, lsl r0
   24ec0:	andeq	r5, r2, ip, lsl r0
   24ec4:	andeq	r4, r2, r8, lsl #31
   24ec8:	andeq	r5, r2, ip, lsl r0
   24ecc:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   24ed0:	cmn	r9, #1
   24ed4:	ble	250bc <ftello64@plt+0x137d4>
   24ed8:	cmp	r9, #4194304	; 0x400000
   24edc:	blt	250e8 <ftello64@plt+0x13800>
   24ee0:	b	25128 <ftello64@plt+0x13840>
   24ee4:	cmp	r0, #105	; 0x69
   24ee8:	bne	24e14 <ftello64@plt+0x1352c>
   24eec:	ldrb	r0, [r4, #2]
   24ef0:	mov	r1, #1
   24ef4:	cmp	r0, #66	; 0x42
   24ef8:	movweq	r1, #3
   24efc:	str	r1, [sp, #8]
   24f00:	b	24e14 <ftello64@plt+0x1352c>
   24f04:	cmp	r5, #84	; 0x54
   24f08:	beq	24fc4 <ftello64@plt+0x136dc>
   24f0c:	cmp	r5, #89	; 0x59
   24f10:	bne	2501c <ftello64@plt+0x13734>
   24f14:	mov	r4, #0
   24f18:	mvn	r6, #7
   24f1c:	add	r5, sp, #16
   24f20:	mov	r0, r5
   24f24:	mov	r1, r7
   24f28:	bl	251b8 <ftello64@plt+0x138d0>
   24f2c:	orr	r4, r0, r4
   24f30:	adds	r6, r6, #1
   24f34:	bcc	24f20 <ftello64@plt+0x13638>
   24f38:	b	2515c <ftello64@plt+0x13874>
   24f3c:	cmp	r5, #116	; 0x74
   24f40:	beq	24fc4 <ftello64@plt+0x136dc>
   24f44:	cmp	r5, #119	; 0x77
   24f48:	bne	2501c <ftello64@plt+0x13734>
   24f4c:	cmn	r9, #1
   24f50:	ble	250fc <ftello64@plt+0x13814>
   24f54:	cmp	r9, #1073741824	; 0x40000000
   24f58:	bge	25128 <ftello64@plt+0x13840>
   24f5c:	b	25144 <ftello64@plt+0x1385c>
   24f60:	mov	r4, #0
   24f64:	mvn	r6, #2
   24f68:	add	r5, sp, #16
   24f6c:	mov	r0, r5
   24f70:	mov	r1, r7
   24f74:	bl	251b8 <ftello64@plt+0x138d0>
   24f78:	orr	r4, r0, r4
   24f7c:	adds	r6, r6, #1
   24f80:	bcc	24f6c <ftello64@plt+0x13684>
   24f84:	b	2515c <ftello64@plt+0x13874>
   24f88:	add	r0, sp, #16
   24f8c:	mov	r1, r7
   24f90:	bl	251b8 <ftello64@plt+0x138d0>
   24f94:	mov	r4, r0
   24f98:	b	2515c <ftello64@plt+0x13874>
   24f9c:	mov	r4, #0
   24fa0:	mvn	r6, #1
   24fa4:	add	r5, sp, #16
   24fa8:	mov	r0, r5
   24fac:	mov	r1, r7
   24fb0:	bl	251b8 <ftello64@plt+0x138d0>
   24fb4:	orr	r4, r0, r4
   24fb8:	adds	r6, r6, #1
   24fbc:	bcc	24fa8 <ftello64@plt+0x136c0>
   24fc0:	b	2515c <ftello64@plt+0x13874>
   24fc4:	mov	r4, #0
   24fc8:	mvn	r6, #3
   24fcc:	add	r5, sp, #16
   24fd0:	mov	r0, r5
   24fd4:	mov	r1, r7
   24fd8:	bl	251b8 <ftello64@plt+0x138d0>
   24fdc:	orr	r4, r0, r4
   24fe0:	adds	r6, r6, #1
   24fe4:	bcc	24fd0 <ftello64@plt+0x136e8>
   24fe8:	b	2515c <ftello64@plt+0x13874>
   24fec:	cmp	r5, #90	; 0x5a
   24ff0:	bne	2501c <ftello64@plt+0x13734>
   24ff4:	mov	r4, #0
   24ff8:	mvn	r6, #6
   24ffc:	add	r5, sp, #16
   25000:	mov	r0, r5
   25004:	mov	r1, r7
   25008:	bl	251b8 <ftello64@plt+0x138d0>
   2500c:	orr	r4, r0, r4
   25010:	adds	r6, r6, #1
   25014:	bcc	25000 <ftello64@plt+0x13718>
   25018:	b	2515c <ftello64@plt+0x13874>
   2501c:	stm	sl, {r6, r9}
   25020:	ldr	r7, [sp, #4]
   25024:	orr	r7, r7, #2
   25028:	b	2518c <ftello64@plt+0x138a4>
   2502c:	mov	r4, #0
   25030:	mvn	r6, #5
   25034:	add	r5, sp, #16
   25038:	mov	r0, r5
   2503c:	mov	r1, r7
   25040:	bl	251b8 <ftello64@plt+0x138d0>
   25044:	orr	r4, r0, r4
   25048:	adds	r6, r6, #1
   2504c:	bcc	25038 <ftello64@plt+0x13750>
   25050:	b	2515c <ftello64@plt+0x13874>
   25054:	mov	r4, #0
   25058:	mvn	r6, #4
   2505c:	add	r5, sp, #16
   25060:	mov	r0, r5
   25064:	mov	r1, r7
   25068:	bl	251b8 <ftello64@plt+0x138d0>
   2506c:	orr	r4, r0, r4
   25070:	adds	r6, r6, #1
   25074:	bcc	25060 <ftello64@plt+0x13778>
   25078:	b	2515c <ftello64@plt+0x13874>
   2507c:	and	r0, r6, r9
   25080:	cmn	r0, #1
   25084:	beq	250a8 <ftello64@plt+0x137c0>
   25088:	mov	r0, #0
   2508c:	mov	r1, #-2147483648	; 0x80000000
   25090:	mov	r2, r6
   25094:	mov	r3, r9
   25098:	bl	26ee4 <ftello64@plt+0x155fc>
   2509c:	subs	r0, r0, #1024	; 0x400
   250a0:	sbcs	r0, r1, #0
   250a4:	blt	25128 <ftello64@plt+0x13840>
   250a8:	lsl	r0, r9, #10
   250ac:	lsl	r1, r6, #10
   250b0:	mov	r4, #0
   250b4:	orr	r0, r0, r6, lsr #22
   250b8:	b	25154 <ftello64@plt+0x1386c>
   250bc:	and	r0, r6, r9
   250c0:	cmn	r0, #1
   250c4:	beq	250e8 <ftello64@plt+0x13800>
   250c8:	mov	r0, #0
   250cc:	mov	r1, #-2147483648	; 0x80000000
   250d0:	mov	r2, r6
   250d4:	mov	r3, r9
   250d8:	bl	26ee4 <ftello64@plt+0x155fc>
   250dc:	subs	r0, r0, #512	; 0x200
   250e0:	sbcs	r0, r1, #0
   250e4:	blt	25128 <ftello64@plt+0x13840>
   250e8:	lsl	r0, r9, #9
   250ec:	lsl	r1, r6, #9
   250f0:	mov	r4, #0
   250f4:	orr	r0, r0, r6, lsr #23
   250f8:	b	25154 <ftello64@plt+0x1386c>
   250fc:	and	r0, r6, r9
   25100:	cmn	r0, #1
   25104:	beq	25144 <ftello64@plt+0x1385c>
   25108:	mov	r0, #0
   2510c:	mov	r1, #-2147483648	; 0x80000000
   25110:	mov	r2, r6
   25114:	mov	r3, r9
   25118:	bl	26ee4 <ftello64@plt+0x155fc>
   2511c:	subs	r0, r0, #2
   25120:	sbcs	r0, r1, #0
   25124:	bge	25144 <ftello64@plt+0x1385c>
   25128:	cmp	r9, #0
   2512c:	mvn	r0, #-2147483648	; 0x80000000
   25130:	mvn	r1, #0
   25134:	mov	r4, #1
   25138:	movmi	r0, #-2147483648	; 0x80000000
   2513c:	movwmi	r1, #0
   25140:	b	25154 <ftello64@plt+0x1386c>
   25144:	lsl	r0, r9, #1
   25148:	lsl	r1, r6, #1
   2514c:	mov	r4, #0
   25150:	orr	r0, r0, r6, lsr #31
   25154:	str	r1, [sp, #16]
   25158:	str	r0, [sp, #20]
   2515c:	ldr	r0, [r8]
   25160:	ldr	r2, [sp, #8]
   25164:	ldr	r7, [sp, #4]
   25168:	add	r1, r0, r2
   2516c:	orr	r7, r4, r7
   25170:	str	r1, [r8]
   25174:	ldrb	r0, [r0, r2]
   25178:	ldr	r6, [sp, #16]
   2517c:	ldr	r9, [sp, #20]
   25180:	cmp	r0, #0
   25184:	orrne	r7, r7, #2
   25188:	stm	sl, {r6, r9}
   2518c:	mov	r0, r7
   25190:	sub	sp, fp, #28
   25194:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25198:	movw	r0, #33808	; 0x8410
   2519c:	movw	r1, #33846	; 0x8436
   251a0:	movw	r3, #33862	; 0x8446
   251a4:	mov	r2, #85	; 0x55
   251a8:	movt	r0, #2
   251ac:	movt	r1, #2
   251b0:	movt	r3, #2
   251b4:	bl	118d0 <__assert_fail@plt>
   251b8:	push	{r4, r5, r6, r7, fp, lr}
   251bc:	add	fp, sp, #16
   251c0:	mov	r5, r1
   251c4:	mov	r4, r0
   251c8:	cmn	r1, #1
   251cc:	ble	251f4 <ftello64@plt+0x1390c>
   251d0:	ldrd	r6, [r4]
   251d4:	cmp	r5, #0
   251d8:	beq	252a0 <ftello64@plt+0x139b8>
   251dc:	cmn	r7, #1
   251e0:	ble	2522c <ftello64@plt+0x13944>
   251e4:	asr	r3, r5, #31
   251e8:	mvn	r0, #0
   251ec:	mvn	r1, #-2147483648	; 0x80000000
   251f0:	b	25214 <ftello64@plt+0x1392c>
   251f4:	ldrd	r6, [r4]
   251f8:	cmn	r7, #1
   251fc:	ble	2525c <ftello64@plt+0x13974>
   25200:	cmn	r5, #1
   25204:	beq	252a0 <ftello64@plt+0x139b8>
   25208:	asr	r3, r5, #31
   2520c:	mov	r0, #0
   25210:	mov	r1, #-2147483648	; 0x80000000
   25214:	mov	r2, r5
   25218:	bl	26ee4 <ftello64@plt+0x155fc>
   2521c:	subs	r0, r0, r6
   25220:	sbcs	r0, r1, r7
   25224:	blt	2527c <ftello64@plt+0x13994>
   25228:	b	252a0 <ftello64@plt+0x139b8>
   2522c:	and	r0, r6, r7
   25230:	cmn	r0, #1
   25234:	beq	25298 <ftello64@plt+0x139b0>
   25238:	mov	r0, #0
   2523c:	mov	r1, #-2147483648	; 0x80000000
   25240:	mov	r2, r6
   25244:	mov	r3, r7
   25248:	bl	26ee4 <ftello64@plt+0x155fc>
   2524c:	subs	r0, r0, r5
   25250:	sbcs	r0, r1, r5, asr #31
   25254:	blt	2527c <ftello64@plt+0x13994>
   25258:	b	252a0 <ftello64@plt+0x139b8>
   2525c:	asr	r3, r5, #31
   25260:	mvn	r0, #0
   25264:	mvn	r1, #-2147483648	; 0x80000000
   25268:	mov	r2, r5
   2526c:	bl	26ee4 <ftello64@plt+0x155fc>
   25270:	subs	r0, r6, r0
   25274:	sbcs	r0, r7, r1
   25278:	bge	252a0 <ftello64@plt+0x139b8>
   2527c:	cmp	r7, #0
   25280:	mvn	r1, #-2147483648	; 0x80000000
   25284:	mvn	r2, #0
   25288:	mov	r0, #1
   2528c:	movmi	r1, #-2147483648	; 0x80000000
   25290:	movwmi	r2, #0
   25294:	b	252b4 <ftello64@plt+0x139cc>
   25298:	mvn	r6, #0
   2529c:	mvn	r7, #0
   252a0:	umull	r2, r0, r6, r5
   252a4:	asr	r1, r5, #31
   252a8:	mla	r0, r6, r1, r0
   252ac:	mla	r1, r7, r5, r0
   252b0:	mov	r0, #0
   252b4:	str	r2, [r4]
   252b8:	str	r1, [r4, #4]
   252bc:	pop	{r4, r5, r6, r7, fp, pc}
   252c0:	clz	r2, r1
   252c4:	clz	r3, r0
   252c8:	lsr	r2, r2, #5
   252cc:	lsr	r3, r3, #5
   252d0:	orrs	r2, r3, r2
   252d4:	movwne	r1, #1
   252d8:	movwne	r0, #1
   252dc:	cmp	r1, #0
   252e0:	beq	25310 <ftello64@plt+0x13a28>
   252e4:	mvn	r2, #-2147483648	; 0x80000000
   252e8:	udiv	r2, r2, r1
   252ec:	cmp	r2, r0
   252f0:	bcs	25310 <ftello64@plt+0x13a28>
   252f4:	push	{fp, lr}
   252f8:	mov	fp, sp
   252fc:	bl	11768 <__errno_location@plt>
   25300:	mov	r1, #12
   25304:	str	r1, [r0]
   25308:	mov	r0, #0
   2530c:	pop	{fp, pc}
   25310:	b	114f8 <calloc@plt>
   25314:	cmp	r0, #0
   25318:	movweq	r0, #1
   2531c:	cmn	r0, #1
   25320:	ble	25328 <ftello64@plt+0x13a40>
   25324:	b	116cc <malloc@plt>
   25328:	push	{fp, lr}
   2532c:	mov	fp, sp
   25330:	bl	11768 <__errno_location@plt>
   25334:	mov	r1, #12
   25338:	str	r1, [r0]
   2533c:	mov	r0, #0
   25340:	pop	{fp, pc}
   25344:	push	{fp, lr}
   25348:	mov	fp, sp
   2534c:	cmp	r0, #0
   25350:	beq	2536c <ftello64@plt+0x13a84>
   25354:	cmp	r1, #0
   25358:	beq	25378 <ftello64@plt+0x13a90>
   2535c:	cmn	r1, #1
   25360:	ble	25380 <ftello64@plt+0x13a98>
   25364:	pop	{fp, lr}
   25368:	b	11630 <realloc@plt>
   2536c:	mov	r0, r1
   25370:	pop	{fp, lr}
   25374:	b	25314 <ftello64@plt+0x13a2c>
   25378:	bl	15074 <ftello64@plt+0x378c>
   2537c:	b	2538c <ftello64@plt+0x13aa4>
   25380:	bl	11768 <__errno_location@plt>
   25384:	mov	r1, #12
   25388:	str	r1, [r0]
   2538c:	mov	r0, #0
   25390:	pop	{fp, pc}
   25394:	cmp	r0, r1
   25398:	moveq	r0, #0
   2539c:	bxeq	lr
   253a0:	ldrb	r3, [r1]
   253a4:	ldrb	ip, [r0]
   253a8:	sub	r2, r3, #65	; 0x41
   253ac:	cmp	r2, #26
   253b0:	sub	r2, ip, #65	; 0x41
   253b4:	addcc	r3, r3, #32
   253b8:	cmp	r2, #26
   253bc:	addcc	ip, ip, #32
   253c0:	uxtb	r3, r3
   253c4:	uxtb	r2, ip
   253c8:	cmp	r2, #0
   253cc:	beq	253e0 <ftello64@plt+0x13af8>
   253d0:	add	r1, r1, #1
   253d4:	add	r0, r0, #1
   253d8:	cmp	r2, r3
   253dc:	beq	253a0 <ftello64@plt+0x13ab8>
   253e0:	sub	r0, r2, r3
   253e4:	bx	lr
   253e8:	push	{r4, r5, r6, sl, fp, lr}
   253ec:	add	fp, sp, #16
   253f0:	mov	r4, r0
   253f4:	bl	11690 <__fpending@plt>
   253f8:	mov	r5, r0
   253fc:	mov	r0, r4
   25400:	bl	1169c <ferror_unlocked@plt>
   25404:	mov	r6, r0
   25408:	mov	r0, r4
   2540c:	bl	25524 <ftello64@plt+0x13c3c>
   25410:	cmp	r6, #0
   25414:	beq	25434 <ftello64@plt+0x13b4c>
   25418:	mvn	r4, #0
   2541c:	cmp	r0, #0
   25420:	bne	25460 <ftello64@plt+0x13b78>
   25424:	bl	11768 <__errno_location@plt>
   25428:	mov	r1, #0
   2542c:	str	r1, [r0]
   25430:	b	25460 <ftello64@plt+0x13b78>
   25434:	cmp	r0, #0
   25438:	mov	r4, r0
   2543c:	mvnne	r4, #0
   25440:	cmp	r5, #0
   25444:	bne	25460 <ftello64@plt+0x13b78>
   25448:	cmp	r0, #0
   2544c:	beq	25460 <ftello64@plt+0x13b78>
   25450:	bl	11768 <__errno_location@plt>
   25454:	ldr	r0, [r0]
   25458:	subs	r4, r0, #9
   2545c:	mvnne	r4, #0
   25460:	mov	r0, r4
   25464:	pop	{r4, r5, r6, sl, fp, pc}
   25468:	push	{r4, r5, r6, r7, fp, lr}
   2546c:	add	fp, sp, #16
   25470:	mov	r4, r0
   25474:	ldr	r0, [r0, #4]
   25478:	mov	r5, r1
   2547c:	cmp	r0, r1
   25480:	bcs	254b0 <ftello64@plt+0x13bc8>
   25484:	mov	r6, r3
   25488:	cmp	r3, #0
   2548c:	beq	254b8 <ftello64@plt+0x13bd0>
   25490:	mvn	r0, #0
   25494:	udiv	r0, r0, r6
   25498:	cmp	r0, r5
   2549c:	bcs	254b8 <ftello64@plt+0x13bd0>
   254a0:	bl	11768 <__errno_location@plt>
   254a4:	mov	r1, #12
   254a8:	str	r1, [r0]
   254ac:	b	2551c <ftello64@plt+0x13c34>
   254b0:	str	r5, [r4]
   254b4:	b	25514 <ftello64@plt+0x13c2c>
   254b8:	ldr	r0, [r4, #8]
   254bc:	mul	r1, r6, r5
   254c0:	cmp	r0, r2
   254c4:	beq	254dc <ftello64@plt+0x13bf4>
   254c8:	bl	25344 <ftello64@plt+0x13a5c>
   254cc:	mov	r7, r0
   254d0:	cmp	r0, #0
   254d4:	bne	2550c <ftello64@plt+0x13c24>
   254d8:	b	2551c <ftello64@plt+0x13c34>
   254dc:	mov	r0, r1
   254e0:	bl	25314 <ftello64@plt+0x13a2c>
   254e4:	cmp	r0, #0
   254e8:	beq	2551c <ftello64@plt+0x13c34>
   254ec:	ldr	r1, [r4, #8]
   254f0:	mov	r7, r0
   254f4:	cmp	r1, #0
   254f8:	beq	2550c <ftello64@plt+0x13c24>
   254fc:	ldr	r0, [r4]
   25500:	mul	r2, r0, r6
   25504:	mov	r0, r7
   25508:	bl	115c4 <memcpy@plt>
   2550c:	str	r5, [r4]
   25510:	stmib	r4, {r5, r7}
   25514:	mov	r0, #1
   25518:	pop	{r4, r5, r6, r7, fp, pc}
   2551c:	mov	r0, #0
   25520:	pop	{r4, r5, r6, r7, fp, pc}
   25524:	push	{r4, r5, r6, sl, fp, lr}
   25528:	add	fp, sp, #16
   2552c:	sub	sp, sp, #8
   25530:	mov	r4, r0
   25534:	bl	117c8 <fileno@plt>
   25538:	cmn	r0, #1
   2553c:	ble	255b0 <ftello64@plt+0x13cc8>
   25540:	mov	r0, r4
   25544:	bl	116f0 <__freading@plt>
   25548:	cmp	r0, #0
   2554c:	beq	25578 <ftello64@plt+0x13c90>
   25550:	mov	r0, r4
   25554:	bl	117c8 <fileno@plt>
   25558:	mov	r1, #1
   2555c:	mov	r2, #0
   25560:	mov	r3, #0
   25564:	str	r1, [sp]
   25568:	bl	1166c <lseek64@plt>
   2556c:	and	r0, r0, r1
   25570:	cmn	r0, #1
   25574:	beq	255b0 <ftello64@plt+0x13cc8>
   25578:	mov	r0, r4
   2557c:	bl	255c0 <ftello64@plt+0x13cd8>
   25580:	cmp	r0, #0
   25584:	beq	255b0 <ftello64@plt+0x13cc8>
   25588:	bl	11768 <__errno_location@plt>
   2558c:	ldr	r6, [r0]
   25590:	mov	r5, r0
   25594:	mov	r0, r4
   25598:	bl	117f8 <fclose@plt>
   2559c:	cmp	r6, #0
   255a0:	strne	r6, [r5]
   255a4:	mvnne	r0, #0
   255a8:	sub	sp, fp, #16
   255ac:	pop	{r4, r5, r6, sl, fp, pc}
   255b0:	mov	r0, r4
   255b4:	sub	sp, fp, #16
   255b8:	pop	{r4, r5, r6, sl, fp, lr}
   255bc:	b	117f8 <fclose@plt>
   255c0:	push	{r4, sl, fp, lr}
   255c4:	add	fp, sp, #8
   255c8:	sub	sp, sp, #8
   255cc:	mov	r4, r0
   255d0:	cmp	r0, #0
   255d4:	beq	2560c <ftello64@plt+0x13d24>
   255d8:	mov	r0, r4
   255dc:	bl	116f0 <__freading@plt>
   255e0:	cmp	r0, #0
   255e4:	beq	2560c <ftello64@plt+0x13d24>
   255e8:	ldrb	r0, [r4, #1]
   255ec:	tst	r0, #1
   255f0:	beq	2560c <ftello64@plt+0x13d24>
   255f4:	mov	r0, #1
   255f8:	mov	r2, #0
   255fc:	mov	r3, #0
   25600:	str	r0, [sp]
   25604:	mov	r0, r4
   25608:	bl	2561c <ftello64@plt+0x13d34>
   2560c:	mov	r0, r4
   25610:	sub	sp, fp, #8
   25614:	pop	{r4, sl, fp, lr}
   25618:	b	11570 <fflush@plt>
   2561c:	push	{r4, r5, r6, r7, fp, lr}
   25620:	add	fp, sp, #16
   25624:	sub	sp, sp, #8
   25628:	mov	r4, r0
   2562c:	ldr	r0, [r0, #4]
   25630:	mov	r5, r3
   25634:	mov	r6, r2
   25638:	ldr	r1, [r4, #8]
   2563c:	cmp	r1, r0
   25640:	bne	2565c <ftello64@plt+0x13d74>
   25644:	ldrd	r0, [r4, #16]
   25648:	cmp	r1, r0
   2564c:	bne	2565c <ftello64@plt+0x13d74>
   25650:	ldr	r0, [r4, #36]	; 0x24
   25654:	cmp	r0, #0
   25658:	beq	25674 <ftello64@plt+0x13d8c>
   2565c:	mov	r0, r4
   25660:	mov	r2, r6
   25664:	mov	r3, r5
   25668:	sub	sp, fp, #16
   2566c:	pop	{r4, r5, r6, r7, fp, lr}
   25670:	b	11810 <fseeko64@plt>
   25674:	ldr	r7, [fp, #8]
   25678:	mov	r0, r4
   2567c:	bl	117c8 <fileno@plt>
   25680:	mov	r2, r6
   25684:	mov	r3, r5
   25688:	str	r7, [sp]
   2568c:	bl	1166c <lseek64@plt>
   25690:	and	r2, r0, r1
   25694:	cmn	r2, #1
   25698:	beq	256b4 <ftello64@plt+0x13dcc>
   2569c:	strd	r0, [r4, #80]	; 0x50
   256a0:	ldr	r0, [r4]
   256a4:	bic	r0, r0, #16
   256a8:	str	r0, [r4]
   256ac:	mov	r0, #0
   256b0:	b	256b8 <ftello64@plt+0x13dd0>
   256b4:	mvn	r0, #0
   256b8:	sub	sp, fp, #16
   256bc:	pop	{r4, r5, r6, r7, fp, pc}
   256c0:	push	{fp, lr}
   256c4:	mov	fp, sp
   256c8:	mov	r0, #14
   256cc:	bl	1184c <nl_langinfo@plt>
   256d0:	movw	r1, #29544	; 0x7368
   256d4:	cmp	r0, #0
   256d8:	movt	r1, #2
   256dc:	movne	r1, r0
   256e0:	movw	r0, #33940	; 0x8494
   256e4:	ldrb	r2, [r1]
   256e8:	movt	r0, #2
   256ec:	cmp	r2, #0
   256f0:	movne	r0, r1
   256f4:	pop	{fp, pc}
   256f8:	push	{r4, r5, r6, r7, fp, lr}
   256fc:	add	fp, sp, #16
   25700:	mov	r4, r0
   25704:	ldrb	r0, [r0, #16]
   25708:	cmp	r0, #0
   2570c:	popne	{r4, r5, r6, r7, fp, pc}
   25710:	ldrb	r0, [r4, #4]
   25714:	ldr	r5, [r4, #20]
   25718:	cmp	r0, #0
   2571c:	beq	2576c <ftello64@plt+0x13e84>
   25720:	ldr	r0, [r4]
   25724:	add	r6, r4, #8
   25728:	add	r7, r4, #32
   2572c:	mov	r1, r5
   25730:	mov	r3, r6
   25734:	sub	r2, r0, r5
   25738:	mov	r0, r7
   2573c:	bl	25930 <ftello64@plt+0x14048>
   25740:	cmn	r0, #2
   25744:	str	r0, [r4, #24]
   25748:	beq	257e8 <ftello64@plt+0x13f00>
   2574c:	cmp	r0, #0
   25750:	beq	257a4 <ftello64@plt+0x13ebc>
   25754:	cmn	r0, #1
   25758:	bne	257c8 <ftello64@plt+0x13ee0>
   2575c:	mov	r0, #0
   25760:	strb	r0, [r4, #28]
   25764:	mov	r0, #1
   25768:	b	257fc <ftello64@plt+0x13f14>
   2576c:	ldrb	r0, [r5]
   25770:	movw	r2, #34144	; 0x8560
   25774:	movt	r2, #2
   25778:	ubfx	r1, r0, #5, #3
   2577c:	ldr	r1, [r2, r1, lsl #2]
   25780:	and	r2, r0, #31
   25784:	mov	r0, #1
   25788:	tst	r1, r0, lsl r2
   2578c:	beq	2580c <ftello64@plt+0x13f24>
   25790:	str	r0, [r4, #24]
   25794:	ldrb	r1, [r5]
   25798:	strb	r0, [r4, #28]
   2579c:	str	r1, [r4, #32]
   257a0:	b	25800 <ftello64@plt+0x13f18>
   257a4:	mov	r0, #1
   257a8:	str	r0, [r4, #24]
   257ac:	ldr	r0, [r4, #20]
   257b0:	ldrb	r0, [r0]
   257b4:	cmp	r0, #0
   257b8:	bne	25828 <ftello64@plt+0x13f40>
   257bc:	ldr	r0, [r7]
   257c0:	cmp	r0, #0
   257c4:	bne	25840 <ftello64@plt+0x13f58>
   257c8:	mov	r0, #1
   257cc:	strb	r0, [r4, #28]
   257d0:	mov	r0, r6
   257d4:	bl	115f4 <mbsinit@plt>
   257d8:	cmp	r0, #0
   257dc:	movne	r0, #0
   257e0:	strbne	r0, [r4, #4]
   257e4:	b	25800 <ftello64@plt+0x13f18>
   257e8:	mov	r0, #0
   257ec:	strb	r0, [r4, #28]
   257f0:	ldr	r0, [r4]
   257f4:	ldr	r1, [r4, #20]
   257f8:	sub	r0, r0, r1
   257fc:	str	r0, [r4, #24]
   25800:	mov	r0, #1
   25804:	strb	r0, [r4, #16]
   25808:	pop	{r4, r5, r6, r7, fp, pc}
   2580c:	add	r0, r4, #8
   25810:	bl	115f4 <mbsinit@plt>
   25814:	cmp	r0, #0
   25818:	beq	25858 <ftello64@plt+0x13f70>
   2581c:	mov	r0, #1
   25820:	strb	r0, [r4, #4]
   25824:	b	25720 <ftello64@plt+0x13e38>
   25828:	movw	r0, #34030	; 0x84ee
   2582c:	movw	r1, #33969	; 0x84b1
   25830:	movw	r3, #33984	; 0x84c0
   25834:	mov	r2, #162	; 0xa2
   25838:	movt	r0, #2
   2583c:	b	2586c <ftello64@plt+0x13f84>
   25840:	movw	r0, #34053	; 0x8505
   25844:	movw	r1, #33969	; 0x84b1
   25848:	movw	r3, #33984	; 0x84c0
   2584c:	mov	r2, #163	; 0xa3
   25850:	movt	r0, #2
   25854:	b	2586c <ftello64@plt+0x13f84>
   25858:	movw	r0, #33946	; 0x849a
   2585c:	movw	r1, #33969	; 0x84b1
   25860:	movw	r3, #33984	; 0x84c0
   25864:	mov	r2, #135	; 0x87
   25868:	movt	r0, #2
   2586c:	movt	r1, #2
   25870:	movt	r3, #2
   25874:	bl	118d0 <__assert_fail@plt>
   25878:	ldr	r3, [r0, #20]
   2587c:	ldr	r2, [r0]
   25880:	add	r3, r3, r1
   25884:	add	r1, r2, r1
   25888:	str	r3, [r0, #20]
   2588c:	str	r1, [r0]
   25890:	bx	lr
   25894:	push	{r4, r5, r6, sl, fp, lr}
   25898:	add	fp, sp, #16
   2589c:	mov	r4, r0
   258a0:	ldr	r0, [r1]
   258a4:	mov	r5, r1
   258a8:	str	r0, [r4]
   258ac:	add	r0, r4, #8
   258b0:	ldrb	r1, [r1, #4]
   258b4:	cmp	r1, #0
   258b8:	strb	r1, [r4, #4]
   258bc:	beq	258d0 <ftello64@plt+0x13fe8>
   258c0:	ldr	r1, [r5, #8]
   258c4:	ldr	r2, [r5, #12]
   258c8:	stm	r0, {r1, r2}
   258cc:	b	258dc <ftello64@plt+0x13ff4>
   258d0:	mov	r1, #0
   258d4:	str	r1, [r0]
   258d8:	str	r1, [r0, #4]
   258dc:	ldrb	r0, [r5, #16]
   258e0:	strb	r0, [r4, #16]
   258e4:	add	r0, r5, #36	; 0x24
   258e8:	ldr	r1, [r5, #20]
   258ec:	cmp	r1, r0
   258f0:	beq	258fc <ftello64@plt+0x14014>
   258f4:	mov	r6, r1
   258f8:	b	2590c <ftello64@plt+0x14024>
   258fc:	ldr	r2, [r5, #24]
   25900:	add	r6, r4, #36	; 0x24
   25904:	mov	r0, r6
   25908:	bl	115c4 <memcpy@plt>
   2590c:	str	r6, [r4, #20]
   25910:	ldr	r0, [r5, #24]
   25914:	str	r0, [r4, #24]
   25918:	ldrb	r0, [r5, #28]
   2591c:	strb	r0, [r4, #28]
   25920:	cmp	r0, #0
   25924:	ldrne	r0, [r5, #32]
   25928:	strne	r0, [r4, #32]
   2592c:	pop	{r4, r5, r6, sl, fp, pc}
   25930:	push	{r4, r5, r6, r7, fp, lr}
   25934:	add	fp, sp, #16
   25938:	sub	sp, sp, #8
   2593c:	cmp	r0, #0
   25940:	add	r5, sp, #4
   25944:	mov	r7, r2
   25948:	mov	r4, r1
   2594c:	movne	r5, r0
   25950:	mov	r0, r5
   25954:	bl	116a8 <mbrtowc@plt>
   25958:	mov	r6, r0
   2595c:	cmp	r7, #0
   25960:	beq	25988 <ftello64@plt+0x140a0>
   25964:	cmn	r6, #2
   25968:	bcc	25988 <ftello64@plt+0x140a0>
   2596c:	mov	r0, #0
   25970:	bl	26bec <ftello64@plt+0x15304>
   25974:	cmp	r0, #0
   25978:	bne	25988 <ftello64@plt+0x140a0>
   2597c:	ldrb	r0, [r4]
   25980:	mov	r6, #1
   25984:	str	r0, [r5]
   25988:	mov	r0, r6
   2598c:	sub	sp, fp, #16
   25990:	pop	{r4, r5, r6, r7, fp, pc}
   25994:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25998:	add	fp, sp, #28
   2599c:	sub	sp, sp, #308	; 0x134
   259a0:	mov	r7, r1
   259a4:	mov	sl, r0
   259a8:	bl	11678 <__ctype_get_mb_cur_max@plt>
   259ac:	cmp	r0, #2
   259b0:	bcc	25d3c <ftello64@plt+0x14454>
   259b4:	mov	r4, #0
   259b8:	sub	r0, fp, #88	; 0x58
   259bc:	str	r4, [fp, #-80]	; 0xffffffb0
   259c0:	str	r4, [fp, #-84]	; 0xffffffac
   259c4:	strb	r4, [fp, #-76]	; 0xffffffb4
   259c8:	strb	r4, [fp, #-88]	; 0xffffffa8
   259cc:	str	r7, [fp, #-72]	; 0xffffffb8
   259d0:	bl	263cc <ftello64@plt+0x14ae4>
   259d4:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   259d8:	cmp	r0, #0
   259dc:	beq	259ec <ftello64@plt+0x14104>
   259e0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   259e4:	cmp	r0, #0
   259e8:	beq	25e58 <ftello64@plt+0x14570>
   259ec:	add	r0, sp, #136	; 0x88
   259f0:	str	r4, [fp, #-136]	; 0xffffff78
   259f4:	str	r4, [fp, #-140]	; 0xffffff74
   259f8:	str	r7, [fp, #-128]	; 0xffffff80
   259fc:	strb	r4, [fp, #-132]	; 0xffffff7c
   25a00:	str	r7, [sp, #12]
   25a04:	strb	r4, [fp, #-144]	; 0xffffff70
   25a08:	str	r4, [sp, #144]	; 0x90
   25a0c:	str	r4, [sp, #140]	; 0x8c
   25a10:	str	sl, [sp, #152]	; 0x98
   25a14:	strb	r4, [sp, #148]	; 0x94
   25a18:	strb	r4, [sp, #136]	; 0x88
   25a1c:	bl	263cc <ftello64@plt+0x14ae4>
   25a20:	ldrb	r0, [sp, #160]	; 0xa0
   25a24:	cmp	r0, #0
   25a28:	beq	25a38 <ftello64@plt+0x14150>
   25a2c:	ldr	r0, [sp, #164]	; 0xa4
   25a30:	cmp	r0, #0
   25a34:	beq	25e64 <ftello64@plt+0x1457c>
   25a38:	add	r0, sp, #24
   25a3c:	mov	r5, #0
   25a40:	sub	r7, fp, #144	; 0x90
   25a44:	mov	r1, #0
   25a48:	mov	r6, #0
   25a4c:	mov	r9, #0
   25a50:	add	r0, r0, #4
   25a54:	str	r0, [sp, #8]
   25a58:	mov	r0, #1
   25a5c:	str	r0, [sp, #16]
   25a60:	add	r0, r9, r9, lsl #2
   25a64:	mov	r8, r6
   25a68:	cmp	r6, r0
   25a6c:	bcc	25b1c <ftello64@plt+0x14234>
   25a70:	ldr	r0, [sp, #16]
   25a74:	tst	r0, #1
   25a78:	beq	25b1c <ftello64@plt+0x14234>
   25a7c:	cmp	r9, #10
   25a80:	bcc	25b1c <ftello64@plt+0x14234>
   25a84:	subs	r0, r8, r1
   25a88:	beq	25acc <ftello64@plt+0x141e4>
   25a8c:	sub	r6, r1, r8
   25a90:	mov	r0, r7
   25a94:	bl	263cc <ftello64@plt+0x14ae4>
   25a98:	ldrb	r0, [fp, #-120]	; 0xffffff88
   25a9c:	cmp	r0, #0
   25aa0:	beq	25ab0 <ftello64@plt+0x141c8>
   25aa4:	ldr	r0, [fp, #-116]	; 0xffffff8c
   25aa8:	cmp	r0, #0
   25aac:	beq	25acc <ftello64@plt+0x141e4>
   25ab0:	strb	r5, [fp, #-132]	; 0xffffff7c
   25ab4:	adds	r6, r6, #1
   25ab8:	ldr	r0, [fp, #-128]	; 0xffffff80
   25abc:	ldr	r1, [fp, #-124]	; 0xffffff84
   25ac0:	add	r0, r0, r1
   25ac4:	str	r0, [fp, #-128]	; 0xffffff80
   25ac8:	bcc	25a90 <ftello64@plt+0x141a8>
   25acc:	mov	r0, r7
   25ad0:	bl	263cc <ftello64@plt+0x14ae4>
   25ad4:	ldrb	r0, [fp, #-120]	; 0xffffff88
   25ad8:	cmp	r0, #0
   25adc:	beq	25b18 <ftello64@plt+0x14230>
   25ae0:	ldr	r0, [fp, #-116]	; 0xffffff8c
   25ae4:	mov	r1, r8
   25ae8:	cmp	r0, #0
   25aec:	bne	25b1c <ftello64@plt+0x14234>
   25af0:	ldr	r1, [sp, #12]
   25af4:	mov	r0, sl
   25af8:	add	r2, sp, #80	; 0x50
   25afc:	bl	25e8c <ftello64@plt+0x145a4>
   25b00:	mov	r1, #0
   25b04:	cmp	r0, #0
   25b08:	str	r1, [sp, #16]
   25b0c:	mov	r1, r8
   25b10:	beq	25b1c <ftello64@plt+0x14234>
   25b14:	b	25e80 <ftello64@plt+0x14598>
   25b18:	mov	r1, r8
   25b1c:	ldrb	r0, [sp, #160]	; 0xa0
   25b20:	add	r6, r8, #1
   25b24:	str	r1, [sp, #20]
   25b28:	cmp	r0, #0
   25b2c:	ldrbne	r0, [fp, #-64]	; 0xffffffc0
   25b30:	cmpne	r0, #0
   25b34:	bne	25b60 <ftello64@plt+0x14278>
   25b38:	ldr	r2, [sp, #156]	; 0x9c
   25b3c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   25b40:	cmp	r2, r0
   25b44:	bne	25cf8 <ftello64@plt+0x14410>
   25b48:	ldr	r1, [fp, #-72]	; 0xffffffb8
   25b4c:	ldr	r0, [sp, #152]	; 0x98
   25b50:	bl	11744 <bcmp@plt>
   25b54:	cmp	r0, #0
   25b58:	bne	25cf8 <ftello64@plt+0x14410>
   25b5c:	b	25b70 <ftello64@plt+0x14288>
   25b60:	ldr	r0, [fp, #-60]	; 0xffffffc4
   25b64:	ldr	r1, [sp, #164]	; 0xa4
   25b68:	cmp	r1, r0
   25b6c:	bne	25cf8 <ftello64@plt+0x14410>
   25b70:	str	r9, [sp, #4]
   25b74:	add	r1, sp, #136	; 0x88
   25b78:	add	r0, sp, #80	; 0x50
   25b7c:	mov	ip, #0
   25b80:	ldm	r1!, {r2, r3, r5, r6}
   25b84:	stmia	r0!, {r2, r3, r5, r6}
   25b88:	ldm	r1!, {r2, r3, r4, r5, r6}
   25b8c:	stmia	r0!, {r2, r3, r4, r5, r6}
   25b90:	ldm	r1, {r2, r3, r4, r5, r6}
   25b94:	stm	r0, {r2, r3, r4, r5, r6}
   25b98:	strb	ip, [sp, #92]	; 0x5c
   25b9c:	mov	r4, #0
   25ba0:	ldr	r0, [sp, #12]
   25ba4:	ldr	r1, [sp, #100]	; 0x64
   25ba8:	str	r0, [sp, #40]	; 0x28
   25bac:	ldr	r0, [sp, #96]	; 0x60
   25bb0:	strb	ip, [sp, #24]
   25bb4:	add	r0, r0, r1
   25bb8:	str	r0, [sp, #96]	; 0x60
   25bbc:	ldr	r0, [sp, #8]
   25bc0:	str	ip, [r0]
   25bc4:	str	ip, [r0, #4]
   25bc8:	add	r0, sp, #24
   25bcc:	strb	ip, [sp, #36]	; 0x24
   25bd0:	bl	263cc <ftello64@plt+0x14ae4>
   25bd4:	ldrb	r0, [sp, #48]	; 0x30
   25bd8:	cmp	r0, #0
   25bdc:	beq	25bec <ftello64@plt+0x14304>
   25be0:	ldr	r0, [sp, #52]	; 0x34
   25be4:	cmp	r0, #0
   25be8:	beq	25e88 <ftello64@plt+0x145a0>
   25bec:	strb	r4, [sp, #36]	; 0x24
   25bf0:	ldr	r0, [sp, #40]	; 0x28
   25bf4:	ldr	r1, [sp, #44]	; 0x2c
   25bf8:	add	r0, r0, r1
   25bfc:	str	r0, [sp, #40]	; 0x28
   25c00:	add	r0, sp, #24
   25c04:	bl	263cc <ftello64@plt+0x14ae4>
   25c08:	ldrb	r0, [sp, #48]	; 0x30
   25c0c:	add	r5, sp, #80	; 0x50
   25c10:	cmp	r0, #0
   25c14:	beq	25c24 <ftello64@plt+0x1433c>
   25c18:	ldr	r0, [sp, #52]	; 0x34
   25c1c:	cmp	r0, #0
   25c20:	beq	25e70 <ftello64@plt+0x14588>
   25c24:	add	r6, r8, #2
   25c28:	mov	r0, r5
   25c2c:	bl	263cc <ftello64@plt+0x14ae4>
   25c30:	ldr	r0, [sp, #108]	; 0x6c
   25c34:	ldrb	r1, [sp, #104]	; 0x68
   25c38:	cmp	r0, #0
   25c3c:	bne	25c48 <ftello64@plt+0x14360>
   25c40:	cmp	r1, #0
   25c44:	bne	25e60 <ftello64@plt+0x14578>
   25c48:	cmp	r1, #0
   25c4c:	ldrbne	r1, [sp, #48]	; 0x30
   25c50:	cmpne	r1, #0
   25c54:	bne	25c90 <ftello64@plt+0x143a8>
   25c58:	ldr	r4, [sp, #100]	; 0x64
   25c5c:	ldr	r0, [sp, #44]	; 0x2c
   25c60:	cmp	r4, r0
   25c64:	bne	25cf0 <ftello64@plt+0x14408>
   25c68:	ldr	r8, [sp, #40]	; 0x28
   25c6c:	ldr	r9, [sp, #96]	; 0x60
   25c70:	mov	r2, r4
   25c74:	mov	r0, r9
   25c78:	mov	r1, r8
   25c7c:	bl	11744 <bcmp@plt>
   25c80:	cmp	r0, #0
   25c84:	mov	r0, r4
   25c88:	beq	25cac <ftello64@plt+0x143c4>
   25c8c:	b	25cf0 <ftello64@plt+0x14408>
   25c90:	ldr	r1, [sp, #52]	; 0x34
   25c94:	cmp	r0, r1
   25c98:	bne	25cf0 <ftello64@plt+0x14408>
   25c9c:	ldr	r8, [sp, #40]	; 0x28
   25ca0:	ldr	r4, [sp, #44]	; 0x2c
   25ca4:	ldr	r9, [sp, #96]	; 0x60
   25ca8:	ldr	r0, [sp, #100]	; 0x64
   25cac:	mov	r1, #0
   25cb0:	add	r0, r9, r0
   25cb4:	strb	r1, [sp, #92]	; 0x5c
   25cb8:	str	r0, [sp, #96]	; 0x60
   25cbc:	add	r0, r8, r4
   25cc0:	strb	r1, [sp, #36]	; 0x24
   25cc4:	str	r0, [sp, #40]	; 0x28
   25cc8:	add	r0, sp, #24
   25ccc:	bl	263cc <ftello64@plt+0x14ae4>
   25cd0:	ldrb	r0, [sp, #48]	; 0x30
   25cd4:	add	r6, r6, #1
   25cd8:	cmp	r0, #0
   25cdc:	beq	25c28 <ftello64@plt+0x14340>
   25ce0:	ldr	r0, [sp, #52]	; 0x34
   25ce4:	cmp	r0, #0
   25ce8:	bne	25c28 <ftello64@plt+0x14340>
   25cec:	b	25e70 <ftello64@plt+0x14588>
   25cf0:	ldr	r9, [sp, #4]
   25cf4:	mov	r5, #0
   25cf8:	mov	r4, #0
   25cfc:	add	r9, r9, #1
   25d00:	strb	r4, [sp, #148]	; 0x94
   25d04:	ldr	r0, [sp, #152]	; 0x98
   25d08:	ldr	r1, [sp, #156]	; 0x9c
   25d0c:	add	r0, r0, r1
   25d10:	str	r0, [sp, #152]	; 0x98
   25d14:	add	r0, sp, #136	; 0x88
   25d18:	bl	263cc <ftello64@plt+0x14ae4>
   25d1c:	ldrb	r0, [sp, #160]	; 0xa0
   25d20:	ldr	r1, [sp, #20]
   25d24:	cmp	r0, #0
   25d28:	beq	25a60 <ftello64@plt+0x14178>
   25d2c:	ldr	r0, [sp, #164]	; 0xa4
   25d30:	cmp	r0, #0
   25d34:	bne	25a60 <ftello64@plt+0x14178>
   25d38:	b	25e64 <ftello64@plt+0x1457c>
   25d3c:	ldrb	r5, [r7]
   25d40:	cmp	r5, #0
   25d44:	beq	25e58 <ftello64@plt+0x14570>
   25d48:	ldrb	r9, [sl]
   25d4c:	cmp	r9, #0
   25d50:	beq	25e60 <ftello64@plt+0x14578>
   25d54:	mov	lr, #1
   25d58:	mov	ip, #0
   25d5c:	mov	r3, r7
   25d60:	mov	r6, #0
   25d64:	mov	r8, #0
   25d68:	add	r0, r8, r8, lsl #2
   25d6c:	cmp	r6, r0
   25d70:	bcc	25e00 <ftello64@plt+0x14518>
   25d74:	tst	lr, #1
   25d78:	beq	25e00 <ftello64@plt+0x14518>
   25d7c:	cmp	r8, #10
   25d80:	bcc	25e00 <ftello64@plt+0x14518>
   25d84:	cmp	r3, #0
   25d88:	beq	25dc8 <ftello64@plt+0x144e0>
   25d8c:	sub	r1, r6, ip
   25d90:	mov	r0, r3
   25d94:	str	r6, [sp, #20]
   25d98:	mov	r6, r5
   25d9c:	mov	r4, lr
   25da0:	mov	r5, r3
   25da4:	bl	11804 <strnlen@plt>
   25da8:	mov	r3, r5
   25dac:	mov	r5, r6
   25db0:	ldr	r6, [sp, #20]
   25db4:	mov	lr, r4
   25db8:	ldrb	r0, [r3, r0]!
   25dbc:	mov	ip, r6
   25dc0:	cmp	r0, #0
   25dc4:	bne	25e00 <ftello64@plt+0x14518>
   25dc8:	mov	r0, r7
   25dcc:	mov	r4, ip
   25dd0:	bl	11750 <strlen@plt>
   25dd4:	mov	r2, r0
   25dd8:	mov	r0, sl
   25ddc:	mov	r1, r7
   25de0:	sub	r3, fp, #88	; 0x58
   25de4:	bl	26284 <ftello64@plt+0x1499c>
   25de8:	cmp	r0, #0
   25dec:	bne	25e78 <ftello64@plt+0x14590>
   25df0:	ldrb	r9, [sl]
   25df4:	mov	lr, #0
   25df8:	mov	r3, #0
   25dfc:	mov	ip, r4
   25e00:	uxtb	r0, r9
   25e04:	cmp	r0, r5
   25e08:	bne	25e3c <ftello64@plt+0x14554>
   25e0c:	mov	r0, #1
   25e10:	ldrb	r1, [r7, r0]
   25e14:	cmp	r1, #0
   25e18:	beq	25e58 <ftello64@plt+0x14570>
   25e1c:	ldrb	r2, [sl, r0]
   25e20:	cmp	r2, #0
   25e24:	beq	25e60 <ftello64@plt+0x14578>
   25e28:	add	r0, r0, #1
   25e2c:	cmp	r2, r1
   25e30:	beq	25e10 <ftello64@plt+0x14528>
   25e34:	add	r6, r6, r0
   25e38:	b	25e40 <ftello64@plt+0x14558>
   25e3c:	add	r6, r6, #1
   25e40:	ldrb	r9, [sl, #1]!
   25e44:	add	r8, r8, #1
   25e48:	mov	r4, #0
   25e4c:	cmp	r9, #0
   25e50:	bne	25d68 <ftello64@plt+0x14480>
   25e54:	b	25e64 <ftello64@plt+0x1457c>
   25e58:	mov	r4, sl
   25e5c:	b	25e64 <ftello64@plt+0x1457c>
   25e60:	mov	r4, #0
   25e64:	mov	r0, r4
   25e68:	sub	sp, fp, #28
   25e6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25e70:	ldr	r4, [sp, #152]	; 0x98
   25e74:	b	25e64 <ftello64@plt+0x1457c>
   25e78:	ldr	r4, [fp, #-88]	; 0xffffffa8
   25e7c:	b	25e64 <ftello64@plt+0x1457c>
   25e80:	ldr	r4, [sp, #80]	; 0x50
   25e84:	b	25e64 <ftello64@plt+0x1457c>
   25e88:	bl	118ac <abort@plt>
   25e8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25e90:	add	fp, sp, #28
   25e94:	sub	sp, sp, #132	; 0x84
   25e98:	mov	r4, r0
   25e9c:	mov	r0, r1
   25ea0:	mov	r8, r2
   25ea4:	mov	r7, r1
   25ea8:	bl	26d9c <ftello64@plt+0x154b4>
   25eac:	mov	sl, r0
   25eb0:	movw	r0, #47662	; 0xba2e
   25eb4:	mov	r5, #0
   25eb8:	movt	r0, #744	; 0x2e8
   25ebc:	cmp	sl, r0
   25ec0:	bhi	26274 <ftello64@plt+0x1498c>
   25ec4:	mov	r0, #44	; 0x2c
   25ec8:	mul	r0, sl, r0
   25ecc:	cmp	r0, #4016	; 0xfb0
   25ed0:	bhi	25ef0 <ftello64@plt+0x14608>
   25ed4:	add	r0, r0, #22
   25ed8:	bic	r0, r0, #7
   25edc:	sub	r0, sp, r0
   25ee0:	add	r1, r0, #15
   25ee4:	bic	r9, r1, #15
   25ee8:	mov	sp, r0
   25eec:	b	25ef8 <ftello64@plt+0x14610>
   25ef0:	bl	26c58 <ftello64@plt+0x15370>
   25ef4:	mov	r9, r0
   25ef8:	cmp	r9, #0
   25efc:	beq	26274 <ftello64@plt+0x1498c>
   25f00:	sub	r6, fp, #88	; 0x58
   25f04:	str	r4, [fp, #-160]	; 0xffffff60
   25f08:	mov	r4, #0
   25f0c:	mov	r0, r6
   25f10:	str	r4, [fp, #-80]	; 0xffffffb0
   25f14:	str	r4, [fp, #-84]	; 0xffffffac
   25f18:	strb	r4, [fp, #-76]	; 0xffffffb4
   25f1c:	strb	r4, [fp, #-88]	; 0xffffffa8
   25f20:	str	r7, [fp, #-72]	; 0xffffffb8
   25f24:	bl	263cc <ftello64@plt+0x14ae4>
   25f28:	add	r0, sl, sl, lsl #2
   25f2c:	add	r3, r9, r0, lsl #3
   25f30:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   25f34:	str	r3, [fp, #-148]	; 0xffffff6c
   25f38:	cmp	r0, #0
   25f3c:	beq	25f4c <ftello64@plt+0x14664>
   25f40:	ldr	r0, [fp, #-60]	; 0xffffffc4
   25f44:	cmp	r0, #0
   25f48:	beq	25fd0 <ftello64@plt+0x146e8>
   25f4c:	add	r7, r9, #16
   25f50:	add	r5, r6, #32
   25f54:	ldr	r0, [fp, #-72]	; 0xffffffb8
   25f58:	cmp	r0, r5
   25f5c:	bne	25f74 <ftello64@plt+0x1468c>
   25f60:	ldr	r2, [fp, #-68]	; 0xffffffbc
   25f64:	mov	r0, r7
   25f68:	mov	r1, r5
   25f6c:	bl	115c4 <memcpy@plt>
   25f70:	mov	r0, r7
   25f74:	str	r0, [r7, #-16]
   25f78:	ldr	r0, [fp, #-68]	; 0xffffffbc
   25f7c:	str	r0, [r7, #-12]
   25f80:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   25f84:	strb	r0, [r7, #-8]
   25f88:	cmp	r0, #0
   25f8c:	ldrne	r0, [fp, #-60]	; 0xffffffc4
   25f90:	strne	r0, [r7, #-4]
   25f94:	strb	r4, [fp, #-76]	; 0xffffffb4
   25f98:	ldr	r0, [fp, #-72]	; 0xffffffb8
   25f9c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   25fa0:	add	r0, r0, r1
   25fa4:	str	r0, [fp, #-72]	; 0xffffffb8
   25fa8:	mov	r0, r6
   25fac:	bl	263cc <ftello64@plt+0x14ae4>
   25fb0:	ldrb	r1, [fp, #-64]	; 0xffffffc0
   25fb4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   25fb8:	ldr	r3, [fp, #-148]	; 0xffffff6c
   25fbc:	add	r7, r7, #40	; 0x28
   25fc0:	cmp	r1, #0
   25fc4:	beq	25f54 <ftello64@plt+0x1466c>
   25fc8:	cmp	r0, #0
   25fcc:	bne	25f54 <ftello64@plt+0x1466c>
   25fd0:	mov	r0, #1
   25fd4:	cmp	sl, #3
   25fd8:	str	r8, [fp, #-156]	; 0xffffff64
   25fdc:	str	sl, [fp, #-152]	; 0xffffff68
   25fe0:	str	r0, [r3, #4]
   25fe4:	bcc	260a4 <ftello64@plt+0x147bc>
   25fe8:	mov	r4, #2
   25fec:	mov	r5, #0
   25ff0:	add	r0, r4, r4, lsl #2
   25ff4:	add	r0, r9, r0, lsl #3
   25ff8:	ldrb	r8, [r0, #-32]	; 0xffffffe0
   25ffc:	sub	sl, r0, #40	; 0x28
   26000:	sub	r6, r0, #36	; 0x24
   26004:	sub	r7, r0, #28
   26008:	cmp	r8, #0
   2600c:	beq	26038 <ftello64@plt+0x14750>
   26010:	add	r0, r5, r5, lsl #2
   26014:	add	r0, r9, r0, lsl #3
   26018:	ldrb	r1, [r0, #8]
   2601c:	cmp	r1, #0
   26020:	beq	26038 <ftello64@plt+0x14750>
   26024:	ldr	r0, [r0, #12]
   26028:	ldr	r1, [r7]
   2602c:	cmp	r1, r0
   26030:	bne	26068 <ftello64@plt+0x14780>
   26034:	b	26088 <ftello64@plt+0x147a0>
   26038:	add	r0, r5, r5, lsl #2
   2603c:	ldr	r2, [r6]
   26040:	add	r1, r9, r0, lsl #3
   26044:	ldr	r1, [r1, #4]
   26048:	cmp	r2, r1
   2604c:	bne	26068 <ftello64@plt+0x14780>
   26050:	ldr	r1, [r9, r0, lsl #3]
   26054:	ldr	r0, [sl]
   26058:	bl	11744 <bcmp@plt>
   2605c:	ldr	r3, [fp, #-148]	; 0xffffff6c
   26060:	cmp	r0, #0
   26064:	beq	26088 <ftello64@plt+0x147a0>
   26068:	cmp	r5, #0
   2606c:	beq	2607c <ftello64@plt+0x14794>
   26070:	ldr	r0, [r3, r5, lsl #2]
   26074:	sub	r5, r5, r0
   26078:	b	26008 <ftello64@plt+0x14720>
   2607c:	mov	r5, #0
   26080:	mov	r0, r4
   26084:	b	26090 <ftello64@plt+0x147a8>
   26088:	add	r5, r5, #1
   2608c:	sub	r0, r4, r5
   26090:	str	r0, [r3, r4, lsl #2]
   26094:	ldr	r0, [fp, #-152]	; 0xffffff68
   26098:	add	r4, r4, #1
   2609c:	cmp	r4, r0
   260a0:	bne	25ff0 <ftello64@plt+0x14708>
   260a4:	ldr	r8, [fp, #-156]	; 0xffffff64
   260a8:	ldr	r0, [fp, #-160]	; 0xffffff60
   260ac:	mov	r6, #0
   260b0:	str	r6, [r8]
   260b4:	str	r6, [fp, #-80]	; 0xffffffb0
   260b8:	str	r6, [fp, #-84]	; 0xffffffac
   260bc:	strb	r6, [fp, #-76]	; 0xffffffb4
   260c0:	strb	r6, [fp, #-88]	; 0xffffffa8
   260c4:	str	r6, [fp, #-136]	; 0xffffff78
   260c8:	str	r6, [fp, #-140]	; 0xffffff74
   260cc:	str	r0, [fp, #-128]	; 0xffffff80
   260d0:	str	r0, [fp, #-72]	; 0xffffffb8
   260d4:	sub	r0, fp, #144	; 0x90
   260d8:	strb	r6, [fp, #-132]	; 0xffffff7c
   260dc:	strb	r6, [fp, #-144]	; 0xffffff70
   260e0:	bl	263cc <ftello64@plt+0x14ae4>
   260e4:	ldr	r0, [fp, #-116]	; 0xffffff8c
   260e8:	ldrb	r1, [fp, #-120]	; 0xffffff88
   260ec:	cmp	r0, #0
   260f0:	bne	260fc <ftello64@plt+0x14814>
   260f4:	cmp	r1, #0
   260f8:	bne	26268 <ftello64@plt+0x14980>
   260fc:	clz	r1, r1
   26100:	sub	r4, fp, #88	; 0x58
   26104:	mov	sl, #0
   26108:	lsr	r1, r1, #5
   2610c:	add	r2, sl, sl, lsl #2
   26110:	tst	r1, #1
   26114:	add	r3, r9, r2, lsl #3
   26118:	bne	26140 <ftello64@plt+0x14858>
   2611c:	ldrb	r1, [r3, #8]
   26120:	cmp	r1, #0
   26124:	beq	26140 <ftello64@plt+0x14858>
   26128:	ldr	r1, [r3, #12]
   2612c:	cmp	r1, r0
   26130:	bne	2616c <ftello64@plt+0x14884>
   26134:	ldr	r7, [fp, #-128]	; 0xffffff80
   26138:	ldr	r5, [fp, #-124]	; 0xffffff84
   2613c:	b	261c8 <ftello64@plt+0x148e0>
   26140:	ldr	r5, [r3, #4]
   26144:	ldr	r0, [fp, #-124]	; 0xffffff84
   26148:	cmp	r5, r0
   2614c:	bne	2616c <ftello64@plt+0x14884>
   26150:	ldr	r0, [r9, r2, lsl #3]
   26154:	ldr	r7, [fp, #-128]	; 0xffffff80
   26158:	mov	r2, r5
   2615c:	mov	r1, r7
   26160:	bl	11744 <bcmp@plt>
   26164:	cmp	r0, #0
   26168:	beq	261c8 <ftello64@plt+0x148e0>
   2616c:	cmp	sl, #0
   26170:	beq	261e8 <ftello64@plt+0x14900>
   26174:	ldr	r0, [fp, #-148]	; 0xffffff6c
   26178:	ldr	r5, [r0, sl, lsl #2]
   2617c:	sub	sl, sl, r5
   26180:	cmp	r5, #0
   26184:	beq	26234 <ftello64@plt+0x1494c>
   26188:	mov	r0, r4
   2618c:	bl	263cc <ftello64@plt+0x14ae4>
   26190:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   26194:	cmp	r0, #0
   26198:	beq	261a8 <ftello64@plt+0x148c0>
   2619c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   261a0:	cmp	r0, #0
   261a4:	beq	26280 <ftello64@plt+0x14998>
   261a8:	strb	r6, [fp, #-76]	; 0xffffffb4
   261ac:	subs	r5, r5, #1
   261b0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   261b4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   261b8:	add	r0, r0, r1
   261bc:	str	r0, [fp, #-72]	; 0xffffffb8
   261c0:	bne	26188 <ftello64@plt+0x148a0>
   261c4:	b	26234 <ftello64@plt+0x1494c>
   261c8:	add	r0, r7, r5
   261cc:	strb	r6, [fp, #-132]	; 0xffffff7c
   261d0:	add	sl, sl, #1
   261d4:	str	r0, [fp, #-128]	; 0xffffff80
   261d8:	ldr	r0, [fp, #-152]	; 0xffffff68
   261dc:	cmp	sl, r0
   261e0:	bne	26234 <ftello64@plt+0x1494c>
   261e4:	b	26260 <ftello64@plt+0x14978>
   261e8:	mov	r0, r4
   261ec:	bl	263cc <ftello64@plt+0x14ae4>
   261f0:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   261f4:	cmp	r0, #0
   261f8:	beq	26208 <ftello64@plt+0x14920>
   261fc:	ldr	r0, [fp, #-60]	; 0xffffffc4
   26200:	cmp	r0, #0
   26204:	beq	26280 <ftello64@plt+0x14998>
   26208:	mov	sl, #0
   2620c:	strb	sl, [fp, #-76]	; 0xffffffb4
   26210:	strb	sl, [fp, #-132]	; 0xffffff7c
   26214:	ldr	r0, [fp, #-72]	; 0xffffffb8
   26218:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2621c:	add	r0, r0, r1
   26220:	ldr	r1, [fp, #-124]	; 0xffffff84
   26224:	str	r0, [fp, #-72]	; 0xffffffb8
   26228:	ldr	r0, [fp, #-128]	; 0xffffff80
   2622c:	add	r0, r0, r1
   26230:	str	r0, [fp, #-128]	; 0xffffff80
   26234:	sub	r0, fp, #144	; 0x90
   26238:	bl	263cc <ftello64@plt+0x14ae4>
   2623c:	ldrb	r2, [fp, #-120]	; 0xffffff88
   26240:	clz	r0, r2
   26244:	lsr	r1, r0, #5
   26248:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2624c:	cmp	r0, #0
   26250:	bne	2610c <ftello64@plt+0x14824>
   26254:	cmp	r2, #0
   26258:	beq	2610c <ftello64@plt+0x14824>
   2625c:	b	26268 <ftello64@plt+0x14980>
   26260:	ldr	r0, [fp, #-72]	; 0xffffffb8
   26264:	str	r0, [r8]
   26268:	mov	r0, r9
   2626c:	bl	26cc0 <ftello64@plt+0x153d8>
   26270:	mov	r5, #1
   26274:	mov	r0, r5
   26278:	sub	sp, fp, #28
   2627c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26280:	bl	118ac <abort@plt>
   26284:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   26288:	add	fp, sp, #24
   2628c:	mov	r4, #0
   26290:	cmn	r2, #-536870911	; 0xe0000001
   26294:	bhi	263c0 <ftello64@plt+0x14ad8>
   26298:	mov	r7, r0
   2629c:	lsl	r0, r2, #2
   262a0:	mov	r8, r3
   262a4:	mov	r5, r2
   262a8:	mov	r6, r1
   262ac:	cmp	r0, #4016	; 0xfb0
   262b0:	bhi	262d0 <ftello64@plt+0x149e8>
   262b4:	add	r0, r0, #22
   262b8:	bic	r0, r0, #7
   262bc:	sub	r1, sp, r0
   262c0:	add	r0, r1, #15
   262c4:	bic	r0, r0, #15
   262c8:	mov	sp, r1
   262cc:	b	262d4 <ftello64@plt+0x149ec>
   262d0:	bl	26c58 <ftello64@plt+0x15370>
   262d4:	cmp	r0, #0
   262d8:	beq	263c0 <ftello64@plt+0x14ad8>
   262dc:	mov	r1, #1
   262e0:	cmp	r5, #3
   262e4:	str	r1, [r0, #4]
   262e8:	bcc	26344 <ftello64@plt+0x14a5c>
   262ec:	mov	r1, #2
   262f0:	mov	r2, #0
   262f4:	add	r3, r1, r6
   262f8:	ldrb	r4, [r6, r2]
   262fc:	ldrb	r3, [r3, #-1]
   26300:	cmp	r3, r4
   26304:	beq	26320 <ftello64@plt+0x14a38>
   26308:	cmp	r2, #0
   2630c:	beq	2632c <ftello64@plt+0x14a44>
   26310:	ldr	r4, [r0, r2, lsl #2]
   26314:	sub	r2, r2, r4
   26318:	ldrb	r4, [r6, r2]
   2631c:	b	26300 <ftello64@plt+0x14a18>
   26320:	add	r2, r2, #1
   26324:	sub	r3, r1, r2
   26328:	b	26334 <ftello64@plt+0x14a4c>
   2632c:	mov	r2, #0
   26330:	mov	r3, r1
   26334:	str	r3, [r0, r1, lsl #2]
   26338:	add	r1, r1, #1
   2633c:	cmp	r1, r5
   26340:	bne	262f4 <ftello64@plt+0x14a0c>
   26344:	mov	r1, #0
   26348:	str	r1, [r8]
   2634c:	ldrb	r3, [r7]
   26350:	cmp	r3, #0
   26354:	beq	263b8 <ftello64@plt+0x14ad0>
   26358:	mov	r2, r7
   2635c:	ldrb	r4, [r6, r1]
   26360:	uxtb	r3, r3
   26364:	cmp	r4, r3
   26368:	bne	26380 <ftello64@plt+0x14a98>
   2636c:	add	r1, r1, #1
   26370:	cmp	r1, r5
   26374:	beq	263b4 <ftello64@plt+0x14acc>
   26378:	add	r7, r7, #1
   2637c:	b	263a4 <ftello64@plt+0x14abc>
   26380:	cmp	r1, #0
   26384:	beq	26398 <ftello64@plt+0x14ab0>
   26388:	ldr	r3, [r0, r1, lsl #2]
   2638c:	sub	r1, r1, r3
   26390:	add	r2, r2, r3
   26394:	b	263a4 <ftello64@plt+0x14abc>
   26398:	add	r7, r7, #1
   2639c:	add	r2, r2, #1
   263a0:	mov	r1, #0
   263a4:	ldrb	r3, [r7]
   263a8:	cmp	r3, #0
   263ac:	bne	2635c <ftello64@plt+0x14a74>
   263b0:	b	263b8 <ftello64@plt+0x14ad0>
   263b4:	str	r2, [r8]
   263b8:	bl	26cc0 <ftello64@plt+0x153d8>
   263bc:	mov	r4, #1
   263c0:	mov	r0, r4
   263c4:	sub	sp, fp, #24
   263c8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   263cc:	push	{r4, r5, r6, r7, fp, lr}
   263d0:	add	fp, sp, #16
   263d4:	mov	r4, r0
   263d8:	ldrb	r0, [r0, #12]
   263dc:	cmp	r0, #0
   263e0:	popne	{r4, r5, r6, r7, fp, pc}
   263e4:	ldrb	r0, [r4]
   263e8:	ldr	r5, [r4, #16]
   263ec:	cmp	r0, #0
   263f0:	beq	2644c <ftello64@plt+0x14b64>
   263f4:	bl	11678 <__ctype_get_mb_cur_max@plt>
   263f8:	mov	r1, r0
   263fc:	mov	r0, r5
   26400:	bl	26bbc <ftello64@plt+0x152d4>
   26404:	add	r6, r4, #4
   26408:	add	r7, r4, #28
   2640c:	mov	r2, r0
   26410:	mov	r1, r5
   26414:	mov	r0, r7
   26418:	mov	r3, r6
   2641c:	bl	25930 <ftello64@plt+0x14048>
   26420:	cmn	r0, #2
   26424:	str	r0, [r4, #20]
   26428:	beq	264c8 <ftello64@plt+0x14be0>
   2642c:	cmp	r0, #0
   26430:	beq	26484 <ftello64@plt+0x14b9c>
   26434:	cmn	r0, #1
   26438:	bne	264a8 <ftello64@plt+0x14bc0>
   2643c:	mov	r0, #0
   26440:	strb	r0, [r4, #24]
   26444:	mov	r0, #1
   26448:	b	264d8 <ftello64@plt+0x14bf0>
   2644c:	ldrb	r0, [r5]
   26450:	movw	r2, #34144	; 0x8560
   26454:	movt	r2, #2
   26458:	ubfx	r1, r0, #5, #3
   2645c:	ldr	r1, [r2, r1, lsl #2]
   26460:	and	r2, r0, #31
   26464:	mov	r0, #1
   26468:	tst	r1, r0, lsl r2
   2646c:	beq	264e8 <ftello64@plt+0x14c00>
   26470:	str	r0, [r4, #20]
   26474:	ldrb	r1, [r5]
   26478:	strb	r0, [r4, #24]
   2647c:	str	r1, [r4, #28]
   26480:	b	264dc <ftello64@plt+0x14bf4>
   26484:	mov	r0, #1
   26488:	str	r0, [r4, #20]
   2648c:	ldr	r0, [r4, #16]
   26490:	ldrb	r0, [r0]
   26494:	cmp	r0, #0
   26498:	bne	26504 <ftello64@plt+0x14c1c>
   2649c:	ldr	r0, [r7]
   264a0:	cmp	r0, #0
   264a4:	bne	2651c <ftello64@plt+0x14c34>
   264a8:	mov	r0, #1
   264ac:	strb	r0, [r4, #24]
   264b0:	mov	r0, r6
   264b4:	bl	115f4 <mbsinit@plt>
   264b8:	cmp	r0, #0
   264bc:	movne	r0, #0
   264c0:	strbne	r0, [r4]
   264c4:	b	264dc <ftello64@plt+0x14bf4>
   264c8:	ldr	r0, [r4, #16]
   264cc:	bl	11750 <strlen@plt>
   264d0:	mov	r1, #0
   264d4:	strb	r1, [r4, #24]
   264d8:	str	r0, [r4, #20]
   264dc:	mov	r0, #1
   264e0:	strb	r0, [r4, #12]
   264e4:	pop	{r4, r5, r6, r7, fp, pc}
   264e8:	add	r0, r4, #4
   264ec:	bl	115f4 <mbsinit@plt>
   264f0:	cmp	r0, #0
   264f4:	beq	26534 <ftello64@plt+0x14c4c>
   264f8:	mov	r0, #1
   264fc:	strb	r0, [r4]
   26500:	b	263f4 <ftello64@plt+0x14b0c>
   26504:	movw	r0, #34030	; 0x84ee
   26508:	movw	r1, #34071	; 0x8517
   2650c:	movw	r3, #34087	; 0x8527
   26510:	mov	r2, #171	; 0xab
   26514:	movt	r0, #2
   26518:	b	26548 <ftello64@plt+0x14c60>
   2651c:	movw	r0, #34053	; 0x8505
   26520:	movw	r1, #34071	; 0x8517
   26524:	movw	r3, #34087	; 0x8527
   26528:	mov	r2, #172	; 0xac
   2652c:	movt	r0, #2
   26530:	b	26548 <ftello64@plt+0x14c60>
   26534:	movw	r0, #33946	; 0x849a
   26538:	movw	r1, #34071	; 0x8517
   2653c:	movw	r3, #34087	; 0x8527
   26540:	mov	r2, #143	; 0x8f
   26544:	movt	r0, #2
   26548:	movt	r1, #2
   2654c:	movt	r3, #2
   26550:	bl	118d0 <__assert_fail@plt>
   26554:	ldr	r2, [r0, #16]
   26558:	add	r1, r2, r1
   2655c:	str	r1, [r0, #16]
   26560:	bx	lr
   26564:	push	{r4, r5, r6, sl, fp, lr}
   26568:	add	fp, sp, #16
   2656c:	mov	r5, r1
   26570:	ldrb	r1, [r1]
   26574:	mov	r4, r0
   26578:	strb	r1, [r0], #4
   2657c:	cmp	r1, #0
   26580:	beq	26590 <ftello64@plt+0x14ca8>
   26584:	ldmib	r5, {r1, r2}
   26588:	stm	r0, {r1, r2}
   2658c:	b	2659c <ftello64@plt+0x14cb4>
   26590:	mov	r1, #0
   26594:	str	r1, [r0]
   26598:	str	r1, [r0, #4]
   2659c:	ldrb	r0, [r5, #12]
   265a0:	strb	r0, [r4, #12]
   265a4:	add	r0, r5, #32
   265a8:	ldr	r1, [r5, #16]
   265ac:	cmp	r1, r0
   265b0:	beq	265bc <ftello64@plt+0x14cd4>
   265b4:	mov	r6, r1
   265b8:	b	265cc <ftello64@plt+0x14ce4>
   265bc:	ldr	r2, [r5, #20]
   265c0:	add	r6, r4, #32
   265c4:	mov	r0, r6
   265c8:	bl	115c4 <memcpy@plt>
   265cc:	str	r6, [r4, #16]
   265d0:	ldr	r0, [r5, #20]
   265d4:	str	r0, [r4, #20]
   265d8:	ldrb	r0, [r5, #24]
   265dc:	strb	r0, [r4, #24]
   265e0:	cmp	r0, #0
   265e4:	ldrne	r0, [r5, #28]
   265e8:	strne	r0, [r4, #28]
   265ec:	pop	{r4, r5, r6, sl, fp, pc}
   265f0:	cmp	r2, #0
   265f4:	beq	26624 <ftello64@plt+0x14d3c>
   265f8:	mvn	r3, #0
   265fc:	udiv	r3, r3, r2
   26600:	cmp	r3, r1
   26604:	bcs	26624 <ftello64@plt+0x14d3c>
   26608:	push	{fp, lr}
   2660c:	mov	fp, sp
   26610:	bl	11768 <__errno_location@plt>
   26614:	mov	r1, #12
   26618:	str	r1, [r0]
   2661c:	mov	r0, #0
   26620:	pop	{fp, pc}
   26624:	mul	r1, r2, r1
   26628:	b	25344 <ftello64@plt+0x13a5c>
   2662c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26630:	add	fp, sp, #28
   26634:	sub	sp, sp, #44	; 0x2c
   26638:	sub	sp, sp, #4096	; 0x1000
   2663c:	mov	r5, r0
   26640:	mov	r0, #0
   26644:	str	r3, [sp, #16]
   26648:	mov	r4, r1
   2664c:	str	r2, [sp, #20]
   26650:	mov	r1, #0
   26654:	mov	r3, #0
   26658:	str	r0, [sp]
   2665c:	mov	r0, r2
   26660:	mov	r2, #0
   26664:	bl	1154c <iconv@plt>
   26668:	cmp	r4, #0
   2666c:	mov	r6, #0
   26670:	str	r5, [sp, #8]
   26674:	str	r5, [sp, #36]	; 0x24
   26678:	str	r4, [sp, #32]
   2667c:	str	r4, [sp, #12]
   26680:	beq	266f0 <ftello64@plt+0x14e08>
   26684:	mov	r6, #0
   26688:	add	r8, sp, #40	; 0x28
   2668c:	mov	sl, #4096	; 0x1000
   26690:	add	r9, sp, #24
   26694:	add	r4, sp, #36	; 0x24
   26698:	add	r7, sp, #32
   2669c:	add	r5, sp, #28
   266a0:	ldr	r0, [sp, #20]
   266a4:	mov	r1, r4
   266a8:	mov	r2, r7
   266ac:	mov	r3, r5
   266b0:	str	r8, [sp, #28]
   266b4:	str	sl, [sp, #24]
   266b8:	str	r9, [sp]
   266bc:	bl	1154c <iconv@plt>
   266c0:	cmn	r0, #1
   266c4:	bne	266d8 <ftello64@plt+0x14df0>
   266c8:	bl	11768 <__errno_location@plt>
   266cc:	ldr	r0, [r0]
   266d0:	cmp	r0, #7
   266d4:	bne	26740 <ftello64@plt+0x14e58>
   266d8:	ldr	r1, [sp, #28]
   266dc:	sub	r0, r6, r8
   266e0:	add	r6, r0, r1
   266e4:	ldr	r0, [sp, #32]
   266e8:	cmp	r0, #0
   266ec:	bne	266a0 <ftello64@plt+0x14db8>
   266f0:	mov	r0, #4096	; 0x1000
   266f4:	add	r4, sp, #40	; 0x28
   266f8:	add	r3, sp, #28
   266fc:	mov	r1, #0
   26700:	mov	r2, #0
   26704:	str	r0, [sp, #24]
   26708:	add	r0, sp, #24
   2670c:	str	r4, [sp, #28]
   26710:	str	r0, [sp]
   26714:	ldr	r0, [sp, #20]
   26718:	bl	1154c <iconv@plt>
   2671c:	cmn	r0, #1
   26720:	beq	26738 <ftello64@plt+0x14e50>
   26724:	ldr	r1, [sp, #28]
   26728:	sub	r0, r6, r4
   2672c:	add	r6, r0, r1
   26730:	mov	r0, #1
   26734:	b	2674c <ftello64@plt+0x14e64>
   26738:	mov	r0, #0
   2673c:	b	2674c <ftello64@plt+0x14e64>
   26740:	cmp	r0, #22
   26744:	beq	266f0 <ftello64@plt+0x14e08>
   26748:	mov	r0, #0
   2674c:	mvn	r9, #0
   26750:	cmp	r0, #0
   26754:	beq	268a0 <ftello64@plt+0x14fb8>
   26758:	ldr	r1, [fp, #8]
   2675c:	cmp	r6, #0
   26760:	beq	26814 <ftello64@plt+0x14f2c>
   26764:	ldr	r0, [sp, #16]
   26768:	ldr	r4, [r0]
   2676c:	cmp	r4, #0
   26770:	beq	26780 <ftello64@plt+0x14e98>
   26774:	ldr	r0, [r1]
   26778:	cmp	r0, r6
   2677c:	bcs	26794 <ftello64@plt+0x14eac>
   26780:	mov	r0, r6
   26784:	bl	25314 <ftello64@plt+0x13a2c>
   26788:	mov	r4, r0
   2678c:	cmp	r0, #0
   26790:	beq	26820 <ftello64@plt+0x14f38>
   26794:	mov	r0, #0
   26798:	mov	r1, #0
   2679c:	mov	r2, #0
   267a0:	mov	r3, #0
   267a4:	str	r0, [sp]
   267a8:	ldr	r0, [sp, #20]
   267ac:	bl	1154c <iconv@plt>
   267b0:	ldr	r0, [sp, #8]
   267b4:	mov	sl, r4
   267b8:	str	r4, [sp, #32]
   267bc:	str	r6, [sp, #28]
   267c0:	str	r0, [sp, #40]	; 0x28
   267c4:	ldr	r0, [sp, #12]
   267c8:	cmp	r0, #0
   267cc:	str	r0, [sp, #36]	; 0x24
   267d0:	beq	26840 <ftello64@plt+0x14f58>
   267d4:	add	r8, sp, #28
   267d8:	add	r5, sp, #40	; 0x28
   267dc:	add	r7, sp, #36	; 0x24
   267e0:	add	r4, sp, #32
   267e4:	ldr	r0, [sp, #20]
   267e8:	mov	r1, r5
   267ec:	mov	r2, r7
   267f0:	mov	r3, r4
   267f4:	str	r8, [sp]
   267f8:	bl	1154c <iconv@plt>
   267fc:	cmn	r0, #1
   26800:	beq	26830 <ftello64@plt+0x14f48>
   26804:	ldr	r0, [sp, #36]	; 0x24
   26808:	cmp	r0, #0
   2680c:	bne	267e4 <ftello64@plt+0x14efc>
   26810:	b	26840 <ftello64@plt+0x14f58>
   26814:	mov	r9, #0
   26818:	str	r9, [r1]
   2681c:	b	268a0 <ftello64@plt+0x14fb8>
   26820:	bl	11768 <__errno_location@plt>
   26824:	mov	r1, #12
   26828:	str	r1, [r0]
   2682c:	b	268a0 <ftello64@plt+0x14fb8>
   26830:	bl	11768 <__errno_location@plt>
   26834:	ldr	r0, [r0]
   26838:	cmp	r0, #22
   2683c:	bne	26888 <ftello64@plt+0x14fa0>
   26840:	add	r0, sp, #28
   26844:	add	r3, sp, #32
   26848:	mov	r1, #0
   2684c:	mov	r2, #0
   26850:	str	r0, [sp]
   26854:	ldr	r0, [sp, #20]
   26858:	bl	1154c <iconv@plt>
   2685c:	cmn	r0, #1
   26860:	beq	26888 <ftello64@plt+0x14fa0>
   26864:	ldr	r0, [sp, #28]
   26868:	cmp	r0, #0
   2686c:	bne	268ac <ftello64@plt+0x14fc4>
   26870:	ldr	r0, [sp, #16]
   26874:	mov	r9, #0
   26878:	str	sl, [r0]
   2687c:	ldr	r0, [fp, #8]
   26880:	str	r6, [r0]
   26884:	b	268a0 <ftello64@plt+0x14fb8>
   26888:	ldr	r0, [sp, #16]
   2688c:	ldr	r1, [r0]
   26890:	cmp	sl, r1
   26894:	beq	268a0 <ftello64@plt+0x14fb8>
   26898:	mov	r0, sl
   2689c:	bl	15074 <ftello64@plt+0x378c>
   268a0:	mov	r0, r9
   268a4:	sub	sp, fp, #28
   268a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   268ac:	bl	118ac <abort@plt>
   268b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   268b4:	add	fp, sp, #28
   268b8:	sub	sp, sp, #20
   268bc:	mov	r8, r1
   268c0:	str	r0, [sp, #16]
   268c4:	bl	11750 <strlen@plt>
   268c8:	cmp	r0, #4096	; 0x1000
   268cc:	mov	r5, r0
   268d0:	str	r0, [sp, #12]
   268d4:	lslcc	r5, r0, #4
   268d8:	add	r4, r5, #1
   268dc:	mov	r0, r4
   268e0:	bl	25314 <ftello64@plt+0x13a2c>
   268e4:	cmp	r0, #0
   268e8:	beq	26994 <ftello64@plt+0x150ac>
   268ec:	mov	r7, r0
   268f0:	mov	r0, #0
   268f4:	mov	r1, #0
   268f8:	mov	r2, #0
   268fc:	mov	r3, #0
   26900:	str	r0, [sp]
   26904:	mov	r0, r8
   26908:	bl	1154c <iconv@plt>
   2690c:	stmib	sp, {r5, r7}
   26910:	add	r5, sp, #4
   26914:	add	r1, sp, #16
   26918:	add	r2, sp, #12
   2691c:	add	r3, sp, #8
   26920:	mov	r0, r8
   26924:	str	r5, [sp]
   26928:	bl	1154c <iconv@plt>
   2692c:	cmn	r0, #1
   26930:	beq	269a4 <ftello64@plt+0x150bc>
   26934:	mov	r6, r7
   26938:	add	r3, sp, #8
   2693c:	mov	r0, r8
   26940:	mov	r1, #0
   26944:	mov	r2, #0
   26948:	str	r5, [sp]
   2694c:	bl	1154c <iconv@plt>
   26950:	cmn	r0, #1
   26954:	beq	26a24 <ftello64@plt+0x1513c>
   26958:	mov	r5, r6
   2695c:	ldr	r0, [sp, #8]
   26960:	add	r1, r0, #1
   26964:	str	r1, [sp, #8]
   26968:	mov	r1, #0
   2696c:	strb	r1, [r0]
   26970:	ldr	r0, [sp, #8]
   26974:	sub	r1, r0, r5
   26978:	cmp	r1, r4
   2697c:	bcs	26aa8 <ftello64@plt+0x151c0>
   26980:	mov	r0, r5
   26984:	bl	25344 <ftello64@plt+0x13a5c>
   26988:	cmp	r0, #0
   2698c:	moveq	r0, r5
   26990:	b	26ad4 <ftello64@plt+0x151ec>
   26994:	bl	11768 <__errno_location@plt>
   26998:	mov	r1, #12
   2699c:	str	r1, [r0]
   269a0:	b	26ad0 <ftello64@plt+0x151e8>
   269a4:	bl	11768 <__errno_location@plt>
   269a8:	mov	r9, r0
   269ac:	ldr	r0, [r9]
   269b0:	cmp	r0, #7
   269b4:	bne	26adc <ftello64@plt+0x151f4>
   269b8:	cmp	r4, r4, lsl #1
   269bc:	bcs	26ab0 <ftello64@plt+0x151c8>
   269c0:	ldr	sl, [sp, #8]
   269c4:	lsl	r4, r4, #1
   269c8:	mov	r0, r7
   269cc:	mov	r1, r4
   269d0:	bl	25344 <ftello64@plt+0x13a5c>
   269d4:	cmp	r0, #0
   269d8:	beq	26ab0 <ftello64@plt+0x151c8>
   269dc:	mov	r6, r0
   269e0:	sub	r0, sl, r7
   269e4:	add	r5, sp, #4
   269e8:	add	r2, sp, #12
   269ec:	add	r3, sp, #8
   269f0:	add	r1, r6, r0
   269f4:	mvn	r0, r0
   269f8:	str	r5, [sp]
   269fc:	add	r0, r4, r0
   26a00:	str	r1, [sp, #8]
   26a04:	add	r1, sp, #16
   26a08:	str	r0, [sp, #4]
   26a0c:	mov	r0, r8
   26a10:	bl	1154c <iconv@plt>
   26a14:	cmn	r0, #1
   26a18:	mov	r7, r6
   26a1c:	beq	269ac <ftello64@plt+0x150c4>
   26a20:	b	26938 <ftello64@plt+0x15050>
   26a24:	bl	11768 <__errno_location@plt>
   26a28:	mov	r7, r0
   26a2c:	add	r9, sp, #8
   26a30:	ldr	r0, [r7]
   26a34:	cmp	r0, #7
   26a38:	bne	26ac4 <ftello64@plt+0x151dc>
   26a3c:	cmp	r4, r4, lsl #1
   26a40:	bcs	26abc <ftello64@plt+0x151d4>
   26a44:	ldr	sl, [sp, #8]
   26a48:	lsl	r4, r4, #1
   26a4c:	mov	r0, r6
   26a50:	mov	r1, r4
   26a54:	bl	25344 <ftello64@plt+0x13a5c>
   26a58:	cmp	r0, #0
   26a5c:	beq	26abc <ftello64@plt+0x151d4>
   26a60:	mov	r5, r0
   26a64:	sub	r0, sl, r6
   26a68:	mov	r2, #0
   26a6c:	mov	r3, r9
   26a70:	add	r1, r5, r0
   26a74:	mvn	r0, r0
   26a78:	add	r0, r4, r0
   26a7c:	str	r1, [sp, #8]
   26a80:	mov	r1, #0
   26a84:	str	r0, [sp, #4]
   26a88:	add	r0, sp, #4
   26a8c:	str	r0, [sp]
   26a90:	mov	r0, r8
   26a94:	bl	1154c <iconv@plt>
   26a98:	cmn	r0, #1
   26a9c:	mov	r6, r5
   26aa0:	beq	26a30 <ftello64@plt+0x15148>
   26aa4:	b	2695c <ftello64@plt+0x15074>
   26aa8:	mov	r0, r5
   26aac:	b	26ad4 <ftello64@plt+0x151ec>
   26ab0:	mov	r0, #12
   26ab4:	str	r0, [r9]
   26ab8:	b	26ac8 <ftello64@plt+0x151e0>
   26abc:	mov	r0, #12
   26ac0:	str	r0, [r7]
   26ac4:	mov	r7, r6
   26ac8:	mov	r0, r7
   26acc:	bl	15074 <ftello64@plt+0x378c>
   26ad0:	mov	r0, #0
   26ad4:	sub	sp, fp, #28
   26ad8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26adc:	cmp	r0, #22
   26ae0:	beq	26934 <ftello64@plt+0x1504c>
   26ae4:	b	26ac8 <ftello64@plt+0x151e0>
   26ae8:	push	{r4, r5, r6, r7, fp, lr}
   26aec:	add	fp, sp, #16
   26af0:	mov	r5, r0
   26af4:	ldrb	r0, [r0]
   26af8:	cmp	r0, #0
   26afc:	beq	26b68 <ftello64@plt+0x15280>
   26b00:	mov	r4, r1
   26b04:	mov	r0, r1
   26b08:	mov	r1, r2
   26b0c:	mov	r6, r2
   26b10:	bl	25394 <ftello64@plt+0x13aac>
   26b14:	cmp	r0, #0
   26b18:	beq	26b68 <ftello64@plt+0x15280>
   26b1c:	mov	r0, r6
   26b20:	mov	r1, r4
   26b24:	bl	116d8 <iconv_open@plt>
   26b28:	mov	r4, #0
   26b2c:	cmn	r0, #1
   26b30:	beq	26bb4 <ftello64@plt+0x152cc>
   26b34:	mov	r6, r0
   26b38:	mov	r0, r5
   26b3c:	mov	r1, r6
   26b40:	bl	268b0 <ftello64@plt+0x14fc8>
   26b44:	cmp	r0, #0
   26b48:	beq	26b90 <ftello64@plt+0x152a8>
   26b4c:	mov	r5, r0
   26b50:	mov	r0, r6
   26b54:	bl	11534 <iconv_close@plt>
   26b58:	cmn	r0, #1
   26b5c:	ble	26bac <ftello64@plt+0x152c4>
   26b60:	mov	r4, r5
   26b64:	b	26bb4 <ftello64@plt+0x152cc>
   26b68:	mov	r0, r5
   26b6c:	bl	11618 <strdup@plt>
   26b70:	mov	r4, r0
   26b74:	cmp	r0, #0
   26b78:	bne	26bb4 <ftello64@plt+0x152cc>
   26b7c:	bl	11768 <__errno_location@plt>
   26b80:	mov	r1, #12
   26b84:	mov	r4, #0
   26b88:	str	r1, [r0]
   26b8c:	b	26bb4 <ftello64@plt+0x152cc>
   26b90:	bl	11768 <__errno_location@plt>
   26b94:	ldr	r7, [r0]
   26b98:	mov	r5, r0
   26b9c:	mov	r0, r6
   26ba0:	bl	11534 <iconv_close@plt>
   26ba4:	str	r7, [r5]
   26ba8:	b	26bb4 <ftello64@plt+0x152cc>
   26bac:	mov	r0, r5
   26bb0:	bl	15074 <ftello64@plt+0x378c>
   26bb4:	mov	r0, r4
   26bb8:	pop	{r4, r5, r6, r7, fp, pc}
   26bbc:	push	{r4, r5, fp, lr}
   26bc0:	add	fp, sp, #8
   26bc4:	mov	r4, r1
   26bc8:	mov	r1, #0
   26bcc:	mov	r5, r0
   26bd0:	mov	r2, r4
   26bd4:	bl	117e0 <memchr@plt>
   26bd8:	sub	r1, r0, r5
   26bdc:	cmp	r0, #0
   26be0:	addne	r4, r1, #1
   26be4:	mov	r0, r4
   26be8:	pop	{r4, r5, fp, pc}
   26bec:	push	{r4, sl, fp, lr}
   26bf0:	add	fp, sp, #8
   26bf4:	sub	sp, sp, #264	; 0x108
   26bf8:	add	r1, sp, #7
   26bfc:	movw	r2, #257	; 0x101
   26c00:	bl	26e50 <ftello64@plt+0x15568>
   26c04:	mov	r4, #0
   26c08:	cmp	r0, #0
   26c0c:	bne	26c4c <ftello64@plt+0x15364>
   26c10:	movw	r1, #34135	; 0x8557
   26c14:	add	r0, sp, #7
   26c18:	mov	r2, #2
   26c1c:	movt	r1, #2
   26c20:	bl	11744 <bcmp@plt>
   26c24:	cmp	r0, #0
   26c28:	beq	26c4c <ftello64@plt+0x15364>
   26c2c:	movw	r1, #34137	; 0x8559
   26c30:	add	r0, sp, #7
   26c34:	mov	r2, #6
   26c38:	movt	r1, #2
   26c3c:	bl	11744 <bcmp@plt>
   26c40:	cmp	r0, #0
   26c44:	mov	r4, r0
   26c48:	movwne	r4, #1
   26c4c:	mov	r0, r4
   26c50:	sub	sp, fp, #8
   26c54:	pop	{r4, sl, fp, pc}
   26c58:	push	{r4, sl, fp, lr}
   26c5c:	add	fp, sp, #8
   26c60:	mov	r4, #0
   26c64:	adds	r0, r0, #16
   26c68:	adc	r1, r4, #0
   26c6c:	rsb	r2, r1, #0
   26c70:	eors	r2, r2, r1
   26c74:	movwne	r2, #1
   26c78:	cmp	r0, #0
   26c7c:	bmi	26cb8 <ftello64@plt+0x153d0>
   26c80:	cmp	r2, #0
   26c84:	asreq	r2, r0, #31
   26c88:	eoreq	r3, r0, r0
   26c8c:	andeq	r2, r2, #1
   26c90:	eoreq	r1, r1, r2
   26c94:	orrseq	r1, r3, r1
   26c98:	bne	26cb8 <ftello64@plt+0x153d0>
   26c9c:	bl	116cc <malloc@plt>
   26ca0:	cmp	r0, #0
   26ca4:	addne	r4, r0, #8
   26ca8:	movne	r1, #8
   26cac:	bfine	r4, r1, #0, #4
   26cb0:	subne	r0, r4, r0
   26cb4:	strbne	r0, [r4, #-1]
   26cb8:	mov	r0, r4
   26cbc:	pop	{r4, sl, fp, pc}
   26cc0:	push	{fp, lr}
   26cc4:	mov	fp, sp
   26cc8:	tst	r0, #7
   26ccc:	bne	26ce8 <ftello64@plt+0x15400>
   26cd0:	tst	r0, #8
   26cd4:	popeq	{fp, pc}
   26cd8:	ldrb	r1, [r0, #-1]
   26cdc:	sub	r0, r0, r1
   26ce0:	pop	{fp, lr}
   26ce4:	b	15074 <ftello64@plt+0x378c>
   26ce8:	bl	118ac <abort@plt>
   26cec:	push	{r4, sl, fp, lr}
   26cf0:	add	fp, sp, #8
   26cf4:	mov	r4, r0
   26cf8:	bl	1157c <wcwidth@plt>
   26cfc:	cmn	r0, #1
   26d00:	popgt	{r4, sl, fp, pc}
   26d04:	mov	r0, r4
   26d08:	bl	11648 <iswcntrl@plt>
   26d0c:	clz	r0, r0
   26d10:	lsr	r0, r0, #5
   26d14:	pop	{r4, sl, fp, pc}
   26d18:	push	{r4, r5, r6, sl, fp, lr}
   26d1c:	add	fp, sp, #16
   26d20:	mov	r4, r0
   26d24:	mov	r0, r1
   26d28:	mov	r5, r1
   26d2c:	ldr	r1, [r0], #16
   26d30:	cmp	r1, r0
   26d34:	beq	26d40 <ftello64@plt+0x15458>
   26d38:	mov	r6, r1
   26d3c:	b	26d50 <ftello64@plt+0x15468>
   26d40:	ldr	r2, [r5, #4]
   26d44:	add	r6, r4, #16
   26d48:	mov	r0, r6
   26d4c:	bl	115c4 <memcpy@plt>
   26d50:	str	r6, [r4]
   26d54:	ldr	r0, [r5, #4]
   26d58:	str	r0, [r4, #4]
   26d5c:	ldrb	r0, [r5, #8]
   26d60:	strb	r0, [r4, #8]
   26d64:	cmp	r0, #0
   26d68:	ldrne	r0, [r5, #12]
   26d6c:	strne	r0, [r4, #12]
   26d70:	pop	{r4, r5, r6, sl, fp, pc}
   26d74:	movw	r2, #34144	; 0x8560
   26d78:	ubfx	r1, r0, #5, #3
   26d7c:	and	r0, r0, #31
   26d80:	movt	r2, #2
   26d84:	ldr	r1, [r2, r1, lsl #2]
   26d88:	mov	r2, #1
   26d8c:	and	r0, r1, r2, lsl r0
   26d90:	cmp	r0, #0
   26d94:	movwne	r0, #1
   26d98:	bx	lr
   26d9c:	push	{r4, r5, r6, sl, fp, lr}
   26da0:	add	fp, sp, #16
   26da4:	sub	sp, sp, #56	; 0x38
   26da8:	mov	r5, r0
   26dac:	bl	11678 <__ctype_get_mb_cur_max@plt>
   26db0:	cmp	r0, #2
   26db4:	bcc	26e40 <ftello64@plt+0x15558>
   26db8:	mov	r4, #0
   26dbc:	mov	r0, sp
   26dc0:	str	r4, [sp, #8]
   26dc4:	str	r4, [sp, #4]
   26dc8:	strb	r4, [sp, #12]
   26dcc:	strb	r4, [sp]
   26dd0:	str	r5, [sp, #16]
   26dd4:	bl	263cc <ftello64@plt+0x14ae4>
   26dd8:	ldrb	r0, [sp, #24]
   26ddc:	cmp	r0, #0
   26de0:	beq	26df0 <ftello64@plt+0x15508>
   26de4:	ldr	r0, [sp, #28]
   26de8:	cmp	r0, #0
   26dec:	beq	26e34 <ftello64@plt+0x1554c>
   26df0:	mov	r6, #0
   26df4:	mov	r5, sp
   26df8:	mov	r4, #0
   26dfc:	strb	r6, [sp, #12]
   26e00:	ldr	r0, [sp, #16]
   26e04:	ldr	r1, [sp, #20]
   26e08:	add	r0, r0, r1
   26e0c:	str	r0, [sp, #16]
   26e10:	mov	r0, r5
   26e14:	bl	263cc <ftello64@plt+0x14ae4>
   26e18:	ldrb	r1, [sp, #24]
   26e1c:	ldr	r0, [sp, #28]
   26e20:	add	r4, r4, #1
   26e24:	cmp	r1, #0
   26e28:	beq	26dfc <ftello64@plt+0x15514>
   26e2c:	cmp	r0, #0
   26e30:	bne	26dfc <ftello64@plt+0x15514>
   26e34:	mov	r0, r4
   26e38:	sub	sp, fp, #16
   26e3c:	pop	{r4, r5, r6, sl, fp, pc}
   26e40:	mov	r0, r5
   26e44:	sub	sp, fp, #16
   26e48:	pop	{r4, r5, r6, sl, fp, lr}
   26e4c:	b	11750 <strlen@plt>
   26e50:	push	{r4, r5, r6, r7, fp, lr}
   26e54:	add	fp, sp, #16
   26e58:	mov	r4, r1
   26e5c:	mov	r1, #0
   26e60:	mov	r6, r2
   26e64:	bl	1181c <setlocale@plt>
   26e68:	cmp	r0, #0
   26e6c:	beq	26e98 <ftello64@plt+0x155b0>
   26e70:	mov	r7, r0
   26e74:	bl	11750 <strlen@plt>
   26e78:	cmp	r0, r6
   26e7c:	bcs	26eac <ftello64@plt+0x155c4>
   26e80:	add	r2, r0, #1
   26e84:	mov	r0, r4
   26e88:	mov	r1, r7
   26e8c:	bl	115c4 <memcpy@plt>
   26e90:	mov	r5, #0
   26e94:	b	26ed4 <ftello64@plt+0x155ec>
   26e98:	cmp	r6, #0
   26e9c:	mov	r5, #22
   26ea0:	movne	r0, #0
   26ea4:	strbne	r0, [r4]
   26ea8:	b	26ed4 <ftello64@plt+0x155ec>
   26eac:	mov	r5, #34	; 0x22
   26eb0:	cmp	r6, #0
   26eb4:	beq	26ed4 <ftello64@plt+0x155ec>
   26eb8:	sub	r6, r6, #1
   26ebc:	mov	r0, r4
   26ec0:	mov	r1, r7
   26ec4:	mov	r2, r6
   26ec8:	bl	115c4 <memcpy@plt>
   26ecc:	mov	r0, #0
   26ed0:	strb	r0, [r4, r6]
   26ed4:	mov	r0, r5
   26ed8:	pop	{r4, r5, r6, r7, fp, pc}
   26edc:	mov	r1, #0
   26ee0:	b	1181c <setlocale@plt>
   26ee4:	cmp	r3, #0
   26ee8:	cmpeq	r2, #0
   26eec:	bne	26f10 <ftello64@plt+0x15628>
   26ef0:	cmp	r1, #0
   26ef4:	movlt	r1, #-2147483648	; 0x80000000
   26ef8:	movlt	r0, #0
   26efc:	blt	26f0c <ftello64@plt+0x15624>
   26f00:	cmpeq	r0, #0
   26f04:	mvnne	r1, #-2147483648	; 0x80000000
   26f08:	mvnne	r0, #0
   26f0c:	b	26fb8 <ftello64@plt+0x156d0>
   26f10:	sub	sp, sp, #8
   26f14:	push	{sp, lr}
   26f18:	cmp	r1, #0
   26f1c:	blt	26f3c <ftello64@plt+0x15654>
   26f20:	cmp	r3, #0
   26f24:	blt	26f70 <ftello64@plt+0x15688>
   26f28:	bl	26fc8 <ftello64@plt+0x156e0>
   26f2c:	ldr	lr, [sp, #4]
   26f30:	add	sp, sp, #8
   26f34:	pop	{r2, r3}
   26f38:	bx	lr
   26f3c:	rsbs	r0, r0, #0
   26f40:	sbc	r1, r1, r1, lsl #1
   26f44:	cmp	r3, #0
   26f48:	blt	26f94 <ftello64@plt+0x156ac>
   26f4c:	bl	26fc8 <ftello64@plt+0x156e0>
   26f50:	ldr	lr, [sp, #4]
   26f54:	add	sp, sp, #8
   26f58:	pop	{r2, r3}
   26f5c:	rsbs	r0, r0, #0
   26f60:	sbc	r1, r1, r1, lsl #1
   26f64:	rsbs	r2, r2, #0
   26f68:	sbc	r3, r3, r3, lsl #1
   26f6c:	bx	lr
   26f70:	rsbs	r2, r2, #0
   26f74:	sbc	r3, r3, r3, lsl #1
   26f78:	bl	26fc8 <ftello64@plt+0x156e0>
   26f7c:	ldr	lr, [sp, #4]
   26f80:	add	sp, sp, #8
   26f84:	pop	{r2, r3}
   26f88:	rsbs	r0, r0, #0
   26f8c:	sbc	r1, r1, r1, lsl #1
   26f90:	bx	lr
   26f94:	rsbs	r2, r2, #0
   26f98:	sbc	r3, r3, r3, lsl #1
   26f9c:	bl	26fc8 <ftello64@plt+0x156e0>
   26fa0:	ldr	lr, [sp, #4]
   26fa4:	add	sp, sp, #8
   26fa8:	pop	{r2, r3}
   26fac:	rsbs	r2, r2, #0
   26fb0:	sbc	r3, r3, r3, lsl #1
   26fb4:	bx	lr
   26fb8:	push	{r1, lr}
   26fbc:	mov	r0, #8
   26fc0:	bl	1151c <raise@plt>
   26fc4:	pop	{r1, pc}
   26fc8:	cmp	r1, r3
   26fcc:	cmpeq	r0, r2
   26fd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26fd4:	mov	r4, r0
   26fd8:	movcc	r0, #0
   26fdc:	mov	r5, r1
   26fe0:	ldr	lr, [sp, #36]	; 0x24
   26fe4:	movcc	r1, r0
   26fe8:	bcc	270e4 <ftello64@plt+0x157fc>
   26fec:	cmp	r3, #0
   26ff0:	clzeq	ip, r2
   26ff4:	clzne	ip, r3
   26ff8:	addeq	ip, ip, #32
   26ffc:	cmp	r5, #0
   27000:	clzeq	r1, r4
   27004:	addeq	r1, r1, #32
   27008:	clzne	r1, r5
   2700c:	sub	ip, ip, r1
   27010:	sub	sl, ip, #32
   27014:	lsl	r9, r3, ip
   27018:	rsb	fp, ip, #32
   2701c:	orr	r9, r9, r2, lsl sl
   27020:	orr	r9, r9, r2, lsr fp
   27024:	lsl	r8, r2, ip
   27028:	cmp	r5, r9
   2702c:	cmpeq	r4, r8
   27030:	movcc	r0, #0
   27034:	movcc	r1, r0
   27038:	bcc	27054 <ftello64@plt+0x1576c>
   2703c:	mov	r0, #1
   27040:	subs	r4, r4, r8
   27044:	lsl	r1, r0, sl
   27048:	orr	r1, r1, r0, lsr fp
   2704c:	lsl	r0, r0, ip
   27050:	sbc	r5, r5, r9
   27054:	cmp	ip, #0
   27058:	beq	270e4 <ftello64@plt+0x157fc>
   2705c:	lsr	r6, r8, #1
   27060:	orr	r6, r6, r9, lsl #31
   27064:	lsr	r7, r9, #1
   27068:	mov	r2, ip
   2706c:	b	27090 <ftello64@plt+0x157a8>
   27070:	subs	r3, r4, r6
   27074:	sbc	r8, r5, r7
   27078:	adds	r3, r3, r3
   2707c:	adc	r8, r8, r8
   27080:	adds	r4, r3, #1
   27084:	adc	r5, r8, #0
   27088:	subs	r2, r2, #1
   2708c:	beq	270ac <ftello64@plt+0x157c4>
   27090:	cmp	r5, r7
   27094:	cmpeq	r4, r6
   27098:	bcs	27070 <ftello64@plt+0x15788>
   2709c:	adds	r4, r4, r4
   270a0:	adc	r5, r5, r5
   270a4:	subs	r2, r2, #1
   270a8:	bne	27090 <ftello64@plt+0x157a8>
   270ac:	lsr	r3, r4, ip
   270b0:	orr	r3, r3, r5, lsl fp
   270b4:	lsr	r2, r5, ip
   270b8:	orr	r3, r3, r5, lsr sl
   270bc:	adds	r0, r0, r4
   270c0:	mov	r4, r3
   270c4:	lsl	r3, r2, ip
   270c8:	orr	r3, r3, r4, lsl sl
   270cc:	lsl	ip, r4, ip
   270d0:	orr	r3, r3, r4, lsr fp
   270d4:	adc	r1, r1, r5
   270d8:	subs	r0, r0, ip
   270dc:	mov	r5, r2
   270e0:	sbc	r1, r1, r3
   270e4:	cmp	lr, #0
   270e8:	strdne	r4, [lr]
   270ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   270f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   270f4:	mov	r7, r0
   270f8:	ldr	r6, [pc, #72]	; 27148 <ftello64@plt+0x15860>
   270fc:	ldr	r5, [pc, #72]	; 2714c <ftello64@plt+0x15864>
   27100:	add	r6, pc, r6
   27104:	add	r5, pc, r5
   27108:	sub	r6, r6, r5
   2710c:	mov	r8, r1
   27110:	mov	r9, r2
   27114:	bl	114cc <pthread_mutex_unlock@plt-0x20>
   27118:	asrs	r6, r6, #2
   2711c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   27120:	mov	r4, #0
   27124:	add	r4, r4, #1
   27128:	ldr	r3, [r5], #4
   2712c:	mov	r2, r9
   27130:	mov	r1, r8
   27134:	mov	r0, r7
   27138:	blx	r3
   2713c:	cmp	r6, r4
   27140:	bne	27124 <ftello64@plt+0x1583c>
   27144:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27148:	andeq	r1, r1, r4, lsl #28
   2714c:	strdeq	r1, [r1], -ip
   27150:	bx	lr
   27154:	ldr	r3, [pc, #12]	; 27168 <ftello64@plt+0x15880>
   27158:	mov	r1, #0
   2715c:	add	r3, pc, r3
   27160:	ldr	r2, [r3]
   27164:	b	1178c <__cxa_atexit@plt>
   27168:	andeq	r2, r1, r8
   2716c:	mov	r2, r1
   27170:	mov	r1, r0
   27174:	mov	r0, #3
   27178:	b	11660 <__fxstat64@plt>

Disassembly of section .fini:

0002717c <.fini>:
   2717c:	push	{r3, lr}
   27180:	pop	{r3, pc}
