<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="simtop_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="simtop" />
            <top_module name="vcomponents" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="341.991666666 us"></ZoomStartTime>
      <ZoomEndTime time="357.781666667 us"></ZoomEndTime>
      <Cursor1Time time="355.150000000 us"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="213"></NameColumnWidth>
      <ValueColumnWidth column_width="88"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="31" />
   <wvobject fp_name="/simtop/sys_clock" type="logic">
      <obj_property name="ElementShortName">sys_clock</obj_property>
      <obj_property name="ObjectShortName">sys_clock</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/calib_done" type="logic">
      <obj_property name="ElementShortName">calib_done</obj_property>
      <obj_property name="ObjectShortName">calib_done</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider1555">
      <obj_property name="label">route</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axichain/validwaddr_ddr3" type="logic">
      <obj_property name="ElementShortName">validwaddr_ddr3</obj_property>
      <obj_property name="ObjectShortName">validwaddr_ddr3</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axichain/validraddr_ddr3" type="logic">
      <obj_property name="ElementShortName">validraddr_ddr3</obj_property>
      <obj_property name="ObjectShortName">validraddr_ddr3</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axichain/validwaddr_bram" type="logic">
      <obj_property name="ElementShortName">validwaddr_bram</obj_property>
      <obj_property name="ObjectShortName">validwaddr_bram</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axichain/validraddr_bram" type="logic">
      <obj_property name="ElementShortName">validraddr_bram</obj_property>
      <obj_property name="ObjectShortName">validraddr_bram</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axichain/validwaddr_sram" type="logic">
      <obj_property name="ElementShortName">validwaddr_sram</obj_property>
      <obj_property name="ObjectShortName">validwaddr_sram</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axichain/validraddr_sram" type="logic">
      <obj_property name="ElementShortName">validraddr_sram</obj_property>
      <obj_property name="ObjectShortName">validraddr_sram</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axichain/validwaddr_uart" type="logic">
      <obj_property name="ElementShortName">validwaddr_uart</obj_property>
      <obj_property name="ObjectShortName">validwaddr_uart</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axichain/validraddr_uart" type="logic">
      <obj_property name="ElementShortName">validraddr_uart</obj_property>
      <obj_property name="ObjectShortName">validraddr_uart</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axichain/validwaddr_spi" type="logic">
      <obj_property name="ElementShortName">validwaddr_spi</obj_property>
      <obj_property name="ObjectShortName">validwaddr_spi</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/axichain/validraddr_spi" type="logic">
      <obj_property name="ElementShortName">validraddr_spi</obj_property>
      <obj_property name="ObjectShortName">validraddr_spi</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider116">
      <obj_property name="label">internals</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/hart0/hwinterrupt" type="logic">
      <obj_property name="ElementShortName">hwinterrupt</obj_property>
      <obj_property name="ObjectShortName">hwinterrupt</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/hart0/illegalinstruction" type="logic">
      <obj_property name="ElementShortName">illegalinstruction</obj_property>
      <obj_property name="ObjectShortName">illegalinstruction</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/hart0/timerinterrupt" type="logic">
      <obj_property name="ElementShortName">timerinterrupt</obj_property>
      <obj_property name="ObjectShortName">timerinterrupt</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/hart0/miena" type="logic">
      <obj_property name="ElementShortName">miena</obj_property>
      <obj_property name="ObjectShortName">miena</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/hart0/msena" type="logic">
      <obj_property name="ElementShortName">msena</obj_property>
      <obj_property name="ObjectShortName">msena</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/hart0/mtena" type="logic">
      <obj_property name="ElementShortName">mtena</obj_property>
      <obj_property name="ObjectShortName">mtena</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/hart0/ecall" type="logic">
      <obj_property name="ElementShortName">ecall</obj_property>
      <obj_property name="ObjectShortName">ecall</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/hart0/ebreak" type="logic">
      <obj_property name="ElementShortName">ebreak</obj_property>
      <obj_property name="ObjectShortName">ebreak</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/hart0/wfi" type="logic">
      <obj_property name="ElementShortName">wfi</obj_property>
      <obj_property name="ObjectShortName">wfi</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/hart0/mret" type="logic">
      <obj_property name="ElementShortName">mret</obj_property>
      <obj_property name="ObjectShortName">mret</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/hart0/trq" type="logic">
      <obj_property name="ElementShortName">trq</obj_property>
      <obj_property name="ObjectShortName">trq</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider1556">
      <obj_property name="label">hart0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/hart0/cpustate" type="array">
      <obj_property name="ElementShortName">cpustate[12:0]</obj_property>
      <obj_property name="ObjectShortName">cpustate[12:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/hart0/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/hart0/csrreg" type="array">
      <obj_property name="ElementShortName">csrreg[0:15][31:0]</obj_property>
      <obj_property name="ObjectShortName">csrreg[0:15][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/simtop/topmoduleinstance/hart0/integerregisters/registers" type="array">
      <obj_property name="ElementShortName">registers[0:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">registers[0:31][31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider1650">
      <obj_property name="label">fpu</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
</wave_config>
