\doxysubsubsection{SDIO\+\_\+\+Exported\+\_\+\+Constants}
\hypertarget{group___s_d_i_o___exported___constants}{}\label{group___s_d_i_o___exported___constants}\index{SDIO\_Exported\_Constants@{SDIO\_Exported\_Constants}}
\doxysubsubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___s_d_i_o___clock___edge}{SDIO\+\_\+\+Clock\+\_\+\+Edge}}
\item 
\mbox{\hyperlink{group___s_d_i_o___clock___bypass}{SDIO\+\_\+\+Clock\+\_\+\+Bypass}}
\item 
\mbox{\hyperlink{group___s_d_i_o___clock___power___save}{SDIO\+\_\+\+Clock\+\_\+\+Power\+\_\+\+Save}}
\item 
\mbox{\hyperlink{group___s_d_i_o___bus___wide}{SDIO\+\_\+\+Bus\+\_\+\+Wide}}
\item 
\mbox{\hyperlink{group___s_d_i_o___hardware___flow___control}{SDIO\+\_\+\+Hardware\+\_\+\+Flow\+\_\+\+Control}}
\item 
\mbox{\hyperlink{group___s_d_i_o___power___state}{SDIO\+\_\+\+Power\+\_\+\+State}}
\item 
\mbox{\hyperlink{group___s_d_i_o___interrupt__sources}{SDIO\+\_\+\+Interrupt\+\_\+sources}}
\item 
\mbox{\hyperlink{group___s_d_i_o___command___index}{SDIO\+\_\+\+Command\+\_\+\+Index}}
\item 
\mbox{\hyperlink{group___s_d_i_o___response___type}{SDIO\+\_\+\+Response\+\_\+\+Type}}
\item 
\mbox{\hyperlink{group___s_d_i_o___wait___interrupt___state}{SDIO\+\_\+\+Wait\+\_\+\+Interrupt\+\_\+\+State}}
\item 
\mbox{\hyperlink{group___s_d_i_o___c_p_s_m___state}{SDIO\+\_\+\+CPSM\+\_\+\+State}}
\item 
\mbox{\hyperlink{group___s_d_i_o___response___registers}{SDIO\+\_\+\+Response\+\_\+\+Registers}}
\item 
\mbox{\hyperlink{group___s_d_i_o___data___length}{SDIO\+\_\+\+Data\+\_\+\+Length}}
\item 
\mbox{\hyperlink{group___s_d_i_o___data___block___size}{SDIO\+\_\+\+Data\+\_\+\+Block\+\_\+\+Size}}
\item 
\mbox{\hyperlink{group___s_d_i_o___transfer___direction}{SDIO\+\_\+\+Transfer\+\_\+\+Direction}}
\item 
\mbox{\hyperlink{group___s_d_i_o___transfer___type}{SDIO\+\_\+\+Transfer\+\_\+\+Type}}
\item 
\mbox{\hyperlink{group___s_d_i_o___d_p_s_m___state}{SDIO\+\_\+\+DPSM\+\_\+\+State}}
\item 
\mbox{\hyperlink{group___s_d_i_o___flags}{SDIO\+\_\+\+Flags}}
\item 
\mbox{\hyperlink{group___s_d_i_o___read___wait___mode}{SDIO\+\_\+\+Read\+\_\+\+Wait\+\_\+\+Mode}}
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
\input{group___s_d_i_o___clock___edge}
\input{group___s_d_i_o___clock___bypass}
\input{group___s_d_i_o___clock___power___save}
\input{group___s_d_i_o___bus___wide}
\input{group___s_d_i_o___hardware___flow___control}
\input{group___s_d_i_o___power___state}
\input{group___s_d_i_o___interrupt__sources}
\input{group___s_d_i_o___command___index}
\input{group___s_d_i_o___response___type}
\input{group___s_d_i_o___wait___interrupt___state}
\input{group___s_d_i_o___c_p_s_m___state}
\input{group___s_d_i_o___response___registers}
\input{group___s_d_i_o___data___length}
\input{group___s_d_i_o___data___block___size}
\input{group___s_d_i_o___transfer___direction}
\input{group___s_d_i_o___transfer___type}
\input{group___s_d_i_o___d_p_s_m___state}
\input{group___s_d_i_o___flags}
\input{group___s_d_i_o___read___wait___mode}
