/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:57 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_ERROR_INT_H__
#define BCHP_RAAGA_DSP_ERROR_INT_H__

/***************************************************************************
 *RAAGA_DSP_ERROR_INT - Raaga DSP HW Error Interrupts to  DSP core and External Hosts
 ***************************************************************************/
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS      0x00c22600 /* [RO] DSP Core Interrupt Status Register */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET         0x00c22604 /* [WO] DSP Core Interrupt Set Register */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR       0x00c22608 /* [WO] DSP Core Interrupt Clear Register */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS     0x00c2260c /* [RO] DSP Core Interrupt Mask Status Register */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET        0x00c22610 /* [WO] DSP Core Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR      0x00c22614 /* [WO] DSP Core Interrupt Mask Clear Register */

/***************************************************************************
 *INT_STATUS - DSP Core Interrupt Status Register
 ***************************************************************************/
/* RAAGA_DSP_ERROR_INT :: INT_STATUS :: reserved0 [31:06] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_reserved0_MASK         0xffffffc0
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_reserved0_SHIFT        6

/* RAAGA_DSP_ERROR_INT :: INT_STATUS :: UART_ERROR [05:05] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_UART_ERROR_MASK        0x00000020
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_UART_ERROR_SHIFT       5
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_UART_ERROR_DEFAULT     0x00000000

/* RAAGA_DSP_ERROR_INT :: INT_STATUS :: MEM_SUB_ERROR [04:04] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_MEM_SUB_ERROR_MASK     0x00000010
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_MEM_SUB_ERROR_SHIFT    4
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_MEM_SUB_ERROR_DEFAULT  0x00000000

/* RAAGA_DSP_ERROR_INT :: INT_STATUS :: MDMEM_MISS_ERROR [03:03] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_MDMEM_MISS_ERROR_MASK  0x00000008
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_MDMEM_MISS_ERROR_SHIFT 3
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_MDMEM_MISS_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_ERROR_INT :: INT_STATUS :: DMA_SUB_ERROR [02:02] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_DMA_SUB_ERROR_MASK     0x00000004
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_DMA_SUB_ERROR_SHIFT    2
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_DMA_SUB_ERROR_DEFAULT  0x00000000

/* RAAGA_DSP_ERROR_INT :: INT_STATUS :: GISB_ERROR [01:01] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_GISB_ERROR_MASK        0x00000002
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_GISB_ERROR_SHIFT       1
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_GISB_ERROR_DEFAULT     0x00000000

/* RAAGA_DSP_ERROR_INT :: INT_STATUS :: PMEM_BRIDGE_ERROR [00:00] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_PMEM_BRIDGE_ERROR_MASK 0x00000001
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_PMEM_BRIDGE_ERROR_SHIFT 0
#define BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS_PMEM_BRIDGE_ERROR_DEFAULT 0x00000000

/***************************************************************************
 *INT_SET - DSP Core Interrupt Set Register
 ***************************************************************************/
/* RAAGA_DSP_ERROR_INT :: INT_SET :: reserved0 [31:06] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_reserved0_MASK            0xffffffc0
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_reserved0_SHIFT           6

/* RAAGA_DSP_ERROR_INT :: INT_SET :: UART_ERROR [05:05] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_UART_ERROR_MASK           0x00000020
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_UART_ERROR_SHIFT          5
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_UART_ERROR_DEFAULT        0x00000000

/* RAAGA_DSP_ERROR_INT :: INT_SET :: MEM_SUB_ERROR [04:04] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_MEM_SUB_ERROR_MASK        0x00000010
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_MEM_SUB_ERROR_SHIFT       4
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_MEM_SUB_ERROR_DEFAULT     0x00000000

/* RAAGA_DSP_ERROR_INT :: INT_SET :: MDMEM_MISS_ERROR [03:03] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_MDMEM_MISS_ERROR_MASK     0x00000008
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_MDMEM_MISS_ERROR_SHIFT    3
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_MDMEM_MISS_ERROR_DEFAULT  0x00000000

/* RAAGA_DSP_ERROR_INT :: INT_SET :: DMA_SUB_ERROR [02:02] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_DMA_SUB_ERROR_MASK        0x00000004
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_DMA_SUB_ERROR_SHIFT       2
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_DMA_SUB_ERROR_DEFAULT     0x00000000

/* RAAGA_DSP_ERROR_INT :: INT_SET :: GISB_ERROR [01:01] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_GISB_ERROR_MASK           0x00000002
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_GISB_ERROR_SHIFT          1
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_GISB_ERROR_DEFAULT        0x00000000

/* RAAGA_DSP_ERROR_INT :: INT_SET :: PMEM_BRIDGE_ERROR [00:00] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_PMEM_BRIDGE_ERROR_MASK    0x00000001
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_PMEM_BRIDGE_ERROR_SHIFT   0
#define BCHP_RAAGA_DSP_ERROR_INT_INT_SET_PMEM_BRIDGE_ERROR_DEFAULT 0x00000000

/***************************************************************************
 *INT_CLEAR - DSP Core Interrupt Clear Register
 ***************************************************************************/
/* RAAGA_DSP_ERROR_INT :: INT_CLEAR :: reserved0 [31:06] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_reserved0_MASK          0xffffffc0
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_reserved0_SHIFT         6

/* RAAGA_DSP_ERROR_INT :: INT_CLEAR :: UART_ERROR [05:05] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_UART_ERROR_MASK         0x00000020
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_UART_ERROR_SHIFT        5
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_UART_ERROR_DEFAULT      0x00000000

/* RAAGA_DSP_ERROR_INT :: INT_CLEAR :: MEM_SUB_ERROR [04:04] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_MEM_SUB_ERROR_MASK      0x00000010
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_MEM_SUB_ERROR_SHIFT     4
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_MEM_SUB_ERROR_DEFAULT   0x00000000

/* RAAGA_DSP_ERROR_INT :: INT_CLEAR :: MDMEM_MISS_ERROR [03:03] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_MDMEM_MISS_ERROR_MASK   0x00000008
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_MDMEM_MISS_ERROR_SHIFT  3
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_MDMEM_MISS_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_ERROR_INT :: INT_CLEAR :: DMA_SUB_ERROR [02:02] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_DMA_SUB_ERROR_MASK      0x00000004
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_DMA_SUB_ERROR_SHIFT     2
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_DMA_SUB_ERROR_DEFAULT   0x00000000

/* RAAGA_DSP_ERROR_INT :: INT_CLEAR :: GISB_ERROR [01:01] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_GISB_ERROR_MASK         0x00000002
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_GISB_ERROR_SHIFT        1
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_GISB_ERROR_DEFAULT      0x00000000

/* RAAGA_DSP_ERROR_INT :: INT_CLEAR :: PMEM_BRIDGE_ERROR [00:00] */
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_PMEM_BRIDGE_ERROR_MASK  0x00000001
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_PMEM_BRIDGE_ERROR_SHIFT 0
#define BCHP_RAAGA_DSP_ERROR_INT_INT_CLEAR_PMEM_BRIDGE_ERROR_DEFAULT 0x00000000

/***************************************************************************
 *MASK_STATUS - DSP Core Interrupt Mask Status Register
 ***************************************************************************/
/* RAAGA_DSP_ERROR_INT :: MASK_STATUS :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_reserved0_MASK        0xffffff80
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_reserved0_SHIFT       7

/* RAAGA_DSP_ERROR_INT :: MASK_STATUS :: reserved_for_padding1 [06:06] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_reserved_for_padding1_MASK 0x00000040
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_reserved_for_padding1_SHIFT 6

/* RAAGA_DSP_ERROR_INT :: MASK_STATUS :: UART_ERROR [05:05] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_UART_ERROR_MASK       0x00000020
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_UART_ERROR_SHIFT      5
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_UART_ERROR_DEFAULT    0x00000001

/* RAAGA_DSP_ERROR_INT :: MASK_STATUS :: MEM_SUB_ERROR [04:04] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_MEM_SUB_ERROR_MASK    0x00000010
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_MEM_SUB_ERROR_SHIFT   4
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_MEM_SUB_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_ERROR_INT :: MASK_STATUS :: MDMEM_MISS_ERROR [03:03] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_MDMEM_MISS_ERROR_MASK 0x00000008
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_MDMEM_MISS_ERROR_SHIFT 3
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_MDMEM_MISS_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_ERROR_INT :: MASK_STATUS :: DMA_SUB_ERROR [02:02] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_DMA_SUB_ERROR_MASK    0x00000004
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_DMA_SUB_ERROR_SHIFT   2
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_DMA_SUB_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_ERROR_INT :: MASK_STATUS :: GISB_ERROR [01:01] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_GISB_ERROR_MASK       0x00000002
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_GISB_ERROR_SHIFT      1
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_GISB_ERROR_DEFAULT    0x00000001

/* RAAGA_DSP_ERROR_INT :: MASK_STATUS :: PMEM_BRIDGE_ERROR [00:00] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_PMEM_BRIDGE_ERROR_MASK 0x00000001
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_PMEM_BRIDGE_ERROR_SHIFT 0
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS_PMEM_BRIDGE_ERROR_DEFAULT 0x00000001

/***************************************************************************
 *MASK_SET - DSP Core Interrupt Mask Set Register
 ***************************************************************************/
/* RAAGA_DSP_ERROR_INT :: MASK_SET :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET_reserved0_MASK           0xffffff80
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET_reserved0_SHIFT          7

/* RAAGA_DSP_ERROR_INT :: MASK_SET :: reserved_for_padding1 [06:06] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET_reserved_for_padding1_MASK 0x00000040
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET_reserved_for_padding1_SHIFT 6

/* RAAGA_DSP_ERROR_INT :: MASK_SET :: UART_ERROR [05:05] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET_UART_ERROR_MASK          0x00000020
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET_UART_ERROR_SHIFT         5

/* RAAGA_DSP_ERROR_INT :: MASK_SET :: MEM_SUB_ERROR [04:04] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET_MEM_SUB_ERROR_MASK       0x00000010
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET_MEM_SUB_ERROR_SHIFT      4

/* RAAGA_DSP_ERROR_INT :: MASK_SET :: MDMEM_MISS_ERROR [03:03] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET_MDMEM_MISS_ERROR_MASK    0x00000008
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET_MDMEM_MISS_ERROR_SHIFT   3

/* RAAGA_DSP_ERROR_INT :: MASK_SET :: DMA_SUB_ERROR [02:02] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET_DMA_SUB_ERROR_MASK       0x00000004
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET_DMA_SUB_ERROR_SHIFT      2

/* RAAGA_DSP_ERROR_INT :: MASK_SET :: GISB_ERROR [01:01] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET_GISB_ERROR_MASK          0x00000002
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET_GISB_ERROR_SHIFT         1

/* RAAGA_DSP_ERROR_INT :: MASK_SET :: PMEM_BRIDGE_ERROR [00:00] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET_PMEM_BRIDGE_ERROR_MASK   0x00000001
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_SET_PMEM_BRIDGE_ERROR_SHIFT  0

/***************************************************************************
 *MASK_CLEAR - DSP Core Interrupt Mask Clear Register
 ***************************************************************************/
/* RAAGA_DSP_ERROR_INT :: MASK_CLEAR :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR_reserved0_MASK         0xffffff80
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR_reserved0_SHIFT        7

/* RAAGA_DSP_ERROR_INT :: MASK_CLEAR :: reserved_for_padding1 [06:06] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR_reserved_for_padding1_MASK 0x00000040
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR_reserved_for_padding1_SHIFT 6

/* RAAGA_DSP_ERROR_INT :: MASK_CLEAR :: UART_ERROR [05:05] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR_UART_ERROR_MASK        0x00000020
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR_UART_ERROR_SHIFT       5

/* RAAGA_DSP_ERROR_INT :: MASK_CLEAR :: MEM_SUB_ERROR [04:04] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR_MEM_SUB_ERROR_MASK     0x00000010
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR_MEM_SUB_ERROR_SHIFT    4

/* RAAGA_DSP_ERROR_INT :: MASK_CLEAR :: MDMEM_MISS_ERROR [03:03] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR_MDMEM_MISS_ERROR_MASK  0x00000008
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR_MDMEM_MISS_ERROR_SHIFT 3

/* RAAGA_DSP_ERROR_INT :: MASK_CLEAR :: DMA_SUB_ERROR [02:02] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR_DMA_SUB_ERROR_MASK     0x00000004
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR_DMA_SUB_ERROR_SHIFT    2

/* RAAGA_DSP_ERROR_INT :: MASK_CLEAR :: GISB_ERROR [01:01] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR_GISB_ERROR_MASK        0x00000002
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR_GISB_ERROR_SHIFT       1

/* RAAGA_DSP_ERROR_INT :: MASK_CLEAR :: PMEM_BRIDGE_ERROR [00:00] */
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR_PMEM_BRIDGE_ERROR_MASK 0x00000001
#define BCHP_RAAGA_DSP_ERROR_INT_MASK_CLEAR_PMEM_BRIDGE_ERROR_SHIFT 0

#endif /* #ifndef BCHP_RAAGA_DSP_ERROR_INT_H__ */

/* End of File */
