module top_16_bit_counter(
input clk,
input [1:0] SW,
output [6:0] HEX0,
output [6:0] HEX1,
output [6:0] HEX2,
output [6:0] HEX3,
output [6:0] HEX4
);


wire [1:0] q;
wire [15:0] p;
wire [19:0]	g;

clk_divider			divider(clk, reset, q);
counter				count(.clk(q), .reset_n(SW[0]), .enable(SW[1]), .count(p));
//bcd					U1(.bin(p), .TenThousands(g[3:0]), .Thousands(g[7:4]), .Hundreds(g[11:8]), .Tens(g.[15:12]), .Ones(g.[19:16]));
//bcd_decimal			M1(.hex(g[19:16]), .display(HEX0));
//bcd_decimal			M2(.hex(g[15:12]), .display(HEX1));
//bcd_decimal			M3(.hex(g[11:8]), .display(HEX2));
//bcd_decimal			M4(.hex(g[7:4]), .display(HEX3));
//bcd_decimal			M5(.hex(g[3:0]), .display(HEX4));

endmodule