
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.38+113 (git sha1 91fbd5898, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)

-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: ecc_formal.v
Parsing formal SystemVerilog input from `ecc_formal.v' to AST representation.
Storing AST representation for module `$abstract\ecc_formal'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ecc_enc.sv
Parsing formal SystemVerilog input from `ecc_enc.sv' to AST representation.
Storing AST representation for module `$abstract\ecc_enc'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ecc_dec.sv
Parsing formal SystemVerilog input from `ecc_dec.sv' to AST representation.
Storing AST representation for module `$abstract\ecc_dec'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).
Parameter \K = 8

5. Executing AST frontend in derive mode using pre-parsed AST for module `\ecc_formal'.
Parameter \K = 8
Generating RTLIL representation for module `$paramod\ecc_formal\K=32'00000000000000000000000000001000'.

5.1. Analyzing design hierarchy..
Top module:  \ecc_formal
Parameter \K = 8
Parameter \P0_LSB = 0

5.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ecc_enc'.
Parameter \K = 8
Parameter \P0_LSB = 0
Generating RTLIL representation for module `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc'.
Parameter \K = 8
Parameter \LATENCY = 0
Parameter \P0_LSB = 0

5.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ecc_dec'.
Parameter \K = 8
Parameter \LATENCY = 0
Parameter \P0_LSB = 0
Generating RTLIL representation for module `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec'.

5.4. Analyzing design hierarchy..
Top module:  \ecc_formal
Used module:     $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc
Used module:     $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec

5.5. Analyzing design hierarchy..
Top module:  \ecc_formal
Used module:     $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc
Used module:     $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec
Removing unused module `$paramod\ecc_formal\K=32'00000000000000000000000000001000'.
Removing unused module `$abstract\ecc_dec'.
Removing unused module `$abstract\ecc_enc'.
Removing unused module `$abstract\ecc_formal'.
Removed 4 unused modules.
Module ecc_formal directly or indirectly contains formal properties -> setting "keep" attribute.

6. Executing PREP pass.

6.1. Executing HIERARCHY pass (managing design hierarchy).

6.1.1. Analyzing design hierarchy..
Top module:  \ecc_formal
Used module:     $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc
Used module:     $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec

6.1.2. Analyzing design hierarchy..
Top module:  \ecc_formal
Used module:     $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc
Used module:     $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec
Removed 0 unused modules.
Module ecc_formal directly or indirectly contains formal properties -> setting "keep" attribute.

6.2. Executing PROC pass (convert processes to netlists).

6.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 48 empty switches in `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$233'.
Found and cleaned up 12 empty switches in `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$187'.
Found and cleaned up 5 empty switches in `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
Found and cleaned up 48 empty switches in `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$319'.
Cleaned up 113 empty switches.

6.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$ecc_formal.v:66$31 in module ecc_formal.
Marked 2 switch rules as full_case in process $proc$ecc_formal.v:81$75 in module ecc_formal.
Marked 15 switch rules as full_case in process $proc$ecc_dec.sv:0$384 in module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.
Removed a total of 0 dead cases.

6.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 15 redundant assignments.
Promoted 206 assignments to connections.

6.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\ecc_formal.$proc$ecc_formal.v:62$178'.
  Set init value: \f_counter = 10'0000000000

6.2.5. Executing PROC_ARST pass (detect async resets in processes).

6.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~20 debug messages>

6.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$283'.
Creating decoders for process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$233'.
Creating decoders for process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$187'.
Creating decoders for process `\ecc_formal.$proc$ecc_formal.v:66$31'.
     1/7: $2\q_o_enc_corrupted[12:0]
     2/7: $2$bitselwrite$pos$ecc_formal.v:73$14[3:0]$50
     3/7: $2$bitselwrite$pos$ecc_formal.v:72$13[3:0]$49
     4/7: $1\q_o_enc_corrupted[12:0]
     5/7: $1$bitselwrite$pos$ecc_formal.v:69$12[3:0]$36
     6/7: $1$bitselwrite$pos$ecc_formal.v:73$14[3:0]$38
     7/7: $1$bitselwrite$pos$ecc_formal.v:72$13[3:0]$37
Creating decoders for process `\ecc_formal.$proc$ecc_formal.v:81$75'.
     1/8: $assert$ecc_formal.v:97$94_EN
     2/8: $assert$ecc_formal.v:96$92_EN
     3/8: $assert$ecc_formal.v:92$89_EN
     4/8: $assert$ecc_formal.v:91$88_EN
     5/8: $assert$ecc_formal.v:90$86_EN
     6/8: $assert$ecc_formal.v:86$83_EN
     7/8: $assert$ecc_formal.v:85$81_EN
     8/8: $assert$ecc_formal.v:84$79_EN
Creating decoders for process `\ecc_formal.$proc$ecc_formal.v:102$95'.
Creating decoders for process `\ecc_formal.$proc$ecc_formal.v:109$101'.
Creating decoders for process `\ecc_formal.$proc$ecc_formal.v:61$177'.
Creating decoders for process `\ecc_formal.$proc$ecc_formal.v:62$178'.
Creating decoders for process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$458'.
Creating decoders for process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$446'.
Creating decoders for process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
     1/85: $16\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$445 [7]
     2/85: $16\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$445 [4]
     3/85: $16\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$445 [2]
     4/85: $16\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$445 [0]
     5/85: $16\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$445 [6]
     6/85: $16\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$445 [1]
     7/85: $16\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$445 [3]
     8/85: $16\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$445 [5]
     9/85: $15\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$440
    10/85: $1$bitselwrite$rvalue$ecc_dec.sv:180$305[0:0]$442
    11/85: $8\extract_q$func$ecc_dec.sv:270$297.bit_idx[31:0]$441
    12/85: $14\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$439 [7]
    13/85: $14\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$439 [4]
    14/85: $14\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$439 [2]
    15/85: $14\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$439 [0]
    16/85: $14\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$439 [6]
    17/85: $14\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$439 [1]
    18/85: $14\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$439 [3]
    19/85: $14\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$439 [5]
    20/85: $13\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$434
    21/85: $1$bitselwrite$rvalue$ecc_dec.sv:180$304[0:0]$436
    22/85: $7\extract_q$func$ecc_dec.sv:270$297.bit_idx[31:0]$435
    23/85: $12\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$433 [7]
    24/85: $12\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$433 [4]
    25/85: $12\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$433 [2]
    26/85: $12\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$433 [0]
    27/85: $12\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$433 [6]
    28/85: $12\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$433 [1]
    29/85: $12\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$433 [3]
    30/85: $12\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$433 [5]
    31/85: $11\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$428
    32/85: $1$bitselwrite$rvalue$ecc_dec.sv:180$303[0:0]$430
    33/85: $6\extract_q$func$ecc_dec.sv:270$297.bit_idx[31:0]$429
    34/85: $10\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$427 [7]
    35/85: $10\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$427 [4]
    36/85: $10\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$427 [2]
    37/85: $10\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$427 [0]
    38/85: $10\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$427 [6]
    39/85: $10\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$427 [1]
    40/85: $10\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$427 [3]
    41/85: $10\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$427 [5]
    42/85: $9\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$422
    43/85: $1$bitselwrite$rvalue$ecc_dec.sv:180$302[0:0]$424
    44/85: $5\extract_q$func$ecc_dec.sv:270$297.bit_idx[31:0]$423
    45/85: $8\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$421 [7]
    46/85: $8\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$421 [4]
    47/85: $8\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$421 [2]
    48/85: $8\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$421 [0]
    49/85: $8\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$421 [6]
    50/85: $8\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$421 [1]
    51/85: $8\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$421 [3]
    52/85: $8\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$421 [5]
    53/85: $7\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$416
    54/85: $1$bitselwrite$rvalue$ecc_dec.sv:180$301[0:0]$418
    55/85: $4\extract_q$func$ecc_dec.sv:270$297.bit_idx[31:0]$417
    56/85: $6\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$415 [7]
    57/85: $6\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$415 [4]
    58/85: $6\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$415 [2]
    59/85: $6\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$415 [0]
    60/85: $6\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$415 [6]
    61/85: $6\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$415 [1]
    62/85: $6\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$415 [3]
    63/85: $6\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$415 [5]
    64/85: $5\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$410
    65/85: $1$bitselwrite$rvalue$ecc_dec.sv:180$300[0:0]$412
    66/85: $3\extract_q$func$ecc_dec.sv:270$297.bit_idx[31:0]$411
    67/85: $4\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$409 [7]
    68/85: $4\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$409 [4]
    69/85: $4\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$409 [2]
    70/85: $4\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$409 [0]
    71/85: $4\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$409 [6]
    72/85: $4\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$409 [1]
    73/85: $4\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$409 [3]
    74/85: $4\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$409 [5]
    75/85: $3\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$404
    76/85: $1$bitselwrite$rvalue$ecc_dec.sv:180$299[0:0]$406
    77/85: $2\extract_q$func$ecc_dec.sv:270$297.bit_idx[31:0]$405
    78/85: $2\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$403 [7]
    79/85: $2\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$403 [4]
    80/85: $2\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$403 [2]
    81/85: $2\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$403 [0]
    82/85: $2\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$403 [6]
    83/85: $2\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$403 [1]
    84/85: $2\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$403 [3]
    85/85: $2\extract_q$func$ecc_dec.sv:270$297.$result[7:0]$403 [5]
Creating decoders for process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$369'.
Creating decoders for process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$319'.

6.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.\store_p_in_codeword$func$ecc_enc.sv:210$182.$result' from process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$283'.
No latch inferred for signal `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.\store_p_in_codeword$func$ecc_enc.sv:210$185.$result' from process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$283'.
No latch inferred for signal `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.\store_p_in_codeword$func$ecc_enc.sv:210$185.cw' from process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$283'.
No latch inferred for signal `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.\store_p_in_codeword$func$ecc_enc.sv:210$185.p' from process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$283'.
No latch inferred for signal `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.\store_p_in_codeword$func$ecc_enc.sv:210$185.i' from process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$283'.
No latch inferred for signal `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.\calculate_p$func$ecc_enc.sv:207$181.$result' from process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$233'.
No latch inferred for signal `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.\calculate_p$func$ecc_enc.sv:207$184.$result' from process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$233'.
No latch inferred for signal `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.\calculate_p$func$ecc_enc.sv:207$184.cw' from process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$233'.
No latch inferred for signal `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.\calculate_p$func$ecc_enc.sv:207$184.p_idx' from process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$233'.
No latch inferred for signal `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.\calculate_p$func$ecc_enc.sv:207$184.cw_idx' from process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$233'.
No latch inferred for signal `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.\store_dbits_in_codeword$func$ecc_enc.sv:204$180.$result' from process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$187'.
No latch inferred for signal `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.\store_dbits_in_codeword$func$ecc_enc.sv:204$183.$result' from process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$187'.
No latch inferred for signal `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.\store_dbits_in_codeword$func$ecc_enc.sv:204$183.d' from process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$187'.
No latch inferred for signal `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.\store_dbits_in_codeword$func$ecc_enc.sv:204$183.bit_idx' from process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$187'.
No latch inferred for signal `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.\store_dbits_in_codeword$func$ecc_enc.sv:204$183.cw_idx' from process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$187'.
No latch inferred for signal `\ecc_formal.\q_o_enc_corrupted' from process `\ecc_formal.$proc$ecc_formal.v:66$31'.
No latch inferred for signal `\ecc_formal.$bitselwrite$pos$ecc_formal.v:69$12' from process `\ecc_formal.$proc$ecc_formal.v:66$31'.
No latch inferred for signal `\ecc_formal.$bitselwrite$pos$ecc_formal.v:72$13' from process `\ecc_formal.$proc$ecc_formal.v:66$31'.
No latch inferred for signal `\ecc_formal.$bitselwrite$pos$ecc_formal.v:73$14' from process `\ecc_formal.$proc$ecc_formal.v:66$31'.
No latch inferred for signal `\ecc_formal.\f_clk' from process `\ecc_formal.$proc$ecc_formal.v:61$177'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\sb_err_o' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$458'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\db_err_o' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$458'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\q_o' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$458'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\syndrome_o' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$458'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\sb_fix_o' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$458'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\information_error$func$ecc_dec.sv:275$293.$result' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$446'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\information_error$func$ecc_dec.sv:275$306.$result' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$446'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\information_error$func$ecc_dec.sv:275$306.syndrome' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$446'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\is_power_of_2$func$ecc_dec.sv:193$307.$result' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$446'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\is_power_of_2$func$ecc_dec.sv:193$307.n' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$446'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\extract_q$func$ecc_dec.sv:270$292.$result' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\extract_q$func$ecc_dec.sv:270$297.$result' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\extract_q$func$ecc_dec.sv:270$297.cw' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\extract_q$func$ecc_dec.sv:270$297.bit_idx' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\extract_q$func$ecc_dec.sv:270$297.cw_idx' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$bitselwrite$rvalue$ecc_dec.sv:180$298' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$bitselwrite$rvalue$ecc_dec.sv:180$299' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$bitselwrite$rvalue$ecc_dec.sv:180$300' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$bitselwrite$rvalue$ecc_dec.sv:180$301' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$bitselwrite$rvalue$ecc_dec.sv:180$302' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$bitselwrite$rvalue$ecc_dec.sv:180$303' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$bitselwrite$rvalue$ecc_dec.sv:180$304' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$bitselwrite$rvalue$ecc_dec.sv:180$305' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\correct_codeword$func$ecc_dec.sv:267$291.$result' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$369'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\correct_codeword$func$ecc_dec.sv:267$295.$result' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$369'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\correct_codeword$func$ecc_dec.sv:267$295.cw' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$369'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\correct_codeword$func$ecc_dec.sv:267$295.syndrome' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$369'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$bitselwrite$pos$ecc_dec.sv:167$296' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$369'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\calculate_syndrome$func$ecc_dec.sv:238$290.$result' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$319'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\calculate_syndrome$func$ecc_dec.sv:238$294.$result' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$319'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\calculate_syndrome$func$ecc_dec.sv:238$294.cw' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$319'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\calculate_syndrome$func$ecc_dec.sv:238$294.p_idx' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$319'.
No latch inferred for signal `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.\calculate_syndrome$func$ecc_dec.sv:238$294.cw_idx' from process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$319'.

6.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ecc_formal.\f_counter' using process `\ecc_formal.$proc$ecc_formal.v:102$95'.
  created $ff cell `$procdff$1025' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:110$17$0' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1026' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:111$18$0' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1027' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:111$18$1' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1028' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:112$19$0' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1029' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:112$19$1' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1030' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:112$19$2' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1031' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:113$20$0' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1032' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:113$20$1' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1033' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:113$20$2' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1034' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:113$20$3' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1035' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:114$21$0' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1036' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:114$21$1' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1037' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:114$21$2' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1038' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:114$21$3' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1039' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:114$21$4' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1040' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:115$22$0' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1041' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:115$22$1' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1042' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:115$22$2' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1043' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:115$22$3' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1044' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:115$22$4' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1045' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:115$22$5' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1046' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:116$23$0' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1047' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:116$23$1' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1048' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:116$23$2' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1049' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:116$23$3' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1050' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:116$23$4' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1051' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:116$23$5' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1052' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:116$23$6' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1053' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:117$24$0' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1054' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:117$24$1' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1055' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:117$24$2' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1056' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:117$24$3' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1057' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:117$24$4' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1058' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:117$24$5' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1059' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:117$24$6' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1060' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:117$24$7' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1061' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:118$25$0' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1062' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:118$25$1' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1063' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:118$25$2' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1064' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:118$25$3' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1065' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:118$25$4' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1066' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:118$25$5' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1067' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:118$25$6' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1068' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:118$25$7' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1069' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:118$25$8' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1070' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:119$26$0' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1071' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:119$26$1' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1072' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:119$26$2' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1073' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:119$26$3' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1074' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:119$26$4' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1075' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:119$26$5' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1076' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:119$26$6' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1077' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:119$26$7' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1078' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:119$26$8' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1079' with global clock.
Creating register for signal `\ecc_formal.$past$ecc_formal.v:119$26$9' using process `\ecc_formal.$proc$ecc_formal.v:109$101'.
  created $ff cell `$procdff$1080' with global clock.

6.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$283'.
Removing empty process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$233'.
Removing empty process `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.$proc$ecc_enc.sv:0$187'.
Found and cleaned up 2 empty switches in `\ecc_formal.$proc$ecc_formal.v:66$31'.
Removing empty process `ecc_formal.$proc$ecc_formal.v:66$31'.
Found and cleaned up 3 empty switches in `\ecc_formal.$proc$ecc_formal.v:81$75'.
Removing empty process `ecc_formal.$proc$ecc_formal.v:81$75'.
Removing empty process `ecc_formal.$proc$ecc_formal.v:102$95'.
Removing empty process `ecc_formal.$proc$ecc_formal.v:109$101'.
Removing empty process `ecc_formal.$proc$ecc_formal.v:61$177'.
Removing empty process `ecc_formal.$proc$ecc_formal.v:62$178'.
Removing empty process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$458'.
Removing empty process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$446'.
Found and cleaned up 15 empty switches in `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
Removing empty process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$384'.
Removing empty process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$369'.
Removing empty process `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$proc$ecc_dec.sv:0$319'.
Cleaned up 20 empty switches.

6.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.
<suppressed ~32 debug messages>
Optimizing module ecc_formal.
<suppressed ~1 debug messages>
Optimizing module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.
<suppressed ~166 debug messages>

6.3. Executing FUTURE pass.

6.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.
Optimizing module ecc_formal.
Optimizing module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.

6.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc..
Finding unused cells or wires in module \ecc_formal..
Finding unused cells or wires in module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec..
Removed 7 unused cells and 489 unused wires.
<suppressed ~10 debug messages>

6.6. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec...
Checking module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc...
Checking module ecc_formal...
Found and reported 0 problems.

6.7. Executing OPT pass (performing simple optimizations).

6.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.
Optimizing module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.
Optimizing module ecc_formal.

6.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc'.
Finding identical cells in module `\ecc_formal'.
<suppressed ~48 debug messages>
Removed a total of 19 cells.

6.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ecc_formal..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$463.
Removed 1 multiplexer ports.
<suppressed ~9 debug messages>

6.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.
  Optimizing cells in module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.
  Optimizing cells in module \ecc_formal.
Performed a total of 0 changes.

6.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec'.
Finding identical cells in module `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc'.
Finding identical cells in module `\ecc_formal'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

6.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec..
Finding unused cells or wires in module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc..
Finding unused cells or wires in module \ecc_formal..
Removed 0 unused cells and 29 unused wires.
<suppressed ~2 debug messages>

6.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.
Optimizing module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.
Optimizing module ecc_formal.

6.7.8. Rerunning OPT passes. (Maybe there is more to do..)

6.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ecc_formal..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

6.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.
  Optimizing cells in module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.
  Optimizing cells in module \ecc_formal.
Performed a total of 0 changes.

6.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec'.
Finding identical cells in module `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc'.
Finding identical cells in module `\ecc_formal'.
Removed a total of 0 cells.

6.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec..
Finding unused cells or wires in module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc..
Finding unused cells or wires in module \ecc_formal..

6.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.
Optimizing module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.
Optimizing module ecc_formal.

6.7.14. Finished OPT passes. (There is nothing left to do.)

6.8. Executing WREDUCE pass (reducing word size of cells).
Converting cell $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$neg$ecc_dec.sv:0$375 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$neg$ecc_dec.sv:0$375 ($neg).
Removed top 27 bits (of 32) from port A of cell $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$sub$ecc_dec.sv:186$452 ($sub).
Removed top 30 bits (of 32) from port B of cell $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$sub$ecc_dec.sv:186$452 ($sub).
Converting cell $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$sub$ecc_dec.sv:186$452 ($sub) from signed to unsigned.
Removed top 26 bits (of 32) from port Y of cell $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$sub$ecc_dec.sv:186$452 ($sub).
Removed top 1 bits (of 5) from port A of cell $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$sub$ecc_dec.sv:186$452 ($sub).
Removed top 1 bits (of 2) from port B of cell $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$sub$ecc_dec.sv:186$452 ($sub).
Removed top 1 bits (of 6) from port Y of cell $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$sub$ecc_dec.sv:186$452 ($sub).
Removed top 27 bits (of 32) from port A of cell $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$and$ecc_dec.sv:186$453 ($and).
Removed top 27 bits (of 32) from port B of cell $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$and$ecc_dec.sv:186$453 ($and).
Removed top 27 bits (of 32) from port Y of cell $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.$and$ecc_dec.sv:186$453 ($and).
Removed top 1 bits (of 2) from port B of cell ecc_formal.$eq$ecc_formal.v:68$35 ($eq).
Converting cell ecc_formal.$neg$ecc_formal.v:0$39 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell ecc_formal.$neg$ecc_formal.v:0$39 ($neg).
Converting cell ecc_formal.$neg$ecc_formal.v:0$60 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell ecc_formal.$neg$ecc_formal.v:0$60 ($neg).
Removed top 28 bits (of 32) from port B of cell ecc_formal.$le$ecc_formal.v:76$72 ($le).
Removed top 28 bits (of 32) from port B of cell ecc_formal.$le$ecc_formal.v:77$74 ($le).
Removed top 31 bits (of 32) from port B of cell ecc_formal.$add$ecc_formal.v:103$96 ($add).
Removed top 22 bits (of 32) from port Y of cell ecc_formal.$add$ecc_formal.v:103$96 ($add).
Removed top 6 bits (of 10) from port B of cell ecc_formal.$eq$ecc_formal.v:105$100 ($eq).

6.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec..
Finding unused cells or wires in module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc..
Finding unused cells or wires in module \ecc_formal..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

6.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.11. Executing OPT pass (performing simple optimizations).

6.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.
Optimizing module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.
Optimizing module ecc_formal.

6.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec'.
Finding identical cells in module `$paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc'.
Finding identical cells in module `\ecc_formal'.
Removed a total of 0 cells.

6.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec..
Finding unused cells or wires in module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc..
Finding unused cells or wires in module \ecc_formal..

6.11.4. Finished fast OPT passes.

6.12. Printing statistics.

=== $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec ===

   Number of wires:                 62
   Number of wire bits:            457
   Number of public wires:          32
   Number of public wire bits:     313
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $and                            7
     $logic_not                      3
     $logic_or                       1
     $neg                            1
     $not                            3
     $or                             1
     $reduce_or                      1
     $reduce_xor                     1
     $shift                          2
     $shiftx                         1
     $sub                            1
     $xor                           18

=== $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc ===

   Number of wires:                 25
   Number of wire bits:            256
   Number of public wires:          15
   Number of public wire bits:     246
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $reduce_xor                     1
     $xor                           14

=== ecc_formal ===

   Number of wires:                113
   Number of wire bits:            701
   Number of public wires:          11
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $add                            1
     $and                            2
     $anyseq                         4
     $check                         23
     $eq                             6
     $ff                            56
     $le                             2
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $ne                            11
     $neg                            2
     $not                            2
     $or                             2
     $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec      1
     $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc      1
     $shift                          4
     $shiftx                         2

=== design hierarchy ===

   ecc_formal                        1
     $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec      1
     $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc      1

   Number of wires:                200
   Number of wire bits:           1414
   Number of public wires:          58
   Number of public wire bits:     624
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                186
     $add                            1
     $and                            9
     $anyseq                         4
     $check                         23
     $eq                             6
     $ff                            56
     $le                             2
     $logic_not                      8
     $logic_or                       2
     $mux                            8
     $ne                            11
     $neg                            3
     $not                            5
     $or                             3
     $reduce_or                      1
     $reduce_xor                     2
     $shift                          6
     $shiftx                         3
     $sub                            1
     $xor                           32

6.13. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec...
Checking module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc...
Checking module ecc_formal...
Found and reported 0 problems.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \ecc_formal
Used module:     $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec
Used module:     $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc

7.2. Analyzing design hierarchy..
Top module:  \ecc_formal
Used module:     $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec
Used module:     $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc
Removed 0 unused modules.
Module ecc_formal directly or indirectly contains formal properties -> setting "keep" attribute.

8. Executing jny backend.

9. Executing RTLIL backend.
Output filename: ../model/design.il

End of script. Logfile hash: c4f5cd1906, CPU: user 0.12s system 0.00s, MEM: 12.52 MB peak
Yosys 0.38+113 (git sha1 91fbd5898, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
Time spent: 28% 3x hierarchy (0 sec), 16% 5x opt_clean (0 sec), ...
