// Seed: 3731299951
module module_0;
  parameter id_1 = "";
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output tri0 id_4;
  input logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_9 = 1;
  module_0 modCall_1 ();
  assign id_4 = id_3[1'b0] != -1;
  assign id_2 = id_3;
endmodule
module module_2 (
    input uwire id_0,
    output supply0 id_1,
    input supply0 id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5
);
  logic ["" : ""] id_7;
  module_0 modCall_1 ();
endmodule
