# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_1.ip_user_files/bd/block_rom/hdl/block_rom.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/bd/block_rom/hdl/block_rom_wrapper.vhd"

# Do not sort compile order
nosort
