0,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng.v.out,17120,336366,6565,187642,9,33548,0,13859,312,0,320,925,8760,0,0,88,279,0,0,0,4960,4896,129,0,0,0,0,0,0,0,1197,872,25157,56,0,0,845,1287,5706,12475,1536,0,0,0,0,0,151,41,0,0,121945,6356,0,0,0,0,0,24094,11927,0,0,0,0,0,0,312,427,0,0,0,0,18,0,0,18,0,0,0,0,0
1,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/DataTransferUnit.v.out,409,25522,158,17012,4,4492,0,335,19,0,0,148,13,0,0,57,51,0,0,0,0,0,0,0,0,0,0,0,0,0,37,0,134,29,0,0,5,0,149,63,0,0,0,0,0,0,25,2,0,0,3680,2,0,0,0,0,0,1,3421,0,0,0,0,0,0,15,191,0,0,0,0,8,0,0,8,0,0,0,0,0
2,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/LU.v.out,16429,303315,6309,164319,5,29056,0,13304,290,0,320,770,8741,0,0,13,215,0,0,0,4960,4896,129,0,0,0,0,0,0,0,1120,852,24784,20,0,0,840,1287,5287,12309,1536,0,0,0,0,0,119,11,0,0,117584,6343,0,0,0,0,0,24060,8323,0,0,0,0,0,0,274,124,0,0,0,0,10,0,0,10,0,0,0,0,0
3,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/LUControl.v.out,480,8077,214,5911,0,0,0,463,2,0,0,2,37,0,0,13,18,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,533,20,0,0,96,7,831,224,0,0,0,0,0,0,23,11,0,0,710,135,0,0,0,0,0,5255,35,0,0,0,0,0,0,274,92,0,0,0,0,0,0,0,0,0,0,0,0,0
4,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/MarshallerController.v.out,232,1700,49,483,0,0,0,217,2,0,0,7,6,0,0,18,13,0,0,0,0,0,0,0,0,0,0,0,0,0,40,20,239,7,0,0,0,0,270,103,0,0,0,0,0,0,5,28,0,0,681,11,0,0,0,0,0,33,183,0,0,0,0,0,0,23,112,0,0,0,0,0,0,0,0,0,0,0,0,0
5,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v.out,45,206,22,92,1,28,0,33,0,0,0,0,0,0,0,7,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,5,0,0,0,0,40,5,0,0,0,0,0,0,4,0,0,0,34,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
6,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/assemble.v.out,16,257,12,163,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,156,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
7,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/div_24b.v.out,75,2076,28,1247,0,0,0,94,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,852,0,0,0,0,0,0,0,805,0,0,0,0,0,0,0,0,0,0,1105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
8,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/dual_port_ram.v.out,17,2603,9,1047,1,2560,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
9,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/exponent.v.out,10,130,5,32,0,0,0,6,0,0,0,0,9,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
10,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/flag.v.out,10,14,7,11,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
11,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/fpmul.v.out,344,4098,157,1978,0,0,0,239,7,0,10,24,272,0,0,0,6,0,0,0,26,24,4,0,0,0,0,0,0,0,0,0,385,0,0,0,23,32,106,96,48,0,0,0,0,0,0,0,0,0,2122,144,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
12,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v.out,126,1419,11,243,0,0,0,148,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,368,0,0,0,0,8,33,250,0,0,0,0,0,0,3,0,0,0,905,48,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
13,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/fpu_div.v.out,137,3170,40,1442,0,0,0,176,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,852,0,0,0,0,8,0,8,1013,0,0,0,0,0,0,0,0,0,0,1826,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
14,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/memcmd_fifo.v.out,45,494,22,281,1,112,0,33,0,0,0,0,0,0,0,7,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,5,0,0,0,0,13,5,0,0,0,0,0,0,4,0,0,0,76,0,0,0,0,0,0,0,97,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
15,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/mult_add.v.out,480,5779,178,2483,0,0,0,389,9,0,10,24,272,0,0,0,6,0,0,0,26,24,4,0,0,0,0,0,0,0,32,0,753,0,0,0,23,40,139,346,48,0,0,0,0,0,3,0,0,0,3027,192,0,0,0,0,0,160,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
16,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/multiply_a.v.out,4,97,4,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
17,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/normalize.v.out,7,148,4,98,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
18,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/prenorm.v.out,108,1792,14,210,0,0,0,98,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,230,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,1520,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
19,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/preprocess.v.out,31,153,23,145,0,0,0,21,0,0,0,16,62,0,0,0,4,0,0,0,8,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
20,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/ram.v.out,28,16559,20,10401,1,7168,0,14,0,0,0,0,0,0,0,0,0,0,0,0,1024,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2064,0,0,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
24,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/rfifo.v.out,90,2045,22,1568,1,256,0,93,15,0,0,135,0,0,0,7,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,60,0,0,0,0,0,17,5,0,0,0,0,0,0,3,0,0,0,148,0,0,0,0,0,0,0,1165,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,2,0,0,0,0,0
25,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/round.v.out,45,327,22,211,0,0,0,34,4,0,0,8,153,0,0,0,1,0,0,0,10,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
26,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/shift.v.out,47,472,11,374,0,0,0,42,1,0,10,0,48,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,155,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,160,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
27,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/special.v.out,24,206,14,136,0,0,0,17,1,0,0,0,0,0,0,0,0,0,0,0,2,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,126,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
28,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/top_ram.v.out,26,557,18,341,1,384,0,14,0,0,0,0,0,0,0,0,0,0,0,0,32,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,90,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
29,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU32PEEng_submodules/wfifo.v.out,80,15526,23,8292,1,4096,0,67,0,0,0,0,0,0,0,23,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,60,5,0,0,0,0,17,5,0,0,0,0,0,0,4,0,0,0,3092,0,0,0,0,0,0,0,2125,0,0,0,0,0,0,4,0,0,0,0,0,2,0,0,2,0,0,0,0,0
30,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng.v.out,32760,660463,12389,369287,9,74576,0,26507,616,0,640,2085,17496,0,0,104,478,0,0,0,9888,9760,257,0,0,0,0,0,0,0,2222,872,49901,57,0,0,1582,2568,10164,23549,3072,0,0,0,0,0,247,41,0,0,240147,12628,0,0,0,0,0,46917,23202,0,0,0,0,0,0,573,447,0,0,0,0,18,0,0,18,0,0,0,0,0
31,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/DataTransferUnit.v.out,489,48287,158,32520,4,8592,0,431,35,0,0,540,13,0,0,73,55,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,324,29,0,0,6,0,152,65,0,0,0,0,0,0,25,2,0,0,6768,2,0,0,0,0,0,1,6496,0,0,0,0,0,0,17,195,0,0,0,0,8,0,0,8,0,0,0,0,0
32,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/LU.v.out,31989,599113,12133,324929,5,65984,0,25856,578,0,640,1538,17477,0,0,13,410,0,0,0,9888,9760,257,0,0,0,0,0,0,0,2144,852,49336,21,0,0,1576,2568,9740,23381,3072,0,0,0,0,0,215,11,0,0,232693,12615,0,0,0,0,0,46886,16520,0,0,0,0,0,0,531,137,0,0,0,0,10,0,0,10,0,0,0,0,0
33,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/LUControl.v.out,520,13346,214,10698,0,0,0,503,2,0,0,2,69,0,0,13,20,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,766,21,0,0,96,8,836,224,0,0,0,0,0,0,23,11,0,0,1017,263,0,0,0,0,0,9623,40,0,0,0,0,0,0,531,105,0,0,0,0,0,0,0,0,0,0,0,0,0
34,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/MarshallerController.v.out,232,1720,49,496,0,0,0,217,2,0,0,7,6,0,0,18,13,0,0,0,0,0,0,0,0,0,0,0,0,0,40,20,241,7,0,0,0,0,272,103,0,0,0,0,0,0,5,28,0,0,686,11,0,0,0,0,0,30,186,0,0,0,0,0,0,25,115,0,0,0,0,0,0,0,0,0,0,0,0,0
35,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/addr_fifo.v.out,45,221,22,101,1,32,0,33,0,0,0,0,0,0,0,7,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,5,0,0,0,0,40,5,0,0,0,0,0,0,4,0,0,0,36,0,0,0,0,0,0,0,37,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
50,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/ram.v.out,28,33077,20,20773,1,16384,0,14,0,0,0,0,0,0,0,0,0,0,0,0,2048,2048,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4114,0,0,0,0,0,0,0,4096,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
54,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/rfifo.v.out,138,3119,22,2593,1,256,0,157,31,0,0,527,0,0,0,7,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,0,0,18,5,0,0,0,0,0,0,3,0,0,0,148,0,0,0,0,0,0,0,2189,0,0,0,0,0,0,5,0,0,0,0,0,2,0,0,2,0,0,0,0,0
58,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/top_ram.v.out,26,569,18,349,1,448,0,14,0,0,0,0,0,0,0,0,0,0,0,0,32,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,94,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
59,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU64PEEng_submodules/wfifo.v.out,112,30904,23,16485,1,8192,0,99,0,0,0,0,0,0,0,39,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,155,5,0,0,0,0,18,5,0,0,0,0,0,0,4,0,0,0,6164,0,0,0,0,0,0,0,4173,0,0,0,0,0,0,5,0,0,0,0,0,2,0,0,2,0,0,0,0,0
60,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng.v.out,5382,92774,2197,51032,9,6788,0,4357,84,0,80,223,2208,0,0,76,121,0,0,0,1256,1240,33,0,0,0,0,0,0,0,427,872,6685,54,0,0,291,325,2350,4167,384,0,0,0,0,0,79,41,0,0,33181,1652,0,0,0,0,0,6768,3457,0,0,0,0,0,0,110,387,0,0,0,0,18,0,0,18,0,0,0,0,0
61,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/DataTransferUnit.v.out,349,8392,158,5356,4,1412,0,263,7,0,0,22,13,0,0,45,43,0,0,0,0,0,0,0,0,0,0,0,0,0,35,0,26,29,0,0,3,0,143,59,0,0,0,0,0,0,25,2,0,0,1344,2,0,0,0,0,0,1,1111,0,0,0,0,0,0,11,183,0,0,0,0,8,0,0,8,0,0,0,0,0
62,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/LU.v.out,4751,81041,1941,43539,5,5376,0,3874,74,0,80,194,2189,0,0,13,65,0,0,0,1256,1240,33,0,0,0,0,0,0,0,352,852,6424,18,0,0,288,325,1941,4005,384,0,0,0,0,0,47,11,0,0,31166,1639,0,0,0,0,0,6728,2169,0,0,0,0,0,0,80,98,0,0,0,0,10,0,0,10,0,0,0,0,0
63,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/LUControl.v.out,450,3829,214,2097,0,0,0,433,2,0,0,2,13,0,0,13,14,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,379,18,0,0,96,5,821,224,0,0,0,0,0,0,23,11,0,0,416,39,0,0,0,0,0,1799,25,0,0,0,0,0,0,80,66,0,0,0,0,0,0,0,0,0,0,0,0,0
64,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/MarshallerController.v.out,232,1660,49,457,0,0,0,217,2,0,0,7,6,0,0,18,13,0,0,0,0,0,0,0,0,0,0,0,0,0,40,20,235,7,0,0,0,0,266,103,0,0,0,0,0,0,5,28,0,0,671,11,0,0,0,0,0,39,177,0,0,0,0,0,0,19,106,0,0,0,0,0,0,0,0,0,0,0,0,0
65,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/addr_fifo.v.out,45,176,22,74,1,20,0,33,0,0,0,0,0,0,0,7,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,5,0,0,0,0,40,5,0,0,0,0,0,0,4,0,0,0,30,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
71,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/fpmul.v.out,343,4097,157,1978,0,0,0,237,7,0,10,24,272,0,0,0,6,0,0,0,25,23,4,0,0,0,0,0,0,0,0,0,385,0,0,0,23,32,106,96,48,0,0,0,0,0,0,0,0,0,2122,144,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
75,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/mult_add.v.out,479,5778,178,2483,0,0,0,387,9,0,10,24,272,0,0,0,6,0,0,0,25,23,4,0,0,0,0,0,0,0,32,0,753,0,0,0,23,40,139,346,48,0,0,0,0,0,3,0,0,0,3027,192,0,0,0,0,0,160,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
80,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/ram.v.out,28,4163,20,2617,1,1280,0,14,0,0,0,0,0,0,0,0,0,0,0,0,256,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,524,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
84,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/rfifo.v.out,54,1237,22,798,1,256,0,45,3,0,0,9,0,0,0,7,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,15,5,0,0,0,0,0,0,3,0,0,0,148,0,0,0,0,0,0,0,397,0,0,0,0,0,0,2,0,0,0,0,0,2,0,0,2,0,0,0,0,0
88,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/top_ram.v.out,26,533,18,325,1,256,0,14,0,0,0,0,0,0,0,0,0,0,0,0,32,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
89,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/LU8PEEng_submodules/wfifo.v.out,56,3990,23,2146,1,1024,0,43,0,0,0,0,0,0,0,11,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,5,0,0,0,0,15,5,0,0,0,0,0,0,4,0,0,0,788,0,0,0,0,0,0,0,589,0,0,0,0,0,0,2,0,0,0,0,0,2,0,0,2,0,0,0,0,0
90,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/and_latch.v.out,5,5,4,4,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
91,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core.v.out,3357,42040,1102,20390,16,305152,0,2878,104,0,0,101,86,0,0,406,305,0,0,0,367,37,34,0,0,0,0,0,0,0,192,6,2646,131,0,0,64,10,404,38,0,0,0,0,0,0,451,176,0,0,20977,131,0,0,0,0,0,111,4779,0,0,0,0,0,0,0,49,113,0,0,0,16,0,0,16,0,0,0,0,0
92,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/a25_alu.v.out,56,786,27,477,0,0,0,41,33,0,0,0,32,0,0,0,9,0,0,0,32,32,32,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,66,0,0,0,0,0,0,0,5,1,0,0,355,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
93,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/a25_barrel_shift.v.out,262,5493,38,597,0,0,0,240,0,0,0,0,6,0,0,0,28,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,434,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5181,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
94,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/a25_coprocessor.v.out,37,336,19,287,0,0,0,26,1,0,0,14,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,32,0,0,0,0,0,0,171,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
95,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/a25_dcache.v.out,332,7138,116,3450,8,152576,0,295,1,0,0,20,8,0,0,18,15,0,0,0,0,4,1,0,0,0,0,0,0,0,32,0,215,21,0,0,0,0,11,0,0,0,0,0,0,0,58,32,0,0,3176,12,0,0,0,0,0,1,940,0,0,0,0,0,0,0,22,0,0,0,0,8,0,0,8,0,0,0,0,0
96,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/a25_decode.v.out,1092,5245,207,1104,0,0,0,1063,19,0,0,19,26,0,0,297,72,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,977,64,0,0,0,10,75,0,0,0,0,0,0,0,197,77,0,0,3296,0,0,0,0,0,0,0,425,0,0,0,0,0,0,0,0,59,0,0,0,0,0,0,0,0,0,0,0,0
97,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/a25_execute.v.out,994,14516,317,5031,0,0,0,844,75,0,0,11,44,0,0,67,137,0,0,0,107,32,32,0,0,0,0,0,0,0,0,6,903,6,0,0,0,0,301,32,0,0,0,0,0,0,81,28,0,0,10597,79,0,0,0,0,0,70,1076,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,0,0,0,0,0
98,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/a25_fetch.v.out,325,6020,120,3209,8,152576,0,278,1,0,0,17,6,0,0,9,23,0,0,0,0,0,1,0,0,0,0,0,0,0,96,0,343,40,0,0,32,0,11,0,0,0,0,0,0,0,38,16,0,0,1922,8,0,0,0,0,0,34,828,0,0,0,0,0,0,0,18,4,0,0,0,8,0,0,8,0,0,0,0,0
99,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/a25_icache.v.out,206,5275,92,2710,8,152576,0,176,1,0,0,17,6,0,0,9,11,0,0,0,0,0,1,0,0,0,0,0,0,0,32,0,171,40,0,0,0,0,11,0,0,0,0,0,0,0,28,7,0,0,1635,8,0,0,0,0,0,33,828,0,0,0,0,0,0,0,18,4,0,0,0,8,0,0,8,0,0,0,0,0
100,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/a25_mem.v.out,498,8174,171,4252,8,152576,0,436,1,0,0,20,8,0,0,18,35,0,0,0,0,4,1,0,0,0,0,0,0,0,96,0,387,21,0,0,32,0,11,0,0,0,0,0,0,0,86,43,0,0,3459,12,0,0,0,0,0,7,984,0,0,0,0,0,0,0,22,0,0,0,0,8,0,0,8,0,0,0,0,0
101,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/a25_multiply.v.out,46,665,21,425,0,0,0,37,35,0,0,9,0,0,0,3,39,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,22,3,0,0,0,0,107,0,0,0,0,0,0,0,3,1,0,0,290,0,0,0,0,0,0,0,39,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0
102,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v.out,314,5009,91,2012,0,0,0,280,2,0,0,0,0,0,0,54,23,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,244,2,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,3376,79,0,0,0,0,0,0,856,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
103,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/a25_shifter_full.v.out,210,4632,11,209,0,0,0,204,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,410,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4521,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
104,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/a25_shifter_quick.v.out,34,680,11,209,0,0,0,28,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,627,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
105,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/a25_wishbone.v.out,283,5955,141,4714,0,0,0,223,7,0,0,20,2,0,0,15,33,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,6,6,0,0,0,0,0,0,47,10,0,0,1663,0,0,0,0,0,0,0,1251,0,0,0,0,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,0,0
106,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/a25_wishbone_buf.v.out,71,1211,32,980,0,0,0,62,2,0,0,6,0,0,0,4,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,2,0,0,0,0,0,0,14,3,0,0,375,0,0,0,0,0,0,0,358,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
107,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/a25_write_back.v.out,12,166,12,166,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
108,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/single_port_ram_128_8.v.out,9,658,5,266,1,32768,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,137,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
109,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/arm_core_submodules/single_port_ram_21_8.v.out,9,123,5,52,1,5376,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
110,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/bgm.v.out,53143,115194,6303,54923,0,0,0,50892,4341,0,0,1560,11563,0,0,528,3028,0,0,0,31988,2262,0,0,0,0,0,0,0,0,1615,0,45620,640,0,0,0,1586,2246,3130,528,0,0,0,0,0,0,0,0,0,22213,3941,0,0,0,0,0,6041,0,0,0,0,0,0,0,72,0,0,3403,0,0,0,0,0,0,0,0,0,0,0
111,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/bgm_submodules/add_sub27.v.out,7,139,5,83,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,28,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
112,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/bgm_submodules/b_left_shifter.v.out,150,296,3,102,0,0,0,148,49,0,0,0,0,0,0,0,6,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0
113,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/bgm_submodules/b_left_shifter_new.v.out,174,344,3,118,0,0,0,172,57,0,0,0,0,0,0,0,6,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,336,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0
115,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/bgm_submodules/b_right_shifter_new.v.out,87,169,3,59,0,0,0,85,28,0,0,0,0,0,0,0,5,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,135,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0
116,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/bgm_submodules/delay5.v.out,4,97,4,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
117,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/bgm_submodules/except.v.out,61,179,31,149,0,0,0,52,0,0,0,16,106,0,0,0,6,0,0,0,13,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
118,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/bgm_submodules/fpu_add.v.out,2711,5795,314,2749,0,0,0,2599,233,0,0,78,692,0,0,0,136,0,0,0,1606,101,0,0,0,0,0,0,0,0,89,0,2446,32,0,0,0,98,109,162,0,0,0,0,0,0,0,0,0,0,1175,213,0,0,0,0,0,268,0,0,0,0,0,0,0,8,0,0,185,0,0,0,0,0,0,0,0,0,0,0
119,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/bgm_submodules/fpu_mul.v.out,2603,5491,306,2504,0,0,0,2499,204,0,0,78,485,0,0,48,164,0,0,0,1594,123,0,0,0,0,0,0,0,0,74,0,2146,32,0,0,0,64,115,152,48,0,0,0,0,0,0,0,0,0,1058,184,0,0,0,0,0,295,0,0,0,0,0,0,0,0,0,0,158,0,0,0,0,0,0,0,0,0,0,0
120,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/bgm_submodules/mul_r2.v.out,6,193,5,145,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
121,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/bgm_submodules/post_norm.v.out,2303,4074,145,1377,0,0,0,2268,204,0,0,54,197,0,0,0,104,0,0,0,1545,83,0,0,0,0,0,0,0,0,66,0,2121,32,0,0,0,55,81,118,0,0,0,0,0,0,0,0,0,0,910,183,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,158,0,0,0,0,0,0,0,0,0,0,0
122,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/bgm_submodules/pre_norm.v.out,237,749,55,541,0,0,0,219,29,0,0,0,335,0,0,0,19,0,0,0,40,6,0,0,0,0,0,0,0,0,23,0,325,0,0,0,0,43,0,16,0,0,0,0,0,0,0,0,0,0,173,30,0,0,0,0,0,63,0,0,0,0,0,0,0,8,0,0,27,0,0,0,0,0,0,0,0,0,0,0
123,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/bgm_submodules/pre_norm_fmul.v.out,82,349,34,227,0,0,0,75,0,0,0,0,128,0,0,0,10,0,0,0,15,8,0,0,0,0,0,0,0,0,8,0,17,0,0,0,0,9,34,34,0,0,0,0,0,0,0,0,0,0,85,1,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
124,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/bgm_submodules/pri_encoder.v.out,1371,1663,3,60,0,0,0,1369,49,0,0,0,0,0,0,0,48,0,0,0,1224,0,0,0,0,0,0,0,0,0,0,0,1175,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,282,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0
125,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/blob_merge.v.out,1797,9110,161,2085,0,0,0,1768,14,0,0,395,44,0,0,129,41,0,0,0,24,0,0,0,0,0,0,0,0,0,3102,132,413,457,0,0,132,428,545,2948,0,0,0,0,0,0,15,227,0,0,2465,473,0,0,0,0,0,0,586,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0
126,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/blob_merge_submodules/divider.v.out,39,422,39,422,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
127,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/boundtop.v.out,2547,12628,715,7290,1,320,0,2137,194,0,0,20,448,0,0,78,87,0,0,0,837,94,0,0,0,0,0,0,0,0,228,0,528,34,0,0,0,0,694,320,0,0,0,0,0,0,0,176,0,0,2552,169,0,0,0,0,0,0,109,0,0,0,0,0,0,1032,485,0,1133,0,0,1,0,0,1,0,0,0,0,0
128,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/boundtop_submodules/boundcontroller.v.out,436,2161,119,1254,0,0,0,373,44,0,0,0,84,0,0,18,23,0,0,0,127,7,0,0,0,0,0,0,0,0,2,0,157,15,0,0,0,0,187,128,0,0,0,0,0,0,0,0,0,0,265,42,0,0,0,0,0,0,5,0,0,0,0,0,0,262,0,0,268,0,0,0,0,0,0,0,0,0,0,0
129,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/boundtop_submodules/listhandler.v.out,443,939,44,277,0,0,0,423,28,0,0,0,110,0,0,0,9,0,0,0,257,7,0,0,0,0,0,0,0,0,0,0,45,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,161,7,0,0,0,0,0,0,28,0,0,0,0,0,0,19,0,0,35,0,0,0,0,0,0,0,0,0,0,0
130,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/boundtop_submodules/onlyonecycle.v.out,24,61,8,10,0,0,0,21,3,0,0,0,0,0,0,0,2,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,4,0,0,0,0,0,0,0,0,0,0,0
131,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/boundtop_submodules/rayinterface.v.out,33,153,18,128,0,0,0,24,1,0,0,2,2,0,0,2,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,43,37,0,0,0,0,0,0,0,0,0,0,0,0,0
132,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/boundtop_submodules/resultcounter.v.out,15,52,9,15,0,0,0,10,0,0,0,0,0,0,0,6,4,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
133,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/boundtop_submodules/resultinterface.v.out,73,574,40,535,0,0,0,69,10,0,0,0,2,0,0,0,4,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,4,0,0,0,0,0,0,0,0,0,0,0,0,0,250,0,0,250,0,0,0,0,0,0,0,0,0,0,0
134,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/boundtop_submodules/resulttransmit.v.out,96,477,46,386,0,0,0,68,10,0,0,4,14,0,0,0,4,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,176,0,0,10,37,0,0,0,0,0,0,8,0,0,0,0,0,0,39,2,0,39,0,0,0,0,0,0,0,0,0,0,0
135,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/boundtop_submodules/single_port_ram.v.out,9,1302,5,524,1,2560,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,267,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
136,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/boundtop_submodules/sortedstack.v.out,170,1964,32,493,0,0,0,163,7,0,0,14,0,0,0,27,3,0,0,0,0,8,0,0,0,0,0,0,0,0,224,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1433,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,336,0,0,0,0,0,0,0,0,0,0,0,0,0
137,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/boundtop_submodules/spram.v.out,7,67,7,67,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
138,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/boundtop_submodules/spramblock.v.out,14,258,10,152,1,320,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,43,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
139,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/boundtop_submodules/sramcontroller.v.out,97,747,27,507,0,0,0,86,10,0,0,0,29,0,0,0,3,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,114,25,0,0,0,0,0,0,3,0,0,0,0,0,0,86,0,0,185,0,0,0,0,0,0,0,0,0,0,0
140,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/boundtop_submodules/vblockramcontroller.v.out,90,570,31,346,1,320,0,72,9,0,0,0,13,0,0,3,3,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,85,3,0,0,0,0,0,0,32,0,0,0,0,0,0,46,0,0,49,0,0,1,0,0,1,0,0,0,0,0
141,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/ch_intrinsics.v.out,82,747,38,573,1,40,0,64,1,0,0,17,92,0,0,19,4,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,88,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,58,37,0,0,0,0,0,1,203,0,0,0,0,0,0,0,4,0,86,0,0,1,0,0,1,0,0,0,0,0
142,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/ch_intrinsics_submodules/memory_controller.v.out,22,176,16,145,1,40,0,14,0,0,0,0,64,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,1,8,0,0,0,0,0,0,0,0,0,22,0,0,1,0,0,1,0,0,0,0,0
144,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/diffeq1.v.out,36,842,15,387,0,0,0,29,2,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,2,0,0,0,0,64,64,160,0,0,0,0,0,0,0,0,0,194,0,0,0,0,0,0,0,96,0,0,0,0,0,0,1,96,0,0,0,0,0,0,0,0,0,0,0,0,0
145,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/diffeq2.v.out,17,451,8,194,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,64,64,160,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0
146,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer.v.out,5822,231931,2730,65784,6,108544,0,4903,5896,0,44,49,87,0,0,32,209,0,0,0,57,46,4,0,592,28,0,0,0,0,155,32,9528,76,0,0,32,133,8613,119,3328,0,0,0,0,0,62,3,0,0,78701,331,0,0,0,0,0,6339,6913,0,0,0,0,0,0,432,2429,1,25,0,0,12,0,0,80,0,0,0,0,0
147,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/ExpLUT.v.out,131,168,2,39,0,0,0,130,0,0,0,0,2,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,889,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
148,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/FP8LUT2.v.out,258,280,2,24,0,0,0,257,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2040,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
149,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub.v.out,233,1761,150,1360,0,0,0,160,72,0,0,15,66,0,0,0,10,0,0,0,18,13,4,0,0,0,0,0,0,0,15,0,18,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,173,43,0,0,0,0,0,0,0,0,0,0,0,0,0,157,0,0,13,0,0,0,0,0,0,0,0,0,0,0
150,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignModule.v.out,8,71,8,71,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
151,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift1.v.out,11,114,9,112,0,0,0,11,1,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
152,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_AlignShift2.v.out,11,63,5,57,0,0,0,17,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
153,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExceptionModule.v.out,23,61,13,51,0,0,0,15,2,0,0,5,8,0,0,0,1,0,0,0,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
154,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_ExecutionModule.v.out,13,84,10,49,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,17,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
155,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeModule.v.out,16,116,4,56,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,82,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
156,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift1.v.out,26,175,7,140,0,0,0,41,3,0,0,0,10,0,0,0,4,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0
157,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_NormalizeShift2.v.out,14,62,13,61,0,0,0,6,0,0,0,0,21,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,6,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
158,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_PrealignModule.v.out,30,295,16,95,0,0,0,19,64,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
159,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/FPAddSub_RoundModule.v.out,36,130,20,78,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,7,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
160,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/FPLUT1.v.out,34,53,2,21,0,0,0,33,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
161,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/align.v.out,4,49,3,33,0,0,0,2,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
162,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/align_t.v.out,6,87,5,55,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
163,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/am_shift.v.out,3,37,3,37,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
164,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/am_shift_t.v.out,8,87,4,56,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,32,0,0,0,0,32,0,0,0,0,0,0,0,0,0,1,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
165,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/comparator.v.out,63,247,14,74,0,0,0,55,71,0,0,0,0,0,0,0,0,0,0,0,9,2,0,0,0,0,0,0,0,0,32,0,0,16,0,0,0,32,64,0,0,0,0,0,0,0,4,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0
166,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/divideby8.v.out,3,48,3,48,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
167,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/dpram.v.out,17,10263,9,4109,1,32768,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2060,0,0,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
168,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/dpram_small.v.out,17,199,9,85,1,8192,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
169,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/dpram_t.v.out,17,5147,9,2063,1,32768,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1038,0,0,0,0,0,0,0,1024,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
170,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/exception.v.out,15,124,8,51,0,0,0,10,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,64,0,0,0,0,0,0,0,1,2,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
171,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/expunit.v.out,152,533,19,323,0,0,0,144,48,0,0,0,2,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,893,0,0,0,0,0,64,0,32,0,0,0,0,0,0,0,0,0,16,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,144,0,0,0,0,0,0,0,0,0,0,0,0,0
172,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/final_out.v.out,7,58,5,49,0,0,0,5,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
173,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/final_out_t.v.out,10,111,4,78,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,5,0,0,0,0,0,0,0,0,2,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
174,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/fixed_point_addsub.v.out,17,206,9,89,0,0,0,10,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,66,0,0,0,0,0,0,0,2,0,0,0,49,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
175,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/float_to_int_fp16.v.out,39,531,26,375,0,0,0,16,1,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,32,5,0,0,0,32,5,0,64,0,0,0,0,0,0,3,0,0,0,112,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
176,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/int_to_float_fp16.v.out,53,473,39,340,0,0,0,29,2,0,16,0,0,0,0,3,46,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,11,0,0,0,0,0,72,32,0,0,0,0,0,0,1,2,0,0,71,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
177,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/logunit.v.out,633,3271,235,2293,0,0,0,499,75,0,44,15,66,0,0,3,69,0,0,0,18,13,4,0,16,28,0,0,0,0,15,32,2229,0,0,0,32,5,261,119,0,0,0,0,0,0,4,2,0,0,356,75,0,0,0,0,0,0,64,0,0,0,0,0,0,157,0,0,13,0,0,0,0,0,0,0,0,0,0,0
178,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/lzc.v.out,9,57,6,54,0,0,0,10,2,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
179,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/mode1_max_tree.v.out,302,1203,100,505,0,0,0,233,286,0,0,2,0,0,0,0,0,0,0,0,36,8,0,0,0,0,0,0,0,0,128,0,0,64,0,0,0,128,256,0,0,0,0,0,0,0,19,0,0,0,132,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,12,0,0,0,0,0,0,0,0,0,0,0
180,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v.out,83,990,51,522,0,0,0,40,132,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,264,0,0,0,0,0,0,0,8,0,0,0,196,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
181,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/mode3_exp.v.out,620,2264,88,1424,0,0,0,576,192,0,0,0,8,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3572,0,0,0,0,0,256,0,128,0,0,0,0,0,0,0,0,0,64,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,0
182,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/mode4_adder_tree.v.out,103,1130,59,575,0,0,0,56,133,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,264,0,0,0,0,0,0,0,11,0,0,0,276,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
183,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/mode5_ln.v.out,640,3308,242,2330,0,0,0,499,75,0,44,15,66,0,0,3,69,0,0,0,18,13,4,0,16,28,0,0,0,0,15,32,2229,0,0,0,32,5,261,119,0,0,0,0,0,0,4,2,0,0,356,75,0,0,0,0,0,0,64,0,0,0,0,0,0,157,0,0,13,0,0,0,0,0,0,0,0,0,0,0
186,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/qadd2.v.out,3,48,3,48,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
187,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/signedmul.v.out,21,278,14,181,0,0,0,20,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,48,0,32,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,66,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
188,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/softmax.v.out,2725,14938,831,9095,0,0,0,2217,1282,0,44,32,82,0,0,26,125,0,0,0,57,21,4,0,16,28,0,0,0,0,155,32,9385,74,0,0,32,133,2181,119,256,0,0,0,0,0,62,2,0,0,1873,331,0,0,0,0,0,3,128,0,0,0,0,0,0,176,1891,0,25,0,0,0,0,0,0,0,0,0,0,0
189,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/sub.v.out,2,10,2,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
190,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/sub2.v.out,3,42,2,10,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
191,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/sub_t.v.out,3,44,2,12,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
192,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/two_comp_t.v.out,4,85,3,57,0,0,0,2,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
193,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add.v.out,272,5330,272,5330,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1008,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,272,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
194,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add_32.v.out,136,2642,136,2642,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,496,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,144,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
195,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v.out,1349,20866,901,14658,0,0,0,1280,3072,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,3072,0,2048,0,0,0,0,0,0,0,0,0,3072,0,0,0,0,0,0,4224,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0
196,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul_32.v.out,677,10434,453,7330,0,0,0,640,1536,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,1536,0,1024,0,0,0,0,0,0,0,0,0,1536,0,0,0,0,0,0,2112,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0
197,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram.v.out,62,2519,10,277,1,1024,0,62,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1104,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,8,0,0,0,0,0
198,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/attention_layer_submodules/wordwise_bram_2.v.out,398,134347,10,2121,1,1024,0,454,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,65792,0,0,0,0,0,0,0,1024,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,64,0,0,0,0,0
199,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn.v.out,11734,153967,11464,153697,0,0,0,7865,198,0,0,0,2,0,0,0,0,0,0,0,72,129,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2048,24356,29401,3214,0,0,0,0,0,0,0,0,0,6698,0,0,0,0,0,0,4264,49082,0,0,0,0,0,0,0,324,0,0,0,0,0,0,0,0,0,0,0,0,0
200,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v.out,1046,16991,1046,16991,0,0,0,1029,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4016,5568,0,0,0,0,0,0,0,0,0,0,1024,0,0,0,0,0,0,1025,5056,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
201,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v.out,1374,21744,1374,21744,0,0,0,1327,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5424,7344,0,0,0,0,0,0,0,0,0,0,512,0,0,0,0,0,0,513,7424,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
202,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v.out,3061,48616,3061,48616,0,0,0,2974,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11504,15296,0,0,0,0,0,0,0,0,0,0,512,0,0,0,0,0,0,513,19744,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
203,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v.out,393,6078,393,6078,0,0,0,348,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1136,1168,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,81,3088,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
204,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0.v.out,13,111,12,86,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
205,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_10ns_26_2_0_MulnS_4.v.out,6,80,6,80,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
206,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0.v.out,13,112,12,87,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
207,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_11ns_26_2_0_MulnS_1.v.out,6,81,6,81,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
208,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0.v.out,13,113,12,88,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
209,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_12ns_26_2_0_MulnS_0.v.out,6,82,6,82,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
210,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0.v.out,13,114,12,89,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
211,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_13ns_26_2_0_MulnS_2.v.out,6,83,6,83,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
212,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0.v.out,13,103,12,80,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
213,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_8ns_24_2_0_MulnS_5.v.out,6,74,6,74,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
214,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0.v.out,13,107,12,83,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,25,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,25,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
215,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/myproject_mul_16s_9ns_25_2_0_MulnS_3.v.out,6,77,6,77,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,25,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,25,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
216,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v.out,1322,17287,1322,17287,0,0,0,450,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1102,0,1586,0,0,0,0,0,0,0,0,0,1025,0,0,0,0,0,0,1025,3682,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
217,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v.out,683,8646,683,8646,0,0,0,226,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,511,25,796,0,0,0,0,0,0,0,0,0,513,0,0,0,0,0,0,513,1824,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
218,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v.out,681,8715,681,8715,0,0,0,226,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,585,0,732,0,0,0,0,0,0,0,0,0,513,0,0,0,0,0,0,513,1774,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
219,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0.v.out,106,1247,106,1247,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,78,0,100,0,0,0,0,0,0,0,0,0,81,0,0,0,0,0,0,81,266,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
220,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config13_s.v.out,353,2593,321,2561,0,0,0,160,32,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,544,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
221,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/bnn_submodules/relu_max_ap_fixed_ap_fixed_1_relu1_config5_s.v.out,705,5185,641,5121,0,0,0,320,64,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1024,0,0,0,0,0,0,0,0,0,0,0,0,1088,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
223,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large.v.out,169938,2522379,137582,2068519,56,102276,0,71912,2809,0,6210,510,0,0,0,8,1256,0,0,0,423,0,0,0,0,0,0,0,0,0,96,384,37508,0,0,0,7712,0,119690,10110,57847,0,0,0,0,0,15,0,0,0,286922,0,0,0,0,0,0,69600,54348,0,0,0,0,0,0,20841,462288,0,0,0,0,61,0,0,61,0,0,0,0,0
224,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_1_18_10_160_512_3_16_1.v.out,63423,1035463,58575,922523,0,0,0,20782,2052,0,1512,24,0,0,0,0,0,0,0,0,130,0,0,0,0,0,0,0,0,0,0,0,168,0,0,0,0,0,68744,1944,31584,0,0,0,0,0,0,0,0,0,23064,0,0,0,0,0,0,55296,32256,0,0,0,0,0,0,144,175764,0,0,0,0,0,0,0,0,0,0,0,0,0
225,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_2_18_10_48_1.v.out,83348,1036580,57668,771236,0,0,0,44155,240,0,4320,480,0,0,0,0,1200,0,0,0,259,0,0,0,0,0,0,0,0,0,0,0,37200,0,0,0,7680,0,32928,7680,18336,0,0,0,0,0,0,0,0,0,238896,0,0,0,0,0,0,0,240,0,0,0,0,0,0,20640,225912,0,0,0,0,0,0,0,0,0,0,0,0,0
226,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/C_LSTM_stage_3_18_10_64_2048_3_16_1.v.out,16148,267749,14900,236345,6,10692,0,5303,513,0,378,6,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,64,56,0,0,0,0,0,17326,486,7896,0,0,0,0,0,0,0,0,0,6838,0,0,0,0,0,0,13890,9036,0,0,0,0,0,0,37,44887,0,0,0,0,6,0,0,6,0,0,0,0,0
227,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/abs_unit_18.v.out,11,96,10,78,0,0,0,4,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0
228,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/addfxp_18_1.v.out,6,91,5,73,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
229,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/c_matrix_vec_mult_core_18_10_16_3_1.v.out,8105,135009,7623,121508,0,0,0,3235,129,0,378,0,0,0,0,0,0,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7202,486,5304,0,0,0,0,0,0,0,0,0,3996,0,0,0,0,0,0,3456,2016,0,0,0,0,0,0,9,39658,0,0,0,0,0,0,0,0,0,0,0,0,0
230,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock88206_18.v.out,1145,18812,1033,16252,0,0,0,338,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1568,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2304,1440,0,0,0,0,0,0,6,36,0,0,0,0,0,0,0,0,0,0,0,0,0
231,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/codeBlock89324_18.v.out,587,9291,523,8139,0,0,0,163,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1152,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1152,576,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
234,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/counter_20_1.v.out,7,64,4,17,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0
241,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/dft_16_top_18.v.out,1899,30990,1723,27278,0,0,0,501,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2720,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3456,2016,0,0,0,0,0,0,9,36,0,0,0,0,0,0,0,0,0,0,0,0,0
242,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mac_18_13_23_32.v.out,18,244,16,180,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,86,3,0,0,0,0,0,0,0,0,0,0,0,0,0
243,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_18_1.v.out,22,374,20,300,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,74,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,149,0,0,0,0,0,0,0,0,0,0,0,0,0
244,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/dsp_signed_mult_18x18_unit_18_36_0.v.out,18,296,16,224,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
245,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/dual_port_ram.v.out,17,2907,9,1167,1,1728,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
246,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_48.v.out,345,6057,297,5193,0,0,0,195,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2594,0,0,0,0,0,0,0,0,0,0,0,0,0
247,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_add_core_18_18_9.v.out,72,1143,63,981,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,488,0,0,0,0,0,0,0,0,0,0,0,0,0
248,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_1810_9_1.v.out,344,5938,325,5235,0,0,0,147,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,333,0,370,0,0,0,0,0,0,0,0,0,333,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2006,0,0,0,0,0,0,0,0,0,0,0,0,0
249,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_mult_core_18_18_10_48_1.v.out,1737,30633,1641,27081,0,0,0,746,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1776,0,1776,0,0,0,0,0,0,0,0,0,1776,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10297,0,0,0,0,0,0,0,0,0,0,0,0,0
250,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/elementwise_sub_core_18_18_9.v.out,72,1143,63,981,0,0,0,39,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,488,0,0,0,0,0,0,0,0,0,0,0,0,0
251,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_32_11.v.out,15,232,14,200,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,0,0,0,0,0,0
252,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10.v.out,15,267,14,230,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,37,0,0,0,0,0,0,0,0,0,0,0,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,0,0,0,0,0,0
254,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1.v.out,15883,194059,10747,141355,0,0,0,8433,48,0,864,96,0,0,0,0,240,0,0,0,52,0,0,0,0,0,0,0,0,0,0,0,7440,0,0,0,1536,0,6576,1536,3312,0,0,0,0,0,0,0,0,0,47424,0,0,0,0,0,0,0,48,0,0,0,0,0,0,4128,38285,0,0,0,0,0,0,0,0,0,0,0,0,0
255,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/matrix_times_two_vectors_18_10_3_672_16_1.v.out,15745,256953,14534,228719,0,0,0,5194,513,0,378,6,0,0,0,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,17186,486,7896,0,0,0,0,0,0,0,0,0,5766,0,0,0,0,0,0,13824,8064,0,0,0,0,0,0,36,43941,0,0,0,0,0,0,0,0,0,0,0,0,0
256,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/multfix_alt_dsp_18.v.out,30,514,28,442,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
257,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_3_42.v.out,15620,254822,14409,226588,0,0,0,5194,513,0,378,6,0,0,0,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,17186,486,7896,0,0,0,0,0,0,0,0,0,5766,0,0,0,0,0,0,13824,8064,0,0,0,0,0,0,36,43941,0,0,0,0,0,0,0,0,0,0,0,0,0
259,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v.out,12354,133890,7362,85602,0,0,0,6628,48,0,864,96,0,0,0,0,240,0,0,0,50,0,0,0,0,0,0,0,0,0,0,0,7440,0,0,0,1536,0,3936,1536,1536,0,0,0,0,0,0,0,0,0,45648,0,0,0,0,0,0,0,48,0,0,0,0,0,0,4128,9842,0,0,0,0,0,0,0,0,0,0,0,0,0
260,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v.out,239,4047,154,2602,0,0,0,170,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1445,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1445,0,0,0,0,0,0,0,0,0,0,0,0,0
261,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/ram_288_0_42.v.out,25,4073,17,2333,1,1728,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
263,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_2_1.v.out,6,6,6,6,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
264,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shiftRegFIFO_5_1.v.out,9,9,9,9,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
265,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_1.v.out,131,1491,131,1491,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0
266,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_16_3.v.out,163,2067,163,2067,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0
267,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_10.v.out,1203,19155,1203,19155,0,0,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15552,0,0,0,0,0,0,0,0,0,0,0,0,0
268,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_14.v.out,1011,15699,1011,15699,0,0,0,672,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12096,0,0,0,0,0,0,0,0,0,0,0,0,0
270,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_3.v.out,483,6195,483,6195,0,0,0,144,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2592,0,0,0,0,0,0,0,0,0,0,0,0,0
271,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_48_6.v.out,627,8787,627,8787,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5184,0,0,0,0,0,0,0,0,0,0,0,0,0
272,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_group_18_910.v.out,156,2298,156,2298,0,0,0,90,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1620,0,0,0,0,0,0,0,0,0,0,0,0,0
273,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_12.v.out,7,7,7,7,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0
274,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_1.v.out,6,57,6,57,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0
275,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_10.v.out,15,219,15,219,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,180,0,0,0,0,0,0,0,0,0,0,0,0,0
276,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_14.v.out,19,291,19,291,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,252,0,0,0,0,0,0,0,0,0,0,0,0,0
277,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_18.v.out,23,363,23,363,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,324,0,0,0,0,0,0,0,0,0,0,0,0,0
278,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_3.v.out,8,93,8,93,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,0,0,0,0,0,0,0,0
279,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_18_6.v.out,11,147,11,147,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,0,0,0,0,0,0
281,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/shift_register_unit_1_3.v.out,8,8,8,8,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
282,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/sigmoid_core_18_18_10_32_1.v.out,243,2571,140,1583,0,0,0,134,1,0,18,2,0,0,0,0,5,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,32,0,64,32,32,0,0,0,0,0,0,0,0,0,951,0,0,0,0,0,0,0,1,0,0,0,0,0,0,86,151,0,0,0,0,0,0,0,0,0,0,0,0,0
283,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/single_port_ram.v.out,9,1454,5,584,1,1728,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,295,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
284,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/stage1_parameter_buffer_18_3_16_42_2688.v.out,784,32847,664,20545,24,46656,0,196,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,64,14,0,0,0,0,0,288,0,31,0,0,0,0,0,0,0,0,0,4228,0,0,0,0,0,0,288,3888,0,0,0,0,0,0,0,28,0,0,0,0,24,0,0,24,0,0,0,0,0
285,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_Ct_buffer_18_3_16_64.v.out,164,14691,132,9357,3,5184,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,32,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,1784,0,0,0,0,0,0,0,1728,0,0,0,0,0,0,18,14,0,0,0,0,6,0,0,6,0,0,0,0,0
286,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_mt_buffer_18_3_16_64_32.v.out,139,5520,100,3617,1,1728,0,58,2,0,0,0,0,0,0,4,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,42,0,0,0,0,0,96,0,0,0,0,0,0,0,9,0,0,0,643,0,0,0,0,0,0,0,576,0,0,0,0,0,0,1,50,0,0,0,0,2,0,0,2,0,0,0,0,0
287,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/stage2_parameter_buffer_18_3_16_64.v.out,1306,55199,1205,36798,21,36288,0,165,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,6209,0,0,0,0,0,0,126,6048,0,0,0,0,0,0,0,14,0,0,0,0,21,0,0,21,0,0,0,0,0
288,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/stage3_X_Y_buffer_18_16_3_10_32_64.v.out,151,6071,118,4174,1,1728,0,64,2,0,0,0,0,0,0,4,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,28,0,0,0,32,0,96,0,0,0,0,0,0,0,6,0,0,0,925,0,0,0,0,0,0,0,576,0,0,0,0,0,0,1,46,0,0,0,0,2,0,0,2,0,0,0,0,0
289,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/stage3_parameter_buffer_18_3_16_64_2048.v.out,213,8329,177,5176,6,10692,0,57,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,64,14,0,0,0,0,0,140,0,0,0,0,0,0,0,0,0,0,0,1072,0,0,0,0,0,0,66,972,0,0,0,0,0,0,0,28,0,0,0,0,6,0,0,6,0,0,0,0,0
291,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/sum_complex_vector_unit_18_18_16_42.v.out,171,2948,104,1749,0,0,0,103,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,608,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,591,0,0,0,0,0,0,0,0,0,0,0,0,0
294,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_16_3_64_Wfc_0.v.out,89,6146,75,3524,3,5184,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,885,0,0,0,0,0,0,18,864,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
301,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_3_64_2048_Wym_imag_half_0.v.out,68,3575,54,2062,3,5346,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,522,0,0,0,0,0,0,33,486,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
303,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.large_submodules/weight_buffer_18_9_42_3_2688Wcxr_imag_half_0.v.out,68,3590,54,2072,3,5832,0,23,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,525,0,0,0,0,0,0,36,486,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,3,0,0,0,0,0
311,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium.v.out,117077,1743007,95198,1433191,38,69984,0,48911,2089,0,4140,340,0,0,0,8,856,0,0,0,298,0,0,0,0,0,0,0,0,0,64,384,25038,0,0,0,5152,0,84412,6740,40015,0,0,0,0,0,15,0,0,0,191547,0,0,0,0,0,0,52160,39976,0,0,0,0,0,0,13910,309597,0,0,0,0,42,0,0,42,0,0,0,0,0
312,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_1_18_10_160_512_2_16_1.v.out,45019,734463,41547,654215,0,0,0,14582,1540,0,1008,16,0,0,0,0,0,0,0,0,94,0,0,0,0,0,0,0,0,0,0,0,112,0,0,0,0,0,49456,1296,22208,0,0,0,0,0,0,0,0,0,15376,0,0,0,0,0,0,41472,24192,0,0,0,0,0,0,108,118000,0,0,0,0,0,0,0,0,0,0,0,0,0
313,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v.out,55636,691124,38516,514228,0,0,0,29451,160,0,2880,320,0,0,0,0,800,0,0,0,179,0,0,0,0,0,0,0,0,0,0,0,24800,0,0,0,5120,0,21952,5120,12224,0,0,0,0,0,0,0,0,0,159264,0,0,0,0,0,0,0,160,0,0,0,0,0,0,13760,150616,0,0,0,0,0,0,0,0,0,0,0,0,0
314,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_3_18_10_64_2048_2_16_1.v.out,11519,190413,10625,168194,4,7776,0,3737,385,0,252,4,0,0,0,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,64,42,0,0,0,0,0,12482,324,5552,0,0,0,0,0,0,0,0,0,4572,0,0,0,0,0,0,10412,6696,0,0,0,0,0,0,28,30446,0,0,0,0,4,0,0,4,0,0,0,0,0
317,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/c_matrix_vec_mult_core_18_10_16_2_1.v.out,6068,100821,5687,90582,0,0,0,2337,129,0,252,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5708,324,3824,0,0,0,0,0,0,0,0,0,2664,0,0,0,0,0,0,3456,2016,0,0,0,0,0,0,9,26644,0,0,0,0,0,0,0,0,0,0,0,0,0
334,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_add_core_18_18_32.v.out,233,4041,201,3465,0,0,0,131,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1730,0,0,0,0,0,0,0,0,0,0,0,0,0
337,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/elementwise_mult_core_18_18_10_32_1.v.out,1161,20425,1097,18057,0,0,0,498,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1184,0,1184,0,0,0,0,0,0,0,0,0,1184,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6865,0,0,0,0,0,0,0,0,0,0,0,0,0
342,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v.out,10603,129387,7179,94251,0,0,0,5625,32,0,576,64,0,0,0,0,160,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,4960,0,0,0,1024,0,4384,1024,2208,0,0,0,0,0,0,0,0,0,31616,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2752,25525,0,0,0,0,0,0,0,0,0,0,0,0,0
343,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/matrix_times_two_vectors_18_10_2_672_16_1.v.out,11178,182315,10311,162254,0,0,0,3644,385,0,252,4,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,12364,324,5552,0,0,0,0,0,0,0,0,0,3844,0,0,0,0,0,0,10368,6048,0,0,0,0,0,0,27,29500,0,0,0,0,0,0,0,0,0,0,0,0,0
345,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_42.v.out,11087,180796,10220,160735,0,0,0,3644,385,0,252,4,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,12364,324,5552,0,0,0,0,0,0,0,0,0,3844,0,0,0,0,0,0,10368,6048,0,0,0,0,0,0,27,29500,0,0,0,0,0,0,0,0,0,0,0,0,0
347,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/output_activation_18_10_32_1.v.out,8242,89266,4914,57074,0,0,0,4420,32,0,576,64,0,0,0,0,160,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,4960,0,0,0,1024,0,2624,1024,1024,0,0,0,0,0,0,0,0,0,30432,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2752,6562,0,0,0,0,0,0,0,0,0,0,0,0,0
348,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/pipelined_input_18_2_16.v.out,155,2603,104,1736,0,0,0,102,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,867,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,867,0,0,0,0,0,0,0,0,0,0,0,0,0
355,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_10.v.out,803,12771,803,12771,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10368,0,0,0,0,0,0,0,0,0,0,0,0,0
356,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_14.v.out,675,10467,675,10467,0,0,0,448,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8064,0,0,0,0,0,0,0,0,0,0,0,0,0
358,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_3.v.out,323,4131,323,4131,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1728,0,0,0,0,0,0,0,0,0,0,0,0,0
359,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_group_18_32_6.v.out,419,5859,419,5859,0,0,0,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3456,0,0,0,0,0,0,0,0,0,0,0,0,0
372,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v.out,536,21983,456,13761,16,31104,0,132,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,64,14,0,0,0,0,0,192,0,31,0,0,0,0,0,0,0,0,0,2828,0,0,0,0,0,0,192,2592,0,0,0,0,0,0,0,28,0,0,0,0,16,0,0,16,0,0,0,0,0
373,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_Ct_buffer_18_2_16_64.v.out,119,10003,97,6442,2,3456,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,32,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,1194,0,0,0,0,0,0,0,1152,0,0,0,0,0,0,12,14,0,0,0,0,4,0,0,4,0,0,0,0,0
375,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage2_parameter_buffer_18_2_16_64.v.out,879,36831,813,24562,14,24192,0,109,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,74,0,0,0,0,0,0,0,0,0,0,0,4144,0,0,0,0,0,0,84,4032,0,0,0,0,0,0,0,14,0,0,0,0,14,0,0,14,0,0,0,0,0
377,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage3_parameter_buffer_18_2_16_64_2048.v.out,151,5631,125,3490,4,7776,0,41,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,64,14,0,0,0,0,0,118,0,0,0,0,0,0,0,0,0,0,0,728,0,0,0,0,0,0,44,648,0,0,0,0,0,0,0,28,0,0,0,0,4,0,0,4,0,0,0,0,0
382,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_16_2_64_Wfc_0.v.out,60,4098,51,2352,2,3456,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,590,0,0,0,0,0,0,12,576,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
389,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_2_64_2048_Wym_imag_half_0.v.out,46,2388,37,1381,2,3888,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,350,0,0,0,0,0,0,22,324,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
391,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.medium_submodules/weight_buffer_18_9_42_2_2688Wcxr_imag_half_0.v.out,46,2394,37,1386,2,3888,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,350,0,0,0,0,0,0,24,324,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
399,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small.v.out,64216,963623,52814,797857,20,36720,0,25910,1369,0,2070,170,0,0,0,8,456,0,0,0,173,0,0,0,0,0,0,0,0,0,32,384,12568,0,0,0,2592,0,49134,3370,22183,0,0,0,0,0,15,0,0,0,96166,0,0,0,0,0,0,34720,25604,0,0,0,0,0,0,6979,156906,0,0,0,0,23,0,0,23,0,0,0,0,0
400,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_1_18_10_160_512_1_16_1.v.out,26615,433463,24519,385907,0,0,0,8382,1028,0,504,8,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,30168,648,12832,0,0,0,0,0,0,0,0,0,7688,0,0,0,0,0,0,27648,16128,0,0,0,0,0,0,72,60236,0,0,0,0,0,0,0,0,0,0,0,0,0
401,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v.out,27924,345668,19364,257220,0,0,0,14747,80,0,1440,160,0,0,0,0,400,0,0,0,99,0,0,0,0,0,0,0,0,0,0,0,12400,0,0,0,2560,0,10976,2560,6112,0,0,0,0,0,0,0,0,0,79632,0,0,0,0,0,0,0,80,0,0,0,0,0,0,6880,75320,0,0,0,0,0,0,0,0,0,0,0,0,0
402,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_3_18_10_64_2048_1_16_1.v.out,6890,113065,6350,100037,2,3888,0,2171,257,0,126,2,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,64,28,0,0,0,0,0,7638,162,3208,0,0,0,0,0,0,0,0,0,2300,0,0,0,0,0,0,6934,4356,0,0,0,0,0,0,19,16005,0,0,0,0,2,0,0,2,0,0,0,0,0
405,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/c_matrix_vec_mult_core_18_10_16_1_1.v.out,4031,66633,3751,59656,0,0,0,1439,129,0,126,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4214,162,2344,0,0,0,0,0,0,0,0,0,1332,0,0,0,0,0,0,3456,2016,0,0,0,0,0,0,9,13630,0,0,0,0,0,0,0,0,0,0,0,0,0
420,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_add_core_18_18_16.v.out,121,2025,105,1737,0,0,0,67,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,866,0,0,0,0,0,0,0,0,0,0,0,0,0
423,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/elementwise_mult_core_18_18_10_16_1.v.out,585,10217,553,9033,0,0,0,250,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,592,0,592,0,0,0,0,0,0,0,0,0,592,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3433,0,0,0,0,0,0,0,0,0,0,0,0,0
428,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/lstm_gate_18_10_16_1.v.out,5323,64715,3611,47147,0,0,0,2817,16,0,288,32,0,0,0,0,80,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,2480,0,0,0,512,0,2192,512,1104,0,0,0,0,0,0,0,0,0,15808,0,0,0,0,0,0,0,16,0,0,0,0,0,0,1376,12765,0,0,0,0,0,0,0,0,0,0,0,0,0
429,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/matrix_times_two_vectors_18_10_1_672_16_1.v.out,6611,107677,6088,95789,0,0,0,2094,257,0,126,2,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,7542,162,3208,0,0,0,0,0,0,0,0,0,1922,0,0,0,0,0,0,6912,4032,0,0,0,0,0,0,18,15059,0,0,0,0,0,0,0,0,0,0,0,0,0
431,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/multiple_c_matrix_vec_mult_and_sum_18_10_16_1_1_42.v.out,6554,106770,6031,94882,0,0,0,2094,257,0,126,2,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,7542,162,3208,0,0,0,0,0,0,0,0,0,1922,0,0,0,0,0,0,6912,4032,0,0,0,0,0,0,18,15059,0,0,0,0,0,0,0,0,0,0,0,0,0
433,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/output_activation_18_10_16_1.v.out,4130,44642,2466,28546,0,0,0,2212,16,0,288,32,0,0,0,0,80,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,2480,0,0,0,512,0,1312,512,512,0,0,0,0,0,0,0,0,0,15216,0,0,0,0,0,0,0,16,0,0,0,0,0,0,1376,3282,0,0,0,0,0,0,0,0,0,0,0,0,0
434,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/pipelined_input_18_1_16.v.out,71,1159,54,870,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0
440,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_10.v.out,403,6387,403,6387,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5184,0,0,0,0,0,0,0,0,0,0,0,0,0
441,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_14.v.out,339,5235,339,5235,0,0,0,224,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4032,0,0,0,0,0,0,0,0,0,0,0,0,0
444,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/shift_register_group_18_16_6.v.out,211,2931,211,2931,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1728,0,0,0,0,0,0,0,0,0,0,0,0,0
457,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/stage1_parameter_buffer_18_1_16_42_2688.v.out,288,11119,248,6977,8,15552,0,68,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,64,14,0,0,0,0,0,96,0,31,0,0,0,0,0,0,0,0,0,1428,0,0,0,0,0,0,96,1296,0,0,0,0,0,0,0,28,0,0,0,0,8,0,0,8,0,0,0,0,0
458,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_Ct_buffer_18_1_16_64.v.out,74,5315,62,3527,1,1728,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,604,0,0,0,0,0,0,0,576,0,0,0,0,0,0,6,14,0,0,0,0,2,0,0,2,0,0,0,0,0
460,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/stage2_parameter_buffer_18_1_16_64.v.out,452,18463,421,12326,7,12096,0,53,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,2079,0,0,0,0,0,0,42,2016,0,0,0,0,0,0,0,14,0,0,0,0,7,0,0,7,0,0,0,0,0
462,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_parameter_buffer_18_1_16_64_2048.v.out,89,2921,73,1798,2,3888,0,25,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,64,14,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,378,0,0,0,0,0,0,22,324,0,0,0,0,0,0,0,28,0,0,0,0,2,0,0,2,0,0,0,0,0
467,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_16_1_64_Wfc_0.v.out,31,2050,27,1180,1,1728,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,295,0,0,0,0,0,0,6,288,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
474,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_1_64_2048_Wym_imag_half_0.v.out,24,1195,20,697,1,1944,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,11,162,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
476,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/clstm_like.small_submodules/weight_buffer_18_9_42_1_2688Wcxr_imag_half_0.v.out,24,1198,20,700,1,1944,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,12,162,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
484,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer.v.out,7650,116583,5249,87204,14,229376,0,4392,345,0,0,47,1400,0,0,138,181,0,0,0,2053,413,0,0,0,0,0,0,0,0,112,0,1106,49,0,0,896,56,7808,1008,2688,0,0,0,0,0,154,245,0,0,25587,271,0,0,0,0,0,1792,210,0,0,0,0,0,0,10927,5048,0,1092,0,0,112,0,0,112,0,0,0,0,0
485,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls.v.out,8609,103001,5711,92555,21,9984,0,5103,837,0,0,249,837,0,0,144,1629,0,0,0,11169,3621,3327,0,6144,3072,0,0,0,0,135,0,2403,42,0,0,0,192,2280,552,66,0,0,0,0,0,156,12,0,0,13431,834,0,0,0,0,0,204,3042,0,0,0,0,0,0,228,528,240,0,0,0,42,0,0,42,0,0,0,0,0
486,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub.v.out,225,1688,145,1306,0,0,0,151,68,0,0,15,67,0,0,0,12,0,0,0,15,13,4,0,0,0,0,0,0,0,15,0,24,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,503,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
488,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_AlignShift1.v.out,12,74,6,68,0,0,0,18,0,0,0,0,5,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
491,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_ExecutionModule.v.out,12,79,9,44,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,17,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
493,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_NormalizeShift1.v.out,19,152,7,140,0,0,0,20,0,0,0,0,8,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
496,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPAddSub_RoundModule.v.out,35,124,19,72,0,0,0,22,2,0,0,0,0,0,0,0,0,0,0,0,7,5,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
497,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_16.v.out,85,741,71,660,0,0,0,32,0,0,0,10,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,64,22,0,0,0,0,0,0,0,0,0,203,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
498,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_ExecuteModule.v.out,15,103,12,95,0,0,0,7,0,0,0,0,10,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
499,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_NormalizeModule.v.out,8,114,6,50,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
500,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_PrepModule.v.out,23,86,14,77,0,0,0,15,0,0,0,10,20,0,0,0,2,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
501,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_RoundModule.v.out,12,90,12,90,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
502,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/dpram.v.out,17,363,9,151,1,32768,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,86,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
503,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_Block_entry_proc_proc505.v.out,16,61,14,59,0,0,0,9,1,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0
504,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hadd_0_full_dsp_16.v.out,231,1739,151,1357,0,0,0,151,68,0,0,15,67,0,0,0,12,0,0,0,15,13,4,0,0,0,0,0,0,0,15,0,24,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,503,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
505,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_ap_hmul_0_max_dsp_16.v.out,91,792,77,711,0,0,0,32,0,0,0,10,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,64,22,0,0,0,0,0,0,0,0,0,203,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
506,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028.v.out,2830,32896,1864,29414,7,3328,0,1701,279,0,0,83,279,0,0,48,543,0,0,0,3723,1207,1109,0,2048,1024,0,0,0,0,45,0,801,14,0,0,0,64,760,184,22,0,0,0,0,0,52,4,0,0,4477,278,0,0,0,0,0,68,1014,0,0,0,0,0,0,76,176,80,0,0,0,14,0,0,14,0,0,0,0,0
507,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0.v.out,161,855,100,587,2,256,0,103,1,0,0,0,2,0,0,6,7,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,230,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,23,0,0,0,0,4,0,0,4,0,0,0,0,0
508,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_accum1_out_0_memcore.v.out,31,253,23,151,1,128,0,14,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
509,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0.v.out,161,895,101,635,2,1024,0,103,1,0,0,0,2,0,0,6,7,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,246,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,23,0,0,0,0,4,0,0,4,0,0,0,0,0
510,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_ifmap_vec_0_0_memcore.v.out,31,265,23,159,1,512,0,14,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
511,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0.v.out,161,909,95,613,2,1024,0,106,1,0,0,0,2,0,0,8,9,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,260,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,4,0,0,0,0,0
512,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_products_0_memcore.v.out,30,264,22,158,1,512,0,13,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
513,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0.v.out,86,409,51,270,1,1024,0,49,0,0,0,0,2,0,0,4,5,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,54,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
514,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP49028_weight_vecs_0_0_0_memcore.v.out,31,271,23,163,1,1024,0,14,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
515,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w12_d6_S.v.out,62,275,28,167,0,0,0,46,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,80,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,12,0,0,0,0,0,0,72,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
516,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w12_d6_S_shiftReg.v.out,16,106,11,101,0,0,0,12,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
517,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w16_d2_S_x0.v.out,53,240,24,145,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
518,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w16_d2_S_x0_shiftReg.v.out,8,68,7,67,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
519,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w4_d2_S_x.v.out,53,144,24,49,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
520,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w4_d2_S_x_shiftReg.v.out,8,20,7,19,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
521,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w6_d6_S.v.out,62,203,28,95,0,0,0,46,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,80,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,6,0,0,0,0,0,0,36,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
522,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_fifo_w6_d6_S_shiftReg.v.out,16,58,11,53,0,0,0,12,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
523,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1.v.out,248,1906,168,1524,0,0,0,156,68,0,0,15,67,0,0,0,12,0,0,0,15,13,4,0,0,0,0,0,0,0,15,0,24,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,519,56,0,0,0,0,0,17,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
524,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_hmul_16ns_16ns_16_2_max_dsp_1.v.out,108,959,94,878,0,0,0,37,0,0,0,10,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,64,22,0,0,0,0,0,0,0,0,0,219,0,0,0,0,0,0,17,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
525,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v.out,683,5309,446,4255,0,0,0,445,146,0,0,30,138,0,0,4,27,0,0,0,51,69,8,0,0,0,0,0,0,0,30,0,127,0,0,0,0,0,388,46,0,0,0,0,0,0,0,0,0,0,1398,120,0,0,0,0,0,34,307,0,0,0,0,0,0,9,6,0,0,0,0,0,0,0,0,0,0,0,0,0
526,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_2.v.out,289,2108,196,1707,0,0,0,184,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,44,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,548,60,0,0,0,0,0,17,36,0,0,0,0,0,0,21,20,0,0,0,0,0,0,0,0,0,0,0,0,0
527,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_dot_product.v.out,184,1265,139,1147,0,0,0,89,8,0,0,10,34,0,0,0,2,0,0,0,17,6,1,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,18,64,22,0,0,0,0,0,0,0,0,0,237,3,0,0,0,0,0,17,44,0,0,0,0,0,0,6,7,0,0,0,0,0,0,0,0,0,0,0,0,0
528,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_get_next_ijk.v.out,50,233,30,183,0,0,0,37,5,0,0,0,2,0,0,0,0,0,0,0,5,4,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,0,16,0,0,0,0,0,0,0,0,0,0,0,0
529,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readFilters30.v.out,66,307,42,269,0,0,0,45,4,0,0,0,4,0,0,2,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,33,3,0,0,0,0,0,0,17,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
530,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_readInputs.v.out,146,1047,97,944,0,0,0,90,8,0,0,0,4,0,0,4,0,0,0,0,13,24,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,32,20,13,0,0,0,0,0,0,0,0,0,0,167,4,0,0,0,0,0,0,33,0,0,0,0,0,0,5,2,32,0,0,0,0,0,0,0,0,0,0,0,0
531,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_writeOutputs_unaligned.v.out,189,15519,155,15484,0,0,0,125,5,0,0,0,2,0,0,0,2,0,0,0,3085,1071,1096,0,2048,1024,0,0,0,0,0,0,42,0,0,0,0,32,44,12,0,0,0,0,0,0,0,0,0,0,1145,2,0,0,0,0,0,0,77,0,0,0,0,0,0,3,16,32,0,0,0,0,0,0,0,0,0,0,0,0
532,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_submodules/output_logic.v.out,90,2337,40,925,0,0,0,59,1,0,0,5,0,0,0,11,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,64,5,0,0,32,0,112,80,0,0,0,0,0,0,0,0,0,0,1209,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,290,0,0,0,0,0,0,0,0,0,0,0,0,0
533,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_submodules/qadd.v.out,3,96,3,96,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
534,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_submodules/qmult.v.out,3,64,3,64,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
535,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_submodules/ram.v.out,42,1149,10,317,1,16384,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,192,0,0,0,0,0,0,0,0,0,0,0,392,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,8,0,0,0,0,0
536,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/conv_layer_submodules/systolic_data_setup.v.out,124,1052,52,688,0,0,0,106,11,0,0,0,4,0,0,4,8,0,0,0,256,0,0,0,0,0,0,0,0,0,16,0,64,0,0,0,96,0,112,32,0,0,0,0,0,0,10,10,0,0,138,0,0,0,0,0,0,0,20,0,0,0,0,0,0,208,2,0,0,0,0,0,0,0,0,0,0,0,0,0
537,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium.v.out,59205,960350,41053,629719,336,36096,0,35815,240,0,9648,689,960,0,0,244,894,0,0,0,0,0,360,0,0,0,0,0,0,0,768,768,5094,420,0,0,0,1536,122628,0,40448,0,0,0,0,0,102,49,0,0,155016,0,0,0,0,0,0,149023,49440,0,0,0,0,0,0,75328,5506,1176,0,0,0,672,0,0,672,0,0,0,0,0
538,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/accumulator_24_30_4.v.out,14,298,11,237,0,0,0,9,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,150,30,0,0,0,0,0,0,0,0,0,0,0,0,0
539,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/buffer_16_12100_buffer_init_00.v.out,29,375,21,251,1,224,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,46,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
563,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/dot_product_16_8_30_4.v.out,67,1480,59,968,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,256,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,289,0,0,0,0,0,0,0,0,0,0,0,0,0,0
564,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/dsp_block_16_8_false.v.out,19,518,15,262,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0
566,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/dual_port_ram.v.out,17,219,9,95,1,224,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
567,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_0.v.out,528,14152,335,8840,0,0,0,440,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,4975,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
568,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_1.v.out,523,14031,330,8719,0,0,0,435,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,4854,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
569,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_10.v.out,478,12942,285,7630,0,0,0,390,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3765,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
570,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_11.v.out,473,12821,280,7509,0,0,0,385,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3644,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
571,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_12.v.out,468,12700,275,7388,0,0,0,380,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3523,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
572,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_13.v.out,463,12579,270,7267,0,0,0,375,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3402,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
573,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_14.v.out,458,12458,265,7146,0,0,0,370,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3281,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
574,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_15.v.out,453,12337,260,7025,0,0,0,365,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3160,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
575,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_16.v.out,448,12216,255,6904,0,0,0,360,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3039,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
576,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_17.v.out,443,12095,250,6783,0,0,0,355,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2918,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
577,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_18.v.out,438,11974,245,6662,0,0,0,350,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2797,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
578,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_19.v.out,433,11853,240,6541,0,0,0,345,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2676,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
579,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_2.v.out,518,13910,325,8598,0,0,0,430,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,4733,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
580,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_20.v.out,428,11732,235,6420,0,0,0,340,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2555,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
581,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_21.v.out,423,11611,230,6299,0,0,0,335,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2434,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
582,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_22.v.out,418,11490,225,6178,0,0,0,330,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2313,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
583,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_23.v.out,413,11369,220,6057,0,0,0,325,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,2192,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
584,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_3.v.out,513,13789,320,8477,0,0,0,425,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,4612,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
585,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_4.v.out,508,13668,315,8356,0,0,0,420,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,4491,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
586,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_5.v.out,503,13547,310,8235,0,0,0,415,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,4370,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
587,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_6.v.out,498,13426,305,8114,0,0,0,410,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,4249,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
588,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_7.v.out,493,13305,300,7993,0,0,0,405,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,4128,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
589,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_8.v.out,488,13184,295,7872,0,0,0,400,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,4007,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
590,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_9.v.out,483,13063,290,7751,0,0,0,395,3,0,210,10,0,0,0,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,8,5,0,0,0,0,1322,0,0,0,0,0,0,0,0,0,0,0,4042,0,0,0,0,0,0,3886,1320,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
591,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/inverse_winograd_adder_30_3.v.out,19,574,14,409,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,165,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,198,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
592,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/pipelined_xor_tree_16.v.out,67,82,52,67,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0
593,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/pooling.v.out,35,275,19,184,0,0,0,26,2,0,0,5,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,1,0,0,0,0,0,0,0,0,1,0,0,80,0,0,0,0,0,0,35,64,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
594,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/processing_element.v.out,1097,15909,876,11381,12,1056,0,551,5,0,0,13,12,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,2,12,0,0,0,0,1790,0,1536,0,0,0,0,0,2,1,0,0,828,0,0,0,0,0,0,467,576,0,0,0,0,0,0,2634,192,49,0,0,0,24,0,0,24,0,0,0,0,0
595,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/signal_width_reducer.v.out,1658,2378,1298,2018,0,0,0,864,0,0,0,0,0,0,0,0,0,0,0,0,0,0,360,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,504,0,0,0,0,0,0,0,0,0,0,0,0,0,0
596,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/store_output.v.out,161,1597,97,1254,0,0,0,103,0,0,0,17,0,0,0,4,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,12,0,0,0,0,96,0,0,0,0,0,0,0,6,1,0,0,220,0,0,0,0,0,0,399,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,0,0,0,0,0,0
597,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/stream_buffer_0_0.v.out,120,1250,75,763,2,448,0,73,0,0,0,0,6,0,0,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,192,0,0,0,0,0,0,0,2,0,0,0,205,0,0,0,0,0,0,93,64,0,0,0,0,0,0,34,32,0,0,0,0,4,0,0,4,0,0,0,0,0
621,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_00.v.out,32,238,24,168,1,88,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,38,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
633,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_adder_16_20_4.v.out,49,878,34,578,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,300,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,300,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
634,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_dsp_16.v.out,51,475,15,169,0,0,0,44,0,0,0,0,4,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0
635,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.medium_submodules/winograd_transform_0.v.out,3720,53438,2138,33464,0,0,0,2517,0,0,1152,0,114,0,0,0,168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1179,0,0,0,0,0,10803,0,896,0,0,0,0,0,0,0,0,0,7769,0,0,0,0,0,0,12085,216,0,0,0,0,0,0,2692,0,0,0,0,0,0,0,0,0,0,0,0,0,0
639,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small.v.out,23581,385624,15337,243480,96,12096,0,14923,120,0,4824,353,480,0,0,124,402,0,0,0,0,0,180,0,0,0,0,0,0,0,384,384,2616,216,0,0,0,768,52195,0,11008,0,0,0,0,0,54,25,0,0,74842,0,0,0,0,0,0,63096,21264,0,0,0,0,0,0,23360,2808,588,0,0,0,192,0,0,192,0,0,0,0,0
640,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/accumulator_24_30_3.v.out,13,268,10,207,0,0,0,8,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,120,30,0,0,0,0,0,0,0,0,0,0,0,0,0
641,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/buffer_16_24200_buffer_init_00.v.out,29,382,21,256,1,240,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,47,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
653,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/dot_product_16_8_30_2.v.out,33,729,29,473,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,120,0,0,0,0,0,0,0,0,0,0,0,0,0,0
671,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/processing_element.v.out,635,8931,486,6359,6,528,0,329,5,0,0,13,12,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,2,12,0,0,0,0,1022,0,768,0,0,0,0,0,2,1,0,0,588,0,0,0,0,0,0,239,288,0,0,0,0,0,0,1440,192,49,0,0,0,12,0,0,12,0,0,0,0,0
672,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/signal_width_reducer.v.out,830,1190,650,1010,0,0,0,432,0,0,0,0,0,0,0,0,0,0,0,0,0,0,180,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,252,0,0,0,0,0,0,0,0,0,0,0,0,0,0
673,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/store_output.v.out,125,1034,61,682,0,0,0,91,0,0,0,17,0,0,0,4,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,12,0,0,0,0,97,0,0,0,0,0,0,0,6,1,0,0,228,0,0,0,0,0,0,208,0,0,0,0,0,0,0,0,60,0,0,0,0,0,0,0,0,0,0,0,0,0
674,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/stream_buffer_0_0.v.out,120,1278,75,781,2,480,0,73,0,0,0,0,6,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,196,0,0,0,0,0,0,0,2,0,0,0,213,0,0,0,0,0,0,95,64,0,0,0,0,0,0,36,34,0,0,0,0,4,0,0,4,0,0,0,0,0
694,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v.out,3708,53246,2126,33272,0,0,0,2517,0,0,1152,0,114,0,0,0,168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1179,0,0,0,0,0,10803,0,896,0,0,0,0,0,0,0,0,0,7769,0,0,0,0,0,0,12085,216,0,0,0,0,0,0,2692,0,0,0,0,0,0,0,0,0,0,0,0,0,0
696,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer.v.out,16179,151428,10722,111299,18,294912,0,10071,3531,0,0,1572,4051,0,0,36,591,0,0,0,2520,737,216,0,0,0,0,0,0,0,720,192,1696,6,0,0,384,192,14976,3000,384,0,0,0,0,0,52,48,0,0,17731,1910,0,0,0,0,0,2304,246,0,0,0,0,0,0,16038,522,0,2028,0,0,144,0,0,144,0,0,0,0,0
708,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_16.v.out,86,741,72,660,0,0,0,33,0,0,0,10,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,70,22,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,0,0,0,0,0,0,0,0
710,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/FPMult_NormalizeModule.v.out,9,119,7,55,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
713,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/eltwise_cu.v.out,2523,20672,1722,16546,0,0,0,1556,588,0,0,160,650,0,0,4,96,0,0,0,420,122,36,0,0,0,0,0,0,0,120,32,248,0,0,0,64,32,1848,464,88,0,0,0,0,0,8,8,0,0,1727,344,0,0,0,0,0,0,30,0,0,0,0,0,0,2589,74,0,104,0,0,0,0,0,0,0,0,0,0,0
714,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic.v.out,82,733,27,367,0,0,0,71,10,0,0,0,2,0,0,2,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,32,64,0,0,0,64,0,160,0,0,0,0,0,0,0,8,7,0,0,42,0,0,0,0,0,0,0,20,0,0,0,0,0,0,16,9,0,0,0,0,0,0,0,0,0,0,0,0,0
715,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/output_logic.v.out,21,249,13,161,0,0,0,12,1,0,0,0,0,0,0,2,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,64,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,10,0,0,0,0,0,0,8,65,0,0,0,0,0,0,0,0,0,0,0,0,0
716,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/pe_array.v.out,2381,19090,1649,15486,0,0,0,1465,576,0,0,160,648,0,0,0,96,0,0,0,164,121,36,0,0,0,0,0,0,0,120,0,152,0,0,0,0,0,1560,464,88,0,0,0,0,0,0,0,0,0,1664,344,0,0,0,0,0,0,0,0,0,0,0,0,0,2532,0,0,104,0,0,0,0,0,0,0,0,0,0,0
717,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/processing_element.v.out,591,4723,408,3822,0,0,0,366,144,0,0,40,162,0,0,0,24,0,0,0,41,30,9,0,0,0,0,0,0,0,30,0,38,0,0,0,0,0,390,116,22,0,0,0,0,0,0,0,0,0,416,86,0,0,0,0,0,0,0,0,0,0,0,0,0,633,0,0,26,0,0,0,0,0,0,0,0,0,0,0
719,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_add.v.out,242,1875,159,1474,0,0,0,163,72,0,0,15,66,0,0,0,10,0,0,0,18,13,4,0,0,0,0,0,0,0,15,0,18,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,173,43,0,0,0,0,0,0,0,0,0,0,0,0,0,205,0,0,13,0,0,0,0,0,0,0,0,0,0,0
720,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/eltwise_layer_submodules/seq_mul.v.out,95,855,81,774,0,0,0,36,0,0,0,10,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,70,22,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,223,0,0,0,0,0,0,0,0,0,0,0,0,0,0
722,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer.v.out,170031,1592804,95585,1209011,0,0,0,143788,32051,0,0,16094,60404,0,0,30,26036,0,0,0,31282,6402,2000,0,9200,4400,0,0,0,0,12464,3200,15212,7,0,0,3376,0,103016,65224,6400,0,0,0,0,0,460,43,0,0,226876,45638,0,0,0,0,0,0,24,0,0,0,0,0,0,194108,6721,0,1600,0,0,0,0,0,0,0,0,0,0,0
723,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_a.v.out,56,658,30,446,0,0,0,81,64,0,0,16,56,0,0,0,6,0,0,0,4,3,0,0,0,0,0,0,0,0,31,0,12,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,83,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
724,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_c.v.out,32,350,19,337,0,0,0,81,0,0,0,0,50,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,9,9,0,0,0,0,0,0,0,0,0,0,9,66,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
725,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_d.v.out,53,245,28,181,0,0,0,36,4,0,0,8,11,0,0,0,1,0,0,0,11,9,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,41,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
726,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_single.v.out,211,2022,119,1541,0,0,0,234,68,0,0,24,117,0,0,0,12,0,0,0,15,12,4,0,0,0,0,0,0,0,31,0,24,0,0,0,0,0,211,42,0,0,0,0,0,0,0,0,0,0,323,114,0,0,0,0,0,0,0,0,0,0,0,0,0,170,0,0,0,0,0,0,0,0,0,0,0,0,0,0
732,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/FpAddSub_b.v.out,40,349,12,157,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,33,0,0,0,0,0,0,0,0,0,0,197,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
733,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/fp16_to_fp32.v.out,73,343,5,88,0,0,0,70,12,0,0,0,4,0,0,0,20,0,0,0,55,0,0,0,23,0,0,0,0,0,0,0,5,0,0,0,0,0,12,40,0,0,0,0,0,0,0,0,0,0,110,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0
734,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/fp32_to_fp16.v.out,14,136,3,64,0,0,0,14,0,0,0,0,0,0,0,0,31,0,0,0,0,0,0,0,0,11,0,0,0,0,0,8,8,0,0,0,8,0,16,8,0,0,0,0,0,0,1,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
735,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v.out,169995,1591874,95549,1209281,0,0,0,143788,32051,0,0,13694,60404,0,0,30,26036,0,0,0,31282,6402,2000,0,9200,4400,0,0,0,0,12464,3200,15212,7,0,0,3376,0,100616,64024,8800,0,0,0,0,0,460,43,0,0,229276,45638,0,0,0,0,0,0,24,0,0,0,0,0,0,195308,6721,0,1600,0,0,0,0,0,0,0,0,0,0,0
736,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/matmul_20x20_systolic.v.out,169823,1587964,95476,1205482,0,0,0,143643,32045,0,0,13605,60404,0,0,15,26024,0,0,0,31280,6402,2000,0,9200,4400,0,0,0,0,12464,3200,15136,5,0,0,3376,0,100616,64024,8800,0,0,0,0,0,442,43,0,0,229249,45600,0,0,0,0,0,0,24,0,0,0,0,0,0,195305,6436,0,1600,0,0,0,0,0,0,0,0,0,0,0
737,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/output_logic.v.out,542,39024,434,13192,0,0,0,133,1,0,0,5,0,0,0,11,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,8,5,0,0,32,0,40,8,0,0,0,0,0,0,0,0,0,0,25774,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,6434,0,0,0,0,0,0,0,0,0,0,0,0,0
738,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/processing_element.v.out,417,3772,232,2883,0,0,0,357,80,0,0,34,151,0,0,0,65,0,0,0,75,16,5,0,23,11,0,0,0,0,31,8,37,0,0,0,8,0,251,160,22,0,0,0,0,0,1,0,0,0,507,114,0,0,0,0,0,0,0,0,0,0,0,0,0,473,0,0,4,0,0,0,0,0,0,0,0,0,0,0
739,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/qadd.v.out,217,2125,125,1644,0,0,0,234,68,0,0,24,117,0,0,0,12,0,0,0,15,12,4,0,0,0,0,0,0,0,31,0,24,0,0,0,0,0,211,42,0,0,0,0,0,0,0,0,0,0,323,114,0,0,0,0,0,0,0,0,0,0,0,0,0,170,0,0,0,0,0,0,0,0,0,0,0,0,0,0
740,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/qmult.v.out,166,1171,84,835,0,0,0,103,12,0,0,10,34,0,0,0,22,0,0,0,60,4,1,0,23,0,0,0,0,0,0,0,5,0,0,0,0,0,24,110,22,0,0,0,0,0,0,0,0,0,148,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,4,0,0,0,0,0,0,0,0,0,0,0
741,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/seq_mac.v.out,409,3674,224,2785,0,0,0,355,80,0,0,34,151,0,0,0,65,0,0,0,75,16,5,0,23,11,0,0,0,0,31,8,37,0,0,0,8,0,251,160,22,0,0,0,0,0,1,0,0,0,507,114,0,0,0,0,0,0,0,0,0,0,0,0,0,441,0,0,4,0,0,0,0,0,0,0,0,0,0,0
742,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/systolic_data_setup.v.out,676,8547,444,7535,0,0,0,660,43,0,0,0,4,0,0,4,8,0,0,0,1280,0,0,0,0,0,0,0,0,0,64,0,320,0,0,0,144,0,144,16,0,0,0,0,0,0,42,42,0,0,34,0,0,0,0,0,0,0,16,0,0,0,0,0,0,6096,2,0,0,0,0,0,0,0,0,0,0,0,0,0
743,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/gemm_layer_submodules/systolic_pe_matrix.v.out,168046,1529284,94046,1173684,0,0,0,142801,32000,0,0,13600,60400,0,0,0,26000,0,0,0,30000,6401,2000,0,9200,4400,0,0,0,0,12400,3200,14800,0,0,0,3200,0,100400,64000,8800,0,0,0,0,0,400,0,0,0,202800,45600,0,0,0,0,0,0,0,0,0,0,0,0,0,189200,0,0,1600,0,0,0,0,0,0,0,0,0,0,0
744,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/lstm.v.out,18643,408125,12261,303929,13,778240,0,15957,31803,0,0,389,4077,0,0,4,68,0,0,0,638,0,0,0,0,0,0,0,0,0,352,144,3156,5,0,0,452,272,42432,0,21088,0,0,0,0,0,34,1,0,0,44746,1148,0,0,0,0,0,54390,35143,0,0,0,0,0,0,1333,3084,0,28,0,0,13,0,0,13,0,0,0,0,0
745,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/lstm_submodules/lstm_top.v.out,17941,327310,12155,261485,0,0,0,15197,31737,0,0,0,43,0,0,0,48,0,0,0,638,0,0,0,0,0,0,0,0,0,352,144,1889,0,0,0,452,144,42208,0,21088,0,0,0,0,0,34,0,0,0,32410,108,0,0,0,0,0,54390,22976,0,0,0,0,0,0,1318,0,0,28,0,0,0,0,0,0,0,0,0,0,0
747,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/lstm_submodules/sigmoid.v.out,229,424,4,54,0,0,0,227,5,0,0,0,11,0,0,0,10,0,0,0,116,0,0,0,0,0,0,0,0,0,0,48,328,0,0,0,12,48,0,0,0,0,0,0,0,0,4,0,0,0,168,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0
749,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/lstm_submodules/spram_b.v.out,9,96,5,41,1,1024,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
750,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/lstm_submodules/spram_u.v.out,9,5136,5,2057,1,65536,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1032,0,0,0,0,0,0,0,1024,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
751,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/lstm_submodules/spram_v.v.out,9,8016,5,3209,1,102400,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1608,0,0,0,0,0,0,0,1600,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
752,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/lstm_submodules/tanh.v.out,254,465,5,69,0,0,0,253,45,0,0,0,5,0,0,0,9,0,0,0,145,0,0,0,0,0,0,0,0,0,176,0,123,0,0,0,208,0,32,0,0,0,0,0,0,0,11,0,0,0,137,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0
754,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/lstm_submodules/vecmat_add_x.v.out,413,8162,413,8162,0,0,0,113,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1584,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,224,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
755,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_h.v.out,1351,22914,903,16706,0,0,0,1282,3072,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,3072,0,2048,0,0,0,0,0,0,0,0,0,3072,0,0,0,0,0,0,4224,2048,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0
756,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/lstm_submodules/vecmat_mul_x.v.out,2107,35802,1407,26102,0,0,0,2002,4800,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,4800,0,3200,0,0,0,0,0,0,0,0,0,4800,0,0,0,0,0,0,6600,3200,0,0,0,0,0,0,200,0,0,0,0,0,0,0,0,0,0,0,0,0,0
757,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/reduction_layer.v.out,1988,39979,1311,30640,1,65536,0,1327,0,0,0,11,2,0,0,11,263,0,0,0,0,0,0,0,0,0,0,0,0,0,2304,0,277,8,0,0,0,2304,2644,0,0,0,0,0,0,0,0,0,0,0,11825,11,0,0,0,0,0,0,2053,0,0,0,0,0,0,2560,10,0,0,0,0,1,0,0,1,0,0,0,0,0
758,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/reduction_layer_submodules/processing_element.v.out,15,106,7,50,0,0,0,9,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,2,0,0,0,0,16,16,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
759,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/reduction_layer_submodules/reduction_unit.v.out,1923,25348,1283,22276,0,0,0,1280,0,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,2304,0,256,0,0,0,0,2304,2560,0,0,0,0,0,0,0,0,0,0,0,9728,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2560,0,0,0,0,0,0,0,0,0,0,0,0,0,0
760,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/reduction_layer_submodules/rounding.v.out,4,81,3,80,0,0,0,2,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
761,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/reduction_layer_submodules/spram.v.out,9,10252,5,4103,1,65536,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2054,0,0,0,0,0,0,0,2048,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
762,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax.v.out,16892,126151,10628,95382,0,0,0,10901,4238,0,0,955,3714,0,0,25,1765,0,0,0,1476,1229,724,0,416,256,0,0,0,0,908,0,7756,10,0,0,0,512,11085,2759,352,0,0,0,0,0,213,56,0,0,13280,2651,0,0,0,0,0,2,128,0,0,0,0,0,0,10508,2732,0,637,0,0,0,0,0,0,0,0,0,0,0
763,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPAddSub.v.out,240,1817,157,1416,0,0,0,160,72,0,0,15,66,0,0,0,10,0,0,0,18,13,4,0,0,0,0,0,0,0,15,0,18,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,173,43,0,0,0,0,0,0,0,0,0,0,0,0,0,157,0,0,13,0,0,0,0,0,0,0,0,0,0,0
775,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/FPMult.v.out,92,796,78,715,0,0,0,33,0,0,0,10,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,70,22,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,175,0,0,0,0,0,0,0,0,0,0,0,0,0,0
781,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/LUT.v.out,66,102,2,38,0,0,0,65,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,378,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
783,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/LUT2.v.out,66,86,2,22,0,0,0,65,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,378,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
784,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/comparator.v.out,181,1201,111,603,0,0,0,114,21,0,0,0,0,0,0,0,112,0,0,0,64,66,64,0,20,0,0,0,0,0,19,0,34,0,0,0,0,0,128,0,0,0,0,0,0,0,25,7,0,0,240,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
785,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/compareRecFN_Fp16.v.out,87,283,57,253,0,0,0,57,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,19,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,23,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
786,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/countLeadingZerosfp16.v.out,18,165,6,55,0,0,0,13,10,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
787,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/expunit.v.out,433,3175,261,2449,0,0,0,275,105,0,0,27,96,0,0,0,33,0,0,0,23,17,5,0,16,16,0,0,0,0,15,0,396,0,0,0,0,32,233,125,22,0,0,0,0,0,0,0,0,0,291,75,0,0,0,0,0,0,0,0,0,0,0,0,0,332,96,0,13,0,0,0,0,0,0,0,0,0,0,0
788,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/fNToRecFN.v.out,32,312,19,68,0,0,0,19,2,0,0,0,0,0,0,0,6,0,0,0,32,32,32,0,4,0,0,0,0,0,0,0,2,0,0,0,0,0,64,0,0,0,0,0,0,0,1,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
789,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/fptofixed_para.v.out,18,263,9,85,0,0,0,11,32,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,16,16,0,0,0,0,0,0,0,0,0,0,0,32,32,32,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
790,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/isSigNaNRecFN.v.out,4,10,3,9,0,0,0,3,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
791,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/logunit.v.out,347,2027,168,1530,0,0,0,258,72,0,0,15,66,0,0,0,21,0,0,0,18,13,4,0,0,0,0,0,0,0,15,0,551,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,173,75,0,0,0,0,0,0,0,0,0,0,0,0,0,157,0,0,13,0,0,0,0,0,0,0,0,0,0,0
792,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/mode1_max_tree.v.out,1545,10050,973,5254,0,0,0,939,173,0,0,10,0,0,0,0,896,0,0,0,512,528,512,0,160,0,0,0,0,0,152,0,272,0,0,0,0,0,1024,0,0,0,0,0,0,0,204,56,0,0,2032,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0
793,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/mode2_sub.v.out,1947,14850,1283,11642,0,0,0,1280,576,0,0,120,528,0,0,0,80,0,0,0,144,104,32,0,0,0,0,0,0,0,120,0,144,0,0,0,0,0,1512,184,0,0,0,0,0,0,0,0,0,0,1384,344,0,0,0,0,0,0,0,0,0,0,0,0,0,1256,0,0,104,0,0,0,0,0,0,0,0,0,0,0
794,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/mode3_exp.v.out,3484,25660,2108,19852,0,0,0,2200,840,0,0,216,768,0,0,0,264,0,0,0,184,136,40,0,128,128,0,0,0,0,120,0,3168,0,0,0,0,256,1864,1000,176,0,0,0,0,0,0,0,0,0,2328,600,0,0,0,0,0,0,0,0,0,0,0,0,0,2656,768,0,104,0,0,0,0,0,0,0,0,0,0,0
795,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/mode4_adder_tree.v.out,1976,15119,1294,11758,0,0,0,1306,577,0,0,120,528,0,0,8,80,0,0,0,144,104,32,0,0,0,0,0,0,0,120,0,144,0,0,0,0,0,1512,184,0,0,0,0,0,0,4,0,0,0,1528,344,0,0,0,0,0,0,128,0,0,0,0,0,0,1256,0,0,104,0,0,0,0,0,0,0,0,0,0,0
796,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/mode5_ln.v.out,351,2061,172,1564,0,0,0,258,72,0,0,15,66,0,0,0,21,0,0,0,18,13,4,0,0,0,0,0,0,0,15,0,551,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,173,75,0,0,0,0,0,0,0,0,0,0,0,0,0,157,0,0,13,0,0,0,0,0,0,0,0,0,0,0
799,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/recFNToRawFN.v.out,11,28,10,27,0,0,0,6,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
800,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/softmax_submodules/reverseFp16.v.out,2,20,2,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
801,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/spmv.v.out,13935,65715,7908,40492,229,234240,0,9013,298,0,0,531,96,0,0,1568,225,0,0,0,996,0,0,0,192,1216,0,0,0,0,0,0,1349,422,0,0,32,0,2144,0,512,0,0,0,0,0,0,0,0,0,11472,0,0,0,0,0,0,64,6305,0,0,1,2366,0,0,0,0,0,0,0,0,453,0,0,453,0,0,0,0,0
802,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/spmv_submodules/Accumulator.v.out,145,640,77,365,2,192,0,100,5,0,0,15,0,0,0,14,2,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,12,13,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,137,0,0,0,0,0,0,0,82,0,0,0,33,0,0,0,0,0,0,0,0,4,0,0,4,0,0,0,0,0
803,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/spmv_submodules/Big_Channel.v.out,7730,36612,4594,23108,96,10240,0,4672,256,0,0,480,0,0,0,672,96,0,0,0,576,0,0,0,0,0,0,0,0,0,0,0,576,416,0,0,0,0,1088,0,512,0,0,0,0,0,0,0,0,0,6176,0,0,0,0,0,0,64,4160,0,0,0,1280,0,0,0,0,0,0,0,0,192,0,0,192,0,0,0,0,0
804,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/spmv_submodules/Channel.v.out,74,367,44,220,1,128,0,46,3,0,0,0,0,0,0,7,1,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,6,0,16,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,0,2,48,0,0,0,7,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
805,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/spmv_submodules/Channel_Accumulator.v.out,241,1087,143,665,3,320,0,146,8,0,0,15,0,0,0,21,3,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,18,13,0,0,0,0,34,0,16,0,0,0,0,0,0,0,0,0,193,0,0,0,0,0,0,2,130,0,0,0,40,0,0,0,0,0,0,0,0,6,0,0,6,0,0,0,0,0
806,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/spmv_submodules/bvb.v.out,1543,6600,825,3747,33,3072,0,1079,3,0,0,2,0,0,0,224,32,0,0,0,98,0,0,0,64,320,0,0,0,0,0,0,192,0,0,0,0,0,224,0,0,0,0,0,0,0,0,0,0,0,1265,0,0,0,0,0,0,0,561,0,0,0,234,0,0,0,0,0,0,0,0,65,0,0,65,0,0,0,0,0
808,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/spmv_submodules/fetcher.v.out,4596,18303,2446,10371,99,218880,0,3226,4,0,0,6,0,0,0,672,96,0,0,0,288,0,0,0,96,96,0,0,0,0,0,0,576,6,0,0,32,0,800,0,0,0,0,0,0,0,0,0,0,0,4005,0,0,0,0,0,0,0,1560,0,0,0,840,0,0,0,0,0,0,0,0,195,0,0,195,0,0,0,0,0
809,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v.out,47,229,25,123,1,2048,0,33,0,0,0,0,0,0,0,7,1,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,69,0,0,0,0,0,0,0,16,0,0,0,17,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
810,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/spmv_submodules/spram.v.out,9,92,5,39,1,512,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
811,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/test.v.out,176,2502,154,1906,0,0,0,68,0,0,0,16,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,274,73,272,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,0,0,0,0,0,0,0,509,0,0,0,0,0,0,0,0,0,0,0,0,0,0
820,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium.v.out,216648,1572385,144988,1241436,629,51074912,0,126996,25570,0,0,7411,27616,0,0,3107,23882,0,0,0,30547,9583,1478,0,0,1152,0,0,0,0,5580,0,45884,518,0,0,0,894,69820,18603,3031,0,0,0,0,0,3726,346,0,0,354299,22557,0,0,0,0,0,15488,110144,0,0,0,0,0,0,4451,11743,2102,0,0,0,1089,0,0,876,0,0,0,0,0
874,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hadd_6_full_dsp_16.v.out,237,1805,157,1423,0,0,0,154,68,0,0,15,67,0,0,0,12,0,0,0,15,13,4,0,0,0,0,0,0,0,15,0,24,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,503,56,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
875,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hcmp_0_no_dsp_16.v.out,235,1772,155,1390,0,0,0,152,69,0,0,15,67,0,0,0,12,0,0,0,15,13,4,0,0,0,0,0,0,0,15,0,24,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,503,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
876,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_ap_hmul_3_max_dsp_16.v.out,97,858,83,777,0,0,0,35,0,0,0,10,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,64,22,0,0,0,0,0,0,0,0,0,203,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
877,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16.v.out,15782,97300,10396,77224,29,10464,0,9744,2169,0,0,665,2108,0,0,222,3010,0,0,0,3553,616,116,0,0,128,0,0,0,0,410,0,4743,76,0,0,0,95,5724,1256,110,0,0,0,0,0,243,17,0,0,19896,2120,0,0,0,0,0,1270,6178,0,0,0,0,0,0,513,695,212,0,0,0,58,0,0,34,0,0,0,0,0
878,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0.v.out,155,823,89,531,2,448,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,252,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
879,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore.v.out,27,225,19,121,1,224,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
880,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum1_out_0_memcore_ram.v.out,17,164,9,60,1,224,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
881,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0.v.out,155,803,89,515,2,224,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,244,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
882,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore.v.out,27,219,19,117,1,112,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
883,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_accum2_out_0_memcore_ram.v.out,17,160,9,58,1,112,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
884,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec.v.out,92,485,51,270,1,864,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
885,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore.v.out,37,347,23,163,1,864,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
886,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_ifmap_vec_memcore_ram.v.out,25,265,11,81,1,864,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
887,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0.v.out,155,843,89,547,2,864,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,260,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
888,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore.v.out,27,231,19,125,1,432,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
889,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP16_products_0_memcore_ram.v.out,17,168,9,62,1,432,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
890,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680.v.out,8500,57088,5598,44761,20,22016,0,5097,997,0,0,286,1064,0,0,129,1131,0,0,0,1542,374,67,0,0,256,0,0,0,0,180,0,2027,26,0,0,0,44,2602,716,126,0,0,0,0,0,148,14,0,0,12707,899,0,0,0,0,0,748,4403,0,0,0,0,0,0,232,409,32,0,0,0,40,0,0,32,0,0,0,0,0
891,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0.v.out,184,1105,104,667,2,512,0,122,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,372,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,4,0,0,0,0,0
892,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore.v.out,37,331,23,155,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
893,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum1_out_0_memcore_ram.v.out,25,253,11,77,1,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
894,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_accum2_out_0.v.out,92,461,51,254,1,256,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
897,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0.v.out,92,497,51,278,1,2048,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
898,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore.v.out,37,355,23,167,1,2048,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
899,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_ifmap_vec_0_0_0_memcore_ram.v.out,25,271,11,83,1,2048,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
900,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0.v.out,155,863,89,563,2,2048,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,268,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
901,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore.v.out,27,237,19,129,1,1024,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
902,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47680_products_0_0_memcore_ram.v.out,17,172,9,64,1,1024,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
903,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773.v.out,33302,240665,22354,189288,101,193536,0,19626,4063,0,0,1152,4591,0,0,472,2572,0,0,0,3396,1403,238,0,0,0,0,0,0,0,835,0,5331,42,0,0,0,89,11170,3167,572,0,0,0,0,0,610,60,0,0,58920,3391,0,0,0,0,0,2615,17690,0,0,0,0,0,0,532,1766,80,0,0,0,177,0,0,153,0,0,0,0,0
904,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0.v.out,184,1129,104,683,2,1024,0,122,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,384,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,4,0,0,0,0,0
905,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore.v.out,37,339,23,159,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
906,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum1_out_0_memcore_ram.v.out,25,259,11,79,1,512,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
907,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0.v.out,167,899,96,523,2,256,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,310,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
908,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore.v.out,34,275,21,119,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
909,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_accum2_out_0_memcore_ram.v.out,23,215,10,59,1,128,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
910,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0.v.out,92,521,51,294,1,4608,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,112,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
911,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore.v.out,37,371,23,175,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
912,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_ifmap_vec_0_memcore_ram.v.out,25,283,11,87,1,4608,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
913,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0.v.out,155,903,89,595,2,4608,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,284,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
914,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore.v.out,27,249,19,137,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
915,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47773_products_0_0_memcore_ram.v.out,17,180,9,68,1,2304,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
916,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866.v.out,29178,211940,19525,166736,85,182272,0,17255,3494,0,0,992,3919,0,0,416,2404,0,0,0,3182,1275,202,0,0,0,0,0,0,0,715,0,5121,42,0,0,0,89,9576,2711,484,0,0,0,0,0,526,52,0,0,51454,2943,0,0,0,0,0,2369,15953,0,0,0,0,0,0,508,1514,80,0,0,0,153,0,0,129,0,0,0,0,0
926,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0.v.out,167,923,96,539,2,512,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,322,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
927,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore.v.out,34,283,21,123,1,256,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
928,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47866_l2_partial_sums_0_memcore_ram.v.out,23,221,10,61,1,256,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
935,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP47956.v.out,14585,101625,9642,79931,34,84992,0,8738,1769,0,0,529,1900,0,0,206,1929,0,0,0,2519,719,111,0,0,256,0,0,0,0,366,0,3579,44,0,0,0,101,4965,1333,198,0,0,0,0,0,242,22,0,0,23558,1631,0,0,0,0,0,944,7313,0,0,0,0,0,0,339,692,84,0,0,0,60,0,0,52,0,0,0,0,0
945,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049.v.out,29178,210765,19525,165814,85,93696,0,17255,3494,0,0,992,3919,0,0,416,2404,0,0,0,3182,1242,202,0,0,0,0,0,0,0,711,0,5112,42,0,0,0,89,9572,2715,484,0,0,0,0,0,526,52,0,0,51100,2943,0,0,0,0,0,2307,15941,0,0,0,0,0,0,508,1513,80,0,0,0,153,0,0,129,0,0,0,0,0
952,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0.v.out,92,509,51,286,1,2304,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,108,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
953,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore.v.out,37,363,23,171,1,2304,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
954,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_ifmap_vec_0_memcore_ram.v.out,25,277,11,85,1,2304,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
958,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0.v.out,155,843,89,547,2,1024,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,260,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
959,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore.v.out,27,231,19,125,1,512,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
960,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_l2_products_0_memcore_ram.v.out,17,168,9,62,1,512,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
961,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0.v.out,155,883,89,579,2,2304,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,276,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
962,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore.v.out,27,243,19,133,1,1152,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
963,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48049_products_0_0_memcore_ram.v.out,17,176,9,66,1,1152,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
964,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48139.v.out,16606,113955,11006,89642,38,44544,0,9983,2081,0,0,589,2192,0,0,230,2013,0,0,0,2646,766,127,0,0,256,0,0,0,0,422,0,3763,44,0,0,0,101,5754,1441,198,0,0,0,0,0,274,26,0,0,26135,1867,0,0,0,0,0,1159,8118,0,0,0,0,0,0,411,788,84,0,0,0,76,0,0,60,0,0,0,0,0
977,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232.v.out,32320,229397,21476,180808,85,49408,0,19387,3885,0,0,1168,4243,0,0,464,3526,0,0,0,4466,1741,218,0,0,0,0,0,0,0,1279,0,6212,74,0,0,0,89,10358,2844,484,0,0,0,0,0,562,52,0,0,53971,3431,0,0,0,0,0,2386,16155,0,0,0,0,0,0,574,1652,1040,0,0,0,161,0,0,129,0,0,0,0,0
981,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0.v.out,184,1081,104,651,2,256,0,122,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,360,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,4,0,0,0,0,0
982,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore.v.out,37,323,23,151,1,128,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
983,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_accum2_out_0_memcore_ram.v.out,25,247,11,75,1,128,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
984,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0.v.out,92,497,51,278,1,1152,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
985,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore.v.out,37,355,23,167,1,1152,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
986,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_ifmap_vec_0_memcore_ram.v.out,25,271,11,83,1,1152,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
987,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0.v.out,167,875,96,507,2,128,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,298,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
988,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore.v.out,34,267,21,115,1,64,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
989,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_partial_sums_0_memcore_ram.v.out,23,209,10,57,1,64,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
990,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0.v.out,155,823,89,531,2,512,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,252,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
991,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore.v.out,27,225,19,121,1,256,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
992,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_l2_products_0_memcore_ram.v.out,17,164,9,60,1,256,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
993,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0.v.out,155,863,89,563,2,1152,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,268,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
994,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore.v.out,27,237,19,129,1,576,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
995,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48232_products_0_0_memcore_ram.v.out,17,172,9,64,1,576,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
996,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48322.v.out,16615,113933,11013,89618,38,44544,0,9991,2082,0,0,589,2192,0,0,232,2013,0,0,0,2646,766,127,0,0,256,0,0,0,0,422,0,3763,44,0,0,0,101,5765,1443,198,0,0,0,0,0,274,26,0,0,26151,1864,0,0,0,0,0,1167,8106,0,0,0,0,0,0,412,788,84,0,0,0,76,0,0,60,0,0,0,0,0
1009,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462.v.out,3807,24925,2457,19526,7,24832,0,2269,435,0,0,135,451,0,0,58,772,0,0,0,896,208,22,0,0,0,0,0,0,0,75,0,1775,20,0,0,0,32,1179,294,44,0,0,0,0,0,58,4,0,0,5294,443,0,0,0,0,0,169,1686,0,0,0,0,0,0,115,185,112,0,0,0,10,0,0,12,0,0,0,0,0
1013,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0.v.out,167,1019,96,603,2,8192,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,370,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1014,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore.v.out,34,315,21,139,1,4096,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1015,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_ifmap_vec_0_0_memcore_ram.v.out,23,245,10,69,1,4096,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1016,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0.v.out,155,903,89,595,2,8192,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,284,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1017,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore.v.out,27,249,19,137,1,4096,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1018,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_products_0_memcore_ram.v.out,17,180,9,68,1,4096,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1019,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0.v.out,92,521,51,294,1,8192,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,112,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1020,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore.v.out,37,371,23,175,1,8192,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1021,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48462_weight_vecs_0_0_0_memcore_ram.v.out,25,283,11,87,1,8192,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1022,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545.v.out,3807,24850,2457,19487,7,12544,0,2269,435,0,0,135,451,0,0,58,772,0,0,0,896,198,22,0,0,0,0,0,0,0,75,0,1772,20,0,0,0,32,1178,298,44,0,0,0,0,0,58,4,0,0,5245,444,0,0,0,0,0,164,1691,0,0,0,0,0,0,115,185,112,0,0,0,10,0,0,12,0,0,0,0,0
1026,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0.v.out,167,995,96,587,2,4096,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,358,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1027,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore.v.out,34,307,21,135,1,2048,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1028,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_ifmap_vec_0_0_memcore_ram.v.out,23,239,10,67,1,2048,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1029,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0.v.out,155,883,89,579,2,4096,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,276,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1030,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore.v.out,27,243,19,133,1,2048,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1031,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_products_0_memcore_ram.v.out,17,176,9,66,1,2048,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1032,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0.v.out,92,509,51,286,1,4096,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,108,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1033,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore.v.out,37,363,23,171,1,4096,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1034,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48545_weight_vecs_0_0_0_memcore_ram.v.out,25,277,11,85,1,4096,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1035,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628.v.out,4495,28276,2886,22160,7,3328,0,2720,531,0,0,179,534,0,0,68,1052,0,0,0,1207,208,26,0,0,0,0,0,0,0,90,0,2063,28,0,0,0,32,1373,334,44,0,0,0,0,0,67,4,0,0,5788,568,0,0,0,0,0,190,2076,0,0,0,0,0,0,133,224,80,0,0,0,12,0,0,12,0,0,0,0,0
1039,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.v.out,167,947,96,555,2,1024,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,334,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1040,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.v.out,34,291,21,127,1,512,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1041,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.v.out,23,227,10,63,1,512,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1045,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.v.out,92,485,51,270,1,1024,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,100,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1046,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.v.out,37,347,23,163,1,1024,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1047,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.v.out,25,265,11,81,1,1024,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1048,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d10_S.v.out,70,302,32,186,0,0,0,54,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,101,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,10,0,0,0,0,0,0,100,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1049,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d10_S_shiftReg.v.out,24,135,15,126,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,100,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1050,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d7_S.v.out,64,262,29,153,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,10,0,0,0,0,0,0,70,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1051,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d7_S_shiftReg.v.out,18,101,12,95,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1052,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d9_S.v.out,68,291,31,176,0,0,0,52,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,97,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,10,0,0,0,0,0,0,90,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1053,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w10_d9_S_shiftReg.v.out,22,124,14,116,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,90,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1054,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d11_S.v.out,72,347,33,230,0,0,0,56,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,105,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,12,0,0,0,0,0,0,132,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1055,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d11_S_shiftReg.v.out,26,172,16,162,0,0,0,22,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,132,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1056,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d8_S.v.out,67,302,30,191,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,12,0,0,0,0,0,0,96,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1057,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d8_S_shiftReg.v.out,21,133,13,125,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1058,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d9_S.v.out,68,321,31,206,0,0,0,52,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,97,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,12,0,0,0,0,0,0,108,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1059,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w12_d9_S_shiftReg.v.out,22,146,14,138,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,108,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1060,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w14_d10_S.v.out,70,366,32,250,0,0,0,54,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,101,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,14,0,0,0,0,0,0,140,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1061,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w14_d10_S_shiftReg.v.out,24,183,15,174,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,140,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1086,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d10_S.v.out,70,158,32,42,0,0,0,54,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,101,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1087,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d10_S_shiftReg.v.out,24,27,15,18,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1088,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S.v.out,72,160,33,43,0,0,0,56,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,105,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,1,0,0,0,0,0,0,11,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1089,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d11_S_shiftReg.v.out,26,29,16,19,0,0,0,22,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1094,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S.v.out,74,162,34,44,0,0,0,58,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,109,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,1,0,0,0,0,0,0,12,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1095,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d12_S_shiftReg.v.out,28,31,17,20,0,0,0,24,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1096,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d8_S.v.out,67,148,30,37,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1097,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d8_S_shiftReg.v.out,21,23,13,15,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1098,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d9_S.v.out,68,156,31,41,0,0,0,52,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,97,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1099,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w1_d9_S_shiftReg.v.out,22,25,14,17,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1102,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w2_d2_S.v.out,53,128,24,33,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,2,0,0,0,0,0,0,4,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1103,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w2_d2_S_shiftReg.v.out,8,12,7,11,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1104,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w3_d2_S.v.out,53,136,24,41,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,3,0,0,0,0,0,0,6,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1105,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w3_d2_S_shiftReg.v.out,8,16,7,15,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1106,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d10_S.v.out,70,206,32,90,0,0,0,54,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,101,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,4,0,0,0,0,0,0,40,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1107,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d10_S_shiftReg.v.out,24,63,15,54,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1114,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d7_S.v.out,64,184,29,75,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,4,0,0,0,0,0,0,28,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1115,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d7_S_shiftReg.v.out,18,47,12,41,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1116,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S.v.out,67,190,30,79,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1117,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d8_S_shiftReg.v.out,21,53,13,45,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1122,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d9_S.v.out,68,201,31,86,0,0,0,52,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,97,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,4,0,0,0,0,0,0,36,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1123,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w4_d9_S_shiftReg.v.out,22,58,14,50,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1124,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d10_S.v.out,70,222,32,106,0,0,0,54,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,101,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,5,0,0,0,0,0,0,50,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1125,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d10_S_shiftReg.v.out,24,75,15,66,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,50,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1126,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S.v.out,53,152,24,57,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1127,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d2_S_shiftReg.v.out,8,24,7,23,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1134,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d7_S.v.out,64,197,29,88,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,5,0,0,0,0,0,0,35,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1135,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d7_S_shiftReg.v.out,18,56,12,50,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,35,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1136,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d8_S.v.out,67,204,30,93,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,5,0,0,0,0,0,0,40,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1137,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d8_S_shiftReg.v.out,21,63,13,55,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,40,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1138,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d9_S.v.out,68,216,31,101,0,0,0,52,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,97,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,5,0,0,0,0,0,0,45,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1139,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w5_d9_S_shiftReg.v.out,22,69,14,61,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1142,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d11_S.v.out,72,245,33,128,0,0,0,56,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,105,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,6,0,0,0,0,0,0,66,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1143,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d11_S_shiftReg.v.out,26,94,16,84,0,0,0,22,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,66,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1144,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S.v.out,53,160,24,65,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,6,0,0,0,0,0,0,12,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1145,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d2_S_shiftReg.v.out,8,28,7,27,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1150,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d7_S.v.out,64,210,29,101,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,6,0,0,0,0,0,0,42,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1151,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d7_S_shiftReg.v.out,18,65,12,59,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1152,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d8_S.v.out,67,218,30,107,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,6,0,0,0,0,0,0,48,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1153,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d8_S_shiftReg.v.out,21,73,13,65,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1156,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d9_S.v.out,68,231,31,116,0,0,0,52,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,97,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,6,0,0,0,0,0,0,54,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1157,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w6_d9_S_shiftReg.v.out,22,80,14,72,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,54,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1158,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S.v.out,70,254,32,138,0,0,0,54,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,101,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,7,0,0,0,0,0,0,70,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1159,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v.out,24,99,15,90,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,70,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1160,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S.v.out,53,168,24,73,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,7,0,0,0,0,0,0,14,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1161,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d2_S_shiftReg.v.out,8,32,7,31,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1166,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S.v.out,67,232,30,121,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,7,0,0,0,0,0,0,56,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1167,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d8_S_shiftReg.v.out,21,83,13,75,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1172,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d10_S.v.out,70,270,32,154,0,0,0,54,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,101,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,8,0,0,0,0,0,0,80,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1173,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d10_S_shiftReg.v.out,24,111,15,102,0,0,0,20,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1176,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d2_S.v.out,53,176,24,81,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,8,0,0,0,0,0,0,16,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1177,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d2_S_shiftReg.v.out,8,36,7,35,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1178,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d7_S.v.out,64,236,29,127,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,8,0,0,0,0,0,0,56,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1179,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d7_S_shiftReg.v.out,18,83,12,77,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1182,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d8_S.v.out,67,246,30,135,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,8,0,0,0,0,0,0,64,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1183,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w8_d8_S_shiftReg.v.out,21,93,13,85,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1186,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d2_S.v.out,53,184,24,89,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,9,0,0,0,0,0,0,18,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1187,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d2_S_shiftReg.v.out,8,40,7,39,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1188,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d8_S.v.out,67,260,30,149,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,9,0,0,0,0,0,0,72,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1189,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w9_d8_S_shiftReg.v.out,21,103,13,95,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1190,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.v.out,256,1974,176,1592,0,0,0,159,68,0,0,15,67,0,0,0,12,0,0,0,15,13,4,0,0,0,0,0,0,0,15,0,24,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,519,56,0,0,0,0,0,17,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1191,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hcmp_16ns_16ns_1_2_no_dsp_1.v.out,262,1911,176,1523,0,0,0,165,69,0,0,15,67,0,0,0,12,0,0,0,15,13,4,0,0,0,0,0,0,0,15,0,54,0,0,0,0,0,189,23,0,0,0,0,0,0,0,0,0,0,504,64,0,0,0,0,0,2,37,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1192,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.v.out,116,1027,102,946,0,0,0,40,0,0,0,10,30,0,0,0,2,0,0,0,5,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,64,22,0,0,0,0,0,0,0,0,0,219,0,0,0,0,0,0,17,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1194,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1.v.out,24,392,23,377,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,112,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1195,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0.v.out,16,370,16,370,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,112,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1196,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1.v.out,7,53,6,38,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1197,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mul_10s_9ns_16_1_1_Multiplier_0.v.out,3,35,3,35,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1198,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_16_1_1.v.out,24,384,24,384,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1199,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_32_1_1.v.out,24,736,24,736,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1200,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_416_64_1_1.v.out,24,1440,24,1440,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1201,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_16_1_1.v.out,10,132,10,132,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1202,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_42_1_1_1.v.out,10,12,10,12,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1203,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_464_16_1_1.v.out,72,1248,72,1248,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1204,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_mux_816_16_1_1.v.out,31,496,31,496,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,112,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1205,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_regslice_both.v.out,59,249,24,211,0,0,0,46,6,0,0,0,2,0,0,0,0,0,0,0,16,5,0,0,0,0,0,0,0,0,0,0,10,2,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,39,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1206,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf10_readFilters70_U0.v.out,53,120,24,25,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1207,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_start_for_tdf10_readFilters70_U0_shiftReg.v.out,8,8,7,7,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1230,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused.v.out,214232,1542689,143149,1220525,566,34334176,0,126172,25518,0,0,7411,27598,0,0,3105,23882,0,0,0,30410,9540,1478,0,0,1152,0,0,0,0,5580,0,45788,502,0,0,0,894,69820,18603,3031,0,0,0,0,0,3718,346,0,0,350815,22553,0,0,0,0,0,15488,107388,0,0,0,0,0,0,4431,11724,2102,0,0,0,1016,0,0,844,0,0,0,0,0
1231,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in.v.out,193,1207,135,948,4,256,0,121,7,0,0,0,4,0,0,4,0,0,0,0,20,2,0,0,0,0,0,0,0,0,0,0,41,0,0,0,0,0,62,16,0,0,0,0,0,0,0,0,0,0,212,3,0,0,0,0,0,0,164,0,0,0,0,0,0,6,1,0,0,0,0,4,0,0,4,0,0,0,0,0
1232,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p.v.out,45,327,35,195,4,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,4,0,0,0,0,0
1233,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_in_p_ram.v.out,27,229,17,97,4,256,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,4,0,0,0,0,0
1234,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out.v.out,234,1328,138,1063,0,0,0,165,14,0,0,0,4,0,0,4,0,0,0,0,51,10,0,0,0,0,0,0,0,0,0,0,74,0,0,0,0,0,104,9,45,0,0,0,0,0,0,0,0,0,274,6,0,0,0,0,0,0,250,0,0,0,0,0,0,7,3,22,0,0,0,0,0,0,0,0,0,0,0,0
1235,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps.v.out,138,2273,81,1459,2,6272000,0,87,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,730,0,0,0,0,0,0,0,128,0,0,0,0,0,0,2,71,0,0,0,0,2,0,0,2,0,0,0,0,0
1236,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore.v.out,24,681,17,329,1,3136000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1237,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram.v.out,15,516,8,164,1,3136000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1238,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps.v.out,138,2193,81,1395,2,401408,0,87,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,698,0,0,0,0,0,0,0,128,0,0,0,0,0,0,2,71,0,0,0,0,2,0,0,2,0,0,0,0,0
1239,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore.v.out,24,657,17,313,1,200704,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,154,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1240,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram.v.out,15,500,8,156,1,200704,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,154,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1241,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps.v.out,138,2273,81,1459,2,6422528,0,87,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,730,0,0,0,0,0,0,0,128,0,0,0,0,0,0,2,71,0,0,0,0,2,0,0,2,0,0,0,0,0
1242,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore.v.out,24,681,17,329,1,3211264,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1243,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram.v.out,15,516,8,164,1,3211264,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1244,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps.v.out,138,2253,81,1443,2,3211264,0,87,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,722,0,0,0,0,0,0,0,128,0,0,0,0,0,0,2,71,0,0,0,0,2,0,0,2,0,0,0,0,0
1245,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore.v.out,24,675,17,325,1,1605632,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1246,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram.v.out,15,512,8,162,1,1605632,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1247,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps.v.out,138,2233,81,1427,2,1605632,0,87,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,714,0,0,0,0,0,0,0,128,0,0,0,0,0,0,2,71,0,0,0,0,2,0,0,2,0,0,0,0,0
1248,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore.v.out,24,669,17,321,1,802816,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,158,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1249,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram.v.out,15,508,8,160,1,802816,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,158,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1250,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps.v.out,138,2213,81,1411,2,802816,0,87,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,706,0,0,0,0,0,0,0,128,0,0,0,0,0,0,2,71,0,0,0,0,2,0,0,2,0,0,0,0,0
1251,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore.v.out,24,663,17,317,1,401408,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,156,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1252,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram.v.out,15,504,8,158,1,401408,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,156,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1253,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_15.v.out,29412,215780,19733,170466,85,182272,0,17287,3497,0,0,992,3919,0,0,420,2419,0,0,0,3193,1276,202,0,0,0,0,0,0,0,715,0,5151,42,0,0,0,89,9606,2711,484,0,0,0,0,0,526,52,0,0,51518,2943,0,0,0,0,0,2369,15953,0,0,0,0,0,0,508,1544,80,0,0,0,153,0,0,129,0,0,0,0,0
1254,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_1.v.out,1776,14360,1156,11066,0,0,0,1164,362,0,0,75,341,0,0,4,65,0,0,0,136,131,20,0,0,0,0,0,0,0,85,0,383,0,0,0,0,0,961,115,0,0,0,0,0,0,0,0,0,0,4314,291,0,0,0,0,0,85,1476,0,0,0,0,0,0,13,10,0,0,0,0,0,0,0,0,0,0,0,0,0
1255,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_2.v.out,755,5826,491,4576,0,0,0,482,147,0,0,30,138,0,0,4,27,0,0,0,63,69,8,0,0,0,0,0,0,0,30,0,184,0,0,0,0,0,388,46,0,0,0,0,0,0,0,0,0,0,1610,123,0,0,0,0,0,34,435,0,0,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1256,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_accum_3.v.out,306,2228,206,1806,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,149,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,100,0,0,0,0,0,0,28,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1260,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjust.v.out,856,6228,641,5334,0,0,0,518,147,0,0,53,168,0,0,2,28,0,0,0,44,33,9,0,0,0,0,0,0,0,30,0,64,0,0,0,0,0,393,110,22,0,0,0,0,0,0,0,0,0,1345,115,0,0,0,0,0,415,432,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1261,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments.v.out,24,495,17,237,1,24576,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,116,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1262,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_adjustments_ram.v.out,15,376,8,118,1,24576,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,116,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1263,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_dot_product.v.out,2209,19012,1939,17629,0,0,0,811,11,0,0,160,484,0,0,4,32,0,0,0,94,85,16,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,232,1037,352,0,0,0,0,0,0,0,0,0,3609,3,0,0,0,0,0,362,1922,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1264,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0.v.out,24,675,17,325,1,1179648,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1265,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_0_ram.v.out,15,512,8,162,1,1179648,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1266,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1.v.out,10,227,9,163,1,1179648,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1267,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_filters_1_rom.v.out,5,145,4,81,1,1179648,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1268,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_get_next_ijk.v.out,80,278,45,213,0,0,0,56,10,0,0,0,2,0,0,2,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1269,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_accum.v.out,2195,17080,1526,13958,0,0,0,1337,547,0,0,120,538,0,0,2,96,0,0,0,125,109,32,0,0,0,0,0,0,0,120,0,343,0,0,0,0,0,1519,184,0,0,0,0,0,0,0,0,0,0,4201,460,0,0,0,0,0,136,912,0,0,0,0,0,0,13,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1270,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0.v.out,27,285,19,161,1,262144,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1271,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_0_ram.v.out,17,204,9,80,1,262144,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1272,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1.v.out,17,159,15,127,1,262144,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
1273,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_filters_1_rom.v.out,9,95,7,63,1,262144,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
1274,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_multiply68.v.out,626,5202,531,4817,0,0,0,252,11,0,0,40,124,0,0,2,8,0,0,0,33,24,4,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,66,256,88,0,0,0,0,0,0,0,0,0,961,3,0,0,0,0,0,108,498,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1275,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1.v.out,1332,10884,1026,9499,1,1024,0,784,215,0,0,55,235,0,0,2,40,0,0,0,63,48,13,0,0,0,0,0,0,0,45,0,101,0,0,0,0,0,596,142,22,0,0,0,0,0,0,0,0,0,2088,172,0,0,0,0,0,770,502,0,0,0,0,0,0,35,1,0,0,0,0,1,0,0,1,0,0,0,0,0
1276,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3.v.out,24,189,17,97,1,1024,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1277,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_l2_writeOutputs_1_running_sums_3_ram.v.out,15,140,8,48,1,1024,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,46,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1278,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readFilters70.v.out,331,8093,283,8004,0,0,0,120,12,0,0,0,4,0,0,4,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,103,75,0,0,0,0,0,0,0,0,0,0,862,3,0,0,0,0,0,11,323,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1279,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf10_readInputs71.v.out,276,1522,210,1412,0,0,0,190,16,0,0,0,4,0,0,4,0,0,0,0,19,13,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,89,190,14,0,0,0,0,0,0,0,0,0,0,170,4,0,0,0,0,0,23,191,0,0,0,0,0,0,9,1,64,0,0,0,0,0,0,0,0,0,0,0,0
1280,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_14.v.out,33572,244833,22598,193346,101,193536,0,19658,4066,0,0,1152,4591,0,0,476,2587,0,0,0,3407,1404,238,0,0,0,0,0,0,0,835,0,5361,42,0,0,0,89,11200,3167,572,0,0,0,0,0,610,60,0,0,58984,3391,0,0,0,0,0,2615,17690,0,0,0,0,0,0,532,1796,80,0,0,0,177,0,0,153,0,0,0,0,0
1290,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_accum.v.out,4323,33616,3014,27438,0,0,0,2625,1091,0,0,240,1074,0,0,2,192,0,0,0,245,213,64,0,0,0,0,0,0,0,240,0,535,0,0,0,0,0,3031,368,0,0,0,0,0,0,0,0,0,0,8353,908,0,0,0,0,0,272,1808,0,0,0,0,0,0,13,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1291,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_multiply75.v.out,1132,9741,980,9029,0,0,0,421,11,0,0,80,244,0,0,2,16,0,0,0,54,40,8,0,0,0,0,0,0,0,0,0,19,0,0,0,0,0,115,512,176,0,0,0,0,0,0,0,0,0,1839,3,0,0,0,0,0,176,947,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1292,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1.v.out,1306,10236,998,8845,1,2048,0,790,216,0,0,55,235,0,0,2,40,0,0,0,64,48,13,0,0,0,0,0,0,0,45,0,102,0,0,0,0,0,597,142,22,0,0,0,0,0,0,0,0,0,2164,172,0,0,0,0,0,812,510,0,0,0,0,0,0,35,1,0,0,0,0,1,0,0,1,0,0,0,0,0
1293,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2.v.out,24,195,17,101,1,2048,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1294,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf11_l2_writeOutputs_1_running_sums_2_ram.v.out,15,144,8,50,1,2048,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1297,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_13.v.out,8644,59042,5716,46593,20,22016,0,5129,1000,0,0,286,1064,0,0,133,1148,0,0,0,1553,375,67,0,0,256,0,0,0,0,180,0,2061,26,0,0,0,44,2636,716,126,0,0,0,0,0,148,14,0,0,12779,899,0,0,0,0,0,748,4403,0,0,0,0,0,0,232,443,32,0,0,0,40,0,0,32,0,0,0,0,0
1298,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_accum_1.v.out,1097,8683,710,6726,0,0,0,711,218,0,0,45,205,0,0,4,40,0,0,0,92,90,12,0,0,0,0,0,0,0,45,0,245,0,0,0,0,0,580,69,0,0,0,0,0,0,0,0,0,0,2533,179,0,0,0,0,0,51,776,0,0,0,0,0,0,12,8,0,0,0,0,0,0,0,0,0,0,0,0,0
1299,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_accum_2.v.out,370,2445,259,2026,0,0,0,240,77,0,0,15,71,0,0,0,12,0,0,0,26,19,4,0,0,0,0,0,0,0,15,0,37,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,541,59,0,0,0,0,0,57,138,0,0,0,0,0,0,18,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1302,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjust.v.out,826,5959,619,5075,0,0,0,503,144,0,0,44,168,0,0,2,26,0,0,0,45,32,9,0,0,0,0,0,0,0,30,0,59,0,0,0,0,0,392,110,22,0,0,0,0,0,0,0,0,0,1308,115,0,0,0,0,0,395,399,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1303,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments.v.out,24,501,17,241,1,48000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,118,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1304,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_adjustments_ram.v.out,15,380,8,120,1,48000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,118,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1305,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_dot_product.v.out,601,5202,509,4822,0,0,0,242,10,0,0,40,124,0,0,2,8,0,0,0,32,18,4,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,56,256,88,0,0,0,0,0,0,0,0,0,910,3,0,0,0,0,0,103,502,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1306,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0.v.out,24,387,17,197,1,1024000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1307,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_0_ram.v.out,15,288,8,98,1,1024000,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1308,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1.v.out,10,131,9,99,1,1024000,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1309,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_filters_1_rom.v.out,5,81,4,49,1,1024000,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1310,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_get_next_ijk.v.out,74,278,42,216,0,0,0,52,9,0,0,0,2,0,0,2,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1311,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readFilters82.v.out,91,523,61,475,0,0,0,50,6,0,0,0,4,0,0,2,0,0,0,0,11,2,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,32,3,0,0,0,0,0,0,24,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1312,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_readInputs.v.out,176,1889,126,1816,0,0,0,115,14,0,0,0,4,0,0,2,0,0,0,0,141,25,14,0,0,256,0,0,0,0,0,0,24,0,0,0,0,44,18,51,0,0,0,0,0,0,0,0,0,0,238,4,0,0,0,0,0,0,195,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1313,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf12_writeOutputs_unaligned.v.out,117,796,75,699,0,0,0,77,6,0,0,0,4,0,0,5,2,0,0,0,11,3,0,0,0,0,0,0,0,0,0,0,65,0,0,0,0,0,60,9,16,0,0,0,0,0,0,0,0,0,87,5,0,0,0,0,0,0,139,0,0,0,0,0,0,6,0,16,0,0,0,0,0,0,0,0,0,0,0,0
1314,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_114.v.out,15962,99259,10550,79055,29,10464,0,9776,2172,0,0,665,2108,0,0,226,3028,0,0,0,3564,617,116,0,0,128,0,0,0,0,410,0,4779,76,0,0,0,95,5760,1256,110,0,0,0,0,0,243,17,0,0,19972,2120,0,0,0,0,0,1270,6178,0,0,0,0,0,0,513,731,212,0,0,0,58,0,0,34,0,0,0,0,0
1315,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_1.v.out,375,2455,261,2033,0,0,0,245,78,0,0,15,71,0,0,0,12,0,0,0,27,20,4,0,0,0,0,0,0,0,20,0,37,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,542,59,0,0,0,0,0,57,123,0,0,0,0,0,0,18,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1316,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_2.v.out,370,2432,259,2013,0,0,0,240,77,0,0,15,71,0,0,0,12,0,0,0,26,19,4,0,0,0,0,0,0,0,15,0,36,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,540,59,0,0,0,0,0,49,136,0,0,0,0,0,0,17,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1317,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_3.v.out,388,2477,268,2047,0,0,0,256,77,0,0,28,71,0,0,2,14,0,0,0,26,17,4,0,0,0,0,0,0,0,15,0,43,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,543,59,0,0,0,0,0,41,186,0,0,0,0,0,0,14,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1321,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_accum_4.v.out,580,4271,388,3430,0,0,0,365,138,0,0,30,136,0,0,0,24,0,0,0,33,34,8,0,0,0,0,0,0,0,30,0,304,0,0,0,0,0,378,46,0,0,0,0,0,0,0,0,0,0,1139,128,0,0,0,0,0,34,192,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1325,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjust.v.out,857,6209,642,5315,0,0,0,518,147,0,0,53,168,0,0,2,28,0,0,0,44,33,9,0,0,0,0,0,0,0,30,0,64,0,0,0,0,0,393,110,22,0,0,0,0,0,0,0,0,0,1345,115,0,0,0,0,0,415,427,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1326,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments.v.out,24,465,17,217,1,768,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,106,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1327,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_adjustments_ram.v.out,15,356,8,108,1,768,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,106,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1328,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_dot_product.v.out,675,5055,573,4661,0,0,0,298,11,0,0,40,124,0,0,4,8,0,0,0,34,19,4,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,89,291,88,0,0,0,0,0,0,0,0,0,953,3,0,0,0,0,0,104,517,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1329,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0.v.out,24,195,17,101,1,1728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1330,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_0_ram.v.out,15,144,8,50,1,1728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1331,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1.v.out,10,67,9,51,1,1728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1332,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_filters_1_rom.v.out,5,41,4,25,1,1728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1333,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_get_next_ijk.v.out,111,379,72,340,0,0,0,82,14,0,0,0,6,0,0,2,2,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,84,0,0,0,0,0,0,0,0,0,0,0,0
1334,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_poolOutputs.v.out,1202,8592,812,6981,0,0,0,739,288,0,0,68,270,0,0,2,48,0,0,0,71,63,16,0,0,0,0,0,0,0,60,0,236,0,0,0,0,0,788,107,0,0,0,0,0,0,0,0,0,0,2044,262,0,0,0,0,0,8,254,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1335,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readFilters18.v.out,278,2572,226,2496,0,0,0,125,12,0,0,0,4,0,0,6,0,0,0,0,17,4,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,101,84,0,0,0,0,0,0,0,0,0,0,256,3,0,0,0,0,0,1,46,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1336,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_readInputs19.v.out,269,2051,209,1967,0,0,0,202,13,0,0,0,4,0,0,6,0,0,0,0,83,15,7,0,0,128,0,0,0,0,0,0,20,0,0,0,0,95,258,79,0,0,0,0,0,0,0,0,0,0,278,3,0,0,0,0,0,18,218,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1337,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf1_writeOutputs_aligned.v.out,45,501,38,493,0,0,0,16,1,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,32,15,0,0,0,0,0,0,0,0,0,0,5,2,0,0,0,0,0,0,16,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1338,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_113.v.out,16795,116315,11167,91878,38,44544,0,10023,2085,0,0,589,2192,0,0,236,2030,0,0,0,2657,767,127,0,0,256,0,0,0,0,422,0,3797,44,0,0,0,101,5799,1443,198,0,0,0,0,0,274,26,0,0,26223,1864,0,0,0,0,0,1167,8106,0,0,0,0,0,0,412,822,84,0,0,0,76,0,0,60,0,0,0,0,0
1339,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_accum_1.v.out,1097,8704,710,6739,0,0,0,712,216,0,0,45,205,0,0,4,40,0,0,0,93,97,12,0,0,0,0,0,0,0,53,0,245,0,0,0,0,0,580,69,0,0,0,0,0,0,0,0,0,0,2544,179,0,0,0,0,0,51,777,0,0,0,0,0,0,12,8,0,0,0,0,0,0,0,0,0,0,0,0,0
1345,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjust.v.out,857,6215,642,5321,0,0,0,518,147,0,0,53,168,0,0,2,28,0,0,0,44,33,9,0,0,0,0,0,0,0,30,0,64,0,0,0,0,0,393,110,22,0,0,0,0,0,0,0,0,0,1345,115,0,0,0,0,0,415,428,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1346,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments.v.out,24,471,17,221,1,1536,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1347,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_adjustments_ram.v.out,15,360,8,110,1,1536,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1348,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_dot_product.v.out,1183,9681,1026,8949,0,0,0,470,11,0,0,80,244,0,0,4,16,0,0,0,52,39,8,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,132,525,176,0,0,0,0,0,0,0,0,0,1851,3,0,0,0,0,0,202,982,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1349,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0.v.out,24,357,17,177,1,18432,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,86,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1350,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_0_ram.v.out,15,268,8,88,1,18432,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,86,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1351,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1.v.out,10,121,9,89,1,18432,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1352,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_filters_1_rom.v.out,5,76,4,44,1,18432,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1353,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_get_next_ijk.v.out,111,378,72,339,0,0,0,82,14,0,0,0,6,0,0,2,2,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,84,0,0,0,0,0,0,0,0,0,0,0,0
1354,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_poolOutputs.v.out,1199,8515,809,6904,0,0,0,739,288,0,0,68,270,0,0,2,48,0,0,0,71,63,16,0,0,0,0,0,0,0,60,0,236,0,0,0,0,0,783,104,0,0,0,0,0,0,0,0,0,0,2044,262,0,0,0,0,0,8,248,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1355,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readFilters24.v.out,291,4471,243,4384,0,0,0,120,12,0,0,0,4,0,0,4,0,0,0,0,13,4,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,96,72,0,0,0,0,0,0,0,0,0,0,472,3,0,0,0,0,0,10,181,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1356,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_readInputs25.v.out,300,2685,237,2583,0,0,0,222,15,0,0,0,4,0,0,6,0,0,0,0,146,23,14,0,0,256,0,0,0,0,0,0,22,0,0,0,0,101,219,62,0,0,0,0,0,0,0,0,0,0,398,3,0,0,0,0,0,32,305,0,0,0,0,0,0,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1357,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf2_writeOutputs_aligned.v.out,42,430,35,422,0,0,0,16,1,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,27,12,0,0,0,0,0,0,0,0,0,0,5,2,0,0,0,0,0,0,12,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1358,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v.out,4620,29816,2986,23585,7,3328,0,2751,534,0,0,179,534,0,0,72,1068,0,0,0,1217,209,26,0,0,0,0,0,0,0,90,0,2095,28,0,0,0,32,1405,334,44,0,0,0,0,0,67,4,0,0,5856,568,0,0,0,0,0,190,2076,0,0,0,0,0,0,133,256,80,0,0,0,12,0,0,12,0,0,0,0,0
1360,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_accum_2.v.out,385,2474,266,2045,0,0,0,253,77,0,0,28,71,0,0,2,14,0,0,0,26,17,4,0,0,0,0,0,0,0,15,0,40,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,542,59,0,0,0,0,0,41,201,0,0,0,0,0,0,14,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1361,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_accum_3.v.out,318,2351,217,1930,0,0,0,198,71,0,0,15,69,0,0,0,12,0,0,0,19,14,4,0,0,0,0,0,0,0,15,0,127,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,607,66,0,0,0,0,0,17,99,0,0,0,0,0,0,27,19,0,0,0,0,0,0,0,0,0,0,0,0,0
1362,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_adjust.v.out,703,5472,498,4574,0,0,0,404,139,0,0,40,166,0,0,0,26,0,0,0,37,32,9,0,0,0,0,0,0,0,30,0,577,0,0,0,0,0,390,110,22,0,0,0,0,0,0,0,0,0,1300,135,0,0,0,0,0,51,336,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1363,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_dot_product.v.out,218,1424,170,1303,0,0,0,113,10,0,0,10,34,0,0,0,2,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,18,64,22,0,0,0,0,0,0,0,0,0,237,3,0,0,0,0,0,47,140,0,0,0,0,0,0,11,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1364,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters.v.out,24,207,17,109,1,8192,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1365,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_filters_ram.v.out,15,152,8,54,1,8192,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1366,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_get_next_ijk.v.out,74,263,42,201,0,0,0,52,9,0,0,0,2,0,0,2,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1367,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readFilters30.v.out,70,311,44,271,0,0,0,48,5,0,0,0,4,0,0,2,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,34,3,0,0,0,0,0,0,17,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1368,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v.out,150,1075,100,969,0,0,0,93,8,0,0,0,6,0,0,4,0,0,0,0,12,24,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,32,20,13,0,0,0,0,0,0,0,0,0,0,169,5,0,0,0,0,0,0,55,0,0,0,0,0,0,6,2,32,0,0,0,0,0,0,0,0,0,0,0,0
1369,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_writeOutputs_unaligned.v.out,84,621,58,593,0,0,0,53,5,0,0,0,2,0,0,0,2,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,60,13,0,0,0,0,0,0,0,0,0,0,10,3,0,0,0,0,0,0,95,0,0,0,0,0,0,4,16,32,0,0,0,0,0,0,0,0,0,0,0,0
1370,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_111.v.out,32554,233159,21684,184448,85,49408,0,19419,3888,0,0,1168,4243,0,0,468,3543,0,0,0,4477,1742,218,0,0,0,0,0,0,0,1279,0,6246,74,0,0,0,89,10392,2844,484,0,0,0,0,0,562,52,0,0,54043,3431,0,0,0,0,0,2386,16155,0,0,0,0,0,0,574,1686,1040,0,0,0,161,0,0,129,0,0,0,0,0
1371,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_accum_1.v.out,1877,15387,1228,12024,0,0,0,1243,362,0,0,75,341,0,0,4,65,0,0,0,137,221,20,0,0,0,0,0,0,0,211,0,383,0,0,0,0,0,959,115,0,0,0,0,0,0,0,0,0,0,4412,291,0,0,0,0,0,85,1230,0,0,0,0,0,0,13,10,256,0,0,0,0,0,0,0,0,0,0,0,0
1381,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjust.v.out,856,6218,641,5324,0,0,0,518,147,0,0,53,168,0,0,2,28,0,0,0,44,33,9,0,0,0,0,0,0,0,30,0,64,0,0,0,0,0,393,110,22,0,0,0,0,0,0,0,0,0,1345,115,0,0,0,0,0,415,430,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1382,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments.v.out,24,483,17,229,1,6144,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,112,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1383,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_adjustments_ram.v.out,15,368,8,114,1,6144,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,112,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1384,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v.out,2215,18852,1939,17473,0,0,0,816,12,0,0,160,484,0,0,6,32,0,0,0,98,79,16,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,226,1037,352,0,0,0,0,0,0,0,0,0,3594,3,0,0,0,0,0,338,1895,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1385,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0.v.out,24,651,17,309,1,73728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,152,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1386,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_0_ram.v.out,15,496,8,154,1,73728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,152,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1387,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1.v.out,10,219,9,155,1,73728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1388,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_filters_1_rom.v.out,5,141,4,77,1,73728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1389,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_get_next_ijk.v.out,80,272,45,207,0,0,0,56,10,0,0,0,2,0,0,2,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1390,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_accum.v.out,2195,17028,1526,13906,0,0,0,1337,547,0,0,120,538,0,0,2,96,0,0,0,125,107,32,0,0,0,0,0,0,0,120,0,341,0,0,0,0,0,1517,184,0,0,0,0,0,0,0,0,0,0,4201,460,0,0,0,0,0,136,906,0,0,0,0,0,0,13,2,0,0,0,0,0,0,0,0,0,0,0,0,0
1391,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0.v.out,27,261,19,145,1,16384,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1392,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_0_ram.v.out,17,188,9,72,1,16384,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1393,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1.v.out,17,143,15,111,1,16384,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
1394,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_filters_1_rom.v.out,9,87,7,55,1,16384,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
1395,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_multiply34.v.out,619,5087,528,4722,0,0,0,246,11,0,0,40,124,0,0,0,8,0,0,0,33,22,4,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,55,256,88,0,0,0,0,0,0,0,0,0,942,3,0,0,0,0,0,93,481,0,0,0,0,0,0,11,8,0,0,0,0,0,0,0,0,0,0,0,0,0
1396,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1.v.out,1332,10822,1026,9445,1,256,0,784,215,0,0,55,235,0,0,2,40,0,0,0,63,48,13,0,0,0,0,0,0,0,45,0,99,0,0,0,0,0,598,146,22,0,0,0,0,0,0,0,0,0,2080,172,0,0,0,0,0,686,498,0,0,0,0,0,0,35,1,0,0,0,0,1,0,0,1,0,0,0,0,0
1397,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1.v.out,24,177,17,89,1,256,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1398,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_l2_writeOutputs_1_running_sums_1_ram.v.out,15,132,8,44,1,256,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1399,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readFilters36.v.out,321,7729,274,7651,0,0,0,111,11,0,0,0,4,0,0,4,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,97,75,0,0,0,0,0,0,0,0,0,0,846,3,0,0,0,0,0,0,53,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1400,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_readInputs37.v.out,266,1534,201,1435,0,0,0,185,15,0,0,0,4,0,0,4,0,0,0,0,19,13,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,89,206,18,0,0,0,0,0,0,0,0,0,0,250,4,0,0,0,0,0,10,203,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1401,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_110.v.out,16786,116369,11160,91934,38,44544,0,10015,2084,0,0,589,2192,0,0,234,2030,0,0,0,2657,767,127,0,0,256,0,0,0,0,422,0,3797,44,0,0,0,101,5788,1441,198,0,0,0,0,0,274,26,0,0,26207,1867,0,0,0,0,0,1159,8118,0,0,0,0,0,0,411,822,84,0,0,0,76,0,0,60,0,0,0,0,0
1408,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_adjust.v.out,857,6227,642,5333,0,0,0,518,147,0,0,53,168,0,0,2,28,0,0,0,44,33,9,0,0,0,0,0,0,0,30,0,64,0,0,0,0,0,393,110,22,0,0,0,0,0,0,0,0,0,1345,115,0,0,0,0,0,415,430,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1410,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0.v.out,24,369,17,185,1,73728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,90,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1411,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_0_ram.v.out,15,276,8,92,1,73728,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,90,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1412,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1.v.out,10,125,9,93,1,73728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1413,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_filters_1_rom.v.out,5,78,4,46,1,73728,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1415,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_poolOutputs.v.out,1199,8500,809,6889,0,0,0,739,288,0,0,68,270,0,0,2,48,0,0,0,71,63,16,0,0,0,0,0,0,0,60,0,236,0,0,0,0,0,781,102,0,0,0,0,0,0,0,0,0,0,2044,262,0,0,0,0,0,8,245,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1416,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readFilters41.v.out,291,4501,243,4414,0,0,0,120,12,0,0,0,4,0,0,4,0,0,0,0,13,4,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,98,74,0,0,0,0,0,0,0,0,0,0,472,3,0,0,0,0,0,10,185,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1417,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_readInputs42.v.out,291,2634,230,2534,0,0,0,214,14,0,0,0,4,0,0,4,0,0,0,0,146,23,14,0,0,256,0,0,0,0,0,0,22,0,0,0,0,101,208,60,0,0,0,0,0,0,0,0,0,0,382,3,0,0,0,0,0,24,317,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1418,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v.out,42,417,35,409,0,0,0,16,1,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,25,10,0,0,0,0,0,0,0,0,0,0,5,2,0,0,0,0,0,0,10,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1419,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_19.v.out,3932,26393,2557,20921,7,12544,0,2300,438,0,0,135,451,0,0,62,787,0,0,0,906,199,22,0,0,0,0,0,0,0,75,0,1802,20,0,0,0,32,1208,298,44,0,0,0,0,0,58,4,0,0,5309,444,0,0,0,0,0,164,1691,0,0,0,0,0,0,115,215,112,0,0,0,10,0,0,12,0,0,0,0,0
1420,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_accum_1.v.out,755,5876,491,4606,0,0,0,482,147,0,0,30,138,0,0,4,27,0,0,0,63,83,8,0,0,0,0,0,0,0,30,0,184,0,0,0,0,0,390,46,0,0,0,0,0,0,0,0,0,0,1636,123,0,0,0,0,0,34,441,0,0,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1422,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_adjust.v.out,703,5474,498,4576,0,0,0,404,139,0,0,40,166,0,0,0,26,0,0,0,37,32,9,0,0,0,0,0,0,0,30,0,577,0,0,0,0,0,390,110,22,0,0,0,0,0,0,0,0,0,1300,135,0,0,0,0,0,51,336,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1423,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_dot_product.v.out,219,1795,168,1657,0,0,0,116,10,0,0,10,34,0,0,2,2,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,20,64,22,0,0,0,0,0,0,0,0,0,253,3,0,0,0,0,0,62,154,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1424,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters.v.out,24,225,17,121,1,65536,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1425,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_filters_ram.v.out,15,164,8,60,1,65536,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1426,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_get_next_ijk.v.out,74,266,42,204,0,0,0,52,9,0,0,0,2,0,0,2,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1427,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readFilters47.v.out,70,341,44,297,0,0,0,48,5,0,0,0,4,0,0,2,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,40,3,0,0,0,0,0,0,22,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1428,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_readInputs.v.out,160,1137,102,969,0,0,0,102,10,0,0,0,4,0,0,4,0,0,0,0,15,29,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,32,20,11,0,0,0,0,0,0,0,0,0,0,200,5,0,0,0,0,0,0,59,0,0,0,0,0,0,6,2,64,0,0,0,0,0,0,0,0,0,0,0,0
1429,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf6_writeOutputs_unaligned.v.out,82,541,52,510,0,0,0,55,5,0,0,0,2,0,0,0,2,0,0,0,13,3,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,55,10,0,0,0,0,0,0,0,0,0,0,9,2,0,0,0,0,0,0,75,0,0,0,0,0,0,3,16,32,0,0,0,0,0,0,0,0,0,0,0,0
1430,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_18.v.out,29412,214566,19733,169499,85,93696,0,17287,3497,0,0,992,3919,0,0,420,2420,0,0,0,3193,1243,202,0,0,0,0,0,0,0,711,0,5144,42,0,0,0,89,9604,2715,484,0,0,0,0,0,526,52,0,0,51168,2943,0,0,0,0,0,2307,15941,0,0,0,0,0,0,508,1545,80,0,0,0,153,0,0,129,0,0,0,0,0
1431,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_accum_1.v.out,1776,14329,1156,11045,0,0,0,1164,362,0,0,75,341,0,0,4,65,0,0,0,136,124,20,0,0,0,0,0,0,0,84,0,383,0,0,0,0,0,960,115,0,0,0,0,0,0,0,0,0,0,4301,291,0,0,0,0,0,85,1473,0,0,0,0,0,0,13,10,0,0,0,0,0,0,0,0,0,0,0,0,0
1437,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjust.v.out,856,6223,641,5329,0,0,0,518,147,0,0,53,168,0,0,2,28,0,0,0,44,33,9,0,0,0,0,0,0,0,30,0,64,0,0,0,0,0,393,110,22,0,0,0,0,0,0,0,0,0,1345,115,0,0,0,0,0,415,431,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1438,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments.v.out,24,489,17,233,1,12288,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,114,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1439,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_adjustments_ram.v.out,15,372,8,116,1,12288,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,114,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1440,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_dot_product.v.out,2209,18934,1939,17556,0,0,0,811,11,0,0,160,484,0,0,4,32,0,0,0,94,82,16,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,229,1037,352,0,0,0,0,0,0,0,0,0,3601,3,0,0,0,0,0,350,1915,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1441,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0.v.out,24,663,17,317,1,294912,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,156,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1442,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_0_ram.v.out,15,504,8,158,1,294912,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,156,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1443,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1.v.out,10,223,9,159,1,294912,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1444,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_filters_1_rom.v.out,5,143,4,79,1,294912,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1445,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_get_next_ijk.v.out,80,275,45,210,0,0,0,56,10,0,0,0,2,0,0,2,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1446,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_accum.v.out,2195,17054,1526,13932,0,0,0,1337,547,0,0,120,538,0,0,2,96,0,0,0,125,108,32,0,0,0,0,0,0,0,120,0,342,0,0,0,0,0,1518,184,0,0,0,0,0,0,0,0,0,0,4201,460,0,0,0,0,0,136,909,0,0,0,0,0,0,13,3,0,0,0,0,0,0,0,0,0,0,0,0,0
1447,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0.v.out,27,273,19,153,1,65536,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1448,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_0_ram.v.out,17,196,9,76,1,65536,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1449,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1.v.out,17,151,15,119,1,65536,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
1450,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_filters_1_rom.v.out,9,91,7,59,1,65536,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0
1451,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_multiply51.v.out,626,5168,531,4785,0,0,0,252,11,0,0,40,124,0,0,2,8,0,0,0,33,23,4,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,64,256,88,0,0,0,0,0,0,0,0,0,959,3,0,0,0,0,0,103,494,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1452,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1.v.out,1332,10853,1026,9472,1,512,0,784,215,0,0,55,235,0,0,2,40,0,0,0,63,48,13,0,0,0,0,0,0,0,45,0,100,0,0,0,0,0,597,144,22,0,0,0,0,0,0,0,0,0,2084,172,0,0,0,0,0,728,500,0,0,0,0,0,0,35,1,0,0,0,0,1,0,0,1,0,0,0,0,0
1453,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums.v.out,24,183,17,93,1,512,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1454,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_l2_writeOutputs_1_running_sums_ram.v.out,15,136,8,46,1,512,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1455,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v.out,331,8045,283,7961,0,0,0,120,12,0,0,0,4,0,0,4,0,0,0,0,14,4,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,100,75,0,0,0,0,0,0,0,0,0,0,854,3,0,0,0,0,0,10,316,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1456,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readInputs54.v.out,276,1566,210,1461,0,0,0,190,16,0,0,0,4,0,0,4,0,0,0,0,19,13,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,89,198,16,0,0,0,0,0,0,0,0,0,0,178,4,0,0,0,0,0,21,197,0,0,0,0,0,0,9,1,64,0,0,0,0,0,0,0,0,0,0,0,0
1457,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_17.v.out,14765,104058,9796,82248,34,84992,0,8770,1772,0,0,529,1900,0,0,210,1945,0,0,0,2530,720,111,0,0,256,0,0,0,0,366,0,3611,44,0,0,0,101,4997,1333,198,0,0,0,0,0,242,22,0,0,23626,1631,0,0,0,0,0,944,7313,0,0,0,0,0,0,339,724,84,0,0,0,60,0,0,52,0,0,0,0,0
1458,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_1.v.out,1097,8731,710,6756,0,0,0,712,216,0,0,45,205,0,0,4,40,0,0,0,93,104,12,0,0,0,0,0,0,0,54,0,245,0,0,0,0,0,581,69,0,0,0,0,0,0,0,0,0,0,2557,179,0,0,0,0,0,51,780,0,0,0,0,0,0,12,8,0,0,0,0,0,0,0,0,0,0,0,0,0
1459,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_accum_2.v.out,306,2232,206,1810,0,0,0,195,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,150,0,0,0,0,0,194,23,0,0,0,0,0,0,0,0,0,0,562,67,0,0,0,0,0,17,101,0,0,0,0,0,0,28,21,0,0,0,0,0,0,0,0,0,0,0,0,0
1463,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_adjust.v.out,857,6233,642,5339,0,0,0,518,147,0,0,53,168,0,0,2,28,0,0,0,44,33,9,0,0,0,0,0,0,0,30,0,64,0,0,0,0,0,393,110,22,0,0,0,0,0,0,0,0,0,1345,115,0,0,0,0,0,415,431,0,0,0,0,0,0,26,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1464,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_dot_product.v.out,1183,9735,1026,8997,0,0,0,470,11,0,0,80,244,0,0,4,16,0,0,0,52,40,8,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,135,525,176,0,0,0,0,0,0,0,0,0,1860,3,0,0,0,0,0,214,989,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1465,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0.v.out,24,381,17,193,1,294912,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,94,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1466,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_0_ram.v.out,15,284,8,96,1,294912,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,94,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1467,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1.v.out,10,129,9,97,1,294912,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1468,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_filters_1_rom.v.out,5,80,4,48,1,294912,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0
1470,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_poolOutputs.v.out,1199,8476,809,6865,0,0,0,739,288,0,0,68,270,0,0,2,48,0,0,0,71,63,16,0,0,0,0,0,0,0,60,0,236,0,0,0,0,0,778,100,0,0,0,0,0,0,0,0,0,0,2044,262,0,0,0,0,0,8,241,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1471,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readFilters58.v.out,291,4542,243,4449,0,0,0,120,12,0,0,0,4,0,0,4,0,0,0,0,13,4,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,101,74,0,0,0,0,0,0,0,0,0,0,481,3,0,0,0,0,0,11,192,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1472,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_readInputs59.v.out,297,2610,235,2503,0,0,0,220,14,0,0,0,4,0,0,4,0,0,0,0,147,23,14,0,0,256,0,0,0,0,0,0,24,0,0,0,0,101,200,58,0,0,0,0,0,0,0,0,0,0,375,3,0,0,0,0,0,24,330,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1473,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf8_writeOutputs_aligned.v.out,42,399,35,391,0,0,0,16,1,0,0,0,0,0,0,0,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,22,8,0,0,0,0,0,0,0,0,0,0,5,2,0,0,0,0,0,0,8,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1474,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_16.v.out,3933,26464,2557,20961,7,24832,0,2301,438,0,0,135,451,0,0,62,786,0,0,0,907,209,22,0,0,0,0,0,0,0,75,0,1803,20,0,0,0,32,1207,294,44,0,0,0,0,0,58,4,0,0,5354,443,0,0,0,0,0,169,1686,0,0,0,0,0,0,115,213,112,0,0,0,10,0,0,12,0,0,0,0,0
1475,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_accum_1.v.out,755,5901,491,4621,0,0,0,482,147,0,0,30,138,0,0,4,27,0,0,0,63,90,8,0,0,0,0,0,0,0,30,0,184,0,0,0,0,0,391,46,0,0,0,0,0,0,0,0,0,0,1649,123,0,0,0,0,0,34,444,0,0,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1477,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjust.v.out,703,5476,498,4578,0,0,0,404,139,0,0,40,166,0,0,0,26,0,0,0,37,32,9,0,0,0,0,0,0,0,30,0,577,0,0,0,0,0,390,110,22,0,0,0,0,0,0,0,0,0,1300,135,0,0,0,0,0,51,336,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1478,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments.v.out,24,477,17,225,1,3072,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,110,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1479,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_adjustments_ram.v.out,15,364,8,112,1,3072,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,110,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1480,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_dot_product.v.out,219,1802,168,1662,0,0,0,116,10,0,0,10,34,0,0,2,2,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,21,64,22,0,0,0,0,0,0,0,0,0,255,3,0,0,0,0,0,67,157,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1481,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters.v.out,24,237,17,129,1,262144,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1482,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_filters_ram.v.out,15,172,8,64,1,262144,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1483,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_get_next_ijk.v.out,74,269,42,207,0,0,0,52,9,0,0,0,2,0,0,2,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1484,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readFilters64.v.out,70,359,44,313,0,0,0,48,5,0,0,0,4,0,0,2,0,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,43,3,0,0,0,0,0,0,25,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1485,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_readInputs.v.out,160,1127,102,953,0,0,0,102,10,0,0,0,4,0,0,4,0,0,0,0,15,32,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,32,19,9,0,0,0,0,0,0,0,0,0,0,207,5,0,0,0,0,0,0,59,0,0,0,0,0,0,6,2,64,0,0,0,0,0,0,0,0,0,0,0,0
1486,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v.out,82,524,52,493,0,0,0,55,5,0,0,0,2,0,0,0,2,0,0,0,13,3,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,52,8,0,0,0,0,0,0,0,0,0,0,9,2,0,0,0,0,0,0,73,0,0,0,0,0,0,3,16,32,0,0,0,0,0,0,0,0,0,0,0,0
1487,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small.v.out,63929,463452,42771,369669,156,50585920,0,37336,6736,0,0,2012,6878,0,0,976,10939,0,0,0,13004,3024,343,0,0,128,0,0,0,0,1207,0,19870,288,0,0,0,846,20608,5179,765,0,0,0,0,0,905,66,0,0,90279,6266,0,0,0,0,0,4724,33805,0,0,0,0,0,0,1487,3738,1196,0,0,0,198,0,0,220,0,0,0,0,0
1519,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37360.v.out,3809,24748,2452,19469,7,24832,0,2286,441,0,0,135,453,0,0,58,772,0,0,0,902,221,22,0,0,0,0,0,0,0,75,0,1411,20,0,0,0,32,1179,294,44,0,0,0,0,0,58,4,0,0,5258,431,0,0,0,0,0,233,1594,0,0,0,0,0,0,104,187,80,0,0,0,10,0,0,12,0,0,0,0,0
1532,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454.v.out,4600,28554,2981,22445,7,27904,0,2858,532,0,0,160,528,0,0,74,928,0,0,0,1100,249,26,0,0,0,0,0,0,0,99,0,1703,24,0,0,0,89,1731,371,44,0,0,0,0,0,62,4,0,0,6087,503,0,0,0,0,0,191,1855,0,0,0,0,0,0,110,200,157,0,0,0,10,0,0,12,0,0,0,0,0
1536,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec.v.out,167,1043,96,619,2,9216,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,382,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1537,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore.v.out,34,323,21,143,1,4608,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1538,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_ifmap_vec_memcore_ram.v.out,23,251,10,71,1,4608,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1539,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0.v.out,155,923,89,611,2,9216,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,292,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1540,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore.v.out,27,255,19,141,1,4608,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1541,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_products_0_memcore_ram.v.out,17,184,9,70,1,4608,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1542,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0.v.out,92,533,51,302,1,9216,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,116,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1543,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore.v.out,37,379,23,179,1,9216,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1544,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37454_weight_vecs_0_memcore_ram.v.out,25,289,11,89,1,9216,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1545,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37548.v.out,5692,37202,3833,29820,9,29440,0,3447,675,0,0,208,724,0,0,78,956,0,0,0,1128,290,36,0,0,0,0,0,0,0,129,0,1701,24,0,0,0,89,2051,549,88,0,0,0,0,0,69,5,0,0,7921,628,0,0,0,0,0,743,2509,0,0,0,0,0,0,139,196,57,0,0,0,13,0,0,15,0,0,0,0,0
1561,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37644.v.out,3809,24673,2452,19428,7,12544,0,2286,441,0,0,135,453,0,0,58,772,0,0,0,902,211,22,0,0,0,0,0,0,0,75,0,1408,20,0,0,0,32,1178,298,44,0,0,0,0,0,58,4,0,0,5211,432,0,0,0,0,0,228,1597,0,0,0,0,0,0,104,187,80,0,0,0,10,0,0,12,0,0,0,0,0
1574,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738.v.out,4600,28456,2981,22394,7,14080,0,2858,532,0,0,160,528,0,0,74,928,0,0,0,1100,239,26,0,0,0,0,0,0,0,98,0,1694,24,0,0,0,89,1728,373,44,0,0,0,0,0,62,4,0,0,6035,504,0,0,0,0,0,184,1858,0,0,0,0,0,0,110,200,156,0,0,0,10,0,0,12,0,0,0,0,0
1578,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec.v.out,167,1019,96,603,2,4608,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,370,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1579,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore.v.out,34,315,21,139,1,2304,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1580,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37738_ifmap_vec_memcore_ram.v.out,23,245,10,69,1,2304,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1587,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832.v.out,5692,36980,3833,29653,9,14848,0,3447,675,0,0,208,724,0,0,78,956,0,0,0,1128,280,36,0,0,0,0,0,0,0,128,0,1690,24,0,0,0,89,2043,551,88,0,0,0,0,0,69,5,0,0,7861,626,0,0,0,0,0,705,2490,0,0,0,0,0,0,139,195,56,0,0,0,13,0,0,15,0,0,0,0,0
1594,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37832_l2_products.v.out,92,473,51,262,1,512,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,96,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1603,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP37928.v.out,3774,23882,2434,18822,7,3328,0,2249,439,0,0,135,453,0,0,56,772,0,0,0,896,191,22,0,0,0,0,0,0,0,75,0,1402,20,0,0,0,32,1174,303,44,0,0,0,0,0,58,4,0,0,4975,433,0,0,0,0,0,202,1402,0,0,0,0,0,0,102,193,80,0,0,0,10,0,0,12,0,0,0,0,0
1616,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38022.v.out,4600,28485,2981,22423,7,14080,0,2858,532,0,0,160,528,0,0,74,928,0,0,0,1100,239,26,0,0,0,0,0,0,0,98,0,1694,24,0,0,0,89,1735,373,44,0,0,0,0,0,62,4,0,0,6051,503,0,0,0,0,0,184,1872,0,0,0,0,0,0,110,200,156,0,0,0,10,0,0,12,0,0,0,0,0
1629,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v.out,4595,27637,3023,22175,7,3264,0,2824,543,0,0,160,534,0,0,72,938,0,0,0,1146,180,33,0,0,128,0,0,0,0,95,0,1654,24,0,0,0,95,1810,531,44,0,0,0,0,0,67,5,0,0,5148,502,0,0,0,0,0,271,1540,0,0,0,0,0,0,127,202,132,0,0,0,14,0,0,10,0,0,0,0,0
1633,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0.v.out,92,461,51,254,1,224,0,53,0,0,0,0,2,0,0,4,5,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,7,1,0,0,92,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,6,0,0,0,0,2,0,0,2,0,0,0,0,0
1634,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore.v.out,37,331,23,155,1,224,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1635,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116_accum2_out_0_memcore_ram.v.out,25,253,11,77,1,224,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
1642,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270.v.out,5816,38853,3914,31147,10,61696,0,3525,673,0,0,208,724,0,0,80,958,0,0,0,1134,321,36,0,0,0,0,0,0,0,130,0,1717,24,0,0,0,89,2072,595,88,0,0,0,0,0,72,5,0,0,8392,619,0,0,0,0,0,795,2549,0,0,0,0,0,0,138,209,68,0,0,0,13,0,0,17,0,0,0,0,0
1646,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec.v.out,167,1067,96,635,2,18432,0,107,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,394,0,0,0,0,0,0,0,32,0,0,0,0,0,0,2,23,0,0,0,0,2,0,0,4,0,0,0,0,0
1647,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore.v.out,34,331,21,147,1,9216,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1648,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_ifmap_vec_memcore_ram.v.out,23,257,10,73,1,9216,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,2,0,0,0,0,0
1652,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0.v.out,155,943,89,627,2,18432,0,102,1,0,0,0,2,0,0,8,9,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,11,1,0,0,300,0,0,0,0,0,0,0,64,0,0,0,0,0,0,2,40,0,0,0,0,4,0,0,2,0,0,0,0,0
1653,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore.v.out,27,261,19,145,1,9216,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1654,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38270_products_0_memcore_ram.v.out,17,188,9,72,1,9216,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0
1655,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38364.v.out,5813,38929,3913,31247,10,58624,0,3523,673,0,0,208,724,0,0,78,958,0,0,0,1135,321,36,0,0,0,0,0,0,0,130,0,1715,24,0,0,0,89,2085,595,88,0,0,0,0,0,72,5,0,0,8360,631,0,0,0,0,0,759,2590,0,0,0,0,0,0,138,216,68,0,0,0,13,0,0,17,0,0,0,0,0
1668,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP76.v.out,3822,24947,2464,19700,7,12544,0,2289,441,0,0,135,453,0,0,58,772,0,0,0,902,211,22,0,0,0,0,0,0,0,75,0,1415,20,0,0,0,32,1184,295,60,0,0,0,0,0,58,4,0,0,5210,440,0,0,0,0,0,228,1639,0,0,0,0,0,0,105,187,80,0,0,0,10,0,0,12,0,0,0,0,0
1681,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d2_S.v.out,53,192,24,97,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,10,0,0,0,0,0,0,20,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1682,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d2_S_shiftReg.v.out,8,44,7,43,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1687,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d8_S.v.out,67,274,30,163,0,0,0,51,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,89,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,10,0,0,0,0,0,0,80,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1688,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w10_d8_S_shiftReg.v.out,21,113,13,105,0,0,0,17,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,0,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1691,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d2_S.v.out,53,200,24,105,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,11,0,0,0,0,0,0,22,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1692,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d2_S_shiftReg.v.out,8,48,7,47,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1693,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d7_S.v.out,64,275,29,166,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,11,0,0,0,0,0,0,77,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1694,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w11_d7_S_shiftReg.v.out,18,110,12,104,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,77,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1695,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d7_S.v.out,64,288,29,179,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,12,0,0,0,0,0,0,84,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1696,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w12_d7_S_shiftReg.v.out,18,119,12,113,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,0,0,0,84,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1701,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d2_S.v.out,53,216,24,121,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,13,0,0,0,0,0,0,26,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1702,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d2_S_shiftReg.v.out,8,56,7,55,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1703,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d7_S.v.out,64,301,29,192,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,13,0,0,0,0,0,0,91,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1704,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w13_d7_S_shiftReg.v.out,18,128,12,122,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,0,0,0,91,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1705,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w14_d9_S.v.out,68,351,31,236,0,0,0,52,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,97,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,14,0,0,0,0,0,0,126,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1706,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w14_d9_S_shiftReg.v.out,22,168,14,160,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,0,126,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1707,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d2_S.v.out,53,232,24,137,0,0,0,37,3,0,0,4,2,0,0,2,66,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,64,2,0,0,0,0,2,2,0,0,0,0,0,0,2,0,0,0,8,15,0,0,0,0,0,0,30,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0
1708,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d2_S_shiftReg.v.out,8,64,7,63,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1709,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d7_S.v.out,64,327,29,218,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,15,0,0,0,0,0,0,105,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1710,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w15_d7_S_shiftReg.v.out,18,146,12,140,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1795,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d7_S.v.out,64,223,29,114,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,7,0,0,0,0,0,0,49,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1796,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d7_S_shiftReg.v.out,18,74,12,68,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,49,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1797,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d9_S.v.out,68,246,31,131,0,0,0,52,2,0,0,4,2,0,0,2,73,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,97,2,0,0,0,0,5,5,0,0,0,0,0,0,2,0,0,0,17,7,0,0,0,0,0,0,63,0,0,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1798,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w7_d9_S_shiftReg.v.out,22,91,14,83,0,0,0,18,0,0,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1819,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d7_S.v.out,64,249,29,140,0,0,0,48,2,0,0,4,2,0,0,2,71,0,0,0,68,2,0,0,0,0,0,0,0,0,0,0,83,2,0,0,0,0,4,4,0,0,0,0,0,0,2,0,0,0,14,9,0,0,0,0,0,0,63,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1820,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_fifo_w9_d7_S_shiftReg.v.out,18,92,12,86,0,0,0,14,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,0,0,0,0,0,0,63,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1854,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused.v.out,61852,439631,41224,352452,124,33845184,0,36447,6684,0,0,2012,6860,0,0,974,10939,0,0,0,12867,2980,343,0,0,128,0,0,0,0,1207,0,19765,272,0,0,0,846,20608,5179,765,0,0,0,0,0,897,66,0,0,87159,6261,0,0,0,0,0,4724,29667,0,0,0,0,0,0,1466,3719,1196,0,0,0,166,0,0,188,0,0,0,0,0
1855,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_in.v.out,199,1213,140,953,4,256,0,126,8,0,0,0,4,0,0,4,0,0,0,0,19,3,0,0,0,0,0,0,0,0,0,0,41,0,0,0,0,0,62,16,0,0,0,0,0,0,0,0,0,0,212,3,0,0,0,0,0,1,166,0,0,0,0,0,0,7,1,0,0,0,0,4,0,0,4,0,0,0,0,0
1858,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_out.v.out,258,1345,138,1066,0,0,0,190,17,0,0,0,4,0,0,6,0,0,0,0,68,12,0,0,0,0,0,0,0,0,0,0,74,0,0,0,0,0,104,9,45,0,0,0,0,0,0,0,0,0,260,6,0,0,0,0,0,0,256,0,0,0,0,0,0,7,3,26,0,0,0,0,0,0,0,0,0,0,0,0
1859,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps.v.out,158,2917,101,2103,2,6272000,0,97,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,730,0,0,0,0,0,0,0,450,0,0,0,0,0,0,2,71,0,0,0,0,2,0,0,2,0,0,0,0,0
1860,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore.v.out,34,1003,27,651,1,3136000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,225,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1861,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_final_fmaps_memcore_ram.v.out,25,838,18,486,1,3136000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,225,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1862,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps.v.out,158,2805,101,2007,2,401408,0,97,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,698,0,0,0,0,0,0,0,434,0,0,0,0,0,0,2,71,0,0,0,0,2,0,0,2,0,0,0,0,0
1863,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore.v.out,34,963,27,619,1,200704,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,154,0,0,0,0,0,0,0,217,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1864,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf10_fmaps_memcore_ram.v.out,25,806,18,462,1,200704,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,154,0,0,0,0,0,0,0,217,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1865,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps.v.out,158,2917,101,2103,2,6422528,0,97,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,730,0,0,0,0,0,0,0,450,0,0,0,0,0,0,2,71,0,0,0,0,2,0,0,2,0,0,0,0,0
1866,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore.v.out,34,1003,27,651,1,3211264,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,225,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1867,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf1_fmaps_memcore_ram.v.out,25,838,18,486,1,3211264,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,225,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1868,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps.v.out,158,2889,101,2079,2,3211264,0,97,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,722,0,0,0,0,0,0,0,446,0,0,0,0,0,0,2,71,0,0,0,0,2,0,0,2,0,0,0,0,0
1869,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore.v.out,34,993,27,643,1,1605632,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,0,0,0,0,0,0,223,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1870,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf3_fmaps_memcore_ram.v.out,25,830,18,480,1,1605632,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,0,0,0,0,0,0,223,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1871,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps.v.out,158,2861,101,2055,2,1605632,0,97,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,714,0,0,0,0,0,0,0,442,0,0,0,0,0,0,2,71,0,0,0,0,2,0,0,2,0,0,0,0,0
1872,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore.v.out,34,983,27,635,1,802816,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,158,0,0,0,0,0,0,0,221,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1873,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf4_fmaps_memcore_ram.v.out,25,822,18,474,1,802816,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,158,0,0,0,0,0,0,0,221,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1874,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps.v.out,158,2833,101,2031,2,802816,0,97,1,0,0,0,2,0,0,6,7,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,4,2,0,0,0,0,0,0,10,1,0,0,706,0,0,0,0,0,0,0,438,0,0,0,0,0,0,2,71,0,0,0,0,2,0,0,2,0,0,0,0,0
1875,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore.v.out,34,973,27,627,1,401408,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,156,0,0,0,0,0,0,0,219,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1876,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore_ram.v.out,25,814,18,468,1,401408,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,156,0,0,0,0,0,0,0,219,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1877,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_15.v.out,5975,41283,4049,33479,10,58624,0,3555,676,0,0,208,724,0,0,82,975,0,0,0,1146,322,36,0,0,0,0,0,0,0,130,0,1749,24,0,0,0,89,2119,595,88,0,0,0,0,0,72,5,0,0,8432,631,0,0,0,0,0,759,2590,0,0,0,0,0,0,138,250,68,0,0,0,13,0,0,17,0,0,0,0,0
1878,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_accum_1.v.out,729,5823,476,4608,0,0,0,473,144,0,0,30,138,0,0,4,27,0,0,0,61,104,8,0,0,0,0,0,0,0,40,0,127,0,0,0,0,0,392,46,0,0,0,0,0,0,0,0,0,0,1597,120,0,0,0,0,0,34,439,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1879,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_accum_2.v.out,300,2191,204,1781,0,0,0,190,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,77,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,554,63,0,0,0,0,0,17,84,0,0,0,0,0,0,24,20,0,0,0,0,0,0,0,0,0,0,0,0,0
1880,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjust.v.out,704,5463,500,4572,0,0,0,402,140,0,0,40,166,0,0,0,26,0,0,0,37,36,9,0,0,0,0,0,0,0,30,0,337,0,0,0,0,0,390,110,22,0,0,0,0,0,0,0,0,0,1295,129,0,0,0,0,0,51,304,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1881,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments.v.out,34,725,27,467,1,24576,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,116,0,0,0,0,0,0,0,163,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1882,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_adjustments_ram.v.out,25,606,18,348,1,24576,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,116,0,0,0,0,0,0,0,163,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1883,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_dot_product.v.out,292,1746,225,1557,0,0,0,175,12,0,0,10,34,0,0,6,2,0,0,0,23,7,1,0,0,0,0,0,0,0,0,0,35,0,0,0,0,0,64,76,22,0,0,0,0,0,0,0,0,0,336,3,0,0,0,0,0,72,191,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1884,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_filters.v.out,34,1013,27,659,1,4718592,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,164,0,0,0,0,0,0,0,227,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1885,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_filters_ram.v.out,25,846,18,492,1,4718592,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,164,0,0,0,0,0,0,0,227,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1886,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_get_next_ijk.v.out,79,281,44,216,0,0,0,56,10,0,0,0,2,0,0,2,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1887,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters.v.out,34,369,27,259,1,524288,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,79,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1888,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_filters_ram.v.out,25,302,18,192,1,524288,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,79,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1889,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_multiply66.v.out,224,1473,172,1348,0,0,0,118,10,0,0,10,34,0,0,0,2,0,0,0,18,10,1,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,34,64,22,0,0,0,0,0,0,0,0,0,238,3,0,0,0,0,0,52,125,0,0,0,0,0,0,11,8,0,0,0,0,0,0,0,0,0,0,0,0,0
1890,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_l2_writeOutputs_165.v.out,1191,8933,880,7546,1,1024,0,734,215,0,0,55,235,0,0,2,40,0,0,0,65,52,13,0,0,0,0,0,0,0,45,0,94,0,0,0,0,0,596,142,22,0,0,0,0,0,0,0,0,0,2037,171,0,0,0,0,0,533,490,0,0,0,0,0,0,26,1,0,0,0,0,1,0,0,1,0,0,0,0,0
1893,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v.out,198,1511,129,1350,0,0,0,141,10,0,0,0,4,0,0,4,0,0,0,0,25,28,0,0,0,0,0,0,0,0,0,0,38,0,0,0,0,0,115,77,0,0,0,0,0,0,0,0,0,0,211,4,0,0,0,0,0,0,125,0,0,0,0,0,0,5,3,10,0,0,0,0,0,0,0,0,0,0,0,0
1894,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readInputs69.v.out,301,1874,216,1646,0,0,0,214,15,0,0,0,4,0,0,6,0,0,0,0,22,36,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,89,200,14,0,0,0,0,0,0,0,0,0,0,371,5,0,0,0,0,0,0,188,0,0,0,0,0,0,6,3,42,0,0,0,0,0,0,0,0,0,0,0,0
1895,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_14.v.out,5978,41219,4050,33391,10,61696,0,3557,676,0,0,208,724,0,0,84,975,0,0,0,1145,322,36,0,0,0,0,0,0,0,130,0,1751,24,0,0,0,89,2106,595,88,0,0,0,0,0,72,5,0,0,8464,619,0,0,0,0,0,795,2549,0,0,0,0,0,0,138,243,68,0,0,0,13,0,0,17,0,0,0,0,0
1898,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_adjust.v.out,703,5442,499,4551,0,0,0,402,140,0,0,40,166,0,0,0,26,0,0,0,37,36,9,0,0,0,0,0,0,0,30,0,337,0,0,0,0,0,390,110,22,0,0,0,0,0,0,0,0,0,1295,129,0,0,0,0,0,51,304,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1900,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_get_next_ijk.v.out,80,284,45,219,0,0,0,56,10,0,0,0,2,0,0,2,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1901,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters.v.out,34,379,27,267,1,1048576,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,66,0,0,0,0,0,0,0,81,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1902,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_filters_ram.v.out,25,310,18,198,1,1048576,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,66,0,0,0,0,0,0,0,81,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1903,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_multiply72.v.out,227,1499,173,1358,0,0,0,120,10,0,0,10,34,0,0,2,2,0,0,0,17,10,1,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,20,64,22,0,0,0,0,0,0,0,0,0,262,3,0,0,0,0,0,62,131,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1904,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf11_l2_writeOutputs_171.v.out,1191,8976,880,7585,1,2048,0,734,215,0,0,55,235,0,0,2,40,0,0,0,65,52,13,0,0,0,0,0,0,0,45,0,95,0,0,0,0,0,597,142,22,0,0,0,0,0,0,0,0,0,2041,171,0,0,0,0,0,559,497,0,0,0,0,0,0,26,1,0,0,0,0,1,0,0,1,0,0,0,0,0
1909,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_13.v.out,3948,26562,2564,21187,7,12544,0,2321,444,0,0,135,453,0,0,62,790,0,0,0,913,212,22,0,0,0,0,0,0,0,75,0,1451,20,0,0,0,32,1220,295,60,0,0,0,0,0,58,4,0,0,5286,440,0,0,0,0,0,228,1639,0,0,0,0,0,0,105,223,80,0,0,0,10,0,0,12,0,0,0,0,0
1910,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_accum_1.v.out,736,5779,478,4587,0,0,0,478,147,0,0,30,138,0,0,4,27,0,0,0,64,83,8,0,0,0,0,0,0,0,30,0,127,0,0,0,0,0,390,46,0,0,0,0,0,0,0,0,0,0,1560,120,0,0,0,0,0,34,442,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1912,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjust.v.out,698,5431,496,4542,0,0,0,400,139,0,0,40,166,0,0,0,26,0,0,0,37,35,9,0,0,0,0,0,0,0,30,0,337,0,0,0,0,0,390,110,22,0,0,0,0,0,0,0,0,0,1295,129,0,0,0,0,0,51,304,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1913,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments.v.out,34,735,27,475,1,48000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,118,0,0,0,0,0,0,0,165,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1914,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_adjustments_ram.v.out,25,614,18,354,1,48000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,118,0,0,0,0,0,0,0,165,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1915,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_dot_product.v.out,215,1728,164,1590,0,0,0,113,10,0,0,10,34,0,0,2,2,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,20,64,22,0,0,0,0,0,0,0,0,0,253,3,0,0,0,0,0,53,154,0,0,0,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1916,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters.v.out,34,389,27,275,1,2048000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,68,0,0,0,0,0,0,0,83,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1917,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_filters_ram.v.out,25,318,18,204,1,2048000,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,68,0,0,0,0,0,0,0,83,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1918,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_get_next_ijk.v.out,74,281,42,219,0,0,0,52,9,0,0,0,2,0,0,2,0,0,0,0,8,6,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1919,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readFilters78.v.out,92,409,52,349,0,0,0,68,10,0,0,0,4,0,0,2,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,25,0,0,0,0,0,0,0,0,0,0,0,43,3,0,0,0,0,0,9,36,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1920,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_readInputs.v.out,171,1083,105,949,0,0,0,112,11,0,0,0,6,0,0,4,0,0,0,0,20,34,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,32,18,9,0,0,0,0,0,0,0,0,0,0,184,5,0,0,0,0,0,0,64,0,0,0,0,0,0,6,3,32,0,0,0,0,0,0,0,0,0,0,0,0
1921,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf12_writeOutputs_unaligned.v.out,98,740,69,708,0,0,0,61,5,0,0,0,2,0,0,0,2,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,54,0,0,0,0,0,58,9,16,0,0,0,0,0,0,0,0,0,76,4,0,0,0,0,0,64,27,0,0,0,0,0,0,5,16,32,0,0,0,0,0,0,0,0,0,0,0,0
1922,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_114.v.out,4721,29226,3123,23624,7,3264,0,2856,546,0,0,160,534,0,0,76,958,0,0,0,1157,181,33,0,0,128,0,0,0,0,95,0,1694,24,0,0,0,95,1850,531,44,0,0,0,0,0,67,5,0,0,5232,502,0,0,0,0,0,271,1540,0,0,0,0,0,0,127,242,132,0,0,0,14,0,0,10,0,0,0,0,0
1923,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_1.v.out,359,2401,244,1978,0,0,0,234,78,0,0,15,71,0,0,0,12,0,0,0,28,20,4,0,0,0,0,0,0,0,20,0,37,0,0,0,0,0,193,23,0,0,0,0,0,0,0,0,0,0,543,59,0,0,0,0,0,37,95,0,0,0,0,0,0,14,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1924,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_2.v.out,347,2354,236,1935,0,0,0,222,77,0,0,15,71,0,0,0,12,0,0,0,26,19,4,0,0,0,0,0,0,0,15,0,36,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,540,59,0,0,0,0,0,29,88,0,0,0,0,0,0,12,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1925,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_accum_3.v.out,300,2188,204,1778,0,0,0,190,70,0,0,15,69,0,0,0,12,0,0,0,18,14,4,0,0,0,0,0,0,0,15,0,76,0,0,0,0,0,192,23,0,0,0,0,0,0,0,0,0,0,554,63,0,0,0,0,0,17,83,0,0,0,0,0,0,24,19,0,0,0,0,0,0,0,0,0,0,0,0,0
1926,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjust.v.out,698,5419,496,4530,0,0,0,400,139,0,0,40,166,0,0,0,26,0,0,0,37,35,9,0,0,0,0,0,0,0,30,0,337,0,0,0,0,0,390,110,22,0,0,0,0,0,0,0,0,0,1295,129,0,0,0,0,0,51,304,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1927,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments.v.out,34,675,27,427,1,768,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,106,0,0,0,0,0,0,0,153,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1928,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_adjustments_ram.v.out,25,566,18,318,1,768,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,106,0,0,0,0,0,0,0,153,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1929,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_dot_product.v.out,283,1606,217,1449,0,0,0,161,12,0,0,10,34,0,0,6,2,0,0,0,23,7,1,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,53,99,22,0,0,0,0,0,0,0,0,0,297,3,0,0,0,0,0,35,109,0,0,0,0,0,0,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1930,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters.v.out,34,309,27,211,1,6912,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,67,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1931,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_filters_ram.v.out,25,254,18,156,1,6912,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,67,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1932,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_get_next_ijk.v.out,112,385,73,346,0,0,0,82,14,0,0,0,6,0,0,2,2,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,84,0,0,0,0,0,0,0,0,0,0,0,0
1933,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_poolOutputs.v.out,423,2923,280,2464,0,0,0,266,81,0,0,17,69,0,0,2,14,0,0,0,33,21,4,0,0,0,0,0,0,0,15,0,117,0,0,0,0,0,253,38,0,0,0,0,0,0,0,0,0,0,601,71,0,0,0,0,0,66,87,0,0,0,0,0,0,8,17,32,0,0,0,0,0,0,0,0,0,0,0,0
1934,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readFilters18.v.out,164,869,107,788,0,0,0,119,13,0,0,0,4,0,0,6,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,105,88,0,0,0,0,0,0,0,0,0,0,64,3,0,0,0,0,0,12,34,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1935,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_readInputs19.v.out,271,1951,213,1869,0,0,0,204,11,0,0,0,4,0,0,4,0,0,0,0,81,18,7,0,0,128,0,0,0,0,0,0,20,0,0,0,0,95,258,79,0,0,0,0,0,0,0,0,0,0,278,3,0,0,0,0,0,24,107,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1936,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf1_writeOutputs_unaligned.v.out,76,685,53,660,0,0,0,50,2,0,0,0,0,0,0,0,2,0,0,0,9,2,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,64,15,0,0,0,0,0,0,0,0,0,0,74,3,0,0,0,0,0,64,12,0,0,0,0,0,0,3,16,32,0,0,0,0,0,0,0,0,0,0,0,0
1937,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_113.v.out,4726,30081,3081,23885,7,14080,0,2890,535,0,0,160,528,0,0,78,947,0,0,0,1111,240,26,0,0,0,0,0,0,0,98,0,1732,24,0,0,0,89,1773,373,44,0,0,0,0,0,62,4,0,0,6131,503,0,0,0,0,0,184,1872,0,0,0,0,0,0,110,238,156,0,0,0,10,0,0,12,0,0,0,0,0
1938,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_accum_1.v.out,729,5777,476,4582,0,0,0,473,144,0,0,30,138,0,0,4,27,0,0,0,61,90,8,0,0,0,0,0,0,0,38,0,127,0,0,0,0,0,390,46,0,0,0,0,0,0,0,0,0,0,1571,120,0,0,0,0,0,34,435,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1940,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjust.v.out,698,5421,496,4532,0,0,0,400,139,0,0,40,166,0,0,0,26,0,0,0,37,35,9,0,0,0,0,0,0,0,30,0,337,0,0,0,0,0,390,110,22,0,0,0,0,0,0,0,0,0,1295,129,0,0,0,0,0,51,304,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1941,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments.v.out,34,685,27,435,1,1536,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,155,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1942,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_adjustments_ram.v.out,25,574,18,324,1,1536,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,108,0,0,0,0,0,0,0,155,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1943,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_dot_product.v.out,292,1686,225,1509,0,0,0,175,12,0,0,10,34,0,0,6,2,0,0,0,23,7,1,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,56,76,22,0,0,0,0,0,0,0,0,0,320,3,0,0,0,0,0,62,179,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1944,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters.v.out,34,349,27,243,1,73728,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,60,0,0,0,0,0,0,0,75,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1945,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_filters_ram.v.out,25,286,18,180,1,73728,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,60,0,0,0,0,0,0,0,75,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1947,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_poolOutputs.v.out,427,2838,275,2371,0,0,0,274,81,0,0,17,69,0,0,2,14,0,0,0,43,21,4,0,0,0,0,0,0,0,15,0,112,0,0,0,0,0,248,35,0,0,0,0,0,0,0,0,0,0,600,70,0,0,0,0,0,2,137,0,0,0,0,0,0,7,17,32,0,0,0,0,0,0,0,0,0,0,0,0
1948,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readFilters24.v.out,155,620,97,519,0,0,0,118,13,0,0,0,4,0,0,6,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,67,21,0,0,0,0,0,0,0,0,0,0,90,3,0,0,0,0,0,18,47,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1949,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_readInputs25.v.out,281,1908,203,1708,0,0,0,204,11,0,0,0,4,0,0,6,0,0,0,0,24,26,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,89,225,20,0,0,0,0,0,0,0,0,0,0,385,4,0,0,0,0,0,0,159,0,0,0,0,0,0,5,3,40,0,0,0,0,0,0,0,0,0,0,0,0
1950,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf2_writeOutputs_unaligned.v.out,80,608,48,575,0,0,0,58,2,0,0,0,0,0,0,0,2,0,0,0,19,2,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,59,12,0,0,0,0,0,0,0,0,0,0,73,2,0,0,0,0,0,0,65,0,0,0,0,0,0,2,16,32,0,0,0,0,0,0,0,0,0,0,0,0
1951,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_112.v.out,3899,25422,2534,20247,7,3328,0,2280,442,0,0,135,453,0,0,60,788,0,0,0,906,192,22,0,0,0,0,0,0,0,75,0,1434,20,0,0,0,32,1206,303,44,0,0,0,0,0,58,4,0,0,5043,433,0,0,0,0,0,202,1402,0,0,0,0,0,0,102,225,80,0,0,0,10,0,0,12,0,0,0,0,0
1952,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_accum_1.v.out,712,5465,466,4395,0,0,0,455,146,0,0,30,138,0,0,4,27,0,0,0,59,69,8,0,0,0,0,0,0,0,30,0,127,0,0,0,0,0,388,46,0,0,0,0,0,0,0,0,0,0,1406,120,0,0,0,0,0,34,307,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1955,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_dot_product.v.out,201,1350,155,1231,0,0,0,99,9,0,0,10,34,0,0,0,2,0,0,0,17,6,1,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,18,64,22,0,0,0,0,0,0,0,0,0,237,3,0,0,0,0,0,29,92,0,0,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,0,0,0
1956,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters.v.out,34,309,27,211,1,8192,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,67,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1957,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_filters_ram.v.out,25,254,18,156,1,8192,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,67,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1959,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readFilters30.v.out,92,345,52,289,0,0,0,68,10,0,0,0,4,0,0,2,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,37,3,0,0,0,0,0,7,24,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1960,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_readInputs.v.out,171,1105,105,979,0,0,0,112,11,0,0,0,6,0,0,4,0,0,0,0,20,28,0,0,0,0,0,0,0,0,0,0,31,0,0,0,0,32,20,13,0,0,0,0,0,0,0,0,0,0,174,5,0,0,0,0,0,0,62,0,0,0,0,0,0,6,3,32,0,0,0,0,0,0,0,0,0,0,0,0
1961,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf3_writeOutputs_unaligned.v.out,88,669,60,639,0,0,0,58,5,0,0,0,2,0,0,0,2,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,60,13,0,0,0,0,0,0,0,0,0,0,75,3,0,0,0,0,0,64,13,0,0,0,0,0,0,4,16,32,0,0,0,0,0,0,0,0,0,0,0,0
1962,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_111.v.out,5854,39040,3969,31579,9,14848,0,3479,678,0,0,208,724,0,0,82,975,0,0,0,1139,281,36,0,0,0,0,0,0,0,128,0,1728,24,0,0,0,89,2081,551,88,0,0,0,0,0,69,5,0,0,7941,626,0,0,0,0,0,705,2490,0,0,0,0,0,0,139,233,56,0,0,0,13,0,0,15,0,0,0,0,0
1965,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjust.v.out,704,5451,500,4560,0,0,0,402,140,0,0,40,166,0,0,0,26,0,0,0,37,36,9,0,0,0,0,0,0,0,30,0,337,0,0,0,0,0,390,110,22,0,0,0,0,0,0,0,0,0,1295,129,0,0,0,0,0,51,304,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1966,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments.v.out,34,705,27,451,1,6144,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,112,0,0,0,0,0,0,0,159,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1967,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_adjustments_ram.v.out,25,590,18,336,1,6144,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,112,0,0,0,0,0,0,0,159,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1969,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters.v.out,34,369,27,259,1,294912,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,79,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1970,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_filters_ram.v.out,25,302,18,192,1,294912,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,79,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1971,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v.out,79,275,44,210,0,0,0,56,10,0,0,0,2,0,0,2,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
1972,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters.v.out,34,329,27,227,1,32768,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,0,0,71,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1973,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_filters_ram.v.out,25,270,18,168,1,32768,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,0,0,71,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1974,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_multiply34.v.out,224,1431,172,1306,0,0,0,118,10,0,0,10,34,0,0,0,2,0,0,0,18,10,1,0,0,0,0,0,0,0,0,0,14,0,0,0,0,0,28,64,22,0,0,0,0,0,0,0,0,0,238,3,0,0,0,0,0,42,117,0,0,0,0,0,0,11,6,0,0,0,0,0,0,0,0,0,0,0,0,0
1975,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_l2_writeOutputs_133.v.out,1191,8897,880,7518,1,256,0,734,215,0,0,55,235,0,0,2,40,0,0,0,65,52,13,0,0,0,0,0,0,0,45,0,92,0,0,0,0,0,598,146,22,0,0,0,0,0,0,0,0,0,2029,171,0,0,0,0,0,481,480,0,0,0,0,0,0,26,1,0,0,0,0,1,0,0,1,0,0,0,0,0
1978,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readFilters36.v.out,155,654,97,553,0,0,0,118,13,0,0,0,4,0,0,6,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,29,0,0,0,0,0,73,25,0,0,0,0,0,0,0,0,0,0,90,3,0,0,0,0,0,18,49,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1979,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_readInputs37.v.out,302,1924,217,1714,0,0,0,215,15,0,0,0,4,0,0,6,0,0,0,0,22,30,0,0,0,0,0,0,0,0,0,0,41,0,0,0,0,89,214,18,0,0,0,0,0,0,0,0,0,0,373,5,0,0,0,0,0,0,190,0,0,0,0,0,0,6,3,40,0,0,0,0,0,0,0,0,0,0,0,0
1980,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_110.v.out,4726,30060,3081,23864,7,14080,0,2890,535,0,0,160,528,0,0,78,947,0,0,0,1111,240,26,0,0,0,0,0,0,0,98,0,1732,24,0,0,0,89,1766,373,44,0,0,0,0,0,62,4,0,0,6115,504,0,0,0,0,0,184,1858,0,0,0,0,0,0,110,238,156,0,0,0,10,0,0,12,0,0,0,0,0
1983,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_adjust.v.out,698,5425,496,4536,0,0,0,400,139,0,0,40,166,0,0,0,26,0,0,0,37,35,9,0,0,0,0,0,0,0,30,0,337,0,0,0,0,0,390,110,22,0,0,0,0,0,0,0,0,0,1295,129,0,0,0,0,0,51,304,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1985,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_get_next_ijk.v.out,112,388,73,349,0,0,0,82,14,0,0,0,6,0,0,2,2,0,0,0,14,10,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,84,0,0,0,0,0,0,0,0,0,0,0,0
1986,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_poolOutputs.v.out,427,2821,275,2354,0,0,0,274,81,0,0,17,69,0,0,2,14,0,0,0,43,21,4,0,0,0,0,0,0,0,15,0,112,0,0,0,0,0,246,33,0,0,0,0,0,0,0,0,0,0,600,70,0,0,0,0,0,2,134,0,0,0,0,0,0,7,17,32,0,0,0,0,0,0,0,0,0,0,0,0
1988,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_readInputs41.v.out,281,1847,203,1647,0,0,0,204,11,0,0,0,4,0,0,6,0,0,0,0,24,26,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,89,214,18,0,0,0,0,0,0,0,0,0,0,369,4,0,0,0,0,0,0,152,0,0,0,0,0,0,5,3,40,0,0,0,0,0,0,0,0,0,0,0,0
1989,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf5_writeOutputs_unaligned.v.out,80,597,48,564,0,0,0,58,2,0,0,0,0,0,0,0,2,0,0,0,19,2,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,57,10,0,0,0,0,0,0,0,0,0,0,73,2,0,0,0,0,0,0,65,0,0,0,0,0,0,2,16,32,0,0,0,0,0,0,0,0,0,0,0,0
1990,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_19.v.out,3934,26216,2552,20862,7,12544,0,2317,444,0,0,135,453,0,0,62,787,0,0,0,912,212,22,0,0,0,0,0,0,0,75,0,1438,20,0,0,0,32,1208,298,44,0,0,0,0,0,58,4,0,0,5275,432,0,0,0,0,0,228,1597,0,0,0,0,0,0,104,217,80,0,0,0,10,0,0,12,0,0,0,0,0
1995,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters.v.out,34,339,27,235,1,65536,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,73,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1996,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_filters_ram.v.out,25,278,18,174,1,65536,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,58,0,0,0,0,0,0,0,73,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
1998,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readFilters46.v.out,92,379,52,319,0,0,0,68,10,0,0,0,4,0,0,2,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,43,3,0,0,0,0,0,9,31,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
1999,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_readInputs.v.out,171,1113,105,979,0,0,0,112,11,0,0,0,6,0,0,4,0,0,0,0,20,34,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,32,20,11,0,0,0,0,0,0,0,0,0,0,186,5,0,0,0,0,0,0,67,0,0,0,0,0,0,6,3,32,0,0,0,0,0,0,0,0,0,0,0,0
2000,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf6_writeOutputs_unaligned.v.out,85,604,57,574,0,0,0,58,5,0,0,0,2,0,0,0,2,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,55,10,0,0,0,0,0,0,0,0,0,0,75,3,0,0,0,0,0,64,11,0,0,0,0,0,0,4,16,32,0,0,0,0,0,0,0,0,0,0,0,0
2001,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_18.v.out,5854,39269,3969,31759,9,29440,0,3479,678,0,0,208,724,0,0,82,974,0,0,0,1139,291,36,0,0,0,0,0,0,0,129,0,1737,24,0,0,0,89,2087,549,88,0,0,0,0,0,69,5,0,0,7997,628,0,0,0,0,0,743,2509,0,0,0,0,0,0,139,232,57,0,0,0,13,0,0,15,0,0,0,0,0
2002,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_accum_1.v.out,729,5800,476,4595,0,0,0,473,144,0,0,30,138,0,0,4,27,0,0,0,61,97,8,0,0,0,0,0,0,0,39,0,127,0,0,0,0,0,391,46,0,0,0,0,0,0,0,0,0,0,1584,120,0,0,0,0,0,34,437,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
2004,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjust.v.out,704,5457,500,4566,0,0,0,402,140,0,0,40,166,0,0,0,26,0,0,0,37,36,9,0,0,0,0,0,0,0,30,0,337,0,0,0,0,0,390,110,22,0,0,0,0,0,0,0,0,0,1295,129,0,0,0,0,0,51,304,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2005,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments.v.out,34,715,27,459,1,12288,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,114,0,0,0,0,0,0,0,161,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2006,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_adjustments_ram.v.out,25,598,18,342,1,12288,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,114,0,0,0,0,0,0,0,161,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2007,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_dot_product.v.out,292,1716,225,1533,0,0,0,175,12,0,0,10,34,0,0,6,2,0,0,0,23,7,1,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,60,76,22,0,0,0,0,0,0,0,0,0,328,3,0,0,0,0,0,67,185,0,0,0,0,0,0,11,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2008,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters.v.out,34,389,27,275,1,1179648,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,68,0,0,0,0,0,0,0,83,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2009,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_filters_ram.v.out,25,318,18,204,1,1179648,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,68,0,0,0,0,0,0,0,83,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2010,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_get_next_ijk.v.out,79,278,44,213,0,0,0,56,10,0,0,0,2,0,0,2,0,0,0,0,8,7,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,32,0,0,0,0,0,0,1,1,16,0,0,0,0,0,0,0,0,0,0,0,0
2011,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters.v.out,34,349,27,243,1,131072,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,60,0,0,0,0,0,0,0,75,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2012,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_filters_ram.v.out,25,286,18,180,1,131072,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,60,0,0,0,0,0,0,0,75,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2013,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_multiply50.v.out,224,1452,172,1327,0,0,0,118,10,0,0,10,34,0,0,0,2,0,0,0,18,10,1,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,31,64,22,0,0,0,0,0,0,0,0,0,238,3,0,0,0,0,0,47,121,0,0,0,0,0,0,11,7,0,0,0,0,0,0,0,0,0,0,0,0,0
2014,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_l2_writeOutputs_149.v.out,1191,8915,880,7532,1,512,0,734,215,0,0,55,235,0,0,2,40,0,0,0,65,52,13,0,0,0,0,0,0,0,45,0,93,0,0,0,0,0,597,144,22,0,0,0,0,0,0,0,0,0,2033,171,0,0,0,0,0,507,485,0,0,0,0,0,0,26,1,0,0,0,0,1,0,0,1,0,0,0,0,0
2017,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readFilters52.v.out,155,696,97,589,0,0,0,118,13,0,0,0,4,0,0,6,0,0,0,0,18,7,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,81,27,0,0,0,0,0,0,0,0,0,0,98,3,0,0,0,0,0,20,54,0,0,0,0,0,0,8,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2018,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf7_readInputs53.v.out,302,1901,217,1682,0,0,0,215,15,0,0,0,4,0,0,6,0,0,0,0,22,33,0,0,0,0,0,0,0,0,0,0,44,0,0,0,0,89,207,16,0,0,0,0,0,0,0,0,0,0,372,5,0,0,0,0,0,0,191,0,0,0,0,0,0,6,3,41,0,0,0,0,0,0,0,0,0,0,0,0
2019,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_17.v.out,4725,30152,3081,23916,7,27904,0,2889,535,0,0,160,528,0,0,78,946,0,0,0,1110,250,26,0,0,0,0,0,0,0,99,0,1739,24,0,0,0,89,1767,371,44,0,0,0,0,0,62,4,0,0,6163,503,0,0,0,0,0,191,1855,0,0,0,0,0,0,110,236,157,0,0,0,10,0,0,12,0,0,0,0,0
2022,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_adjust.v.out,698,5427,496,4538,0,0,0,400,139,0,0,40,166,0,0,0,26,0,0,0,37,35,9,0,0,0,0,0,0,0,30,0,337,0,0,0,0,0,390,110,22,0,0,0,0,0,0,0,0,0,1295,129,0,0,0,0,0,51,304,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2025,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_poolOutputs.v.out,427,2797,275,2330,0,0,0,274,81,0,0,17,69,0,0,2,14,0,0,0,43,21,4,0,0,0,0,0,0,0,15,0,112,0,0,0,0,0,243,31,0,0,0,0,0,0,0,0,0,0,600,70,0,0,0,0,0,2,131,0,0,0,0,0,0,7,17,32,0,0,0,0,0,0,0,0,0,0,0,0
2027,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_readInputs57.v.out,281,1828,203,1619,0,0,0,204,11,0,0,0,4,0,0,6,0,0,0,0,24,29,0,0,0,0,0,0,0,0,0,0,35,0,0,0,0,89,207,16,0,0,0,0,0,0,0,0,0,0,368,4,0,0,0,0,0,0,154,0,0,0,0,0,0,5,3,41,0,0,0,0,0,0,0,0,0,0,0,0
2028,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf8_writeOutputs_unaligned.v.out,80,581,48,548,0,0,0,58,2,0,0,0,0,0,0,0,2,0,0,0,19,2,0,0,0,0,0,0,0,0,0,0,42,0,0,0,0,0,54,8,0,0,0,0,0,0,0,0,0,0,73,2,0,0,0,0,0,0,65,0,0,0,0,0,0,2,16,32,0,0,0,0,0,0,0,0,0,0,0,0
2029,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_16.v.out,3935,26287,2552,20904,7,24832,0,2318,444,0,0,135,453,0,0,62,786,0,0,0,913,222,22,0,0,0,0,0,0,0,75,0,1439,20,0,0,0,32,1207,294,44,0,0,0,0,0,58,4,0,0,5318,431,0,0,0,0,0,233,1594,0,0,0,0,0,0,104,215,80,0,0,0,10,0,0,12,0,0,0,0,0
2030,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_accum_1.v.out,736,5804,478,4602,0,0,0,478,147,0,0,30,138,0,0,4,27,0,0,0,64,90,8,0,0,0,0,0,0,0,30,0,127,0,0,0,0,0,391,46,0,0,0,0,0,0,0,0,0,0,1573,120,0,0,0,0,0,34,445,0,0,0,0,0,0,9,7,0,0,0,0,0,0,0,0,0,0,0,0,0
2032,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjust.v.out,698,5423,496,4534,0,0,0,400,139,0,0,40,166,0,0,0,26,0,0,0,37,35,9,0,0,0,0,0,0,0,30,0,337,0,0,0,0,0,390,110,22,0,0,0,0,0,0,0,0,0,1295,129,0,0,0,0,0,51,304,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2033,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments.v.out,34,695,27,443,1,3072,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,110,0,0,0,0,0,0,0,157,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2034,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_adjustments_ram.v.out,25,582,18,330,1,3072,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,110,0,0,0,0,0,0,0,157,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2035,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_dot_product.v.out,215,1735,164,1595,0,0,0,113,10,0,0,10,34,0,0,2,2,0,0,0,18,6,1,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,21,64,22,0,0,0,0,0,0,0,0,0,255,3,0,0,0,0,0,57,157,0,0,0,0,0,0,10,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2036,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters.v.out,34,359,27,251,1,262144,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2037,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_filters_ram.v.out,25,294,18,186,1,262144,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,0,0,77,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2039,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readFilters62.v.out,92,399,52,337,0,0,0,68,10,0,0,0,4,0,0,2,0,0,0,0,12,6,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,23,0,0,0,0,0,0,0,0,0,0,0,46,3,0,0,0,0,0,10,35,0,0,0,0,0,0,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2040,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_readInputs.v.out,171,1102,105,964,0,0,0,112,11,0,0,0,6,0,0,4,0,0,0,0,20,37,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,32,19,9,0,0,0,0,0,0,0,0,0,0,191,5,0,0,0,0,0,0,68,0,0,0,0,0,0,6,3,32,0,0,0,0,0,0,0,0,0,0,0,0
2041,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf9_writeOutputs_unaligned.v.out,85,586,57,556,0,0,0,58,5,0,0,0,2,0,0,0,2,0,0,0,9,4,0,0,0,0,0,0,0,0,0,0,47,0,0,0,0,0,52,8,0,0,0,0,0,0,0,0,0,0,75,3,0,0,0,0,0,64,9,0,0,0,0,0,0,4,16,32,0,0,0,0,0,0,0,0,0,0,0,0
2042,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.medium.v.out,38478,386427,32382,318961,2,16384,0,16920,78,0,0,107,8416,0,0,39,423,0,0,0,1024,2,0,0,0,0,0,0,0,0,4160,5120,2105,31,0,0,5296,4096,20992,320,16896,0,0,0,0,0,327,73,0,0,66696,599,0,0,0,0,0,50186,545,0,0,0,0,0,0,25692,10270,0,0,0,0,128,0,0,128,0,0,0,0,0
2043,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.medium_submodules/activation.v.out,1749,6723,28,3339,0,0,0,1833,2,0,0,4,194,0,0,4,384,0,0,0,0,0,0,0,0,0,0,0,0,0,4096,5120,1280,4,0,0,5120,4096,288,0,256,0,0,0,0,0,256,2,0,0,2187,512,0,0,0,0,0,0,1,0,0,0,0,0,0,545,1282,0,0,0,0,0,0,0,0,0,0,0,0,0
2044,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.medium_submodules/cfg.v.out,125,677,50,508,0,0,0,117,1,0,0,79,22,0,0,7,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,172,7,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,38,66,0,0,0,0,0,0,0,0,0,0,0,0,0,0,462,0,0,0,0,0,0,0,0,0,0,0,0,0
2045,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.medium_submodules/control.v.out,51,90,15,18,0,0,0,39,1,0,0,11,0,0,0,8,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,15,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,48,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
2046,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.medium_submodules/matmul_32x32_systolic.v.out,35730,356766,32143,305274,0,0,0,13971,69,0,0,5,8196,0,0,15,24,0,0,0,1024,2,0,0,0,0,0,0,0,0,64,0,528,5,0,0,176,0,16624,48,16384,0,0,0,0,0,66,67,0,0,58083,0,0,0,0,0,0,49152,30,0,0,0,0,0,0,24345,8228,0,0,0,0,0,0,0,0,0,0,0,0,0
2047,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.medium_submodules/norm.v.out,157,2690,20,1626,0,0,0,148,2,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,32,256,256,0,0,0,0,0,0,2,0,0,771,0,0,0,0,0,0,0,257,0,0,0,0,0,0,545,2,0,0,0,0,0,0,0,0,0,0,0,0,0
2048,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.medium_submodules/output_logic.v.out,1227,49758,1071,16732,0,0,0,193,1,0,0,5,0,0,0,11,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,8,5,0,0,32,0,48,16,0,0,0,0,0,0,0,0,0,0,32952,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,8226,0,0,0,0,0,0,0,0,0,0,0,0,0
2049,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.medium_submodules/pool.v.out,38,1226,17,1132,0,0,0,32,2,0,0,8,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,41,0,0,0,0,0,64,0,0,0,0,0,0,0,0,2,0,0,258,16,0,0,0,0,0,0,257,0,0,0,0,0,0,0,290,0,0,0,0,0,0,0,0,0,0,0,0,0
2050,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.medium_submodules/processing_element.v.out,28,253,25,236,0,0,0,12,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,16,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,48,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2052,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.medium_submodules/qmult.v.out,3,32,3,32,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2053,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.medium_submodules/ram.v.out,19,2667,9,1109,1,262144,0,14,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,534,0,0,0,0,0,0,512,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2054,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.medium_submodules/seq_mac.v.out,20,203,17,186,0,0,0,10,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,16,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2055,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_data_setup.v.out,1433,10235,1081,9215,0,0,0,1416,67,0,0,0,4,0,0,4,8,0,0,0,1024,0,0,0,0,0,0,0,0,0,64,0,512,0,0,0,144,0,160,32,0,0,0,0,0,0,66,66,0,0,42,0,0,0,0,0,0,0,20,0,0,0,0,0,0,7952,2,0,0,0,0,0,0,0,0,0,0,0,0,0
2056,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.medium_submodules/systolic_pe_matrix.v.out,31814,284676,28742,267268,0,0,0,12289,0,0,0,0,8192,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16384,0,16384,0,0,0,0,0,0,0,0,0,24576,0,0,0,0,0,0,49152,0,0,0,0,0,0,0,16384,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2057,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.small.v.out,10815,107209,8414,85473,2,16384,0,5304,46,0,0,105,2176,0,0,37,231,0,0,0,512,2,0,0,0,0,0,0,0,0,2064,2560,1297,31,0,0,2688,2048,6536,288,4352,0,0,0,0,0,167,41,0,0,19192,335,0,0,0,0,0,12810,289,0,0,0,0,0,0,6748,3294,0,0,0,0,64,0,0,64,0,0,0,0,0
2058,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.small_submodules/activation.v.out,901,3427,28,1707,0,0,0,937,2,0,0,4,98,0,0,4,192,0,0,0,0,0,0,0,0,0,0,0,0,0,2048,2560,704,4,0,0,2560,2048,160,0,128,0,0,0,0,0,128,2,0,0,1099,256,0,0,0,0,0,0,1,0,0,0,0,0,0,289,642,0,0,0,0,0,0,0,0,0,0,0,0,0
2059,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.small_submodules/cfg.v.out,125,613,50,444,0,0,0,117,1,0,0,79,22,0,0,7,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,172,7,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,38,66,0,0,0,0,0,0,0,0,0,0,0,0,0,0,398,0,0,0,0,0,0,0,0,0,0,0,0,0
2061,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.small_submodules/matmul_16x16_systolic.v.out,9239,91662,8175,78074,0,0,0,3704,37,0,0,5,2052,0,0,15,24,0,0,0,512,2,0,0,0,0,0,0,0,0,16,0,296,5,0,0,128,0,4352,144,4096,0,0,0,0,0,34,35,0,0,14819,0,0,0,0,0,0,12288,30,0,0,0,0,0,0,6041,2084,0,0,0,0,0,0,0,0,0,0,0,0,0
2062,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.small_submodules/norm.v.out,93,1394,20,842,0,0,0,84,2,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,32,128,128,0,0,0,0,0,0,2,0,0,387,0,0,0,0,0,0,0,129,0,0,0,0,0,0,289,2,0,0,0,0,0,0,0,0,0,0,0,0,0
2063,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.small_submodules/output_logic.v.out,382,12862,287,4316,0,0,0,116,1,0,0,5,0,0,0,11,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,32,5,0,0,32,0,80,80,0,0,0,0,0,0,0,0,0,0,8376,0,0,0,0,0,0,0,10,0,0,0,0,0,0,0,2082,0,0,0,0,0,0,0,0,0,0,0,0,0
2064,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.small_submodules/pool.v.out,34,664,17,588,0,0,0,27,2,0,0,6,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,41,0,0,0,0,0,56,0,0,0,0,0,0,0,0,2,0,0,130,8,0,0,0,0,0,0,129,0,0,0,0,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0
2068,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v.out,138,3349,10,597,1,8192,0,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,960,0,0,0,0,0,0,0,0,0,0,0,1312,0,0,0,0,0,0,256,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,32,0,0,0,0,0
2070,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v.out,489,3211,297,2623,0,0,0,472,35,0,0,0,4,0,0,4,8,0,0,0,512,0,0,0,0,0,0,0,0,0,16,0,256,0,0,0,96,0,112,32,0,0,0,0,0,0,34,34,0,0,42,0,0,0,0,0,0,0,20,0,0,0,0,0,0,1936,2,0,0,0,0,0,0,0,0,0,0,0,0,0
2071,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_pe_matrix.v.out,7974,71428,7206,67076,0,0,0,3073,0,0,0,0,2048,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4096,0,4096,0,0,0,0,0,0,0,0,0,6144,0,0,0,0,0,0,12288,0,0,0,0,0,0,0,4096,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2072,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml.v.out,11823,358449,10050,317148,10,3616,0,5699,496,0,2624,7,20,0,0,41,4207,0,0,0,734,1314,1605,0,0,0,0,0,0,0,64,128,747,30,0,0,12435,96,8806,16453,1696,0,0,0,0,0,13,8,0,0,34336,844,0,0,0,0,0,9082,508,0,0,0,480,0,0,101,88524,0,0,0,0,17,0,0,17,0,0,0,0,0
2073,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/Absorber.v.out,1145,28474,839,18975,0,0,0,655,31,0,0,0,0,0,0,0,2048,0,0,0,61,32,0,0,0,0,0,0,0,0,0,0,143,0,0,0,2112,0,4112,3936,192,0,0,0,0,0,2,0,0,0,5681,32,0,0,0,0,0,1340,0,0,0,0,0,0,0,9,3338,0,0,0,0,0,0,0,0,0,0,0,0,0
2074,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/Boundary.v.out,2291,68907,2137,64159,0,0,0,1284,384,0,96,0,0,0,0,32,35,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,15,0,0,0,4064,32,384,4160,192,0,0,0,0,0,2,0,0,0,6849,96,0,0,0,0,0,3297,0,0,0,0,0,0,0,0,24366,0,0,0,0,0,0,0,0,0,0,0,0,0
2075,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/Div_64b.v.out,287,15887,156,11662,0,0,0,320,0,0,96,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,4064,0,0,4064,0,0,0,0,0,0,0,0,0,0,6240,0,0,0,0,0,0,3105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2076,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/Div_64b_unsigned.v.out,277,15501,149,11373,0,0,0,315,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4064,0,0,4064,0,0,0,0,0,0,0,0,0,0,6144,0,0,0,0,0,0,3105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2077,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v.out,8262,258888,7111,232092,2,640,0,3666,110,0,2144,0,8,0,0,0,4104,0,0,0,254,1311,1,0,0,0,0,0,0,0,0,128,506,15,0,0,8256,0,8182,12165,1152,0,0,0,0,0,6,8,0,0,20062,585,0,0,0,0,0,5784,64,0,0,0,0,0,0,18,59719,0,0,0,0,2,0,0,2,0,0,0,0,0
2078,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/Hop.v.out,95,2597,65,1879,0,0,0,66,0,0,384,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,3,6,0,0,0,0,99,0,192,0,0,0,0,0,3,0,0,0,615,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,357,0,0,0,0,0,0,0,0,0,0,0,0,0
2079,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/InternalsBlock.v.out,51,1667,51,1667,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,832,0,0,0,0,0,0,0,0,0,0,0,0,0
2080,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/InternalsBlock_Reflector.v.out,17,707,17,707,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,352,0,0,0,0,0,0,0,0,0,0,0,0,0
2081,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/LogCalc.v.out,102,1441,17,267,1,320,0,92,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,132,0,0,0,12,0,64,64,32,0,0,0,0,0,0,0,0,0,975,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,38,0,0,0,0,1,0,0,1,0,0,0,0,0
2082,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/Memory_Wrapper.v.out,23,471,15,259,2,640,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,86,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2083,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/Move.v.out,71,1844,63,1805,0,0,0,32,0,0,0,0,0,0,0,0,35,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,0,32,128,0,0,0,0,0,0,0,0,0,224,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,324,0,0,0,0,0,0,0,0,0,0,0,0,0
2084,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/Mult_32b.v.out,16,579,12,450,0,0,0,10,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,130,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2085,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/PhotonBlock1.v.out,9,195,9,195,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0
2086,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/PhotonBlock2.v.out,9,71,9,71,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0
2087,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/PhotonBlock5.v.out,31,717,31,717,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,357,0,0,0,0,0,0,0,0,0,0,0,0,0
2088,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v.out,11205,344060,9674,307909,3,960,0,5299,496,0,2624,5,8,0,0,34,4207,0,0,0,734,1314,1605,0,0,0,0,0,0,0,64,128,671,28,0,0,12332,96,8761,16453,1696,0,0,0,0,0,13,8,0,0,29855,777,0,0,0,0,0,9081,128,0,0,0,480,0,0,18,85195,0,0,0,0,3,0,0,3,0,0,0,0,0
2089,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/Reflector.v.out,1153,44474,995,42904,0,0,0,449,11,0,96,0,4,0,0,0,4,0,0,0,68,972,0,0,0,0,0,0,0,0,0,128,51,0,0,0,0,0,3,131,0,0,0,0,0,0,4,0,0,0,472,386,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13124,0,0,0,0,0,0,0,0,0,0,0,0,0
2090,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/Roulette.v.out,44,854,32,780,0,0,0,27,0,0,0,0,0,0,0,0,33,0,0,0,0,1,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,101,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,356,0,0,0,0,0,0,0,0,0,0,0,0,0
2091,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/Scatterer.v.out,3078,95602,2874,95241,0,0,0,1099,36,0,32,0,4,0,0,0,4,0,0,0,64,275,0,0,0,0,0,0,0,0,0,0,300,0,0,0,32,0,99,130,0,0,0,0,0,0,0,8,0,0,257,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30048,0,0,0,0,0,0,0,0,0,0,0,0,0
2092,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/ScattererReflectorWrapper.v.out,5345,187458,4501,170162,2,640,0,2487,78,0,2144,0,8,0,0,0,2056,0,0,0,193,1279,1,0,0,0,0,0,0,0,0,128,363,15,0,0,6144,0,4070,8229,960,0,0,0,0,0,4,8,0,0,14381,453,0,0,0,0,0,4444,64,0,0,0,0,0,0,9,43172,0,0,0,0,2,0,0,2,0,0,0,0,0
2093,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v.out,410,17246,131,8257,0,0,0,443,31,0,0,0,0,0,0,0,2048,0,0,0,61,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2048,0,3968,3904,0,0,0,0,0,0,0,0,0,0,5056,0,0,0,0,0,0,1339,0,0,0,0,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2094,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/add_32b.v.out,5,130,5,130,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2095,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/dual.v.out,26,606,18,358,1,576,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,106,0,0,0,0,0,0,0,72,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2096,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/dual2.v.out,26,354,18,214,1,288,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,70,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2097,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/dual3.v.out,26,214,18,134,1,128,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2098,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/dual_port_mem_ww.v.out,26,532,18,314,1,416,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,92,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2103,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/mult_signed_32.v.out,13,451,8,258,0,0,0,10,0,0,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,130,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2104,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/mult_signed_32_bc.v.out,17,580,14,452,0,0,0,12,128,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,128,0,64,0,0,0,0,0,0,0,0,0,128,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2105,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/rng.v.out,27,740,12,260,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,96,0,320,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2106,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/signed_div_30.v.out,292,16080,161,11855,0,0,0,320,0,0,96,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,4064,0,0,4064,0,0,0,0,0,0,0,0,0,0,6240,0,0,0,0,0,0,3105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2108,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/sub_32b.v.out,5,130,5,130,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2109,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mcml_submodules/sub_64b.v.out,3,192,3,192,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2110,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B.v.out,2100,38523,1238,29389,9,7781,0,1395,8,0,0,1336,23,0,0,204,300,0,0,0,183,28,28,0,0,0,0,0,0,0,448,448,667,236,0,0,512,32,745,72,0,0,0,0,0,0,204,98,0,0,6249,1449,0,0,0,0,0,16,2896,0,0,0,0,0,0,33,2485,0,0,0,0,18,0,0,18,0,0,0,0,0
2111,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B_submodules/ResetToBool.v.out,2,2,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2112,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_a.v.out,127,1106,53,662,1,180,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,12,9,0,0,64,0,17,0,0,0,0,0,0,0,0,0,0,0,148,0,0,0,0,0,0,0,120,0,0,0,0,0,0,0,16,0,0,0,0,2,0,0,2,0,0,0,0,0
2113,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_b.v.out,127,5154,53,3192,1,939,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,12,9,0,0,64,0,17,0,0,0,0,0,0,0,0,0,0,0,654,0,0,0,0,0,0,0,626,0,0,0,0,0,0,0,16,0,0,0,0,2,0,0,2,0,0,0,0,0
2114,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B_submodules/SizedFIFO_x.v.out,127,2228,53,1364,1,262,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,8,6,0,0,64,0,12,0,0,0,0,0,0,0,0,0,0,0,286,0,0,0,0,0,0,0,262,0,0,0,0,0,0,0,13,0,0,0,0,2,0,0,2,0,0,0,0,0
2115,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_a.v.out,128,673,54,391,1,128,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,19,0,0,0,0,2,0,0,2,0,0,0,0,0
2117,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_c.v.out,128,1257,54,807,1,240,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,0,0,0,0,152,0,0,0,0,0,0,0,120,0,0,0,0,0,0,0,19,0,0,0,0,2,0,0,2,0,0,0,0,0
2118,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_d.v.out,128,2209,54,1351,1,512,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,19,0,0,0,0,2,0,0,2,0,0,0,0,0
2120,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_a.v.out,110,592,36,310,1,128,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,19,0,0,0,0,2,0,0,2,0,0,0,0,0
2122,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_c.v.out,110,984,36,534,1,240,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,0,0,0,0,152,0,0,0,0,0,0,0,120,0,0,0,0,0,0,0,19,0,0,0,0,2,0,0,2,0,0,0,0,0
2123,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_d.v.out,110,1936,36,1078,1,512,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,256,0,0,0,0,0,0,0,19,0,0,0,0,2,0,0,2,0,0,0,0,0
2124,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_f.v.out,110,970,36,526,1,180,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,12,9,0,0,64,0,17,0,0,0,0,0,0,0,0,0,0,0,148,0,0,0,0,0,0,0,120,0,0,0,0,0,0,0,16,0,0,0,0,2,0,0,2,0,0,0,0,0
2125,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_g.v.out,110,4512,36,2550,1,939,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,12,9,0,0,64,0,17,0,0,0,0,0,0,0,0,0,0,0,654,0,0,0,0,0,0,0,626,0,0,0,0,0,0,0,16,0,0,0,0,2,0,0,2,0,0,0,0,0
2126,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_x.v.out,110,1950,36,1086,1,262,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,8,6,0,0,64,0,12,0,0,0,0,0,0,0,0,0,0,0,286,0,0,0,0,0,0,0,262,0,0,0,0,0,0,0,13,0,0,0,0,2,0,0,2,0,0,0,0,0
2127,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkPktMerge.v.out,459,9878,223,6840,3,1836,0,318,3,0,0,0,6,0,0,42,22,0,0,0,0,12,0,0,0,0,0,0,0,0,192,192,48,36,0,0,192,0,66,0,0,0,0,0,0,0,89,4,0,0,1171,0,0,0,0,0,0,0,918,0,0,0,0,0,0,0,60,0,0,0,0,6,0,0,6,0,0,0,0,0
2128,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkPktMerge_submodules/arSRLFIFO_a.v.out,129,2762,55,1754,1,612,0,95,1,0,0,0,2,0,0,14,5,0,0,0,0,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,25,0,0,0,338,0,0,0,0,0,0,0,306,0,0,0,0,0,0,0,19,0,0,0,0,2,0,0,2,0,0,0,0,0
2132,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkPktMerge_submodules/generic_fifo_sc_a.v.out,111,2439,37,1431,1,612,0,95,1,0,0,0,2,0,0,14,5,0,0,0,0,4,0,0,0,0,0,0,0,0,64,64,16,12,0,0,64,0,22,0,0,0,0,0,0,0,25,0,0,0,338,0,0,0,0,0,0,0,306,0,0,0,0,0,0,0,19,0,0,0,0,2,0,0,2,0,0,0,0,0
2135,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkSMAdapter4B.v.out,1355,8415,834,6877,3,607,0,899,4,0,0,153,12,0,0,106,154,0,0,0,77,12,4,0,0,0,0,0,0,0,192,206,292,73,0,0,192,8,335,56,0,0,0,0,0,0,185,110,0,0,1292,591,0,0,0,0,0,13,320,0,0,0,0,0,0,45,885,14,0,0,0,6,0,0,6,0,0,0,0,0
2137,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_a.v.out,127,1148,53,686,1,360,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,24,18,0,0,64,0,32,0,0,0,0,0,0,0,0,0,0,0,160,0,0,0,0,0,0,0,120,0,0,0,0,0,0,0,25,0,0,0,0,2,0,0,2,0,0,0,0,0
2138,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_b.v.out,127,644,53,374,1,64,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,8,6,0,0,64,0,12,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,13,0,0,0,0,2,0,0,2,0,0,0,0,0
2139,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkSMAdapter4B_submodules/SizedFIFO_c.v.out,127,1122,53,672,1,183,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,12,9,0,0,64,0,17,0,0,0,0,0,0,0,0,0,0,0,150,0,0,0,0,0,0,0,122,0,0,0,0,0,0,0,16,0,0,0,0,2,0,0,2,0,0,0,0,0
2141,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_a.v.out,110,1012,36,550,1,360,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,24,18,0,0,64,0,32,0,0,0,0,0,0,0,0,0,0,0,160,0,0,0,0,0,0,0,120,0,0,0,0,0,0,0,25,0,0,0,0,2,0,0,2,0,0,0,0,0
2142,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_b.v.out,110,564,36,294,1,64,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,8,6,0,0,64,0,12,0,0,0,0,0,0,0,0,0,0,0,88,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,13,0,0,0,0,2,0,0,2,0,0,0,0,0
2143,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/mkSMAdapter4B_submodules/generic_fifo_sc_c.v.out,110,984,36,534,1,183,0,95,1,0,0,0,2,0,0,14,5,0,0,0,25,4,0,0,0,0,0,0,0,0,64,64,12,9,0,0,64,0,17,0,0,0,0,0,0,0,0,0,0,0,150,0,0,0,0,0,0,0,122,0,0,0,0,0,0,0,16,0,0,0,0,2,0,0,2,0,0,0,0,0
2144,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/multiclock_output_and_latch.v.out,19,53,15,18,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2146,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/multiclock_reader_writer.v.out,27,100,7,18,0,0,0,27,0,0,0,0,8,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,4,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2147,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/multiclock_separate_and_latch.v.out,15,18,13,16,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2149,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200.v.out,1279,11924,567,6634,2,320,0,932,131,0,0,33,236,0,0,55,187,0,0,0,455,372,123,0,0,0,0,0,0,0,32,0,1138,34,0,0,0,0,382,172,64,0,0,0,0,0,27,0,0,0,3743,442,0,0,0,0,0,0,158,0,0,0,0,0,0,12,726,0,28,0,0,4,0,0,4,0,0,0,0,0
2151,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200_submodules/or1200_alu.v.out,109,1801,28,385,0,0,0,95,3,0,0,0,6,0,0,0,107,0,0,0,64,65,122,0,0,0,0,0,0,0,32,0,122,0,0,0,0,0,98,32,0,0,0,0,0,0,0,0,0,0,1090,131,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2152,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200_submodules/or1200_cfgr.v.out,19,112,2,64,0,0,0,27,0,0,0,0,51,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0
2153,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200_submodules/or1200_ctrl.v.out,147,455,48,323,0,0,0,129,0,0,0,0,70,0,0,0,14,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,332,0,0,0,0,0,0,0,0,0,0,0,0,0,4,0,0,0,86,18,0,0,0,0,0,0,0,0,0,0,0,0,0,2,150,0,0,0,0,0,0,0,0,0,0,0,0,0
2154,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200_submodules/or1200_except.v.out,176,1194,62,494,0,0,0,162,20,0,0,21,27,0,0,24,7,0,0,0,45,8,0,0,0,0,0,0,0,0,0,0,12,20,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,645,8,0,0,0,0,0,0,0,0,0,0,0,0,0,3,191,0,0,0,0,0,0,0,0,0,0,0,0,0
2155,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200_submodules/or1200_freeze.v.out,41,46,22,24,0,0,0,26,1,0,0,0,4,0,0,2,1,0,0,0,2,11,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0
2156,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200_submodules/or1200_genpc.v.out,69,649,26,310,0,0,0,47,0,0,0,0,20,0,0,3,11,0,0,0,5,3,0,0,0,0,0,0,0,0,0,0,70,0,0,0,0,0,60,36,0,0,0,0,0,0,0,0,0,0,208,33,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2157,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200_submodules/or1200_if.v.out,46,421,21,210,0,0,0,35,0,0,0,0,2,0,0,0,4,0,0,0,11,2,0,0,0,0,0,0,0,0,0,0,12,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,258,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,65,0,0,0,0,0,0,0,0,0,0,0,0,0
2158,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200_submodules/or1200_lsu.v.out,139,583,44,481,0,0,0,115,6,0,0,0,35,0,0,0,16,0,0,0,11,7,0,0,0,0,0,0,0,0,0,0,290,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,21,60,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0
2159,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200_submodules/or1200_mem2reg.v.out,57,178,13,127,0,0,0,52,6,0,0,0,8,0,0,0,16,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,104,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0
2160,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200_submodules/or1200_mult_mac.v.out,94,1494,31,511,0,0,0,82,98,0,0,6,14,0,0,16,2,0,0,0,7,7,1,0,0,0,0,0,0,0,0,0,16,2,0,0,0,0,160,102,64,0,0,0,0,0,1,0,0,0,718,32,0,0,0,0,0,0,0,0,0,0,0,0,0,7,135,0,0,0,0,0,0,0,0,0,0,0,0,0
2161,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200_submodules/or1200_operandmuxes.v.out,49,454,17,298,0,0,0,38,0,0,0,4,0,0,0,10,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,4,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,133,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,66,0,0,0,0,0,0,0,0,0,0,0,0,0
2162,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200_submodules/or1200_reg2mem.v.out,12,106,8,102,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2163,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200_submodules/or1200_rf.v.out,89,1293,53,773,2,320,0,54,2,0,0,0,5,0,0,0,3,0,0,0,8,2,0,0,0,0,0,0,0,0,0,0,6,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,357,0,0,0,0,0,0,0,128,0,0,0,0,0,0,0,67,0,0,0,0,4,0,0,4,0,0,0,0,0
2164,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200_submodules/or1200_sprs.v.out,142,1496,59,871,0,0,0,114,1,0,0,2,2,0,0,0,12,0,0,0,296,263,0,0,0,0,0,0,0,0,0,0,238,0,0,0,0,0,0,0,0,0,0,0,0,0,13,0,0,0,204,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0
2165,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/or1200_submodules/or1200_wbmux.v.out,16,235,11,199,0,0,0,8,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0
2166,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/raygentop.v.out,1853,9675,539,6114,1,168,0,1559,96,0,0,18,339,0,0,17,34,0,0,0,735,11,0,0,0,0,0,0,0,0,0,0,298,32,0,0,0,32,510,176,423,0,0,0,0,0,12,0,0,0,915,386,0,0,0,0,0,587,100,0,0,0,0,0,0,791,112,0,809,0,0,1,0,0,1,0,0,0,0,0
2167,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/raygentop_submodules/bilinearintrp.v.out,72,669,49,422,0,0,0,46,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,0,0,0,0,0,90,16,135,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,222,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2168,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/raygentop_submodules/col16to21.v.out,10,107,6,103,0,0,0,5,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2169,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/raygentop_submodules/delay1x3.v.out,6,6,6,6,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2170,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/raygentop_submodules/fifo3.v.out,48,453,10,96,0,0,0,42,1,0,0,9,7,0,0,5,2,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,6,14,0,0,0,0,32,32,0,0,0,0,0,0,0,0,0,0,220,54,0,0,0,0,0,0,0,0,0,0,0,0,0,0,56,0,0,0,0,0,0,0,0,0,0,0,0,0
2171,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/raygentop_submodules/linearmap.v.out,28,259,10,71,0,0,0,21,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,18,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2172,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/raygentop_submodules/matmult.v.out,40,913,25,529,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,336,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2174,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/raygentop_submodules/raygencont.v.out,245,707,46,354,0,0,0,227,17,0,0,0,67,0,0,0,5,0,0,0,111,0,0,0,0,0,0,0,0,0,0,0,14,4,0,0,0,32,34,32,0,0,0,0,0,0,0,0,0,0,96,8,0,0,0,0,0,0,2,0,0,0,0,0,0,106,0,0,113,0,0,0,0,0,0,0,0,0,0,0
2175,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/raygentop_submodules/raysend.v.out,96,363,22,233,0,0,0,87,15,0,0,0,18,0,0,0,4,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,42,0,0,0,0,0,0,0,0,0,0,0,0,0,45,0,0,48,0,0,0,0,0,0,0,0,0,0,0
2176,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/raygentop_submodules/resultrecieve.v.out,90,435,56,395,0,0,0,82,8,0,0,0,4,0,0,0,3,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,3,0,0,0,0,0,0,0,0,0,0,0,0,0,155,0,0,155,0,0,0,0,0,0,0,0,0,0,0
2177,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/raygentop_submodules/resultwriter.v.out,477,3150,168,1582,0,0,0,388,25,0,0,18,75,0,0,10,16,0,0,0,108,5,0,0,0,0,0,0,0,0,0,0,108,28,0,0,0,0,316,80,135,0,0,0,0,0,0,0,0,0,631,243,0,0,0,0,0,240,77,0,0,0,0,0,0,92,112,0,116,0,0,0,0,0,0,0,0,0,0,0
2178,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/raygentop_submodules/rgconfigmemory.v.out,608,1271,45,641,1,168,0,594,13,0,0,0,156,0,0,0,0,0,0,0,443,0,0,0,0,0,0,0,0,0,0,0,52,0,0,0,0,0,0,0,0,0,0,0,0,0,12,0,0,0,32,1,0,0,0,0,0,8,21,0,0,0,0,0,0,229,0,0,228,0,0,1,0,0,1,0,0,0,0,0
2179,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/raygentop_submodules/rgsramcontroller.v.out,154,1255,50,850,0,0,0,127,14,0,0,0,19,0,0,7,4,0,0,0,28,5,0,0,0,0,0,0,0,0,0,0,62,0,0,0,0,0,64,32,0,0,0,0,0,0,0,0,0,0,114,87,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,0,145,0,0,0,0,0,0,0,0,0,0,0
2181,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/raygentop_submodules/spram21x4.v.out,14,175,10,104,1,168,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,30,0,0,0,0,0,0,8,21,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2182,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/sha.v.out,251,3527,48,1376,0,0,0,246,35,0,0,15,168,0,0,39,10,0,0,0,128,0,256,0,0,0,0,0,0,0,42,0,572,9,0,0,0,0,320,7,0,0,0,0,0,0,0,0,0,0,597,872,0,0,0,0,0,0,0,0,0,0,0,0,0,39,872,0,0,0,0,0,0,0,0,0,0,0,0,0
2183,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/single_ff.v.out,3,3,3,3,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2185,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree.v.out,1114,7376,587,5470,4,960,0,679,74,0,0,34,431,0,0,52,31,0,0,0,147,101,96,0,0,0,0,0,0,0,0,0,702,50,0,0,0,0,66,0,32,0,0,0,0,0,2,11,0,0,1024,189,0,0,0,0,0,1,227,0,0,0,0,0,0,34,216,0,0,0,0,5,0,0,5,0,0,0,0,0
2186,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/addersub.v.out,334,617,174,457,0,0,0,225,1,0,0,0,0,0,0,0,0,0,0,0,96,64,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2187,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/branchresolve.v.out,16,78,10,72,0,0,0,13,4,0,0,0,32,0,0,0,0,0,0,0,6,1,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2188,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/data_mem.v.out,54,598,40,414,1,320,0,24,3,0,0,0,0,0,0,0,2,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,79,73,0,0,0,0,0,0,32,0,0,0,0,0,0,1,0,0,0,0,0,1,0,0,1,0,0,0,0,0
2190,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/dummy_add_sub.v.out,326,482,166,322,0,0,0,224,0,0,0,0,0,0,0,0,0,0,0,0,96,64,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2191,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/dummy_counter.v.out,23,172,8,68,0,0,0,16,1,0,0,2,5,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,2,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,30,30,0,0,0,0,0,0,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2192,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/dummy_mult.v.out,6,130,5,98,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2193,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/fakedelay.v.out,4,66,4,66,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2194,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/full_adder.v.out,10,10,5,5,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,3,2,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2195,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/hi_reg.v.out,5,67,5,67,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0
2196,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/ifetch.v.out,87,991,58,669,1,320,0,41,6,0,0,2,5,0,0,0,3,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,21,2,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,146,30,0,0,0,0,0,0,94,0,0,0,0,0,0,0,1,0,0,0,0,2,0,0,2,0,0,0,0,0
2198,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/load_data_translator.v.out,4,67,4,67,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2199,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/logic_unit.v.out,13,262,5,130,0,0,0,9,32,0,0,0,0,0,0,0,2,0,0,0,32,32,32,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2200,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/merge26lo.v.out,3,90,3,90,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2201,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/mul.v.out,38,390,31,352,0,0,0,15,2,0,0,0,10,0,0,0,0,0,0,0,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,32,1,0,0,0,0,0,0,0,0,0,0,0,0,0,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2202,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/nop.v.out,2,64,2,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2203,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/onecyclestall.v.out,7,7,6,6,0,0,0,4,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2204,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/pcadder.v.out,5,131,4,97,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2205,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/pipereg_w1.v.out,9,9,6,6,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2206,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/pipereg_w26.v.out,9,59,6,56,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,26,0,0,0,0,0,0,0,0,0,0,0,0,0
2207,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/pipereg_w32.v.out,9,71,6,68,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0
2208,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/pipereg_w5.v.out,9,71,6,68,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0
2209,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/pipereg_w6.v.out,9,71,6,68,0,0,0,4,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,0,0,0,0,0,0,0,0,0,0,0,0,0
2210,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/reg_file.v.out,33,607,24,404,2,320,0,14,0,0,0,0,32,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,76,0,0,0,0,0,0,0,64,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2,0,0,0,0,0
2211,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/register_1bit.v.out,5,5,5,5,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2212,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/signext16.v.out,2,48,2,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2214,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/store_data_translator.v.out,14,149,5,72,0,0,0,11,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2215,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/spree_submodules/zeroer.v.out,4,70,3,38,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2216,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0.v.out,3960,31478,3389,26813,0,0,0,2374,13,0,0,47,18,0,0,33,7,0,0,0,12,0,0,0,0,0,0,0,0,0,64,96,119,16,0,0,105,220,3213,244,0,0,0,0,0,0,0,0,0,0,576,473,0,0,0,0,0,5444,11155,0,0,0,0,0,0,86,0,20,0,0,0,0,0,0,0,0,0,0,0,0
2217,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/combine_res.v.out,13,110,11,88,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,22,38,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2218,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/find_max.v.out,130,949,71,614,0,0,0,105,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,220,0,0,0,0,0,0,0,0,0,0,0,0,315,0,0,0,0,0,0,353,13,0,0,0,0,0,0,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2219,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/lp_fltr.v.out,14,112,12,92,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,49,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2220,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/lp_fltr_v1.v.out,26,174,24,154,0,0,0,14,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,80,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2223,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/my_fifo_1.v.out,6,34,6,34,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2225,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/my_fifo_2.v.out,6,38,6,38,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,27,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2230,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1.v.out,117,773,98,754,0,0,0,109,4,0,0,5,6,0,0,9,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,0,0,0,0,0,51,648,0,0,0,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2231,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/quadintr_10_20.v.out,145,1365,106,1033,0,0,0,130,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,242,90,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,503,424,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2232,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/quadintr_5_20.v.out,185,1760,127,1247,0,0,0,173,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,378,135,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,779,384,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2233,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/scaler.v.out,203,1405,173,1163,0,0,0,114,4,0,0,5,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,232,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,265,456,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2234,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/scl_h_fltr.v.out,92,660,82,544,0,0,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,132,184,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2235,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v.out,85,646,75,530,0,0,0,53,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,116,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,132,248,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2236,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/sh_reg_1.v.out,4,18,4,18,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2237,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/v_fltr_316.v.out,32,186,32,186,0,0,0,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2238,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/v_fltr_496.v.out,88,522,88,522,0,0,0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2239,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_10_20.v.out,245,2827,206,2495,0,0,0,172,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,242,90,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,503,1096,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2240,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision0_submodules/wrapper_qs_intr_5_20.v.out,280,3182,222,2669,0,0,0,215,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,378,135,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,779,1056,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2241,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision1.v.out,4583,40610,3241,28070,0,0,0,2709,798,0,0,61,380,0,0,144,210,0,0,0,0,576,0,0,0,0,0,0,0,0,0,0,482,0,0,0,0,0,4684,384,2432,0,0,0,0,0,2,0,0,0,2740,770,0,0,0,0,0,5063,6215,0,0,0,0,0,0,307,1627,72,0,0,0,0,0,0,0,0,0,0,0,0
2242,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision1_submodules/corr.v.out,13,146,10,98,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2243,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision1_submodules/corr_seq.v.out,17,178,14,130,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,48,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2244,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision1_submodules/my_divider.v.out,53,373,26,122,0,0,0,42,33,0,0,0,6,0,0,4,6,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,4,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,95,4,0,0,0,0,0,0,0,0,0,0,0,0,0,3,45,0,0,0,0,0,0,0,0,0,0,0,0,0
2245,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision1_submodules/my_wrapper_divider.v.out,72,440,38,181,0,0,0,53,33,0,0,0,12,0,0,4,8,0,0,0,0,24,0,0,0,0,0,0,0,0,0,0,10,0,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,97,8,0,0,0,0,0,0,0,0,0,0,0,0,0,5,45,0,0,0,0,0,0,0,0,0,0,0,0,0
2246,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision1_submodules/port_bus_1to0.v.out,120,860,98,757,0,0,0,79,0,0,0,0,7,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,25,0,0,0,0,0,32,0,0,0,0,0,0,0,0,0,0,0,8,51,0,0,0,0,0,0,0,0,0,0,0,0,0,106,324,0,0,0,0,0,0,0,0,0,0,0,0,0
2247,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision1_submodules/port_bus_2to1_1.v.out,94,1052,70,950,0,0,0,85,4,0,0,2,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,21,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,2,84,0,0,0,0,0,1,808,0,0,0,0,0,0,68,1,0,0,0,0,0,0,0,0,0,0,0,0,0
2248,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision1_submodules/sh_reg.v.out,6,34,6,34,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2249,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_10.v.out,267,2592,234,2064,0,0,0,112,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,176,0,352,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,528,544,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2250,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20.v.out,497,4872,434,3864,0,0,0,212,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,336,0,672,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1008,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2251,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision1_submodules/wrapper_corr_5_seq.v.out,176,1644,158,1356,0,0,0,86,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,96,0,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,288,496,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2252,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v.out,165,1172,91,557,0,0,0,122,66,0,0,0,24,0,0,8,16,0,0,0,0,48,0,0,0,0,0,0,0,0,0,0,20,0,0,0,0,0,225,32,0,0,0,0,0,0,0,0,0,0,226,16,0,0,0,0,0,112,32,0,0,0,0,0,0,11,90,0,0,0,0,0,0,0,0,0,0,0,0,0
2253,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_10.v.out,618,5210,437,3452,0,0,0,356,132,0,0,0,48,0,0,16,32,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,626,64,352,0,0,0,0,0,0,0,0,0,452,32,0,0,0,0,0,752,608,0,0,0,0,0,0,22,180,0,0,0,0,0,0,0,0,0,0,0,0,0
2254,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_20.v.out,858,7650,647,5412,0,0,0,456,132,0,0,0,48,0,0,16,32,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,786,64,672,0,0,0,0,0,0,0,0,0,452,32,0,0,0,0,0,1232,1088,0,0,0,0,0,0,22,180,0,0,0,0,0,0,0,0,0,0,0,0,0
2255,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_5_seq.v.out,522,4182,356,2664,0,0,0,330,132,0,0,0,48,0,0,16,32,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,40,0,0,0,0,0,546,64,192,0,0,0,0,0,0,0,0,0,452,32,0,0,0,0,0,512,560,0,0,0,0,0,0,22,180,0,0,0,0,0,0,0,0,0,0,0,0,0
2257,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2.v.out,3134,57735,1969,30601,0,0,0,2314,1,0,0,36,30,0,0,0,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,119,0,0,0,0,0,14078,558,11832,0,0,0,0,0,0,0,0,0,114,172,0,0,0,0,0,9921,9408,0,0,0,0,0,0,6,20,70,0,0,0,0,0,0,0,0,0,0,0,0
2261,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f1.v.out,24,451,11,212,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,120,0,119,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,155,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2262,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f2.v.out,22,417,11,212,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,120,0,83,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,135,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2263,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/fltr_compute_f3.v.out,22,414,11,212,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,94,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,130,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2264,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/fltr_compute_h1.v.out,22,414,11,212,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,102,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,138,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2266,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/fltr_compute_h3.v.out,22,414,11,212,0,0,0,19,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,100,0,96,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,132,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2267,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/fltr_compute_h4.v.out,24,451,11,212,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,120,0,107,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,143,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2268,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/h_fltr.v.out,256,5604,156,2643,0,0,0,197,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1549,93,1288,0,0,0,0,0,0,0,0,0,7,0,0,0,0,0,0,646,1260,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2269,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/my_fir_f1.v.out,25,560,11,143,0,0,0,22,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,192,0,224,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,124,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2270,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/my_fir_f2.v.out,23,496,11,143,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,192,0,158,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,124,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2271,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/my_fir_f3.v.out,23,496,11,143,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,184,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,124,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2272,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/my_fir_h1.v.out,23,496,11,143,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,192,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,124,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2274,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/my_fir_h3.v.out,23,496,11,143,0,0,0,20,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,160,0,186,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,1,124,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2276,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/port_bus_2to1.v.out,86,1034,65,948,0,0,0,58,0,0,0,0,2,0,0,0,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,45,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,71,0,0,0,0,0,134,404,0,0,0,0,0,0,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2277,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/steer_fltr.v.out,51,1363,37,937,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,333,93,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,543,196,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2278,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v.out,218,3402,137,1908,0,0,0,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,780,0,684,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,968,168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2281,/home/zhigang/raw_data/designs_width/vtr_designs/verilog/stereovision3.v.out,266,641,33,181,0,0,0,256,32,0,0,0,221,0,0,10,7,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,688,2,0,0,0,0,96,0,0,0,0,0,0,0,0,0,0,0,148,22,0,0,0,0,0,9,99,0,0,0,0,0,0,5,18,0,22,0,0,0,0,0,0,0,0,0,0,0
