\documentclass[12pt,oneside]{book}
\include{macros/style}
\include{macros/use_packages}
\usepackage{cite}
\usepackage[acronym]{glossaries}
\usepackage{nomencl}
%\loadglsentries{Utils/Glossary}
\makenomenclature
\renewcommand{\nomname}{List of Symbols}

\newcommand{\Xilinx}{\textit{Xilinx}}
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%To compile glossary and acronyms run following sequence under Tools
%Commands -> pdfLatex
%User -> MakeGlossaries
%Commands -> Make Index
%Commands -> pdfLatex
%Build
%%%%%%%%%%%%%%%%%%%%%%%%Acronyms%%%%%%%%%%%%%%%%%%%%%%%%%
\newacronym{FPGA}{FPGA}{Field Programmable Gate-Array}
\newacronym{FPGAs}{FPGA}{Field Programmable Gate-Arrays}
\newacronym{ASIC}{ASIC}{Application Specific Integrated Circuit}
\newacronym{HDL}{HDL}{Hardware Description Language}
\newacronym{ISE}{ISE}{Integrated Synthesis Environment}
\newacronym{IOB}{IOB}{Input-Output Blocks}
\newacronym{CLB}{CLB}{Configurable Logic Block}
\newacronym{LUT}{LUT}{Look-up Table}
\newacronym{IR}{IR}{Interconnect Resources}
\newacronym{SM}{SM}{Switching Matrix}
\newacronym{PIP}{PIP}{Programmable-Interconnect-Points}
\newacronym{XDL}{XDL}{\Xilinx Design Language}
\newacronym{RDB}{RDB}{Readback File}
\newacronym{MSD}{MSD}{The mask file used to hide undesirable configuration information}
\newacronym{DFF}{DFF}{D Flip-Flop}
\newacronym{TCL}{TCL}{Tool Command Line}
\newacronym{JTAG}{JTAG}{Joint Test Action Group}
\newacronym{SRL}{SRL}{Shift Right Left Module}
\newacronym{RAM}{RAM}{Random Access Memory}
\newacronym{LL}{LL}{Logic Allocation File}
\newacronym{RBB}{RBB}{Repeatable Building Blocks}
\newacronym{RBA}{RBA}{Readback ASCII}
\newacronym{RTL}{RTL}{Registry Transfer Level}
\newacronym{TV}{TV}{Test Vectors}
\newacronym{XOR}{XOR}{Exclusive OR}
\newacronym{XNOR}{XNOR}{Exclusive NOR}
\newacronym{UUT}{UUT}{Unit Under Test}
\newacronym{PROM}{PROM}{Programmable Read-Only Memory}
\newacronym{GUI}{GUI}{Graphical User-Interface}
\newacronym{EDIF}{EDIF}{Electronic Data Interchange Format}
\newacronym{NCF}{NCF}{Netlist Constraints File}
\newacronym{UI}{UI}{User-Interface}
\newacronym{DCM}{DCM}{Digital Clock Managers}
\newacronym{ROM}{ROM}{Read-Only Memory}
\newacronym{BEL}{BEL}{Basic Element}
\newacronym{UCF}{UCF}{User Constraint File}
\newacronym{API}{API}{Application Programming Interface}
\newacronym{IO}{IO}{Input-Output}
\newacronym{BRAM}{BRAM}{Block RAM}
\newacronym{SRAM}{SRAM}{Static RAM}
\newacronym{CMD}{CMD}{Command Register}
\newacronym{WCFG}{WCFG}{CMD Write Packet Data}
\newacronym{MSK}{MSK}{Readback Mask File}
\newacronym{appName}{\textit{F-TRAP}}{\acrshort{FPGA} Trojan Recognition and Parsing}
\newacronym{FLR}{FLR}{Frame Length Register}
\newacronym{IC}{IC}{Integrated Circuit}
\newacronym{ICs}{IC}{Integrated Circuits}
\newacronym{PLD}{PLD}{Programmable Logic Device}
\newacronym{PLDs}{PLD}{Programmable Logic Devices}
\newacronym{ERAI}{ERAI}{Electronic Resellers Association International}
%%%%%%%%%%%%%%%%%%%%%%%%Glossary Entries%%%%%%%%%%%%%%%%%
\newglossaryentry{log}{name={log},description={A log file generated by XST}}
\newglossaryentry{Bitstream}{name={Bitstream},description={The sequence of one and zeroes which makes up the configuration data}}
\newglossaryentry{Bit}{name={Bit},description={The binary file containing the configuration data for the implementation}}
\newglossaryentry{Vivado}{name={Vivado},description={The Integrated Development Environment Used Exclusively for 7-series FPGAs}}
\newglossaryentry{Xilinx}{name={\Xilinx},description={The largest producer of FPGAs used exclusively for this proposal}}
\newglossaryentry{Readback}{name={Readback},description={A feature in all \Xilinx FPGAs where by the current state of the \gls{gateArray} is stored in the configuration memory to be read by the user via the JTAG port}}
\newglossaryentry{SelectMap}{name={SelectMap},description={A \Xilinx device configuration mode which allows for the programming of multiple devices in parallel}}
\newglossaryentry{golden}{name={Golden},description={The clean, untampered version of the synthesis files generated by XST}}
\newglossaryentry{target}{name={Target},description={The generated files from devices received from the third-party fabrication house}}
\newglossaryentry{Library}{name={\textit{Library}},description={The list of absolute addresses for all components in a \gls{gateArray}}}
\newglossaryentry{NGC}{name={NGC},description={The NGC file is a netlist that contains both logical design data and constraints. The NGC file takes the place of both \acrfull{EDIF} and \acrfull{NCF} files}}
\newglossaryentry{Plan Ahead}{name={Plan Ahead},description={Software provided by \Xilinx for RTL to bitstream design flow management}}
\newglossaryentry{RAM16}{name={RAM16},description={\acrshort{LUT} used as a 16x1 memory unit}}
\newglossaryentry{SRL16}{name={SRL16},description={\acrshort{LUT} used as a 16-bit shift register}}
\newglossaryentry{SLICEM}{name={SLICEM},description={A component of a \acrshort{CLB} in the Spartan-3E family of \acrshort{FPGA}s capable of both logic and memory functions}}
\newglossaryentry{SLICEL}{name={SLICEL},description={A component of a \acrshort{CLB} in the Spartan-3E family of \acrshort{FPGA}s capable of only logic functions}}
\newglossaryentry{sch2hdl}{name={sch2hdl},description={A \gls{Xilinx} tool used to convert schematic designs to \gls{HDL}}}
\newglossaryentry{XST}{name={XST},description={\gls{Xilinx} Synthesis Tools}}
\newglossaryentry{ngdbuild}{name={ngdbuild},description={A \gls{Xilinx} tool used to build a NETLIST}}
\newglossaryentry{MAP}{name={MAP},description={A \gls{Xilinx} tool used to calculate the optimal routing map for the implementation fo the design}}
\newglossaryentry{PAR}{name={PAR},description={A \gls{Xilinx} tool used to place and route the design in the specific device}}
\newglossaryentry{trce}{name={trce},description={A \gls{Xilinx} tool used to perform timing of routing traces}}
\newglossaryentry{Bitgen}{name={Bitgen},description={A \gls{Xilinx} tool used to generate the final configuration \gls{Bitstream}}}
\newglossaryentry{thread}{name={thread},description={The smallest sequence of programmed instructions that can be managed independently by a scheduler, which is typically a part of the operating system.}}
\newglossaryentry{Group}{name={Group},description={A collection of columns of 1-bit wide components in an FPGA}}
\newglossaryentry{FragementMatrix}{name={Fragement Matrix},description={A conceptual interpretation of the architecture of an FPGA where by it is imagined as a matrix of 1-bit configurable components}}
\newglossaryentry{QT}{name={QT},description={ a cross-platform application framework that is widely used for developing application software that can be run on various software and hardware platforms. It provides easy to use \acrshort{UI} design tools and features used for this project.~\cite{QT}}}
\newglossaryentry{Boost}{name={Boost},description={ a set of libraries for the C++ programming language that provide support for tasks and structures such as linear algebra, pseudorandom number generation, multithreading, image processing, regular expressions, and unit testing.~\cite{boostLibrary}}}
\newglossaryentry{winAPI}{name={Windows \gls{API}},description={Windows API or WinAPI is a core set of Microsoft's \acrshort{API}s available within the Windows Operating System. It provides basic \acrshort{UI}, Environment handling, data access and storage utilities and more.~\cite{windowsAPI}}}
\newglossaryentry{Fragment}{name={Fragment},description={A 1-bit configurable component of an FPGA. Fragments do not exist however they are used as a conceptual aid to improve understanding of configuration process.}}
\newglossaryentry{gateArray}{name={Gate Array},description={The primary structure of an \gls{FPGA} device. Composed of a regular arrangement of logic gates.}}
\makeglossaries


\begin{document}

% Front Matter
\input frontmatter/fm

\newpage

	\include{chapters/1/chapter_intro}
	\include{chapters/2/chapter_HardwareTrojans}
	\include{chapters/3/chapter_AutomatedDetection}
	\include{chapters/4/chapter_Implementation}
	\include{chapters/5/chapter_Website}
	\include{chapters/6/chapter_conclusion}
	\appendix
	\include{chapters/appendix/chapter_app}

% The style of bibliography exemplified here is the "plain",
% normally used in science theses. This is shown
% by the entry {plain} below. Substitute the
% appropriate bibliography style. See also the
% PDF file "InformationOnBibliographyStyles" in this
% directory for more choices.

% The Bibliography file is a BibTex file named
% UVicThesis.bib and called below

	\TOCadd{Bibliography}
	\bibliographystyle{plain}
	%\bibliographystyle{./IEEEtran}
	\bibliography{UvicThesis}

\end{document}
