

================================================================
== Vivado HLS Report for 'counterip'
================================================================
* Date:           Thu Feb  8 16:40:34 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        counterip
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.04|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- counterip_label0  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (!tmp_3)
	3  / (tmp_3)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

 <State 1> : 3.04ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %data_out_data_V), !map !59"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %data_out_keep_V), !map !63"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %data_out_strb_V), !map !67"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out_user_V), !map !71"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out_last_V), !map !75"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out_id_V), !map !79"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %data_out_dest_V), !map !83"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %beats), !map !87"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %start_V), !map !93"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @counterip_str) nounwind"
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%start_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %start_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%beats_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %beats)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %start_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../ccall/hls/incr_des/incr_des.cpp:10]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %beats, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../ccall/hls/incr_des/incr_des.cpp:11]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../ccall/hls/incr_des/incr_des.cpp:12]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_out_data_V, i4* %data_out_keep_V, i4* %data_out_strb_V, i1* %data_out_user_V, i1* %data_out_last_V, i1* %data_out_id_V, i1* %data_out_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../../ccall/hls/incr_des/incr_des.cpp:13]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rhs_V = sext i32 %beats_read to i34" [../../ccall/hls/incr_des/incr_des.cpp:21]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lhs_V = zext i32 %start_V_read to i34" [../../ccall/hls/incr_des/incr_des.cpp:21]
ST_1 : Operation 24 [1/1] (1.01ns)   --->   "%r_V = add nsw i34 %lhs_V, %rhs_V" [../../ccall/hls/incr_des/incr_des.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.02ns)   --->   "%r_V_1 = add i34 %r_V, -1" [../../ccall/hls/incr_des/incr_des.cpp:25]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.65ns)   --->   "br label %1" [../../ccall/hls/incr_des/incr_des.cpp:21]

 <State 2> : 1.44ns
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%val_assign = phi i32 [ %start_V_read, %0 ], [ %i, %2 ]"
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i32 %val_assign to i34" [../../ccall/hls/incr_des/incr_des.cpp:21]
ST_2 : Operation 29 [1/1] (1.02ns)   --->   "%tmp_3 = icmp slt i34 %tmp_1_cast, %r_V" [../../ccall/hls/incr_des/incr_des.cpp:21]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %2, label %3" [../../ccall/hls/incr_des/incr_des.cpp:21]
ST_2 : Operation 31 [1/1] (1.02ns)   --->   "%val_assign_1 = icmp eq i34 %tmp_1_cast, %r_V_1" [../../ccall/hls/incr_des/incr_des.cpp:25]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.01ns)   --->   "%i = add nsw i32 %val_assign, 1" [../../ccall/hls/incr_des/incr_des.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 0.00ns
ST_3 : Operation 33 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %data_out_data_V, i4* %data_out_keep_V, i4* %data_out_strb_V, i1* %data_out_user_V, i1* %data_out_last_V, i1* %data_out_id_V, i1* %data_out_dest_V, i32 %val_assign, i4 -1, i4 0, i1 false, i1 %val_assign_1, i1 false, i1 false)" [../../ccall/hls/incr_des/incr_des.cpp:21]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str5) nounwind" [../../ccall/hls/incr_des/incr_des.cpp:21]
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str5)" [../../ccall/hls/incr_des/incr_des.cpp:21]
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../../ccall/hls/incr_des/incr_des.cpp:22]
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %data_out_data_V, i4* %data_out_keep_V, i4* %data_out_strb_V, i1* %data_out_user_V, i1* %data_out_last_V, i1* %data_out_id_V, i1* %data_out_dest_V, i32 %val_assign, i4 -1, i4 0, i1 false, i1 %val_assign_1, i1 false, i1 false)" [../../ccall/hls/incr_des/incr_des.cpp:21]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str5, i32 %tmp_2)" [../../ccall/hls/incr_des/incr_des.cpp:33]
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [../../ccall/hls/incr_des/incr_des.cpp:21]

 <State 5> : 0.00ns
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [../../ccall/hls/incr_des/incr_des.cpp:35]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.04ns
The critical path consists of the following:
	s_axi read on port 'start_V' [20]  (1 ns)
	'add' operation ('r.V', ../../ccall/hls/incr_des/incr_des.cpp:21) [28]  (1.02 ns)
	'add' operation ('r.V', ../../ccall/hls/incr_des/incr_des.cpp:25) [29]  (1.02 ns)

 <State 2>: 1.44ns
The critical path consists of the following:
	'icmp' operation ('tmp_3', ../../ccall/hls/incr_des/incr_des.cpp:21) [34]  (1.02 ns)
	blocking operation 0.422 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
