

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Mon Apr 26 21:13:38 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.687 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   23|   23|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.68>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_9" [dfg_199.c:7]   --->   Operation 24 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_5" [dfg_199.c:7]   --->   Operation 25 'read' 'p_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i16 %p_5_read" [dfg_199.c:17]   --->   Operation 26 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i16 %p_5_read" [dfg_199.c:17]   --->   Operation 27 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.07ns)   --->   "%add_ln18 = add i17 %zext_ln17_1, i17 721" [dfg_199.c:18]   --->   Operation 28 'add' 'add_ln18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [19/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 29 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i16 %p_5_read" [dfg_199.c:17]   --->   Operation 30 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.55ns)   --->   "%add_ln20 = add i32 %p_9_read, i32 480" [dfg_199.c:20]   --->   Operation 31 'add' 'add_ln20' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [21/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 32 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 33 [18/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 33 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [20/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 34 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 35 [17/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 35 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [19/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 36 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 37 [16/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 37 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [18/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 38 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 39 [15/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 39 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [17/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 40 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 41 [14/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 41 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [16/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 42 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 43 [13/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 43 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [15/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 44 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 45 [12/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 45 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 46 [14/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 46 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.75>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%p_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_11" [dfg_199.c:7]   --->   Operation 47 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [11/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 48 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [13/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 49 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i16 %p_11_read" [dfg_199.c:21]   --->   Operation 50 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (2.07ns)   --->   "%sub_ln21 = sub i17 830, i17 %sext_ln21" [dfg_199.c:21]   --->   Operation 51 'sub' 'sub_ln21' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 52 [14/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 52 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 53 [10/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 53 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 54 [12/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 54 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 55 [13/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 55 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 56 [9/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 56 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 57 [11/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 57 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [12/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 58 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 59 [8/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 59 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 60 [10/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 60 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 61 [11/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 61 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 62 [7/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 62 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 63 [9/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 63 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 64 [10/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 64 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 65 [6/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 65 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 66 [8/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 66 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 67 [9/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 67 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 68 [5/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 68 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 69 [7/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 69 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 70 [8/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 70 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 71 [4/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 71 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 72 [6/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 72 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 73 [7/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 73 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 74 [3/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 74 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 75 [5/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 75 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 76 [6/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 76 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 77 [2/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 77 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 78 [4/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 78 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 79 [5/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 79 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.67>
ST_19 : Operation 80 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:7]   --->   Operation 80 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 81 [1/19] (3.68ns)   --->   "%udiv_ln18 = udiv i17 14899, i17 %add_ln18" [dfg_199.c:18]   --->   Operation 81 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i64 %p_read" [dfg_199.c:17]   --->   Operation 82 'trunc' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = trunc i8 %udiv_ln18" [dfg_199.c:17]   --->   Operation 83 'trunc' 'trunc_ln17_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 84 [1/1] (1.91ns)   --->   "%add_ln17 = add i8 %trunc_ln17_1, i8 %trunc_ln17" [dfg_199.c:17]   --->   Operation 84 'add' 'add_ln17' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 85 [1/1] (0.99ns)   --->   "%or_ln20 = or i8 %add_ln17, i8 %trunc_ln17_2" [dfg_199.c:20]   --->   Operation 85 'or' 'or_ln20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 86 [3/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 86 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 87 [4/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 87 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 88 [2/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 88 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 89 [3/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 89 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 90 [1/21] (4.13ns)   --->   "%sdiv_ln19 = sdiv i32 %zext_ln17, i32 %add_ln20" [dfg_199.c:19]   --->   Operation 90 'sdiv' 'sdiv_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 6> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 91 [2/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 91 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.44>
ST_22 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i6 %sdiv_ln19" [dfg_199.c:20]   --->   Operation 92 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %trunc_ln20" [dfg_199.c:18]   --->   Operation 93 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (4.44ns)   --->   "%lshr_ln18 = lshr i64 4294949774, i64 %zext_ln18" [dfg_199.c:18]   --->   Operation 94 'lshr' 'lshr_ln18' <Predicate = true> <Delay = 4.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i64 %lshr_ln18" [dfg_199.c:18]   --->   Operation 95 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/14] (3.68ns)   --->   "%sdiv_ln21 = sdiv i17 255, i17 %sub_ln21" [dfg_199.c:21]   --->   Operation 96 'sdiv' 'sdiv_ln21' <Predicate = true> <Delay = 3.68> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 8> <Delay = 3.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.66>
ST_23 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 98 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 98 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_5"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_9"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_11"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_15"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln20 = sub i8 %or_ln20, i8 %trunc_ln18" [dfg_199.c:20]   --->   Operation 109 'sub' 'sub_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = trunc i8 %sdiv_ln21" [dfg_199.c:20]   --->   Operation 110 'trunc' 'trunc_ln20_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 111 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%v = add i8 %sub_ln20, i8 %trunc_ln20_1" [dfg_199.c:17]   --->   Operation 111 'add' 'v' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_23 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i8 %v" [dfg_199.c:22]   --->   Operation 112 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i32 %sext_ln22" [dfg_199.c:23]   --->   Operation 113 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.69ns
The critical path consists of the following:
	wire read on port 'p_9' (dfg_199.c:7) [19]  (0 ns)
	'add' operation ('add_ln20', dfg_199.c:20) [31]  (2.55 ns)
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 2>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 3>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 4>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 5>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 6>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 7>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 8>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 9>: 5.76ns
The critical path consists of the following:
	wire read on port 'p_11' (dfg_199.c:7) [18]  (0 ns)
	'sub' operation ('sub_ln21', dfg_199.c:21) [39]  (2.08 ns)
	'sdiv' operation ('sdiv_ln21', dfg_199.c:21) [40]  (3.68 ns)

 <State 10>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 11>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 12>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 13>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 14>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 15>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 16>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 17>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 18>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 19>: 4.67ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln18', dfg_199.c:18) [25]  (3.68 ns)
	'or' operation ('or_ln20', dfg_199.c:20) [30]  (0.99 ns)

 <State 20>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 21>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln19', dfg_199.c:19) [32]  (4.13 ns)

 <State 22>: 4.45ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln18', dfg_199.c:18) [35]  (4.45 ns)

 <State 23>: 3.67ns
The critical path consists of the following:
	'sub' operation ('sub_ln20', dfg_199.c:20) [37]  (0 ns)
	'add' operation ('v', dfg_199.c:17) [42]  (3.67 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
