# Icicle Kit eMMC Libero design

source ./script_support/TCL_PARAMETERS_BASE_DESIGN.tcl

if { $::argc > 0 } {
    set i 1
    foreach arg $::argv {
		set temp [split $arg ":"]
		puts "Setting parameter [lindex $temp 0] to [lindex $temp 1]"
		set [lindex $temp 0] "[lindex $temp 0]:[lindex $temp 1]"
        incr i
    }
} else {
    puts "no command line argument passed"
}

set install_loc [defvar_get -name ACTEL_SW_DIR]
set mss_config_loc "$install_loc/bin64/pfsoc_mss"
set local_dir [pwd]
set FAB_CCC_param "$DLL_CLK_0_BANKCLK_EN $DLL_CLK_0_DEDICATED_EN $DLL_CLK_0_FABCLK_EN $DLL_CLK_1_BANKCLK_EN $DLL_CLK_1_DEDICATED_EN $DLL_CLK_1_FABCLK_EN $DLL_CLK_P_EN $DLL_CLK_P_OPTIONS_EN $DLL_CLK_REF_OPTION $DLL_CLK_REF_OPTIONS_EN $DLL_CLK_S_EN $DLL_CLK_S_OPTION $DLL_CLK_S_OPTIONS_EN $DLL_DELAY4 $DLL_DYNAMIC_CODE_EN $DLL_DYNAMIC_RECONFIG_INTERFACE_EN $DLL_EXPORT_PWRDWN $DLL_FB_CLK $DLL_FB_EN $DLL_FINE_PHASE_CODE $DLL_IN $DLL_JITTER $DLL_MODE $DLL_ONLY_EN $DLL_OUT_0 $DLL_OUT_1 $DLL_PRIM_PHASE $DLL_PRIM_PHASE_CODE $DLL_SEC_PHASE $DLL_SEC_PHASE_CODE $DLL_SELECTED_IN $FF_REQUIRES_LOCK_EN_0 $GL0_0_BANKCLK_USED $GL0_0_BYPASS $GL0_0_BYPASS_EN $GL0_0_DEDICATED_USED $GL0_0_DIV $GL0_0_DIVSTART $GL0_0_DYNAMIC_PH $GL0_0_EXPOSE_EN $GL0_0_FABCLK_GATED_USED $GL0_0_FABCLK_USED $GL0_0_FREQ_SEL $GL0_0_IS_USED $GL0_0_OUT_FREQ $GL0_0_PHASE_INDEX $GL0_0_PHASE_SEL $GL0_0_PLL_PHASE $GL0_1_BANKCLK_USED $GL0_1_BYPASS $GL0_1_BYPASS_EN $GL0_1_DEDICATED_USED $GL0_1_DIV $GL0_1_DIVSTART $GL0_1_DYNAMIC_PH $GL0_1_EXPOSE_EN $GL0_1_FABCLK_USED $GL0_1_FREQ_SEL $GL0_1_IS_USED $GL0_1_OUT_FREQ $GL0_1_PHASE_INDEX $GL0_1_PHASE_SEL $GL0_1_PLL_PHASE $GL1_0_BANKCLK_USED $GL1_0_BYPASS $GL1_0_BYPASS_EN $GL1_0_DEDICATED_USED $GL1_0_DIV $GL1_0_DIVSTART $GL1_0_DYNAMIC_PH $GL1_0_EXPOSE_EN $GL1_0_FABCLK_GATED_USED $GL1_0_FABCLK_USED $GL1_0_FREQ_SEL $GL1_0_IS_USED $GL1_0_OUT_FREQ $GL1_0_PHASE_INDEX $GL1_0_PHASE_SEL $GL1_0_PLL_PHASE $GL1_1_BANKCLK_USED $GL1_1_BYPASS $GL1_1_BYPASS_EN $GL1_1_DEDICATED_USED $GL1_1_DIV $GL1_1_DIVSTART $GL1_1_DYNAMIC_PH $GL1_1_EXPOSE_EN $GL1_1_FABCLK_USED $GL1_1_FREQ_SEL $GL1_1_IS_USED $GL1_1_OUT_FREQ $GL1_1_PHASE_INDEX $GL1_1_PHASE_SEL $GL1_1_PLL_PHASE $GL2_0_BANKCLK_USED $GL2_0_BYPASS $GL2_0_BYPASS_EN $GL2_0_DEDICATED_USED $GL2_0_DIV $GL2_0_DIVSTART $GL2_0_DYNAMIC_PH $GL2_0_EXPOSE_EN $GL2_0_FABCLK_GATED_USED $GL2_0_FABCLK_USED $GL2_0_FREQ_SEL $GL2_0_IS_USED $GL2_0_OUT_FREQ $GL2_0_PHASE_INDEX $GL2_0_PHASE_SEL $GL2_0_PLL_PHASE $GL2_1_BANKCLK_USED $GL2_1_BYPASS $GL2_1_BYPASS_EN $GL2_1_DEDICATED_USED $GL2_1_DIV $GL2_1_DIVSTART $GL2_1_DYNAMIC_PH $GL2_1_EXPOSE_EN $GL2_1_FABCLK_USED $GL2_1_FREQ_SEL $GL2_1_IS_USED $GL2_1_OUT_FREQ $GL2_1_PHASE_INDEX $GL2_1_PHASE_SEL $GL2_1_PLL_PHASE $GL3_0_BANKCLK_USED $GL3_0_BYPASS $GL3_0_BYPASS_EN $GL3_0_DEDICATED_USED $GL3_0_DIV $GL3_0_DIVSTART $GL3_0_DYNAMIC_PH $GL3_0_EXPOSE_EN $GL3_0_FABCLK_GATED_USED $GL3_0_FABCLK_USED $GL3_0_FREQ_SEL $GL3_0_IS_USED $GL3_0_OUT_FREQ $GL3_0_PHASE_INDEX $GL3_0_PHASE_SEL $GL3_0_PLL_PHASE $GL3_1_BANKCLK_USED $GL3_1_BYPASS $GL3_1_BYPASS_EN $GL3_1_DEDICATED_USED $GL3_1_DIV $GL3_1_DIVSTART $GL3_1_DYNAMIC_PH $GL3_1_EXPOSE_EN $GL3_1_FABCLK_USED $GL3_1_FREQ_SEL $GL3_1_IS_USED $GL3_1_OUT_FREQ $GL3_1_PHASE_INDEX $GL3_1_PHASE_SEL $GL3_1_PLL_PHASE $PLL_ALLOW_CCC_EXT_FB $PLL_BANDWIDTH_0 $PLL_BANDWIDTH_1 $PLL_BYPASS_GO_B_0 $PLL_BYPASS_GO_B_1 $PLL_BYPASS_POST_0 $PLL_BYPASS_POST_0_0 $PLL_BYPASS_POST_0_1 $PLL_BYPASS_POST_0_2 $PLL_BYPASS_POST_0_3 $PLL_BYPASS_POST_1 $PLL_BYPASS_POST_1_0 $PLL_BYPASS_POST_1_1 $PLL_BYPASS_POST_1_2 $PLL_BYPASS_POST_1_3 $PLL_BYPASS_PRE_0 $PLL_BYPASS_PRE_0_0 $PLL_BYPASS_PRE_0_1 $PLL_BYPASS_PRE_0_2 $PLL_BYPASS_PRE_0_3 $PLL_BYPASS_PRE_1 $PLL_BYPASS_PRE_1_0 $PLL_BYPASS_PRE_1_1 $PLL_BYPASS_PRE_1_2 $PLL_BYPASS_PRE_1_3 $PLL_BYPASS_SEL_0 $PLL_BYPASS_SEL_0_0 $PLL_BYPASS_SEL_0_1 $PLL_BYPASS_SEL_0_2 $PLL_BYPASS_SEL_0_3 $PLL_BYPASS_SEL_1 $PLL_BYPASS_SEL_1_0 $PLL_BYPASS_SEL_1_1 $PLL_BYPASS_SEL_1_2 $PLL_BYPASS_SEL_1_3 $PLL_DELAY_LINE_REF_FB_0 $PLL_DELAY_LINE_REF_FB_1 $PLL_DELAY_LINE_USED_0 $PLL_DELAY_LINE_USED_1 $PLL_DELAY_STEPS_0 $PLL_DELAY_STEPS_1 $PLL_DLL_CASCADED_EN $PLL_DYNAMIC_CONTROL_EN_0 $PLL_DYNAMIC_CONTROL_EN_1 $PLL_DYNAMIC_RECONFIG_INTERFACE_EN_0 $PLL_DYNAMIC_RECONFIG_INTERFACE_EN_1 $PLL_EXPORT_PWRDWN $PLL_EXT_MAX_ADDR_0 $PLL_EXT_MAX_ADDR_1 $PLL_EXT_WAVE_SEL_0 $PLL_EXT_WAVE_SEL_1 $PLL_FB_CLK_0 $PLL_FB_CLK_1 $PLL_FEEDBACK_MODE_0 $PLL_FEEDBACK_MODE_1 $PLL_IN_FREQ_0 $PLL_IN_FREQ_1 $PLL_INT_MODE_EN_0 $PLL_INT_MODE_EN_1 $PLL_LOCK_COUNT_0 $PLL_LOCK_COUNT_1 $PLL_LP_REQUIRES_LOCK_EN_0 $PLL_LP_REQUIRES_LOCK_EN_1 $PLL_PLL_CASCADED_EN $PLL_PLL_CASCADED_SELECTED_CLK $PLL_POSTDIVIDERADDSOFTLOGIC_0 $PLL_REF_CLK_SEL_0 $PLL_REF_CLK_SEL_1 $PLL_REFDIV_0 $PLL_REFDIV_1 $PLL_SPREAD_MODE_0 $PLL_SPREAD_MODE_1 $PLL_SSM_DEPTH_0 $PLL_SSM_DEPTH_1 $PLL_SSM_DIVVAL_0 $PLL_SSM_DIVVAL_1 $PLL_SSM_FREQ_0 $PLL_SSM_FREQ_1 $PLL_SSM_RAND_PATTERN_0 $PLL_SSM_RAND_PATTERN_1 $PLL_SSMD_EN_0 $PLL_SSMD_EN_1 $PLL_SYNC_CORNER_PLL $PLL_SYNC_EN $PLL_VCO_MODE_0 $PLL_VCO_MODE_1 "
set FAB_OSC_param "$RCOSC_2MHZ_CLK_DIV_EN $RCOSC_2MHZ_GL_EN $RCOSC_2MHZ_NGMUX_EN $RCOSC_160MHZ_CLK_DIV_EN $RCOSC_160MHZ_GL_EN $RCOSC_160MHZ_NGMUX_EN "
set INIT_MONITOR_param "$BANK_0_CALIB_STATUS_ENABLED $BANK_0_CALIB_STATUS_SIMULATION_DELAY $BANK_0_VDDI_STATUS_ENABLED $BANK_0_VDDI_STATUS_SIMULATION_DELAY $BANK_1_CALIB_STATUS_ENABLED $BANK_1_CALIB_STATUS_SIMULATION_DELAY $BANK_1_VDDI_STATUS_ENABLED $BANK_1_VDDI_STATUS_SIMULATION_DELAY $BANK_7_CALIB_STATUS_ENABLED $BANK_7_CALIB_STATUS_SIMULATION_DELAY $BANK_7_VDDI_STATUS_ENABLED $BANK_7_VDDI_STATUS_SIMULATION_DELAY $BANK_8_CALIB_STATUS_ENABLED $BANK_8_CALIB_STATUS_SIMULATION_DELAY $BANK_8_VDDI_STATUS_ENABLED $BANK_8_VDDI_STATUS_SIMULATION_DELAY $BANK_9_CALIB_STATUS_ENABLED $BANK_9_CALIB_STATUS_SIMULATION_DELAY $BANK_9_VDDI_STATUS_ENABLED $BANK_9_VDDI_STATUS_SIMULATION_DELAY $DEVICE_INIT_DONE_SIMULATION_DELAY $FABRIC_POR_N_SIMULATION_DELAY $PCIE_INIT_DONE_SIMULATION_DELAY $SHOW_BANK_0_CALIB_STATUS_ENABLED $SHOW_BANK_0_VDDI_STATUS_ENABLED $SHOW_BANK_1_CALIB_STATUS_ENABLED $SHOW_BANK_1_VDDI_STATUS_ENABLED $SHOW_BANK_7_CALIB_STATUS_ENABLED $SHOW_BANK_7_VDDI_STATUS_ENABLED $SHOW_BANK_8_CALIB_STATUS_ENABLED $SHOW_BANK_8_VDDI_STATUS_ENABLED $SHOW_BANK_9_CALIB_STATUS_ENABLED $SHOW_BANK_9_VDDI_STATUS_ENABLED $SRAM_INIT_DONE_SIMULATION_DELAY $USRAM_INIT_DONE_SIMULATION_DELAY "
set PCIE_AXI_0_param "$ADDR_WIDTH $CROSSBAR_MODE $DATA_WIDTH $DWC_ADDR_FIFO_DEPTH_CEILING $ID_WIDTH $MASTER0_CHAN_RS $MASTER0_CLOCK_DOMAIN_CROSSING $MASTER0_DATA_WIDTH $MASTER0_DWC_DATA_FIFO_DEPTH $MASTER0_READ_INTERLEAVE $MASTER0_READ_SLAVE0 $MASTER0_READ_SLAVE1 $MASTER0_READ_SLAVE2 $MASTER0_READ_SLAVE3 $MASTER0_READ_SLAVE4 $MASTER0_READ_SLAVE5 $MASTER0_READ_SLAVE6 $MASTER0_READ_SLAVE7 $MASTER0_READ_SLAVE8 $MASTER0_READ_SLAVE9 $MASTER0_READ_SLAVE10 $MASTER0_READ_SLAVE11 $MASTER0_READ_SLAVE12 $MASTER0_READ_SLAVE13 $MASTER0_READ_SLAVE14 $MASTER0_READ_SLAVE15 $MASTER0_READ_SLAVE16 $MASTER0_READ_SLAVE17 $MASTER0_READ_SLAVE18 $MASTER0_READ_SLAVE19 $MASTER0_READ_SLAVE20 $MASTER0_READ_SLAVE21 $MASTER0_READ_SLAVE22 $MASTER0_READ_SLAVE23 $MASTER0_READ_SLAVE24 $MASTER0_READ_SLAVE25 $MASTER0_READ_SLAVE26 $MASTER0_READ_SLAVE27 $MASTER0_READ_SLAVE28 $MASTER0_READ_SLAVE29 $MASTER0_READ_SLAVE30 $MASTER0_READ_SLAVE31 $MASTER0_TYPE $MASTER0_WRITE_SLAVE0 $MASTER0_WRITE_SLAVE1 $MASTER0_WRITE_SLAVE2 $MASTER0_WRITE_SLAVE3 $MASTER0_WRITE_SLAVE4 $MASTER0_WRITE_SLAVE5 $MASTER0_WRITE_SLAVE6 $MASTER0_WRITE_SLAVE7 $MASTER0_WRITE_SLAVE8 $MASTER0_WRITE_SLAVE9 $MASTER0_WRITE_SLAVE10 $MASTER0_WRITE_SLAVE11 $MASTER0_WRITE_SLAVE12 $MASTER0_WRITE_SLAVE13 $MASTER0_WRITE_SLAVE14 $MASTER0_WRITE_SLAVE15 $MASTER0_WRITE_SLAVE16 $MASTER0_WRITE_SLAVE17 $MASTER0_WRITE_SLAVE18 $MASTER0_WRITE_SLAVE19 $MASTER0_WRITE_SLAVE20 $MASTER0_WRITE_SLAVE21 $MASTER0_WRITE_SLAVE22 $MASTER0_WRITE_SLAVE23 $MASTER0_WRITE_SLAVE24 $MASTER0_WRITE_SLAVE25 $MASTER0_WRITE_SLAVE26 $MASTER0_WRITE_SLAVE27 $MASTER0_WRITE_SLAVE28 $MASTER0_WRITE_SLAVE29 $MASTER0_WRITE_SLAVE30 $MASTER0_WRITE_SLAVE31 $MASTER1_CHAN_RS $MASTER1_CLOCK_DOMAIN_CROSSING $MASTER1_DATA_WIDTH $MASTER1_DWC_DATA_FIFO_DEPTH $MASTER1_READ_INTERLEAVE $MASTER1_READ_SLAVE0 $MASTER1_READ_SLAVE1 $MASTER1_READ_SLAVE2 $MASTER1_READ_SLAVE3 $MASTER1_READ_SLAVE4 $MASTER1_READ_SLAVE5 $MASTER1_READ_SLAVE6 $MASTER1_READ_SLAVE7 $MASTER1_READ_SLAVE8 $MASTER1_READ_SLAVE9 $MASTER1_READ_SLAVE10 $MASTER1_READ_SLAVE11 $MASTER1_READ_SLAVE12 $MASTER1_READ_SLAVE13 $MASTER1_READ_SLAVE14 $MASTER1_READ_SLAVE15 $MASTER1_READ_SLAVE16 $MASTER1_READ_SLAVE17 $MASTER1_READ_SLAVE18 $MASTER1_READ_SLAVE19 $MASTER1_READ_SLAVE20 $MASTER1_READ_SLAVE21 $MASTER1_READ_SLAVE22 $MASTER1_READ_SLAVE23 $MASTER1_READ_SLAVE24 $MASTER1_READ_SLAVE25 $MASTER1_READ_SLAVE26 $MASTER1_READ_SLAVE27 $MASTER1_READ_SLAVE28 $MASTER1_READ_SLAVE29 $MASTER1_READ_SLAVE30 $MASTER1_READ_SLAVE31 $MASTER1_TYPE $MASTER1_WRITE_SLAVE0 $MASTER1_WRITE_SLAVE1 $MASTER1_WRITE_SLAVE2 $MASTER1_WRITE_SLAVE3 $MASTER1_WRITE_SLAVE4 $MASTER1_WRITE_SLAVE5 $MASTER1_WRITE_SLAVE6 $MASTER1_WRITE_SLAVE7 $MASTER1_WRITE_SLAVE8 $MASTER1_WRITE_SLAVE9 $MASTER1_WRITE_SLAVE10 $MASTER1_WRITE_SLAVE11 $MASTER1_WRITE_SLAVE12 $MASTER1_WRITE_SLAVE13 $MASTER1_WRITE_SLAVE14 $MASTER1_WRITE_SLAVE15 $MASTER1_WRITE_SLAVE16 $MASTER1_WRITE_SLAVE17 $MASTER1_WRITE_SLAVE18 $MASTER1_WRITE_SLAVE19 $MASTER1_WRITE_SLAVE20 $MASTER1_WRITE_SLAVE21 $MASTER1_WRITE_SLAVE22 $MASTER1_WRITE_SLAVE23 $MASTER1_WRITE_SLAVE24 $MASTER1_WRITE_SLAVE25 $MASTER1_WRITE_SLAVE26 $MASTER1_WRITE_SLAVE27 $MASTER1_WRITE_SLAVE28 $MASTER1_WRITE_SLAVE29 $MASTER1_WRITE_SLAVE30 $MASTER1_WRITE_SLAVE31 $MASTER2_CHAN_RS $MASTER2_CLOCK_DOMAIN_CROSSING $MASTER2_DATA_WIDTH $MASTER2_DWC_DATA_FIFO_DEPTH $MASTER2_READ_INTERLEAVE $MASTER2_READ_SLAVE0 $MASTER2_READ_SLAVE1 $MASTER2_READ_SLAVE2 $MASTER2_READ_SLAVE3 $MASTER2_READ_SLAVE4 $MASTER2_READ_SLAVE5 $MASTER2_READ_SLAVE6 $MASTER2_READ_SLAVE7 $MASTER2_READ_SLAVE8 $MASTER2_READ_SLAVE9 $MASTER2_READ_SLAVE10 $MASTER2_READ_SLAVE11 $MASTER2_READ_SLAVE12 $MASTER2_READ_SLAVE13 $MASTER2_READ_SLAVE14 $MASTER2_READ_SLAVE15 $MASTER2_READ_SLAVE16 $MASTER2_READ_SLAVE17 $MASTER2_READ_SLAVE18 $MASTER2_READ_SLAVE19 $MASTER2_READ_SLAVE20 $MASTER2_READ_SLAVE21 $MASTER2_READ_SLAVE22 $MASTER2_READ_SLAVE23 $MASTER2_READ_SLAVE24 $MASTER2_READ_SLAVE25 $MASTER2_READ_SLAVE26 $MASTER2_READ_SLAVE27 $MASTER2_READ_SLAVE28 $MASTER2_READ_SLAVE29 $MASTER2_READ_SLAVE30 $MASTER2_READ_SLAVE31 $MASTER2_TYPE $MASTER2_WRITE_SLAVE0 $MASTER2_WRITE_SLAVE1 $MASTER2_WRITE_SLAVE2 $MASTER2_WRITE_SLAVE3 $MASTER2_WRITE_SLAVE4 $MASTER2_WRITE_SLAVE5 $MASTER2_WRITE_SLAVE6 $MASTER2_WRITE_SLAVE7 $MASTER2_WRITE_SLAVE8 $MASTER2_WRITE_SLAVE9 $MASTER2_WRITE_SLAVE10 $MASTER2_WRITE_SLAVE11 $MASTER2_WRITE_SLAVE12 $MASTER2_WRITE_SLAVE13 $MASTER2_WRITE_SLAVE14 $MASTER2_WRITE_SLAVE15 $MASTER2_WRITE_SLAVE16 $MASTER2_WRITE_SLAVE17 $MASTER2_WRITE_SLAVE18 $MASTER2_WRITE_SLAVE19 $MASTER2_WRITE_SLAVE20 $MASTER2_WRITE_SLAVE21 $MASTER2_WRITE_SLAVE22 $MASTER2_WRITE_SLAVE23 $MASTER2_WRITE_SLAVE24 $MASTER2_WRITE_SLAVE25 $MASTER2_WRITE_SLAVE26 $MASTER2_WRITE_SLAVE27 $MASTER2_WRITE_SLAVE28 $MASTER2_WRITE_SLAVE29 $MASTER2_WRITE_SLAVE30 $MASTER2_WRITE_SLAVE31 $MASTER3_CHAN_RS $MASTER3_CLOCK_DOMAIN_CROSSING $MASTER3_DATA_WIDTH $MASTER3_DWC_DATA_FIFO_DEPTH $MASTER3_READ_INTERLEAVE $MASTER3_READ_SLAVE0 $MASTER3_READ_SLAVE1 $MASTER3_READ_SLAVE2 $MASTER3_READ_SLAVE3 $MASTER3_READ_SLAVE4 $MASTER3_READ_SLAVE5 $MASTER3_READ_SLAVE6 $MASTER3_READ_SLAVE7 $MASTER3_READ_SLAVE8 $MASTER3_READ_SLAVE9 $MASTER3_READ_SLAVE10 $MASTER3_READ_SLAVE11 $MASTER3_READ_SLAVE12 $MASTER3_READ_SLAVE13 $MASTER3_READ_SLAVE14 $MASTER3_READ_SLAVE15 $MASTER3_READ_SLAVE16 $MASTER3_READ_SLAVE17 $MASTER3_READ_SLAVE18 $MASTER3_READ_SLAVE19 $MASTER3_READ_SLAVE20 $MASTER3_READ_SLAVE21 $MASTER3_READ_SLAVE22 $MASTER3_READ_SLAVE23 $MASTER3_READ_SLAVE24 $MASTER3_READ_SLAVE25 $MASTER3_READ_SLAVE26 $MASTER3_READ_SLAVE27 $MASTER3_READ_SLAVE28 $MASTER3_READ_SLAVE29 $MASTER3_READ_SLAVE30 $MASTER3_READ_SLAVE31 $MASTER3_TYPE $MASTER3_WRITE_SLAVE0 $MASTER3_WRITE_SLAVE1 $MASTER3_WRITE_SLAVE2 $MASTER3_WRITE_SLAVE3 $MASTER3_WRITE_SLAVE4 $MASTER3_WRITE_SLAVE5 $MASTER3_WRITE_SLAVE6 $MASTER3_WRITE_SLAVE7 $MASTER3_WRITE_SLAVE8 $MASTER3_WRITE_SLAVE9 $MASTER3_WRITE_SLAVE10 $MASTER3_WRITE_SLAVE11 $MASTER3_WRITE_SLAVE12 $MASTER3_WRITE_SLAVE13 $MASTER3_WRITE_SLAVE14 $MASTER3_WRITE_SLAVE15 $MASTER3_WRITE_SLAVE16 $MASTER3_WRITE_SLAVE17 $MASTER3_WRITE_SLAVE18 $MASTER3_WRITE_SLAVE19 $MASTER3_WRITE_SLAVE20 $MASTER3_WRITE_SLAVE21 $MASTER3_WRITE_SLAVE22 $MASTER3_WRITE_SLAVE23 $MASTER3_WRITE_SLAVE24 $MASTER3_WRITE_SLAVE25 $MASTER3_WRITE_SLAVE26 $MASTER3_WRITE_SLAVE27 $MASTER3_WRITE_SLAVE28 $MASTER3_WRITE_SLAVE29 $MASTER3_WRITE_SLAVE30 $MASTER3_WRITE_SLAVE31 $MASTER4_CHAN_RS $MASTER4_CLOCK_DOMAIN_CROSSING $MASTER4_DATA_WIDTH $MASTER4_DWC_DATA_FIFO_DEPTH $MASTER4_READ_INTERLEAVE $MASTER4_READ_SLAVE0 $MASTER4_READ_SLAVE1 $MASTER4_READ_SLAVE2 $MASTER4_READ_SLAVE3 $MASTER4_READ_SLAVE4 $MASTER4_READ_SLAVE5 $MASTER4_READ_SLAVE6 $MASTER4_READ_SLAVE7 $MASTER4_READ_SLAVE8 $MASTER4_READ_SLAVE9 $MASTER4_READ_SLAVE10 $MASTER4_READ_SLAVE11 $MASTER4_READ_SLAVE12 $MASTER4_READ_SLAVE13 $MASTER4_READ_SLAVE14 $MASTER4_READ_SLAVE15 $MASTER4_READ_SLAVE16 $MASTER4_READ_SLAVE17 $MASTER4_READ_SLAVE18 $MASTER4_READ_SLAVE19 $MASTER4_READ_SLAVE20 $MASTER4_READ_SLAVE21 $MASTER4_READ_SLAVE22 $MASTER4_READ_SLAVE23 $MASTER4_READ_SLAVE24 $MASTER4_READ_SLAVE25 $MASTER4_READ_SLAVE26 $MASTER4_READ_SLAVE27 $MASTER4_READ_SLAVE28 $MASTER4_READ_SLAVE29 $MASTER4_READ_SLAVE30 $MASTER4_READ_SLAVE31 $MASTER4_TYPE $MASTER4_WRITE_SLAVE0 $MASTER4_WRITE_SLAVE1 $MASTER4_WRITE_SLAVE2 $MASTER4_WRITE_SLAVE3 $MASTER4_WRITE_SLAVE4 $MASTER4_WRITE_SLAVE5 $MASTER4_WRITE_SLAVE6 $MASTER4_WRITE_SLAVE7 $MASTER4_WRITE_SLAVE8 $MASTER4_WRITE_SLAVE9 $MASTER4_WRITE_SLAVE10 $MASTER4_WRITE_SLAVE11 $MASTER4_WRITE_SLAVE12 $MASTER4_WRITE_SLAVE13 $MASTER4_WRITE_SLAVE14 $MASTER4_WRITE_SLAVE15 $MASTER4_WRITE_SLAVE16 $MASTER4_WRITE_SLAVE17 $MASTER4_WRITE_SLAVE18 $MASTER4_WRITE_SLAVE19 $MASTER4_WRITE_SLAVE20 $MASTER4_WRITE_SLAVE21 $MASTER4_WRITE_SLAVE22 $MASTER4_WRITE_SLAVE23 $MASTER4_WRITE_SLAVE24 $MASTER4_WRITE_SLAVE25 $MASTER4_WRITE_SLAVE26 $MASTER4_WRITE_SLAVE27 $MASTER4_WRITE_SLAVE28 $MASTER4_WRITE_SLAVE29 $MASTER4_WRITE_SLAVE30 $MASTER4_WRITE_SLAVE31 $MASTER5_CHAN_RS $MASTER5_CLOCK_DOMAIN_CROSSING $MASTER5_DATA_WIDTH $MASTER5_DWC_DATA_FIFO_DEPTH $MASTER5_READ_INTERLEAVE $MASTER5_READ_SLAVE0 $MASTER5_READ_SLAVE1 $MASTER5_READ_SLAVE2 $MASTER5_READ_SLAVE3 $MASTER5_READ_SLAVE4 $MASTER5_READ_SLAVE5 $MASTER5_READ_SLAVE6 $MASTER5_READ_SLAVE7 $MASTER5_READ_SLAVE8 $MASTER5_READ_SLAVE9 $MASTER5_READ_SLAVE10 $MASTER5_READ_SLAVE11 $MASTER5_READ_SLAVE12 $MASTER5_READ_SLAVE13 $MASTER5_READ_SLAVE14 $MASTER5_READ_SLAVE15 $MASTER5_READ_SLAVE16 $MASTER5_READ_SLAVE17 $MASTER5_READ_SLAVE18 $MASTER5_READ_SLAVE19 $MASTER5_READ_SLAVE20 $MASTER5_READ_SLAVE21 $MASTER5_READ_SLAVE22 $MASTER5_READ_SLAVE23 $MASTER5_READ_SLAVE24 $MASTER5_READ_SLAVE25 $MASTER5_READ_SLAVE26 $MASTER5_READ_SLAVE27 $MASTER5_READ_SLAVE28 $MASTER5_READ_SLAVE29 $MASTER5_READ_SLAVE30 $MASTER5_READ_SLAVE31 $MASTER5_TYPE $MASTER5_WRITE_SLAVE0 $MASTER5_WRITE_SLAVE1 $MASTER5_WRITE_SLAVE2 $MASTER5_WRITE_SLAVE3 $MASTER5_WRITE_SLAVE4 $MASTER5_WRITE_SLAVE5 $MASTER5_WRITE_SLAVE6 $MASTER5_WRITE_SLAVE7 $MASTER5_WRITE_SLAVE8 $MASTER5_WRITE_SLAVE9 $MASTER5_WRITE_SLAVE10 $MASTER5_WRITE_SLAVE11 $MASTER5_WRITE_SLAVE12 $MASTER5_WRITE_SLAVE13 $MASTER5_WRITE_SLAVE14 $MASTER5_WRITE_SLAVE15 $MASTER5_WRITE_SLAVE16 $MASTER5_WRITE_SLAVE17 $MASTER5_WRITE_SLAVE18 $MASTER5_WRITE_SLAVE19 $MASTER5_WRITE_SLAVE20 $MASTER5_WRITE_SLAVE21 $MASTER5_WRITE_SLAVE22 $MASTER5_WRITE_SLAVE23 $MASTER5_WRITE_SLAVE24 $MASTER5_WRITE_SLAVE25 $MASTER5_WRITE_SLAVE26 $MASTER5_WRITE_SLAVE27 $MASTER5_WRITE_SLAVE28 $MASTER5_WRITE_SLAVE29 $MASTER5_WRITE_SLAVE30 $MASTER5_WRITE_SLAVE31 $MASTER6_CHAN_RS $MASTER6_CLOCK_DOMAIN_CROSSING $MASTER6_DATA_WIDTH $MASTER6_DWC_DATA_FIFO_DEPTH $MASTER6_READ_INTERLEAVE $MASTER6_READ_SLAVE0 $MASTER6_READ_SLAVE1 $MASTER6_READ_SLAVE2 $MASTER6_READ_SLAVE3 $MASTER6_READ_SLAVE4 $MASTER6_READ_SLAVE5 $MASTER6_READ_SLAVE6 $MASTER6_READ_SLAVE7 $MASTER6_READ_SLAVE8 $MASTER6_READ_SLAVE9 $MASTER6_READ_SLAVE10 $MASTER6_READ_SLAVE11 $MASTER6_READ_SLAVE12 $MASTER6_READ_SLAVE13 $MASTER6_READ_SLAVE14 $MASTER6_READ_SLAVE15 $MASTER6_READ_SLAVE16 $MASTER6_READ_SLAVE17 $MASTER6_READ_SLAVE18 $MASTER6_READ_SLAVE19 $MASTER6_READ_SLAVE20 $MASTER6_READ_SLAVE21 $MASTER6_READ_SLAVE22 $MASTER6_READ_SLAVE23 $MASTER6_READ_SLAVE24 $MASTER6_READ_SLAVE25 $MASTER6_READ_SLAVE26 $MASTER6_READ_SLAVE27 $MASTER6_READ_SLAVE28 $MASTER6_READ_SLAVE29 $MASTER6_READ_SLAVE30 $MASTER6_READ_SLAVE31 $MASTER6_TYPE $MASTER6_WRITE_SLAVE0 $MASTER6_WRITE_SLAVE1 $MASTER6_WRITE_SLAVE2 $MASTER6_WRITE_SLAVE3 $MASTER6_WRITE_SLAVE4 $MASTER6_WRITE_SLAVE5 $MASTER6_WRITE_SLAVE6 $MASTER6_WRITE_SLAVE7 $MASTER6_WRITE_SLAVE8 $MASTER6_WRITE_SLAVE9 $MASTER6_WRITE_SLAVE10 $MASTER6_WRITE_SLAVE11 $MASTER6_WRITE_SLAVE12 $MASTER6_WRITE_SLAVE13 $MASTER6_WRITE_SLAVE14 $MASTER6_WRITE_SLAVE15 $MASTER6_WRITE_SLAVE16 $MASTER6_WRITE_SLAVE17 $MASTER6_WRITE_SLAVE18 $MASTER6_WRITE_SLAVE19 $MASTER6_WRITE_SLAVE20 $MASTER6_WRITE_SLAVE21 $MASTER6_WRITE_SLAVE22 $MASTER6_WRITE_SLAVE23 $MASTER6_WRITE_SLAVE24 $MASTER6_WRITE_SLAVE25 $MASTER6_WRITE_SLAVE26 $MASTER6_WRITE_SLAVE27 $MASTER6_WRITE_SLAVE28 $MASTER6_WRITE_SLAVE29 $MASTER6_WRITE_SLAVE30 $MASTER6_WRITE_SLAVE31 $MASTER7_CHAN_RS $MASTER7_CLOCK_DOMAIN_CROSSING $MASTER7_DATA_WIDTH $MASTER7_DWC_DATA_FIFO_DEPTH $MASTER7_READ_INTERLEAVE $MASTER7_READ_SLAVE0 $MASTER7_READ_SLAVE1 $MASTER7_READ_SLAVE2 $MASTER7_READ_SLAVE3 $MASTER7_READ_SLAVE4 $MASTER7_READ_SLAVE5 $MASTER7_READ_SLAVE6 $MASTER7_READ_SLAVE7 $MASTER7_READ_SLAVE8 $MASTER7_READ_SLAVE9 $MASTER7_READ_SLAVE10 $MASTER7_READ_SLAVE11 $MASTER7_READ_SLAVE12 $MASTER7_READ_SLAVE13 $MASTER7_READ_SLAVE14 $MASTER7_READ_SLAVE15 $MASTER7_READ_SLAVE16 $MASTER7_READ_SLAVE17 $MASTER7_READ_SLAVE18 $MASTER7_READ_SLAVE19 $MASTER7_READ_SLAVE20 $MASTER7_READ_SLAVE21 $MASTER7_READ_SLAVE22 $MASTER7_READ_SLAVE23 $MASTER7_READ_SLAVE24 $MASTER7_READ_SLAVE25 $MASTER7_READ_SLAVE26 $MASTER7_READ_SLAVE27 $MASTER7_READ_SLAVE28 $MASTER7_READ_SLAVE29 $MASTER7_READ_SLAVE30 $MASTER7_READ_SLAVE31 $MASTER7_TYPE $MASTER7_WRITE_SLAVE0 $MASTER7_WRITE_SLAVE1 $MASTER7_WRITE_SLAVE2 $MASTER7_WRITE_SLAVE3 $MASTER7_WRITE_SLAVE4 $MASTER7_WRITE_SLAVE5 $MASTER7_WRITE_SLAVE6 $MASTER7_WRITE_SLAVE7 $MASTER7_WRITE_SLAVE8 $MASTER7_WRITE_SLAVE9 $MASTER7_WRITE_SLAVE10 $MASTER7_WRITE_SLAVE11 $MASTER7_WRITE_SLAVE12 $MASTER7_WRITE_SLAVE13 $MASTER7_WRITE_SLAVE14 $MASTER7_WRITE_SLAVE15 $MASTER7_WRITE_SLAVE16 $MASTER7_WRITE_SLAVE17 $MASTER7_WRITE_SLAVE18 $MASTER7_WRITE_SLAVE19 $MASTER7_WRITE_SLAVE20 $MASTER7_WRITE_SLAVE21 $MASTER7_WRITE_SLAVE22 $MASTER7_WRITE_SLAVE23 $MASTER7_WRITE_SLAVE24 $MASTER7_WRITE_SLAVE25 $MASTER7_WRITE_SLAVE26 $MASTER7_WRITE_SLAVE27 $MASTER7_WRITE_SLAVE28 $MASTER7_WRITE_SLAVE29 $MASTER7_WRITE_SLAVE30 $MASTER7_WRITE_SLAVE31 $MASTER8_CHAN_RS $MASTER8_CLOCK_DOMAIN_CROSSING $MASTER8_DATA_WIDTH $MASTER8_DWC_DATA_FIFO_DEPTH $MASTER8_READ_INTERLEAVE $MASTER8_READ_SLAVE0 $MASTER8_READ_SLAVE1 $MASTER8_READ_SLAVE2 $MASTER8_READ_SLAVE3 $MASTER8_READ_SLAVE4 $MASTER8_READ_SLAVE5 $MASTER8_READ_SLAVE6 $MASTER8_READ_SLAVE7 $MASTER8_READ_SLAVE8 $MASTER8_READ_SLAVE9 $MASTER8_READ_SLAVE10 $MASTER8_READ_SLAVE11 $MASTER8_READ_SLAVE12 $MASTER8_READ_SLAVE13 $MASTER8_READ_SLAVE14 $MASTER8_READ_SLAVE15 $MASTER8_READ_SLAVE16 $MASTER8_READ_SLAVE17 $MASTER8_READ_SLAVE18 $MASTER8_READ_SLAVE19 $MASTER8_READ_SLAVE20 $MASTER8_READ_SLAVE21 $MASTER8_READ_SLAVE22 $MASTER8_READ_SLAVE23 $MASTER8_READ_SLAVE24 $MASTER8_READ_SLAVE25 $MASTER8_READ_SLAVE26 $MASTER8_READ_SLAVE27 $MASTER8_READ_SLAVE28 $MASTER8_READ_SLAVE29 $MASTER8_READ_SLAVE30 $MASTER8_READ_SLAVE31 $MASTER8_TYPE $MASTER8_WRITE_SLAVE0 $MASTER8_WRITE_SLAVE1 $MASTER8_WRITE_SLAVE2 $MASTER8_WRITE_SLAVE3 $MASTER8_WRITE_SLAVE4 $MASTER8_WRITE_SLAVE5 $MASTER8_WRITE_SLAVE6 $MASTER8_WRITE_SLAVE7 $MASTER8_WRITE_SLAVE8 $MASTER8_WRITE_SLAVE9 $MASTER8_WRITE_SLAVE10 $MASTER8_WRITE_SLAVE11 $MASTER8_WRITE_SLAVE12 $MASTER8_WRITE_SLAVE13 $MASTER8_WRITE_SLAVE14 $MASTER8_WRITE_SLAVE15 $MASTER8_WRITE_SLAVE16 $MASTER8_WRITE_SLAVE17 $MASTER8_WRITE_SLAVE18 $MASTER8_WRITE_SLAVE19 $MASTER8_WRITE_SLAVE20 $MASTER8_WRITE_SLAVE21 $MASTER8_WRITE_SLAVE22 $MASTER8_WRITE_SLAVE23 $MASTER8_WRITE_SLAVE24 $MASTER8_WRITE_SLAVE25 $MASTER8_WRITE_SLAVE26 $MASTER8_WRITE_SLAVE27 $MASTER8_WRITE_SLAVE28 $MASTER8_WRITE_SLAVE29 $MASTER8_WRITE_SLAVE30 $MASTER8_WRITE_SLAVE31 $MASTER9_CHAN_RS $MASTER9_CLOCK_DOMAIN_CROSSING $MASTER9_DATA_WIDTH $MASTER9_DWC_DATA_FIFO_DEPTH $MASTER9_READ_INTERLEAVE $MASTER9_READ_SLAVE0 $MASTER9_READ_SLAVE1 $MASTER9_READ_SLAVE2 $MASTER9_READ_SLAVE3 $MASTER9_READ_SLAVE4 $MASTER9_READ_SLAVE5 $MASTER9_READ_SLAVE6 $MASTER9_READ_SLAVE7 $MASTER9_READ_SLAVE8 $MASTER9_READ_SLAVE9 $MASTER9_READ_SLAVE10 $MASTER9_READ_SLAVE11 $MASTER9_READ_SLAVE12 $MASTER9_READ_SLAVE13 $MASTER9_READ_SLAVE14 $MASTER9_READ_SLAVE15 $MASTER9_READ_SLAVE16 $MASTER9_READ_SLAVE17 $MASTER9_READ_SLAVE18 $MASTER9_READ_SLAVE19 $MASTER9_READ_SLAVE20 $MASTER9_READ_SLAVE21 $MASTER9_READ_SLAVE22 $MASTER9_READ_SLAVE23 $MASTER9_READ_SLAVE24 $MASTER9_READ_SLAVE25 $MASTER9_READ_SLAVE26 $MASTER9_READ_SLAVE27 $MASTER9_READ_SLAVE28 $MASTER9_READ_SLAVE29 $MASTER9_READ_SLAVE30 $MASTER9_READ_SLAVE31 $MASTER9_TYPE $MASTER9_WRITE_SLAVE0 $MASTER9_WRITE_SLAVE1 $MASTER9_WRITE_SLAVE2 $MASTER9_WRITE_SLAVE3 $MASTER9_WRITE_SLAVE4 $MASTER9_WRITE_SLAVE5 $MASTER9_WRITE_SLAVE6 $MASTER9_WRITE_SLAVE7 $MASTER9_WRITE_SLAVE8 $MASTER9_WRITE_SLAVE9 $MASTER9_WRITE_SLAVE10 $MASTER9_WRITE_SLAVE11 $MASTER9_WRITE_SLAVE12 $MASTER9_WRITE_SLAVE13 $MASTER9_WRITE_SLAVE14 $MASTER9_WRITE_SLAVE15 $MASTER9_WRITE_SLAVE16 $MASTER9_WRITE_SLAVE17 $MASTER9_WRITE_SLAVE18 $MASTER9_WRITE_SLAVE19 $MASTER9_WRITE_SLAVE20 $MASTER9_WRITE_SLAVE21 $MASTER9_WRITE_SLAVE22 $MASTER9_WRITE_SLAVE23 $MASTER9_WRITE_SLAVE24 $MASTER9_WRITE_SLAVE25 $MASTER9_WRITE_SLAVE26 $MASTER9_WRITE_SLAVE27 $MASTER9_WRITE_SLAVE28 $MASTER9_WRITE_SLAVE29 $MASTER9_WRITE_SLAVE30 $MASTER9_WRITE_SLAVE31 $MASTER10_CHAN_RS $MASTER10_CLOCK_DOMAIN_CROSSING $MASTER10_DATA_WIDTH $MASTER10_DWC_DATA_FIFO_DEPTH $MASTER10_READ_INTERLEAVE $MASTER10_READ_SLAVE0 $MASTER10_READ_SLAVE1 $MASTER10_READ_SLAVE2 $MASTER10_READ_SLAVE3 $MASTER10_READ_SLAVE4 $MASTER10_READ_SLAVE5 $MASTER10_READ_SLAVE6 $MASTER10_READ_SLAVE7 $MASTER10_READ_SLAVE8 $MASTER10_READ_SLAVE9 $MASTER10_READ_SLAVE10 $MASTER10_READ_SLAVE11 $MASTER10_READ_SLAVE12 $MASTER10_READ_SLAVE13 $MASTER10_READ_SLAVE14 $MASTER10_READ_SLAVE15 $MASTER10_READ_SLAVE16 $MASTER10_READ_SLAVE17 $MASTER10_READ_SLAVE18 $MASTER10_READ_SLAVE19 $MASTER10_READ_SLAVE20 $MASTER10_READ_SLAVE21 $MASTER10_READ_SLAVE22 $MASTER10_READ_SLAVE23 $MASTER10_READ_SLAVE24 $MASTER10_READ_SLAVE25 $MASTER10_READ_SLAVE26 $MASTER10_READ_SLAVE27 $MASTER10_READ_SLAVE28 $MASTER10_READ_SLAVE29 $MASTER10_READ_SLAVE30 $MASTER10_READ_SLAVE31 $MASTER10_TYPE $MASTER10_WRITE_SLAVE0 $MASTER10_WRITE_SLAVE1 $MASTER10_WRITE_SLAVE2 $MASTER10_WRITE_SLAVE3 $MASTER10_WRITE_SLAVE4 $MASTER10_WRITE_SLAVE5 $MASTER10_WRITE_SLAVE6 $MASTER10_WRITE_SLAVE7 $MASTER10_WRITE_SLAVE8 $MASTER10_WRITE_SLAVE9 $MASTER10_WRITE_SLAVE10 $MASTER10_WRITE_SLAVE11 $MASTER10_WRITE_SLAVE12 $MASTER10_WRITE_SLAVE13 $MASTER10_WRITE_SLAVE14 $MASTER10_WRITE_SLAVE15 $MASTER10_WRITE_SLAVE16 $MASTER10_WRITE_SLAVE17 $MASTER10_WRITE_SLAVE18 $MASTER10_WRITE_SLAVE19 $MASTER10_WRITE_SLAVE20 $MASTER10_WRITE_SLAVE21 $MASTER10_WRITE_SLAVE22 $MASTER10_WRITE_SLAVE23 $MASTER10_WRITE_SLAVE24 $MASTER10_WRITE_SLAVE25 $MASTER10_WRITE_SLAVE26 $MASTER10_WRITE_SLAVE27 $MASTER10_WRITE_SLAVE28 $MASTER10_WRITE_SLAVE29 $MASTER10_WRITE_SLAVE30 $MASTER10_WRITE_SLAVE31 $MASTER11_CHAN_RS $MASTER11_CLOCK_DOMAIN_CROSSING $MASTER11_DATA_WIDTH $MASTER11_DWC_DATA_FIFO_DEPTH $MASTER11_READ_INTERLEAVE $MASTER11_READ_SLAVE0 $MASTER11_READ_SLAVE1 $MASTER11_READ_SLAVE2 $MASTER11_READ_SLAVE3 $MASTER11_READ_SLAVE4 $MASTER11_READ_SLAVE5 $MASTER11_READ_SLAVE6 $MASTER11_READ_SLAVE7 $MASTER11_READ_SLAVE8 $MASTER11_READ_SLAVE9 $MASTER11_READ_SLAVE10 $MASTER11_READ_SLAVE11 $MASTER11_READ_SLAVE12 $MASTER11_READ_SLAVE13 $MASTER11_READ_SLAVE14 $MASTER11_READ_SLAVE15 $MASTER11_READ_SLAVE16 $MASTER11_READ_SLAVE17 $MASTER11_READ_SLAVE18 $MASTER11_READ_SLAVE19 $MASTER11_READ_SLAVE20 $MASTER11_READ_SLAVE21 $MASTER11_READ_SLAVE22 $MASTER11_READ_SLAVE23 $MASTER11_READ_SLAVE24 $MASTER11_READ_SLAVE25 $MASTER11_READ_SLAVE26 $MASTER11_READ_SLAVE27 $MASTER11_READ_SLAVE28 $MASTER11_READ_SLAVE29 $MASTER11_READ_SLAVE30 $MASTER11_READ_SLAVE31 $MASTER11_TYPE $MASTER11_WRITE_SLAVE0 $MASTER11_WRITE_SLAVE1 $MASTER11_WRITE_SLAVE2 $MASTER11_WRITE_SLAVE3 $MASTER11_WRITE_SLAVE4 $MASTER11_WRITE_SLAVE5 $MASTER11_WRITE_SLAVE6 $MASTER11_WRITE_SLAVE7 $MASTER11_WRITE_SLAVE8 $MASTER11_WRITE_SLAVE9 $MASTER11_WRITE_SLAVE10 $MASTER11_WRITE_SLAVE11 $MASTER11_WRITE_SLAVE12 $MASTER11_WRITE_SLAVE13 $MASTER11_WRITE_SLAVE14 $MASTER11_WRITE_SLAVE15 $MASTER11_WRITE_SLAVE16 $MASTER11_WRITE_SLAVE17 $MASTER11_WRITE_SLAVE18 $MASTER11_WRITE_SLAVE19 $MASTER11_WRITE_SLAVE20 $MASTER11_WRITE_SLAVE21 $MASTER11_WRITE_SLAVE22 $MASTER11_WRITE_SLAVE23 $MASTER11_WRITE_SLAVE24 $MASTER11_WRITE_SLAVE25 $MASTER11_WRITE_SLAVE26 $MASTER11_WRITE_SLAVE27 $MASTER11_WRITE_SLAVE28 $MASTER11_WRITE_SLAVE29 $MASTER11_WRITE_SLAVE30 $MASTER11_WRITE_SLAVE31 $MASTER12_CHAN_RS $MASTER12_CLOCK_DOMAIN_CROSSING $MASTER12_DATA_WIDTH $MASTER12_DWC_DATA_FIFO_DEPTH $MASTER12_READ_INTERLEAVE $MASTER12_READ_SLAVE0 $MASTER12_READ_SLAVE1 $MASTER12_READ_SLAVE2 $MASTER12_READ_SLAVE3 $MASTER12_READ_SLAVE4 $MASTER12_READ_SLAVE5 $MASTER12_READ_SLAVE6 $MASTER12_READ_SLAVE7 $MASTER12_READ_SLAVE8 $MASTER12_READ_SLAVE9 $MASTER12_READ_SLAVE10 $MASTER12_READ_SLAVE11 $MASTER12_READ_SLAVE12 $MASTER12_READ_SLAVE13 $MASTER12_READ_SLAVE14 $MASTER12_READ_SLAVE15 $MASTER12_READ_SLAVE16 $MASTER12_READ_SLAVE17 $MASTER12_READ_SLAVE18 $MASTER12_READ_SLAVE19 $MASTER12_READ_SLAVE20 $MASTER12_READ_SLAVE21 $MASTER12_READ_SLAVE22 $MASTER12_READ_SLAVE23 $MASTER12_READ_SLAVE24 $MASTER12_READ_SLAVE25 $MASTER12_READ_SLAVE26 $MASTER12_READ_SLAVE27 $MASTER12_READ_SLAVE28 $MASTER12_READ_SLAVE29 $MASTER12_READ_SLAVE30 $MASTER12_READ_SLAVE31 $MASTER12_TYPE $MASTER12_WRITE_SLAVE0 $MASTER12_WRITE_SLAVE1 $MASTER12_WRITE_SLAVE2 $MASTER12_WRITE_SLAVE3 $MASTER12_WRITE_SLAVE4 $MASTER12_WRITE_SLAVE5 $MASTER12_WRITE_SLAVE6 $MASTER12_WRITE_SLAVE7 $MASTER12_WRITE_SLAVE8 $MASTER12_WRITE_SLAVE9 $MASTER12_WRITE_SLAVE10 $MASTER12_WRITE_SLAVE11 $MASTER12_WRITE_SLAVE12 $MASTER12_WRITE_SLAVE13 $MASTER12_WRITE_SLAVE14 $MASTER12_WRITE_SLAVE15 $MASTER12_WRITE_SLAVE16 $MASTER12_WRITE_SLAVE17 $MASTER12_WRITE_SLAVE18 $MASTER12_WRITE_SLAVE19 $MASTER12_WRITE_SLAVE20 $MASTER12_WRITE_SLAVE21 $MASTER12_WRITE_SLAVE22 $MASTER12_WRITE_SLAVE23 $MASTER12_WRITE_SLAVE24 $MASTER12_WRITE_SLAVE25 $MASTER12_WRITE_SLAVE26 $MASTER12_WRITE_SLAVE27 $MASTER12_WRITE_SLAVE28 $MASTER12_WRITE_SLAVE29 $MASTER12_WRITE_SLAVE30 $MASTER12_WRITE_SLAVE31 $MASTER13_CHAN_RS $MASTER13_CLOCK_DOMAIN_CROSSING $MASTER13_DATA_WIDTH $MASTER13_DWC_DATA_FIFO_DEPTH $MASTER13_READ_INTERLEAVE $MASTER13_READ_SLAVE0 $MASTER13_READ_SLAVE1 $MASTER13_READ_SLAVE2 $MASTER13_READ_SLAVE3 $MASTER13_READ_SLAVE4 $MASTER13_READ_SLAVE5 $MASTER13_READ_SLAVE6 $MASTER13_READ_SLAVE7 $MASTER13_READ_SLAVE8 $MASTER13_READ_SLAVE9 $MASTER13_READ_SLAVE10 $MASTER13_READ_SLAVE11 $MASTER13_READ_SLAVE12 $MASTER13_READ_SLAVE13 $MASTER13_READ_SLAVE14 $MASTER13_READ_SLAVE15 $MASTER13_READ_SLAVE16 $MASTER13_READ_SLAVE17 $MASTER13_READ_SLAVE18 $MASTER13_READ_SLAVE19 $MASTER13_READ_SLAVE20 $MASTER13_READ_SLAVE21 $MASTER13_READ_SLAVE22 $MASTER13_READ_SLAVE23 $MASTER13_READ_SLAVE24 $MASTER13_READ_SLAVE25 $MASTER13_READ_SLAVE26 $MASTER13_READ_SLAVE27 $MASTER13_READ_SLAVE28 $MASTER13_READ_SLAVE29 $MASTER13_READ_SLAVE30 $MASTER13_READ_SLAVE31 $MASTER13_TYPE $MASTER13_WRITE_SLAVE0 $MASTER13_WRITE_SLAVE1 $MASTER13_WRITE_SLAVE2 $MASTER13_WRITE_SLAVE3 $MASTER13_WRITE_SLAVE4 $MASTER13_WRITE_SLAVE5 $MASTER13_WRITE_SLAVE6 $MASTER13_WRITE_SLAVE7 $MASTER13_WRITE_SLAVE8 $MASTER13_WRITE_SLAVE9 $MASTER13_WRITE_SLAVE10 $MASTER13_WRITE_SLAVE11 $MASTER13_WRITE_SLAVE12 $MASTER13_WRITE_SLAVE13 $MASTER13_WRITE_SLAVE14 $MASTER13_WRITE_SLAVE15 $MASTER13_WRITE_SLAVE16 $MASTER13_WRITE_SLAVE17 $MASTER13_WRITE_SLAVE18 $MASTER13_WRITE_SLAVE19 $MASTER13_WRITE_SLAVE20 $MASTER13_WRITE_SLAVE21 $MASTER13_WRITE_SLAVE22 $MASTER13_WRITE_SLAVE23 $MASTER13_WRITE_SLAVE24 $MASTER13_WRITE_SLAVE25 $MASTER13_WRITE_SLAVE26 $MASTER13_WRITE_SLAVE27 $MASTER13_WRITE_SLAVE28 $MASTER13_WRITE_SLAVE29 $MASTER13_WRITE_SLAVE30 $MASTER13_WRITE_SLAVE31 $MASTER14_CHAN_RS $MASTER14_CLOCK_DOMAIN_CROSSING $MASTER14_DATA_WIDTH $MASTER14_DWC_DATA_FIFO_DEPTH $MASTER14_READ_INTERLEAVE $MASTER14_READ_SLAVE0 $MASTER14_READ_SLAVE1 $MASTER14_READ_SLAVE2 $MASTER14_READ_SLAVE3 $MASTER14_READ_SLAVE4 $MASTER14_READ_SLAVE5 $MASTER14_READ_SLAVE6 $MASTER14_READ_SLAVE7 $MASTER14_READ_SLAVE8 $MASTER14_READ_SLAVE9 $MASTER14_READ_SLAVE10 $MASTER14_READ_SLAVE11 $MASTER14_READ_SLAVE12 $MASTER14_READ_SLAVE13 $MASTER14_READ_SLAVE14 $MASTER14_READ_SLAVE15 $MASTER14_READ_SLAVE16 $MASTER14_READ_SLAVE17 $MASTER14_READ_SLAVE18 $MASTER14_READ_SLAVE19 $MASTER14_READ_SLAVE20 $MASTER14_READ_SLAVE21 $MASTER14_READ_SLAVE22 $MASTER14_READ_SLAVE23 $MASTER14_READ_SLAVE24 $MASTER14_READ_SLAVE25 $MASTER14_READ_SLAVE26 $MASTER14_READ_SLAVE27 $MASTER14_READ_SLAVE28 $MASTER14_READ_SLAVE29 $MASTER14_READ_SLAVE30 $MASTER14_READ_SLAVE31 $MASTER14_TYPE $MASTER14_WRITE_SLAVE0 $MASTER14_WRITE_SLAVE1 $MASTER14_WRITE_SLAVE2 $MASTER14_WRITE_SLAVE3 $MASTER14_WRITE_SLAVE4 $MASTER14_WRITE_SLAVE5 $MASTER14_WRITE_SLAVE6 $MASTER14_WRITE_SLAVE7 $MASTER14_WRITE_SLAVE8 $MASTER14_WRITE_SLAVE9 $MASTER14_WRITE_SLAVE10 $MASTER14_WRITE_SLAVE11 $MASTER14_WRITE_SLAVE12 $MASTER14_WRITE_SLAVE13 $MASTER14_WRITE_SLAVE14 $MASTER14_WRITE_SLAVE15 $MASTER14_WRITE_SLAVE16 $MASTER14_WRITE_SLAVE17 $MASTER14_WRITE_SLAVE18 $MASTER14_WRITE_SLAVE19 $MASTER14_WRITE_SLAVE20 $MASTER14_WRITE_SLAVE21 $MASTER14_WRITE_SLAVE22 $MASTER14_WRITE_SLAVE23 $MASTER14_WRITE_SLAVE24 $MASTER14_WRITE_SLAVE25 $MASTER14_WRITE_SLAVE26 $MASTER14_WRITE_SLAVE27 $MASTER14_WRITE_SLAVE28 $MASTER14_WRITE_SLAVE29 $MASTER14_WRITE_SLAVE30 $MASTER14_WRITE_SLAVE31 $MASTER15_CHAN_RS $MASTER15_CLOCK_DOMAIN_CROSSING $MASTER15_DATA_WIDTH $MASTER15_DWC_DATA_FIFO_DEPTH $MASTER15_READ_INTERLEAVE $MASTER15_READ_SLAVE0 $MASTER15_READ_SLAVE1 $MASTER15_READ_SLAVE2 $MASTER15_READ_SLAVE3 $MASTER15_READ_SLAVE4 $MASTER15_READ_SLAVE5 $MASTER15_READ_SLAVE6 $MASTER15_READ_SLAVE7 $MASTER15_READ_SLAVE8 $MASTER15_READ_SLAVE9 $MASTER15_READ_SLAVE10 $MASTER15_READ_SLAVE11 $MASTER15_READ_SLAVE12 $MASTER15_READ_SLAVE13 $MASTER15_READ_SLAVE14 $MASTER15_READ_SLAVE15 $MASTER15_READ_SLAVE16 $MASTER15_READ_SLAVE17 $MASTER15_READ_SLAVE18 $MASTER15_READ_SLAVE19 $MASTER15_READ_SLAVE20 $MASTER15_READ_SLAVE21 $MASTER15_READ_SLAVE22 $MASTER15_READ_SLAVE23 $MASTER15_READ_SLAVE24 $MASTER15_READ_SLAVE25 $MASTER15_READ_SLAVE26 $MASTER15_READ_SLAVE27 $MASTER15_READ_SLAVE28 $MASTER15_READ_SLAVE29 $MASTER15_READ_SLAVE30 $MASTER15_READ_SLAVE31 $MASTER15_TYPE $MASTER15_WRITE_SLAVE0 $MASTER15_WRITE_SLAVE1 $MASTER15_WRITE_SLAVE2 $MASTER15_WRITE_SLAVE3 $MASTER15_WRITE_SLAVE4 $MASTER15_WRITE_SLAVE5 $MASTER15_WRITE_SLAVE6 $MASTER15_WRITE_SLAVE7 $MASTER15_WRITE_SLAVE8 $MASTER15_WRITE_SLAVE9 $MASTER15_WRITE_SLAVE10 $MASTER15_WRITE_SLAVE11 $MASTER15_WRITE_SLAVE12 $MASTER15_WRITE_SLAVE13 $MASTER15_WRITE_SLAVE14 $MASTER15_WRITE_SLAVE15 $MASTER15_WRITE_SLAVE16 $MASTER15_WRITE_SLAVE17 $MASTER15_WRITE_SLAVE18 $MASTER15_WRITE_SLAVE19 $MASTER15_WRITE_SLAVE20 $MASTER15_WRITE_SLAVE21 $MASTER15_WRITE_SLAVE22 $MASTER15_WRITE_SLAVE23 $MASTER15_WRITE_SLAVE24 $MASTER15_WRITE_SLAVE25 $MASTER15_WRITE_SLAVE26 $MASTER15_WRITE_SLAVE27 $MASTER15_WRITE_SLAVE28 $MASTER15_WRITE_SLAVE29 $MASTER15_WRITE_SLAVE30 $MASTER15_WRITE_SLAVE31 $NUM_MASTERS $NUM_MASTERS_WIDTH $NUM_SLAVES $NUM_THREADS $OPEN_TRANS_MAX $OPTIMIZATION $RD_ARB_EN $SLAVE0_CHAN_RS $SLAVE0_CLOCK_DOMAIN_CROSSING $SLAVE0_DATA_WIDTH $SLAVE0_DWC_DATA_FIFO_DEPTH $SLAVE0_END_ADDR $SLAVE0_END_ADDR_UPPER $SLAVE0_READ_INTERLEAVE $SLAVE0_START_ADDR $SLAVE0_START_ADDR_UPPER $SLAVE0_TYPE $SLAVE1_CHAN_RS $SLAVE1_CLOCK_DOMAIN_CROSSING $SLAVE1_DATA_WIDTH $SLAVE1_DWC_DATA_FIFO_DEPTH $SLAVE1_END_ADDR $SLAVE1_END_ADDR_UPPER $SLAVE1_READ_INTERLEAVE $SLAVE1_START_ADDR $SLAVE1_START_ADDR_UPPER $SLAVE1_TYPE $SLAVE2_CHAN_RS $SLAVE2_CLOCK_DOMAIN_CROSSING $SLAVE2_DATA_WIDTH $SLAVE2_DWC_DATA_FIFO_DEPTH $SLAVE2_END_ADDR $SLAVE2_END_ADDR_UPPER $SLAVE2_READ_INTERLEAVE $SLAVE2_START_ADDR $SLAVE2_START_ADDR_UPPER $SLAVE2_TYPE $SLAVE3_CHAN_RS $SLAVE3_CLOCK_DOMAIN_CROSSING $SLAVE3_DATA_WIDTH $SLAVE3_DWC_DATA_FIFO_DEPTH $SLAVE3_END_ADDR $SLAVE3_END_ADDR_UPPER $SLAVE3_READ_INTERLEAVE $SLAVE3_START_ADDR $SLAVE3_START_ADDR_UPPER $SLAVE3_TYPE $SLAVE4_CHAN_RS $SLAVE4_CLOCK_DOMAIN_CROSSING $SLAVE4_DATA_WIDTH $SLAVE4_DWC_DATA_FIFO_DEPTH $SLAVE4_END_ADDR $SLAVE4_END_ADDR_UPPER $SLAVE4_READ_INTERLEAVE $SLAVE4_START_ADDR $SLAVE4_START_ADDR_UPPER $SLAVE4_TYPE $SLAVE5_CHAN_RS $SLAVE5_CLOCK_DOMAIN_CROSSING $SLAVE5_DATA_WIDTH $SLAVE5_DWC_DATA_FIFO_DEPTH $SLAVE5_END_ADDR $SLAVE5_END_ADDR_UPPER $SLAVE5_READ_INTERLEAVE $SLAVE5_START_ADDR $SLAVE5_START_ADDR_UPPER $SLAVE5_TYPE $SLAVE6_CHAN_RS $SLAVE6_CLOCK_DOMAIN_CROSSING $SLAVE6_DATA_WIDTH $SLAVE6_DWC_DATA_FIFO_DEPTH $SLAVE6_END_ADDR $SLAVE6_END_ADDR_UPPER $SLAVE6_READ_INTERLEAVE $SLAVE6_START_ADDR $SLAVE6_START_ADDR_UPPER $SLAVE6_TYPE $SLAVE7_CHAN_RS $SLAVE7_CLOCK_DOMAIN_CROSSING $SLAVE7_DATA_WIDTH $SLAVE7_DWC_DATA_FIFO_DEPTH $SLAVE7_END_ADDR $SLAVE7_END_ADDR_UPPER $SLAVE7_READ_INTERLEAVE $SLAVE7_START_ADDR $SLAVE7_START_ADDR_UPPER $SLAVE7_TYPE $SLAVE8_CHAN_RS $SLAVE8_CLOCK_DOMAIN_CROSSING $SLAVE8_DATA_WIDTH $SLAVE8_DWC_DATA_FIFO_DEPTH $SLAVE8_END_ADDR $SLAVE8_END_ADDR_UPPER $SLAVE8_READ_INTERLEAVE $SLAVE8_START_ADDR $SLAVE8_START_ADDR_UPPER $SLAVE8_TYPE $SLAVE9_CHAN_RS $SLAVE9_CLOCK_DOMAIN_CROSSING $SLAVE9_DATA_WIDTH $SLAVE9_DWC_DATA_FIFO_DEPTH $SLAVE9_END_ADDR $SLAVE9_END_ADDR_UPPER $SLAVE9_READ_INTERLEAVE $SLAVE9_START_ADDR $SLAVE9_START_ADDR_UPPER $SLAVE9_TYPE $SLAVE10_CHAN_RS $SLAVE10_CLOCK_DOMAIN_CROSSING $SLAVE10_DATA_WIDTH $SLAVE10_DWC_DATA_FIFO_DEPTH $SLAVE10_END_ADDR $SLAVE10_END_ADDR_UPPER $SLAVE10_READ_INTERLEAVE $SLAVE10_START_ADDR $SLAVE10_START_ADDR_UPPER $SLAVE10_TYPE $SLAVE11_CHAN_RS $SLAVE11_CLOCK_DOMAIN_CROSSING $SLAVE11_DATA_WIDTH $SLAVE11_DWC_DATA_FIFO_DEPTH $SLAVE11_END_ADDR $SLAVE11_END_ADDR_UPPER $SLAVE11_READ_INTERLEAVE $SLAVE11_START_ADDR $SLAVE11_START_ADDR_UPPER $SLAVE11_TYPE $SLAVE12_CHAN_RS $SLAVE12_CLOCK_DOMAIN_CROSSING $SLAVE12_DATA_WIDTH $SLAVE12_DWC_DATA_FIFO_DEPTH $SLAVE12_END_ADDR $SLAVE12_END_ADDR_UPPER $SLAVE12_READ_INTERLEAVE $SLAVE12_START_ADDR $SLAVE12_START_ADDR_UPPER $SLAVE12_TYPE $SLAVE13_CHAN_RS $SLAVE13_CLOCK_DOMAIN_CROSSING $SLAVE13_DATA_WIDTH $SLAVE13_DWC_DATA_FIFO_DEPTH $SLAVE13_END_ADDR $SLAVE13_END_ADDR_UPPER $SLAVE13_READ_INTERLEAVE $SLAVE13_START_ADDR $SLAVE13_START_ADDR_UPPER $SLAVE13_TYPE $SLAVE14_CHAN_RS $SLAVE14_CLOCK_DOMAIN_CROSSING $SLAVE14_DATA_WIDTH $SLAVE14_DWC_DATA_FIFO_DEPTH $SLAVE14_END_ADDR $SLAVE14_END_ADDR_UPPER $SLAVE14_READ_INTERLEAVE $SLAVE14_START_ADDR $SLAVE14_START_ADDR_UPPER $SLAVE14_TYPE $SLAVE15_CHAN_RS $SLAVE15_CLOCK_DOMAIN_CROSSING $SLAVE15_DATA_WIDTH $SLAVE15_DWC_DATA_FIFO_DEPTH $SLAVE15_END_ADDR $SLAVE15_END_ADDR_UPPER $SLAVE15_READ_INTERLEAVE $SLAVE15_START_ADDR $SLAVE15_START_ADDR_UPPER $SLAVE15_TYPE $SLAVE16_CHAN_RS $SLAVE16_CLOCK_DOMAIN_CROSSING $SLAVE16_DATA_WIDTH $SLAVE16_DWC_DATA_FIFO_DEPTH $SLAVE16_END_ADDR $SLAVE16_END_ADDR_UPPER $SLAVE16_READ_INTERLEAVE $SLAVE16_START_ADDR $SLAVE16_START_ADDR_UPPER $SLAVE16_TYPE $SLAVE17_CHAN_RS $SLAVE17_CLOCK_DOMAIN_CROSSING $SLAVE17_DATA_WIDTH $SLAVE17_DWC_DATA_FIFO_DEPTH $SLAVE17_END_ADDR $SLAVE17_END_ADDR_UPPER $SLAVE17_READ_INTERLEAVE $SLAVE17_START_ADDR $SLAVE17_START_ADDR_UPPER $SLAVE17_TYPE $SLAVE18_CHAN_RS $SLAVE18_CLOCK_DOMAIN_CROSSING $SLAVE18_DATA_WIDTH $SLAVE18_DWC_DATA_FIFO_DEPTH $SLAVE18_END_ADDR $SLAVE18_END_ADDR_UPPER $SLAVE18_READ_INTERLEAVE $SLAVE18_START_ADDR $SLAVE18_START_ADDR_UPPER $SLAVE18_TYPE $SLAVE19_CHAN_RS $SLAVE19_CLOCK_DOMAIN_CROSSING $SLAVE19_DATA_WIDTH $SLAVE19_DWC_DATA_FIFO_DEPTH $SLAVE19_END_ADDR $SLAVE19_END_ADDR_UPPER $SLAVE19_READ_INTERLEAVE $SLAVE19_START_ADDR $SLAVE19_START_ADDR_UPPER $SLAVE19_TYPE $SLAVE20_CHAN_RS $SLAVE20_CLOCK_DOMAIN_CROSSING $SLAVE20_DATA_WIDTH $SLAVE20_DWC_DATA_FIFO_DEPTH $SLAVE20_END_ADDR $SLAVE20_END_ADDR_UPPER $SLAVE20_READ_INTERLEAVE $SLAVE20_START_ADDR $SLAVE20_START_ADDR_UPPER $SLAVE20_TYPE $SLAVE21_CHAN_RS $SLAVE21_CLOCK_DOMAIN_CROSSING $SLAVE21_DATA_WIDTH $SLAVE21_DWC_DATA_FIFO_DEPTH $SLAVE21_END_ADDR $SLAVE21_END_ADDR_UPPER $SLAVE21_READ_INTERLEAVE $SLAVE21_START_ADDR $SLAVE21_START_ADDR_UPPER $SLAVE21_TYPE $SLAVE22_CHAN_RS $SLAVE22_CLOCK_DOMAIN_CROSSING $SLAVE22_DATA_WIDTH $SLAVE22_DWC_DATA_FIFO_DEPTH $SLAVE22_END_ADDR $SLAVE22_END_ADDR_UPPER $SLAVE22_READ_INTERLEAVE $SLAVE22_START_ADDR $SLAVE22_START_ADDR_UPPER $SLAVE22_TYPE $SLAVE23_CHAN_RS $SLAVE23_CLOCK_DOMAIN_CROSSING $SLAVE23_DATA_WIDTH $SLAVE23_DWC_DATA_FIFO_DEPTH $SLAVE23_END_ADDR $SLAVE23_END_ADDR_UPPER $SLAVE23_READ_INTERLEAVE $SLAVE23_START_ADDR $SLAVE23_START_ADDR_UPPER $SLAVE23_TYPE $SLAVE24_CHAN_RS $SLAVE24_CLOCK_DOMAIN_CROSSING $SLAVE24_DATA_WIDTH $SLAVE24_DWC_DATA_FIFO_DEPTH $SLAVE24_END_ADDR $SLAVE24_END_ADDR_UPPER $SLAVE24_READ_INTERLEAVE $SLAVE24_START_ADDR $SLAVE24_START_ADDR_UPPER $SLAVE24_TYPE $SLAVE25_CHAN_RS $SLAVE25_CLOCK_DOMAIN_CROSSING $SLAVE25_DATA_WIDTH $SLAVE25_DWC_DATA_FIFO_DEPTH $SLAVE25_END_ADDR $SLAVE25_END_ADDR_UPPER $SLAVE25_READ_INTERLEAVE $SLAVE25_START_ADDR $SLAVE25_START_ADDR_UPPER $SLAVE25_TYPE $SLAVE26_CHAN_RS $SLAVE26_CLOCK_DOMAIN_CROSSING $SLAVE26_DATA_WIDTH $SLAVE26_DWC_DATA_FIFO_DEPTH $SLAVE26_END_ADDR $SLAVE26_END_ADDR_UPPER $SLAVE26_READ_INTERLEAVE $SLAVE26_START_ADDR $SLAVE26_START_ADDR_UPPER $SLAVE26_TYPE $SLAVE27_CHAN_RS $SLAVE27_CLOCK_DOMAIN_CROSSING $SLAVE27_DATA_WIDTH $SLAVE27_DWC_DATA_FIFO_DEPTH $SLAVE27_END_ADDR $SLAVE27_END_ADDR_UPPER $SLAVE27_READ_INTERLEAVE $SLAVE27_START_ADDR $SLAVE27_START_ADDR_UPPER $SLAVE27_TYPE $SLAVE28_CHAN_RS $SLAVE28_CLOCK_DOMAIN_CROSSING $SLAVE28_DATA_WIDTH $SLAVE28_DWC_DATA_FIFO_DEPTH $SLAVE28_END_ADDR $SLAVE28_END_ADDR_UPPER $SLAVE28_READ_INTERLEAVE $SLAVE28_START_ADDR $SLAVE28_START_ADDR_UPPER $SLAVE28_TYPE $SLAVE29_CHAN_RS $SLAVE29_CLOCK_DOMAIN_CROSSING $SLAVE29_DATA_WIDTH $SLAVE29_DWC_DATA_FIFO_DEPTH $SLAVE29_END_ADDR $SLAVE29_END_ADDR_UPPER $SLAVE29_READ_INTERLEAVE $SLAVE29_START_ADDR $SLAVE29_START_ADDR_UPPER $SLAVE29_TYPE $SLAVE30_CHAN_RS $SLAVE30_CLOCK_DOMAIN_CROSSING $SLAVE30_DATA_WIDTH $SLAVE30_DWC_DATA_FIFO_DEPTH $SLAVE30_END_ADDR $SLAVE30_END_ADDR_UPPER $SLAVE30_READ_INTERLEAVE $SLAVE30_START_ADDR $SLAVE30_START_ADDR_UPPER $SLAVE30_TYPE $SLAVE31_CHAN_RS $SLAVE31_CLOCK_DOMAIN_CROSSING $SLAVE31_DATA_WIDTH $SLAVE31_DWC_DATA_FIFO_DEPTH $SLAVE31_END_ADDR $SLAVE31_END_ADDR_UPPER $SLAVE31_READ_INTERLEAVE $SLAVE31_START_ADDR $SLAVE31_START_ADDR_UPPER $SLAVE31_TYPE $SLV_AXI4PRT_ADDRDEPTH $SLV_AXI4PRT_DATADEPTH $USER_WIDTH "
set PCIE_AXI_1_param "$ADDR_WIDTH $CROSSBAR_MODE $DATA_WIDTH $DWC_ADDR_FIFO_DEPTH_CEILING $ID_WIDTH $MASTER0_CHAN_RS $MASTER0_CLOCK_DOMAIN_CROSSING $MASTER0_DATA_WIDTH $MASTER0_DWC_DATA_FIFO_DEPTH $MASTER0_READ_INTERLEAVE $MASTER0_READ_SLAVE0 $MASTER0_READ_SLAVE1 $MASTER0_READ_SLAVE2 $MASTER0_READ_SLAVE3 $MASTER0_READ_SLAVE4 $MASTER0_READ_SLAVE5 $MASTER0_READ_SLAVE6 $MASTER0_READ_SLAVE7 $MASTER0_READ_SLAVE8 $MASTER0_READ_SLAVE9 $MASTER0_READ_SLAVE10 $MASTER0_READ_SLAVE11 $MASTER0_READ_SLAVE12 $MASTER0_READ_SLAVE13 $MASTER0_READ_SLAVE14 $MASTER0_READ_SLAVE15 $MASTER0_READ_SLAVE16 $MASTER0_READ_SLAVE17 $MASTER0_READ_SLAVE18 $MASTER0_READ_SLAVE19 $MASTER0_READ_SLAVE20 $MASTER0_READ_SLAVE21 $MASTER0_READ_SLAVE22 $MASTER0_READ_SLAVE23 $MASTER0_READ_SLAVE24 $MASTER0_READ_SLAVE25 $MASTER0_READ_SLAVE26 $MASTER0_READ_SLAVE27 $MASTER0_READ_SLAVE28 $MASTER0_READ_SLAVE29 $MASTER0_READ_SLAVE30 $MASTER0_READ_SLAVE31 $MASTER0_TYPE $MASTER0_WRITE_SLAVE0 $MASTER0_WRITE_SLAVE1 $MASTER0_WRITE_SLAVE2 $MASTER0_WRITE_SLAVE3 $MASTER0_WRITE_SLAVE4 $MASTER0_WRITE_SLAVE5 $MASTER0_WRITE_SLAVE6 $MASTER0_WRITE_SLAVE7 $MASTER0_WRITE_SLAVE8 $MASTER0_WRITE_SLAVE9 $MASTER0_WRITE_SLAVE10 $MASTER0_WRITE_SLAVE11 $MASTER0_WRITE_SLAVE12 $MASTER0_WRITE_SLAVE13 $MASTER0_WRITE_SLAVE14 $MASTER0_WRITE_SLAVE15 $MASTER0_WRITE_SLAVE16 $MASTER0_WRITE_SLAVE17 $MASTER0_WRITE_SLAVE18 $MASTER0_WRITE_SLAVE19 $MASTER0_WRITE_SLAVE20 $MASTER0_WRITE_SLAVE21 $MASTER0_WRITE_SLAVE22 $MASTER0_WRITE_SLAVE23 $MASTER0_WRITE_SLAVE24 $MASTER0_WRITE_SLAVE25 $MASTER0_WRITE_SLAVE26 $MASTER0_WRITE_SLAVE27 $MASTER0_WRITE_SLAVE28 $MASTER0_WRITE_SLAVE29 $MASTER0_WRITE_SLAVE30 $MASTER0_WRITE_SLAVE31 $MASTER1_CHAN_RS $MASTER1_CLOCK_DOMAIN_CROSSING $MASTER1_DATA_WIDTH $MASTER1_DWC_DATA_FIFO_DEPTH $MASTER1_READ_INTERLEAVE $MASTER1_READ_SLAVE0 $MASTER1_READ_SLAVE1 $MASTER1_READ_SLAVE2 $MASTER1_READ_SLAVE3 $MASTER1_READ_SLAVE4 $MASTER1_READ_SLAVE5 $MASTER1_READ_SLAVE6 $MASTER1_READ_SLAVE7 $MASTER1_READ_SLAVE8 $MASTER1_READ_SLAVE9 $MASTER1_READ_SLAVE10 $MASTER1_READ_SLAVE11 $MASTER1_READ_SLAVE12 $MASTER1_READ_SLAVE13 $MASTER1_READ_SLAVE14 $MASTER1_READ_SLAVE15 $MASTER1_READ_SLAVE16 $MASTER1_READ_SLAVE17 $MASTER1_READ_SLAVE18 $MASTER1_READ_SLAVE19 $MASTER1_READ_SLAVE20 $MASTER1_READ_SLAVE21 $MASTER1_READ_SLAVE22 $MASTER1_READ_SLAVE23 $MASTER1_READ_SLAVE24 $MASTER1_READ_SLAVE25 $MASTER1_READ_SLAVE26 $MASTER1_READ_SLAVE27 $MASTER1_READ_SLAVE28 $MASTER1_READ_SLAVE29 $MASTER1_READ_SLAVE30 $MASTER1_READ_SLAVE31 $MASTER1_TYPE $MASTER1_WRITE_SLAVE0 $MASTER1_WRITE_SLAVE1 $MASTER1_WRITE_SLAVE2 $MASTER1_WRITE_SLAVE3 $MASTER1_WRITE_SLAVE4 $MASTER1_WRITE_SLAVE5 $MASTER1_WRITE_SLAVE6 $MASTER1_WRITE_SLAVE7 $MASTER1_WRITE_SLAVE8 $MASTER1_WRITE_SLAVE9 $MASTER1_WRITE_SLAVE10 $MASTER1_WRITE_SLAVE11 $MASTER1_WRITE_SLAVE12 $MASTER1_WRITE_SLAVE13 $MASTER1_WRITE_SLAVE14 $MASTER1_WRITE_SLAVE15 $MASTER1_WRITE_SLAVE16 $MASTER1_WRITE_SLAVE17 $MASTER1_WRITE_SLAVE18 $MASTER1_WRITE_SLAVE19 $MASTER1_WRITE_SLAVE20 $MASTER1_WRITE_SLAVE21 $MASTER1_WRITE_SLAVE22 $MASTER1_WRITE_SLAVE23 $MASTER1_WRITE_SLAVE24 $MASTER1_WRITE_SLAVE25 $MASTER1_WRITE_SLAVE26 $MASTER1_WRITE_SLAVE27 $MASTER1_WRITE_SLAVE28 $MASTER1_WRITE_SLAVE29 $MASTER1_WRITE_SLAVE30 $MASTER1_WRITE_SLAVE31 $MASTER2_CHAN_RS $MASTER2_CLOCK_DOMAIN_CROSSING $MASTER2_DATA_WIDTH $MASTER2_DWC_DATA_FIFO_DEPTH $MASTER2_READ_INTERLEAVE $MASTER2_READ_SLAVE0 $MASTER2_READ_SLAVE1 $MASTER2_READ_SLAVE2 $MASTER2_READ_SLAVE3 $MASTER2_READ_SLAVE4 $MASTER2_READ_SLAVE5 $MASTER2_READ_SLAVE6 $MASTER2_READ_SLAVE7 $MASTER2_READ_SLAVE8 $MASTER2_READ_SLAVE9 $MASTER2_READ_SLAVE10 $MASTER2_READ_SLAVE11 $MASTER2_READ_SLAVE12 $MASTER2_READ_SLAVE13 $MASTER2_READ_SLAVE14 $MASTER2_READ_SLAVE15 $MASTER2_READ_SLAVE16 $MASTER2_READ_SLAVE17 $MASTER2_READ_SLAVE18 $MASTER2_READ_SLAVE19 $MASTER2_READ_SLAVE20 $MASTER2_READ_SLAVE21 $MASTER2_READ_SLAVE22 $MASTER2_READ_SLAVE23 $MASTER2_READ_SLAVE24 $MASTER2_READ_SLAVE25 $MASTER2_READ_SLAVE26 $MASTER2_READ_SLAVE27 $MASTER2_READ_SLAVE28 $MASTER2_READ_SLAVE29 $MASTER2_READ_SLAVE30 $MASTER2_READ_SLAVE31 $MASTER2_TYPE $MASTER2_WRITE_SLAVE0 $MASTER2_WRITE_SLAVE1 $MASTER2_WRITE_SLAVE2 $MASTER2_WRITE_SLAVE3 $MASTER2_WRITE_SLAVE4 $MASTER2_WRITE_SLAVE5 $MASTER2_WRITE_SLAVE6 $MASTER2_WRITE_SLAVE7 $MASTER2_WRITE_SLAVE8 $MASTER2_WRITE_SLAVE9 $MASTER2_WRITE_SLAVE10 $MASTER2_WRITE_SLAVE11 $MASTER2_WRITE_SLAVE12 $MASTER2_WRITE_SLAVE13 $MASTER2_WRITE_SLAVE14 $MASTER2_WRITE_SLAVE15 $MASTER2_WRITE_SLAVE16 $MASTER2_WRITE_SLAVE17 $MASTER2_WRITE_SLAVE18 $MASTER2_WRITE_SLAVE19 $MASTER2_WRITE_SLAVE20 $MASTER2_WRITE_SLAVE21 $MASTER2_WRITE_SLAVE22 $MASTER2_WRITE_SLAVE23 $MASTER2_WRITE_SLAVE24 $MASTER2_WRITE_SLAVE25 $MASTER2_WRITE_SLAVE26 $MASTER2_WRITE_SLAVE27 $MASTER2_WRITE_SLAVE28 $MASTER2_WRITE_SLAVE29 $MASTER2_WRITE_SLAVE30 $MASTER2_WRITE_SLAVE31 $MASTER3_CHAN_RS $MASTER3_CLOCK_DOMAIN_CROSSING $MASTER3_DATA_WIDTH $MASTER3_DWC_DATA_FIFO_DEPTH $MASTER3_READ_INTERLEAVE $MASTER3_READ_SLAVE0 $MASTER3_READ_SLAVE1 $MASTER3_READ_SLAVE2 $MASTER3_READ_SLAVE3 $MASTER3_READ_SLAVE4 $MASTER3_READ_SLAVE5 $MASTER3_READ_SLAVE6 $MASTER3_READ_SLAVE7 $MASTER3_READ_SLAVE8 $MASTER3_READ_SLAVE9 $MASTER3_READ_SLAVE10 $MASTER3_READ_SLAVE11 $MASTER3_READ_SLAVE12 $MASTER3_READ_SLAVE13 $MASTER3_READ_SLAVE14 $MASTER3_READ_SLAVE15 $MASTER3_READ_SLAVE16 $MASTER3_READ_SLAVE17 $MASTER3_READ_SLAVE18 $MASTER3_READ_SLAVE19 $MASTER3_READ_SLAVE20 $MASTER3_READ_SLAVE21 $MASTER3_READ_SLAVE22 $MASTER3_READ_SLAVE23 $MASTER3_READ_SLAVE24 $MASTER3_READ_SLAVE25 $MASTER3_READ_SLAVE26 $MASTER3_READ_SLAVE27 $MASTER3_READ_SLAVE28 $MASTER3_READ_SLAVE29 $MASTER3_READ_SLAVE30 $MASTER3_READ_SLAVE31 $MASTER3_TYPE $MASTER3_WRITE_SLAVE0 $MASTER3_WRITE_SLAVE1 $MASTER3_WRITE_SLAVE2 $MASTER3_WRITE_SLAVE3 $MASTER3_WRITE_SLAVE4 $MASTER3_WRITE_SLAVE5 $MASTER3_WRITE_SLAVE6 $MASTER3_WRITE_SLAVE7 $MASTER3_WRITE_SLAVE8 $MASTER3_WRITE_SLAVE9 $MASTER3_WRITE_SLAVE10 $MASTER3_WRITE_SLAVE11 $MASTER3_WRITE_SLAVE12 $MASTER3_WRITE_SLAVE13 $MASTER3_WRITE_SLAVE14 $MASTER3_WRITE_SLAVE15 $MASTER3_WRITE_SLAVE16 $MASTER3_WRITE_SLAVE17 $MASTER3_WRITE_SLAVE18 $MASTER3_WRITE_SLAVE19 $MASTER3_WRITE_SLAVE20 $MASTER3_WRITE_SLAVE21 $MASTER3_WRITE_SLAVE22 $MASTER3_WRITE_SLAVE23 $MASTER3_WRITE_SLAVE24 $MASTER3_WRITE_SLAVE25 $MASTER3_WRITE_SLAVE26 $MASTER3_WRITE_SLAVE27 $MASTER3_WRITE_SLAVE28 $MASTER3_WRITE_SLAVE29 $MASTER3_WRITE_SLAVE30 $MASTER3_WRITE_SLAVE31 $MASTER4_CHAN_RS $MASTER4_CLOCK_DOMAIN_CROSSING $MASTER4_DATA_WIDTH $MASTER4_DWC_DATA_FIFO_DEPTH $MASTER4_READ_INTERLEAVE $MASTER4_READ_SLAVE0 $MASTER4_READ_SLAVE1 $MASTER4_READ_SLAVE2 $MASTER4_READ_SLAVE3 $MASTER4_READ_SLAVE4 $MASTER4_READ_SLAVE5 $MASTER4_READ_SLAVE6 $MASTER4_READ_SLAVE7 $MASTER4_READ_SLAVE8 $MASTER4_READ_SLAVE9 $MASTER4_READ_SLAVE10 $MASTER4_READ_SLAVE11 $MASTER4_READ_SLAVE12 $MASTER4_READ_SLAVE13 $MASTER4_READ_SLAVE14 $MASTER4_READ_SLAVE15 $MASTER4_READ_SLAVE16 $MASTER4_READ_SLAVE17 $MASTER4_READ_SLAVE18 $MASTER4_READ_SLAVE19 $MASTER4_READ_SLAVE20 $MASTER4_READ_SLAVE21 $MASTER4_READ_SLAVE22 $MASTER4_READ_SLAVE23 $MASTER4_READ_SLAVE24 $MASTER4_READ_SLAVE25 $MASTER4_READ_SLAVE26 $MASTER4_READ_SLAVE27 $MASTER4_READ_SLAVE28 $MASTER4_READ_SLAVE29 $MASTER4_READ_SLAVE30 $MASTER4_READ_SLAVE31 $MASTER4_TYPE $MASTER4_WRITE_SLAVE0 $MASTER4_WRITE_SLAVE1 $MASTER4_WRITE_SLAVE2 $MASTER4_WRITE_SLAVE3 $MASTER4_WRITE_SLAVE4 $MASTER4_WRITE_SLAVE5 $MASTER4_WRITE_SLAVE6 $MASTER4_WRITE_SLAVE7 $MASTER4_WRITE_SLAVE8 $MASTER4_WRITE_SLAVE9 $MASTER4_WRITE_SLAVE10 $MASTER4_WRITE_SLAVE11 $MASTER4_WRITE_SLAVE12 $MASTER4_WRITE_SLAVE13 $MASTER4_WRITE_SLAVE14 $MASTER4_WRITE_SLAVE15 $MASTER4_WRITE_SLAVE16 $MASTER4_WRITE_SLAVE17 $MASTER4_WRITE_SLAVE18 $MASTER4_WRITE_SLAVE19 $MASTER4_WRITE_SLAVE20 $MASTER4_WRITE_SLAVE21 $MASTER4_WRITE_SLAVE22 $MASTER4_WRITE_SLAVE23 $MASTER4_WRITE_SLAVE24 $MASTER4_WRITE_SLAVE25 $MASTER4_WRITE_SLAVE26 $MASTER4_WRITE_SLAVE27 $MASTER4_WRITE_SLAVE28 $MASTER4_WRITE_SLAVE29 $MASTER4_WRITE_SLAVE30 $MASTER4_WRITE_SLAVE31 $MASTER5_CHAN_RS $MASTER5_CLOCK_DOMAIN_CROSSING $MASTER5_DATA_WIDTH $MASTER5_DWC_DATA_FIFO_DEPTH $MASTER5_READ_INTERLEAVE $MASTER5_READ_SLAVE0 $MASTER5_READ_SLAVE1 $MASTER5_READ_SLAVE2 $MASTER5_READ_SLAVE3 $MASTER5_READ_SLAVE4 $MASTER5_READ_SLAVE5 $MASTER5_READ_SLAVE6 $MASTER5_READ_SLAVE7 $MASTER5_READ_SLAVE8 $MASTER5_READ_SLAVE9 $MASTER5_READ_SLAVE10 $MASTER5_READ_SLAVE11 $MASTER5_READ_SLAVE12 $MASTER5_READ_SLAVE13 $MASTER5_READ_SLAVE14 $MASTER5_READ_SLAVE15 $MASTER5_READ_SLAVE16 $MASTER5_READ_SLAVE17 $MASTER5_READ_SLAVE18 $MASTER5_READ_SLAVE19 $MASTER5_READ_SLAVE20 $MASTER5_READ_SLAVE21 $MASTER5_READ_SLAVE22 $MASTER5_READ_SLAVE23 $MASTER5_READ_SLAVE24 $MASTER5_READ_SLAVE25 $MASTER5_READ_SLAVE26 $MASTER5_READ_SLAVE27 $MASTER5_READ_SLAVE28 $MASTER5_READ_SLAVE29 $MASTER5_READ_SLAVE30 $MASTER5_READ_SLAVE31 $MASTER5_TYPE $MASTER5_WRITE_SLAVE0 $MASTER5_WRITE_SLAVE1 $MASTER5_WRITE_SLAVE2 $MASTER5_WRITE_SLAVE3 $MASTER5_WRITE_SLAVE4 $MASTER5_WRITE_SLAVE5 $MASTER5_WRITE_SLAVE6 $MASTER5_WRITE_SLAVE7 $MASTER5_WRITE_SLAVE8 $MASTER5_WRITE_SLAVE9 $MASTER5_WRITE_SLAVE10 $MASTER5_WRITE_SLAVE11 $MASTER5_WRITE_SLAVE12 $MASTER5_WRITE_SLAVE13 $MASTER5_WRITE_SLAVE14 $MASTER5_WRITE_SLAVE15 $MASTER5_WRITE_SLAVE16 $MASTER5_WRITE_SLAVE17 $MASTER5_WRITE_SLAVE18 $MASTER5_WRITE_SLAVE19 $MASTER5_WRITE_SLAVE20 $MASTER5_WRITE_SLAVE21 $MASTER5_WRITE_SLAVE22 $MASTER5_WRITE_SLAVE23 $MASTER5_WRITE_SLAVE24 $MASTER5_WRITE_SLAVE25 $MASTER5_WRITE_SLAVE26 $MASTER5_WRITE_SLAVE27 $MASTER5_WRITE_SLAVE28 $MASTER5_WRITE_SLAVE29 $MASTER5_WRITE_SLAVE30 $MASTER5_WRITE_SLAVE31 $MASTER6_CHAN_RS $MASTER6_CLOCK_DOMAIN_CROSSING $MASTER6_DATA_WIDTH $MASTER6_DWC_DATA_FIFO_DEPTH $MASTER6_READ_INTERLEAVE $MASTER6_READ_SLAVE0 $MASTER6_READ_SLAVE1 $MASTER6_READ_SLAVE2 $MASTER6_READ_SLAVE3 $MASTER6_READ_SLAVE4 $MASTER6_READ_SLAVE5 $MASTER6_READ_SLAVE6 $MASTER6_READ_SLAVE7 $MASTER6_READ_SLAVE8 $MASTER6_READ_SLAVE9 $MASTER6_READ_SLAVE10 $MASTER6_READ_SLAVE11 $MASTER6_READ_SLAVE12 $MASTER6_READ_SLAVE13 $MASTER6_READ_SLAVE14 $MASTER6_READ_SLAVE15 $MASTER6_READ_SLAVE16 $MASTER6_READ_SLAVE17 $MASTER6_READ_SLAVE18 $MASTER6_READ_SLAVE19 $MASTER6_READ_SLAVE20 $MASTER6_READ_SLAVE21 $MASTER6_READ_SLAVE22 $MASTER6_READ_SLAVE23 $MASTER6_READ_SLAVE24 $MASTER6_READ_SLAVE25 $MASTER6_READ_SLAVE26 $MASTER6_READ_SLAVE27 $MASTER6_READ_SLAVE28 $MASTER6_READ_SLAVE29 $MASTER6_READ_SLAVE30 $MASTER6_READ_SLAVE31 $MASTER6_TYPE $MASTER6_WRITE_SLAVE0 $MASTER6_WRITE_SLAVE1 $MASTER6_WRITE_SLAVE2 $MASTER6_WRITE_SLAVE3 $MASTER6_WRITE_SLAVE4 $MASTER6_WRITE_SLAVE5 $MASTER6_WRITE_SLAVE6 $MASTER6_WRITE_SLAVE7 $MASTER6_WRITE_SLAVE8 $MASTER6_WRITE_SLAVE9 $MASTER6_WRITE_SLAVE10 $MASTER6_WRITE_SLAVE11 $MASTER6_WRITE_SLAVE12 $MASTER6_WRITE_SLAVE13 $MASTER6_WRITE_SLAVE14 $MASTER6_WRITE_SLAVE15 $MASTER6_WRITE_SLAVE16 $MASTER6_WRITE_SLAVE17 $MASTER6_WRITE_SLAVE18 $MASTER6_WRITE_SLAVE19 $MASTER6_WRITE_SLAVE20 $MASTER6_WRITE_SLAVE21 $MASTER6_WRITE_SLAVE22 $MASTER6_WRITE_SLAVE23 $MASTER6_WRITE_SLAVE24 $MASTER6_WRITE_SLAVE25 $MASTER6_WRITE_SLAVE26 $MASTER6_WRITE_SLAVE27 $MASTER6_WRITE_SLAVE28 $MASTER6_WRITE_SLAVE29 $MASTER6_WRITE_SLAVE30 $MASTER6_WRITE_SLAVE31 $MASTER7_CHAN_RS $MASTER7_CLOCK_DOMAIN_CROSSING $MASTER7_DATA_WIDTH $MASTER7_DWC_DATA_FIFO_DEPTH $MASTER7_READ_INTERLEAVE $MASTER7_READ_SLAVE0 $MASTER7_READ_SLAVE1 $MASTER7_READ_SLAVE2 $MASTER7_READ_SLAVE3 $MASTER7_READ_SLAVE4 $MASTER7_READ_SLAVE5 $MASTER7_READ_SLAVE6 $MASTER7_READ_SLAVE7 $MASTER7_READ_SLAVE8 $MASTER7_READ_SLAVE9 $MASTER7_READ_SLAVE10 $MASTER7_READ_SLAVE11 $MASTER7_READ_SLAVE12 $MASTER7_READ_SLAVE13 $MASTER7_READ_SLAVE14 $MASTER7_READ_SLAVE15 $MASTER7_READ_SLAVE16 $MASTER7_READ_SLAVE17 $MASTER7_READ_SLAVE18 $MASTER7_READ_SLAVE19 $MASTER7_READ_SLAVE20 $MASTER7_READ_SLAVE21 $MASTER7_READ_SLAVE22 $MASTER7_READ_SLAVE23 $MASTER7_READ_SLAVE24 $MASTER7_READ_SLAVE25 $MASTER7_READ_SLAVE26 $MASTER7_READ_SLAVE27 $MASTER7_READ_SLAVE28 $MASTER7_READ_SLAVE29 $MASTER7_READ_SLAVE30 $MASTER7_READ_SLAVE31 $MASTER7_TYPE $MASTER7_WRITE_SLAVE0 $MASTER7_WRITE_SLAVE1 $MASTER7_WRITE_SLAVE2 $MASTER7_WRITE_SLAVE3 $MASTER7_WRITE_SLAVE4 $MASTER7_WRITE_SLAVE5 $MASTER7_WRITE_SLAVE6 $MASTER7_WRITE_SLAVE7 $MASTER7_WRITE_SLAVE8 $MASTER7_WRITE_SLAVE9 $MASTER7_WRITE_SLAVE10 $MASTER7_WRITE_SLAVE11 $MASTER7_WRITE_SLAVE12 $MASTER7_WRITE_SLAVE13 $MASTER7_WRITE_SLAVE14 $MASTER7_WRITE_SLAVE15 $MASTER7_WRITE_SLAVE16 $MASTER7_WRITE_SLAVE17 $MASTER7_WRITE_SLAVE18 $MASTER7_WRITE_SLAVE19 $MASTER7_WRITE_SLAVE20 $MASTER7_WRITE_SLAVE21 $MASTER7_WRITE_SLAVE22 $MASTER7_WRITE_SLAVE23 $MASTER7_WRITE_SLAVE24 $MASTER7_WRITE_SLAVE25 $MASTER7_WRITE_SLAVE26 $MASTER7_WRITE_SLAVE27 $MASTER7_WRITE_SLAVE28 $MASTER7_WRITE_SLAVE29 $MASTER7_WRITE_SLAVE30 $MASTER7_WRITE_SLAVE31 $MASTER8_CHAN_RS $MASTER8_CLOCK_DOMAIN_CROSSING $MASTER8_DATA_WIDTH $MASTER8_DWC_DATA_FIFO_DEPTH $MASTER8_READ_INTERLEAVE $MASTER8_READ_SLAVE0 $MASTER8_READ_SLAVE1 $MASTER8_READ_SLAVE2 $MASTER8_READ_SLAVE3 $MASTER8_READ_SLAVE4 $MASTER8_READ_SLAVE5 $MASTER8_READ_SLAVE6 $MASTER8_READ_SLAVE7 $MASTER8_READ_SLAVE8 $MASTER8_READ_SLAVE9 $MASTER8_READ_SLAVE10 $MASTER8_READ_SLAVE11 $MASTER8_READ_SLAVE12 $MASTER8_READ_SLAVE13 $MASTER8_READ_SLAVE14 $MASTER8_READ_SLAVE15 $MASTER8_READ_SLAVE16 $MASTER8_READ_SLAVE17 $MASTER8_READ_SLAVE18 $MASTER8_READ_SLAVE19 $MASTER8_READ_SLAVE20 $MASTER8_READ_SLAVE21 $MASTER8_READ_SLAVE22 $MASTER8_READ_SLAVE23 $MASTER8_READ_SLAVE24 $MASTER8_READ_SLAVE25 $MASTER8_READ_SLAVE26 $MASTER8_READ_SLAVE27 $MASTER8_READ_SLAVE28 $MASTER8_READ_SLAVE29 $MASTER8_READ_SLAVE30 $MASTER8_READ_SLAVE31 $MASTER8_TYPE $MASTER8_WRITE_SLAVE0 $MASTER8_WRITE_SLAVE1 $MASTER8_WRITE_SLAVE2 $MASTER8_WRITE_SLAVE3 $MASTER8_WRITE_SLAVE4 $MASTER8_WRITE_SLAVE5 $MASTER8_WRITE_SLAVE6 $MASTER8_WRITE_SLAVE7 $MASTER8_WRITE_SLAVE8 $MASTER8_WRITE_SLAVE9 $MASTER8_WRITE_SLAVE10 $MASTER8_WRITE_SLAVE11 $MASTER8_WRITE_SLAVE12 $MASTER8_WRITE_SLAVE13 $MASTER8_WRITE_SLAVE14 $MASTER8_WRITE_SLAVE15 $MASTER8_WRITE_SLAVE16 $MASTER8_WRITE_SLAVE17 $MASTER8_WRITE_SLAVE18 $MASTER8_WRITE_SLAVE19 $MASTER8_WRITE_SLAVE20 $MASTER8_WRITE_SLAVE21 $MASTER8_WRITE_SLAVE22 $MASTER8_WRITE_SLAVE23 $MASTER8_WRITE_SLAVE24 $MASTER8_WRITE_SLAVE25 $MASTER8_WRITE_SLAVE26 $MASTER8_WRITE_SLAVE27 $MASTER8_WRITE_SLAVE28 $MASTER8_WRITE_SLAVE29 $MASTER8_WRITE_SLAVE30 $MASTER8_WRITE_SLAVE31 $MASTER9_CHAN_RS $MASTER9_CLOCK_DOMAIN_CROSSING $MASTER9_DATA_WIDTH $MASTER9_DWC_DATA_FIFO_DEPTH $MASTER9_READ_INTERLEAVE $MASTER9_READ_SLAVE0 $MASTER9_READ_SLAVE1 $MASTER9_READ_SLAVE2 $MASTER9_READ_SLAVE3 $MASTER9_READ_SLAVE4 $MASTER9_READ_SLAVE5 $MASTER9_READ_SLAVE6 $MASTER9_READ_SLAVE7 $MASTER9_READ_SLAVE8 $MASTER9_READ_SLAVE9 $MASTER9_READ_SLAVE10 $MASTER9_READ_SLAVE11 $MASTER9_READ_SLAVE12 $MASTER9_READ_SLAVE13 $MASTER9_READ_SLAVE14 $MASTER9_READ_SLAVE15 $MASTER9_READ_SLAVE16 $MASTER9_READ_SLAVE17 $MASTER9_READ_SLAVE18 $MASTER9_READ_SLAVE19 $MASTER9_READ_SLAVE20 $MASTER9_READ_SLAVE21 $MASTER9_READ_SLAVE22 $MASTER9_READ_SLAVE23 $MASTER9_READ_SLAVE24 $MASTER9_READ_SLAVE25 $MASTER9_READ_SLAVE26 $MASTER9_READ_SLAVE27 $MASTER9_READ_SLAVE28 $MASTER9_READ_SLAVE29 $MASTER9_READ_SLAVE30 $MASTER9_READ_SLAVE31 $MASTER9_TYPE $MASTER9_WRITE_SLAVE0 $MASTER9_WRITE_SLAVE1 $MASTER9_WRITE_SLAVE2 $MASTER9_WRITE_SLAVE3 $MASTER9_WRITE_SLAVE4 $MASTER9_WRITE_SLAVE5 $MASTER9_WRITE_SLAVE6 $MASTER9_WRITE_SLAVE7 $MASTER9_WRITE_SLAVE8 $MASTER9_WRITE_SLAVE9 $MASTER9_WRITE_SLAVE10 $MASTER9_WRITE_SLAVE11 $MASTER9_WRITE_SLAVE12 $MASTER9_WRITE_SLAVE13 $MASTER9_WRITE_SLAVE14 $MASTER9_WRITE_SLAVE15 $MASTER9_WRITE_SLAVE16 $MASTER9_WRITE_SLAVE17 $MASTER9_WRITE_SLAVE18 $MASTER9_WRITE_SLAVE19 $MASTER9_WRITE_SLAVE20 $MASTER9_WRITE_SLAVE21 $MASTER9_WRITE_SLAVE22 $MASTER9_WRITE_SLAVE23 $MASTER9_WRITE_SLAVE24 $MASTER9_WRITE_SLAVE25 $MASTER9_WRITE_SLAVE26 $MASTER9_WRITE_SLAVE27 $MASTER9_WRITE_SLAVE28 $MASTER9_WRITE_SLAVE29 $MASTER9_WRITE_SLAVE30 $MASTER9_WRITE_SLAVE31 $MASTER10_CHAN_RS $MASTER10_CLOCK_DOMAIN_CROSSING $MASTER10_DATA_WIDTH $MASTER10_DWC_DATA_FIFO_DEPTH $MASTER10_READ_INTERLEAVE $MASTER10_READ_SLAVE0 $MASTER10_READ_SLAVE1 $MASTER10_READ_SLAVE2 $MASTER10_READ_SLAVE3 $MASTER10_READ_SLAVE4 $MASTER10_READ_SLAVE5 $MASTER10_READ_SLAVE6 $MASTER10_READ_SLAVE7 $MASTER10_READ_SLAVE8 $MASTER10_READ_SLAVE9 $MASTER10_READ_SLAVE10 $MASTER10_READ_SLAVE11 $MASTER10_READ_SLAVE12 $MASTER10_READ_SLAVE13 $MASTER10_READ_SLAVE14 $MASTER10_READ_SLAVE15 $MASTER10_READ_SLAVE16 $MASTER10_READ_SLAVE17 $MASTER10_READ_SLAVE18 $MASTER10_READ_SLAVE19 $MASTER10_READ_SLAVE20 $MASTER10_READ_SLAVE21 $MASTER10_READ_SLAVE22 $MASTER10_READ_SLAVE23 $MASTER10_READ_SLAVE24 $MASTER10_READ_SLAVE25 $MASTER10_READ_SLAVE26 $MASTER10_READ_SLAVE27 $MASTER10_READ_SLAVE28 $MASTER10_READ_SLAVE29 $MASTER10_READ_SLAVE30 $MASTER10_READ_SLAVE31 $MASTER10_TYPE $MASTER10_WRITE_SLAVE0 $MASTER10_WRITE_SLAVE1 $MASTER10_WRITE_SLAVE2 $MASTER10_WRITE_SLAVE3 $MASTER10_WRITE_SLAVE4 $MASTER10_WRITE_SLAVE5 $MASTER10_WRITE_SLAVE6 $MASTER10_WRITE_SLAVE7 $MASTER10_WRITE_SLAVE8 $MASTER10_WRITE_SLAVE9 $MASTER10_WRITE_SLAVE10 $MASTER10_WRITE_SLAVE11 $MASTER10_WRITE_SLAVE12 $MASTER10_WRITE_SLAVE13 $MASTER10_WRITE_SLAVE14 $MASTER10_WRITE_SLAVE15 $MASTER10_WRITE_SLAVE16 $MASTER10_WRITE_SLAVE17 $MASTER10_WRITE_SLAVE18 $MASTER10_WRITE_SLAVE19 $MASTER10_WRITE_SLAVE20 $MASTER10_WRITE_SLAVE21 $MASTER10_WRITE_SLAVE22 $MASTER10_WRITE_SLAVE23 $MASTER10_WRITE_SLAVE24 $MASTER10_WRITE_SLAVE25 $MASTER10_WRITE_SLAVE26 $MASTER10_WRITE_SLAVE27 $MASTER10_WRITE_SLAVE28 $MASTER10_WRITE_SLAVE29 $MASTER10_WRITE_SLAVE30 $MASTER10_WRITE_SLAVE31 $MASTER11_CHAN_RS $MASTER11_CLOCK_DOMAIN_CROSSING $MASTER11_DATA_WIDTH $MASTER11_DWC_DATA_FIFO_DEPTH $MASTER11_READ_INTERLEAVE $MASTER11_READ_SLAVE0 $MASTER11_READ_SLAVE1 $MASTER11_READ_SLAVE2 $MASTER11_READ_SLAVE3 $MASTER11_READ_SLAVE4 $MASTER11_READ_SLAVE5 $MASTER11_READ_SLAVE6 $MASTER11_READ_SLAVE7 $MASTER11_READ_SLAVE8 $MASTER11_READ_SLAVE9 $MASTER11_READ_SLAVE10 $MASTER11_READ_SLAVE11 $MASTER11_READ_SLAVE12 $MASTER11_READ_SLAVE13 $MASTER11_READ_SLAVE14 $MASTER11_READ_SLAVE15 $MASTER11_READ_SLAVE16 $MASTER11_READ_SLAVE17 $MASTER11_READ_SLAVE18 $MASTER11_READ_SLAVE19 $MASTER11_READ_SLAVE20 $MASTER11_READ_SLAVE21 $MASTER11_READ_SLAVE22 $MASTER11_READ_SLAVE23 $MASTER11_READ_SLAVE24 $MASTER11_READ_SLAVE25 $MASTER11_READ_SLAVE26 $MASTER11_READ_SLAVE27 $MASTER11_READ_SLAVE28 $MASTER11_READ_SLAVE29 $MASTER11_READ_SLAVE30 $MASTER11_READ_SLAVE31 $MASTER11_TYPE $MASTER11_WRITE_SLAVE0 $MASTER11_WRITE_SLAVE1 $MASTER11_WRITE_SLAVE2 $MASTER11_WRITE_SLAVE3 $MASTER11_WRITE_SLAVE4 $MASTER11_WRITE_SLAVE5 $MASTER11_WRITE_SLAVE6 $MASTER11_WRITE_SLAVE7 $MASTER11_WRITE_SLAVE8 $MASTER11_WRITE_SLAVE9 $MASTER11_WRITE_SLAVE10 $MASTER11_WRITE_SLAVE11 $MASTER11_WRITE_SLAVE12 $MASTER11_WRITE_SLAVE13 $MASTER11_WRITE_SLAVE14 $MASTER11_WRITE_SLAVE15 $MASTER11_WRITE_SLAVE16 $MASTER11_WRITE_SLAVE17 $MASTER11_WRITE_SLAVE18 $MASTER11_WRITE_SLAVE19 $MASTER11_WRITE_SLAVE20 $MASTER11_WRITE_SLAVE21 $MASTER11_WRITE_SLAVE22 $MASTER11_WRITE_SLAVE23 $MASTER11_WRITE_SLAVE24 $MASTER11_WRITE_SLAVE25 $MASTER11_WRITE_SLAVE26 $MASTER11_WRITE_SLAVE27 $MASTER11_WRITE_SLAVE28 $MASTER11_WRITE_SLAVE29 $MASTER11_WRITE_SLAVE30 $MASTER11_WRITE_SLAVE31 $MASTER12_CHAN_RS $MASTER12_CLOCK_DOMAIN_CROSSING $MASTER12_DATA_WIDTH $MASTER12_DWC_DATA_FIFO_DEPTH $MASTER12_READ_INTERLEAVE $MASTER12_READ_SLAVE0 $MASTER12_READ_SLAVE1 $MASTER12_READ_SLAVE2 $MASTER12_READ_SLAVE3 $MASTER12_READ_SLAVE4 $MASTER12_READ_SLAVE5 $MASTER12_READ_SLAVE6 $MASTER12_READ_SLAVE7 $MASTER12_READ_SLAVE8 $MASTER12_READ_SLAVE9 $MASTER12_READ_SLAVE10 $MASTER12_READ_SLAVE11 $MASTER12_READ_SLAVE12 $MASTER12_READ_SLAVE13 $MASTER12_READ_SLAVE14 $MASTER12_READ_SLAVE15 $MASTER12_READ_SLAVE16 $MASTER12_READ_SLAVE17 $MASTER12_READ_SLAVE18 $MASTER12_READ_SLAVE19 $MASTER12_READ_SLAVE20 $MASTER12_READ_SLAVE21 $MASTER12_READ_SLAVE22 $MASTER12_READ_SLAVE23 $MASTER12_READ_SLAVE24 $MASTER12_READ_SLAVE25 $MASTER12_READ_SLAVE26 $MASTER12_READ_SLAVE27 $MASTER12_READ_SLAVE28 $MASTER12_READ_SLAVE29 $MASTER12_READ_SLAVE30 $MASTER12_READ_SLAVE31 $MASTER12_TYPE $MASTER12_WRITE_SLAVE0 $MASTER12_WRITE_SLAVE1 $MASTER12_WRITE_SLAVE2 $MASTER12_WRITE_SLAVE3 $MASTER12_WRITE_SLAVE4 $MASTER12_WRITE_SLAVE5 $MASTER12_WRITE_SLAVE6 $MASTER12_WRITE_SLAVE7 $MASTER12_WRITE_SLAVE8 $MASTER12_WRITE_SLAVE9 $MASTER12_WRITE_SLAVE10 $MASTER12_WRITE_SLAVE11 $MASTER12_WRITE_SLAVE12 $MASTER12_WRITE_SLAVE13 $MASTER12_WRITE_SLAVE14 $MASTER12_WRITE_SLAVE15 $MASTER12_WRITE_SLAVE16 $MASTER12_WRITE_SLAVE17 $MASTER12_WRITE_SLAVE18 $MASTER12_WRITE_SLAVE19 $MASTER12_WRITE_SLAVE20 $MASTER12_WRITE_SLAVE21 $MASTER12_WRITE_SLAVE22 $MASTER12_WRITE_SLAVE23 $MASTER12_WRITE_SLAVE24 $MASTER12_WRITE_SLAVE25 $MASTER12_WRITE_SLAVE26 $MASTER12_WRITE_SLAVE27 $MASTER12_WRITE_SLAVE28 $MASTER12_WRITE_SLAVE29 $MASTER12_WRITE_SLAVE30 $MASTER12_WRITE_SLAVE31 $MASTER13_CHAN_RS $MASTER13_CLOCK_DOMAIN_CROSSING $MASTER13_DATA_WIDTH $MASTER13_DWC_DATA_FIFO_DEPTH $MASTER13_READ_INTERLEAVE $MASTER13_READ_SLAVE0 $MASTER13_READ_SLAVE1 $MASTER13_READ_SLAVE2 $MASTER13_READ_SLAVE3 $MASTER13_READ_SLAVE4 $MASTER13_READ_SLAVE5 $MASTER13_READ_SLAVE6 $MASTER13_READ_SLAVE7 $MASTER13_READ_SLAVE8 $MASTER13_READ_SLAVE9 $MASTER13_READ_SLAVE10 $MASTER13_READ_SLAVE11 $MASTER13_READ_SLAVE12 $MASTER13_READ_SLAVE13 $MASTER13_READ_SLAVE14 $MASTER13_READ_SLAVE15 $MASTER13_READ_SLAVE16 $MASTER13_READ_SLAVE17 $MASTER13_READ_SLAVE18 $MASTER13_READ_SLAVE19 $MASTER13_READ_SLAVE20 $MASTER13_READ_SLAVE21 $MASTER13_READ_SLAVE22 $MASTER13_READ_SLAVE23 $MASTER13_READ_SLAVE24 $MASTER13_READ_SLAVE25 $MASTER13_READ_SLAVE26 $MASTER13_READ_SLAVE27 $MASTER13_READ_SLAVE28 $MASTER13_READ_SLAVE29 $MASTER13_READ_SLAVE30 $MASTER13_READ_SLAVE31 $MASTER13_TYPE $MASTER13_WRITE_SLAVE0 $MASTER13_WRITE_SLAVE1 $MASTER13_WRITE_SLAVE2 $MASTER13_WRITE_SLAVE3 $MASTER13_WRITE_SLAVE4 $MASTER13_WRITE_SLAVE5 $MASTER13_WRITE_SLAVE6 $MASTER13_WRITE_SLAVE7 $MASTER13_WRITE_SLAVE8 $MASTER13_WRITE_SLAVE9 $MASTER13_WRITE_SLAVE10 $MASTER13_WRITE_SLAVE11 $MASTER13_WRITE_SLAVE12 $MASTER13_WRITE_SLAVE13 $MASTER13_WRITE_SLAVE14 $MASTER13_WRITE_SLAVE15 $MASTER13_WRITE_SLAVE16 $MASTER13_WRITE_SLAVE17 $MASTER13_WRITE_SLAVE18 $MASTER13_WRITE_SLAVE19 $MASTER13_WRITE_SLAVE20 $MASTER13_WRITE_SLAVE21 $MASTER13_WRITE_SLAVE22 $MASTER13_WRITE_SLAVE23 $MASTER13_WRITE_SLAVE24 $MASTER13_WRITE_SLAVE25 $MASTER13_WRITE_SLAVE26 $MASTER13_WRITE_SLAVE27 $MASTER13_WRITE_SLAVE28 $MASTER13_WRITE_SLAVE29 $MASTER13_WRITE_SLAVE30 $MASTER13_WRITE_SLAVE31 $MASTER14_CHAN_RS $MASTER14_CLOCK_DOMAIN_CROSSING $MASTER14_DATA_WIDTH $MASTER14_DWC_DATA_FIFO_DEPTH $MASTER14_READ_INTERLEAVE $MASTER14_READ_SLAVE0 $MASTER14_READ_SLAVE1 $MASTER14_READ_SLAVE2 $MASTER14_READ_SLAVE3 $MASTER14_READ_SLAVE4 $MASTER14_READ_SLAVE5 $MASTER14_READ_SLAVE6 $MASTER14_READ_SLAVE7 $MASTER14_READ_SLAVE8 $MASTER14_READ_SLAVE9 $MASTER14_READ_SLAVE10 $MASTER14_READ_SLAVE11 $MASTER14_READ_SLAVE12 $MASTER14_READ_SLAVE13 $MASTER14_READ_SLAVE14 $MASTER14_READ_SLAVE15 $MASTER14_READ_SLAVE16 $MASTER14_READ_SLAVE17 $MASTER14_READ_SLAVE18 $MASTER14_READ_SLAVE19 $MASTER14_READ_SLAVE20 $MASTER14_READ_SLAVE21 $MASTER14_READ_SLAVE22 $MASTER14_READ_SLAVE23 $MASTER14_READ_SLAVE24 $MASTER14_READ_SLAVE25 $MASTER14_READ_SLAVE26 $MASTER14_READ_SLAVE27 $MASTER14_READ_SLAVE28 $MASTER14_READ_SLAVE29 $MASTER14_READ_SLAVE30 $MASTER14_READ_SLAVE31 $MASTER14_TYPE $MASTER14_WRITE_SLAVE0 $MASTER14_WRITE_SLAVE1 $MASTER14_WRITE_SLAVE2 $MASTER14_WRITE_SLAVE3 $MASTER14_WRITE_SLAVE4 $MASTER14_WRITE_SLAVE5 $MASTER14_WRITE_SLAVE6 $MASTER14_WRITE_SLAVE7 $MASTER14_WRITE_SLAVE8 $MASTER14_WRITE_SLAVE9 $MASTER14_WRITE_SLAVE10 $MASTER14_WRITE_SLAVE11 $MASTER14_WRITE_SLAVE12 $MASTER14_WRITE_SLAVE13 $MASTER14_WRITE_SLAVE14 $MASTER14_WRITE_SLAVE15 $MASTER14_WRITE_SLAVE16 $MASTER14_WRITE_SLAVE17 $MASTER14_WRITE_SLAVE18 $MASTER14_WRITE_SLAVE19 $MASTER14_WRITE_SLAVE20 $MASTER14_WRITE_SLAVE21 $MASTER14_WRITE_SLAVE22 $MASTER14_WRITE_SLAVE23 $MASTER14_WRITE_SLAVE24 $MASTER14_WRITE_SLAVE25 $MASTER14_WRITE_SLAVE26 $MASTER14_WRITE_SLAVE27 $MASTER14_WRITE_SLAVE28 $MASTER14_WRITE_SLAVE29 $MASTER14_WRITE_SLAVE30 $MASTER14_WRITE_SLAVE31 $MASTER15_CHAN_RS $MASTER15_CLOCK_DOMAIN_CROSSING $MASTER15_DATA_WIDTH $MASTER15_DWC_DATA_FIFO_DEPTH $MASTER15_READ_INTERLEAVE $MASTER15_READ_SLAVE0 $MASTER15_READ_SLAVE1 $MASTER15_READ_SLAVE2 $MASTER15_READ_SLAVE3 $MASTER15_READ_SLAVE4 $MASTER15_READ_SLAVE5 $MASTER15_READ_SLAVE6 $MASTER15_READ_SLAVE7 $MASTER15_READ_SLAVE8 $MASTER15_READ_SLAVE9 $MASTER15_READ_SLAVE10 $MASTER15_READ_SLAVE11 $MASTER15_READ_SLAVE12 $MASTER15_READ_SLAVE13 $MASTER15_READ_SLAVE14 $MASTER15_READ_SLAVE15 $MASTER15_READ_SLAVE16 $MASTER15_READ_SLAVE17 $MASTER15_READ_SLAVE18 $MASTER15_READ_SLAVE19 $MASTER15_READ_SLAVE20 $MASTER15_READ_SLAVE21 $MASTER15_READ_SLAVE22 $MASTER15_READ_SLAVE23 $MASTER15_READ_SLAVE24 $MASTER15_READ_SLAVE25 $MASTER15_READ_SLAVE26 $MASTER15_READ_SLAVE27 $MASTER15_READ_SLAVE28 $MASTER15_READ_SLAVE29 $MASTER15_READ_SLAVE30 $MASTER15_READ_SLAVE31 $MASTER15_TYPE $MASTER15_WRITE_SLAVE0 $MASTER15_WRITE_SLAVE1 $MASTER15_WRITE_SLAVE2 $MASTER15_WRITE_SLAVE3 $MASTER15_WRITE_SLAVE4 $MASTER15_WRITE_SLAVE5 $MASTER15_WRITE_SLAVE6 $MASTER15_WRITE_SLAVE7 $MASTER15_WRITE_SLAVE8 $MASTER15_WRITE_SLAVE9 $MASTER15_WRITE_SLAVE10 $MASTER15_WRITE_SLAVE11 $MASTER15_WRITE_SLAVE12 $MASTER15_WRITE_SLAVE13 $MASTER15_WRITE_SLAVE14 $MASTER15_WRITE_SLAVE15 $MASTER15_WRITE_SLAVE16 $MASTER15_WRITE_SLAVE17 $MASTER15_WRITE_SLAVE18 $MASTER15_WRITE_SLAVE19 $MASTER15_WRITE_SLAVE20 $MASTER15_WRITE_SLAVE21 $MASTER15_WRITE_SLAVE22 $MASTER15_WRITE_SLAVE23 $MASTER15_WRITE_SLAVE24 $MASTER15_WRITE_SLAVE25 $MASTER15_WRITE_SLAVE26 $MASTER15_WRITE_SLAVE27 $MASTER15_WRITE_SLAVE28 $MASTER15_WRITE_SLAVE29 $MASTER15_WRITE_SLAVE30 $MASTER15_WRITE_SLAVE31 $NUM_MASTERS $NUM_MASTERS_WIDTH $NUM_SLAVES $NUM_THREADS $OPEN_TRANS_MAX $OPTIMIZATION $RD_ARB_EN $SLAVE0_CHAN_RS $SLAVE0_CLOCK_DOMAIN_CROSSING $SLAVE0_DATA_WIDTH $SLAVE0_DWC_DATA_FIFO_DEPTH $SLAVE0_END_ADDR $SLAVE0_END_ADDR_UPPER $SLAVE0_READ_INTERLEAVE $SLAVE0_START_ADDR $SLAVE0_START_ADDR_UPPER $SLAVE0_TYPE $SLAVE1_CHAN_RS $SLAVE1_CLOCK_DOMAIN_CROSSING $SLAVE1_DATA_WIDTH $SLAVE1_DWC_DATA_FIFO_DEPTH $SLAVE1_END_ADDR $SLAVE1_END_ADDR_UPPER $SLAVE1_READ_INTERLEAVE $SLAVE1_START_ADDR $SLAVE1_START_ADDR_UPPER $SLAVE1_TYPE $SLAVE2_CHAN_RS $SLAVE2_CLOCK_DOMAIN_CROSSING $SLAVE2_DATA_WIDTH $SLAVE2_DWC_DATA_FIFO_DEPTH $SLAVE2_END_ADDR $SLAVE2_END_ADDR_UPPER $SLAVE2_READ_INTERLEAVE $SLAVE2_START_ADDR $SLAVE2_START_ADDR_UPPER $SLAVE2_TYPE $SLAVE3_CHAN_RS $SLAVE3_CLOCK_DOMAIN_CROSSING $SLAVE3_DATA_WIDTH $SLAVE3_DWC_DATA_FIFO_DEPTH $SLAVE3_END_ADDR $SLAVE3_END_ADDR_UPPER $SLAVE3_READ_INTERLEAVE $SLAVE3_START_ADDR $SLAVE3_START_ADDR_UPPER $SLAVE3_TYPE $SLAVE4_CHAN_RS $SLAVE4_CLOCK_DOMAIN_CROSSING $SLAVE4_DATA_WIDTH $SLAVE4_DWC_DATA_FIFO_DEPTH $SLAVE4_END_ADDR $SLAVE4_END_ADDR_UPPER $SLAVE4_READ_INTERLEAVE $SLAVE4_START_ADDR $SLAVE4_START_ADDR_UPPER $SLAVE4_TYPE $SLAVE5_CHAN_RS $SLAVE5_CLOCK_DOMAIN_CROSSING $SLAVE5_DATA_WIDTH $SLAVE5_DWC_DATA_FIFO_DEPTH $SLAVE5_END_ADDR $SLAVE5_END_ADDR_UPPER $SLAVE5_READ_INTERLEAVE $SLAVE5_START_ADDR $SLAVE5_START_ADDR_UPPER $SLAVE5_TYPE $SLAVE6_CHAN_RS $SLAVE6_CLOCK_DOMAIN_CROSSING $SLAVE6_DATA_WIDTH $SLAVE6_DWC_DATA_FIFO_DEPTH $SLAVE6_END_ADDR $SLAVE6_END_ADDR_UPPER $SLAVE6_READ_INTERLEAVE $SLAVE6_START_ADDR $SLAVE6_START_ADDR_UPPER $SLAVE6_TYPE $SLAVE7_CHAN_RS $SLAVE7_CLOCK_DOMAIN_CROSSING $SLAVE7_DATA_WIDTH $SLAVE7_DWC_DATA_FIFO_DEPTH $SLAVE7_END_ADDR $SLAVE7_END_ADDR_UPPER $SLAVE7_READ_INTERLEAVE $SLAVE7_START_ADDR $SLAVE7_START_ADDR_UPPER $SLAVE7_TYPE $SLAVE8_CHAN_RS $SLAVE8_CLOCK_DOMAIN_CROSSING $SLAVE8_DATA_WIDTH $SLAVE8_DWC_DATA_FIFO_DEPTH $SLAVE8_END_ADDR $SLAVE8_END_ADDR_UPPER $SLAVE8_READ_INTERLEAVE $SLAVE8_START_ADDR $SLAVE8_START_ADDR_UPPER $SLAVE8_TYPE $SLAVE9_CHAN_RS $SLAVE9_CLOCK_DOMAIN_CROSSING $SLAVE9_DATA_WIDTH $SLAVE9_DWC_DATA_FIFO_DEPTH $SLAVE9_END_ADDR $SLAVE9_END_ADDR_UPPER $SLAVE9_READ_INTERLEAVE $SLAVE9_START_ADDR $SLAVE9_START_ADDR_UPPER $SLAVE9_TYPE $SLAVE10_CHAN_RS $SLAVE10_CLOCK_DOMAIN_CROSSING $SLAVE10_DATA_WIDTH $SLAVE10_DWC_DATA_FIFO_DEPTH $SLAVE10_END_ADDR $SLAVE10_END_ADDR_UPPER $SLAVE10_READ_INTERLEAVE $SLAVE10_START_ADDR $SLAVE10_START_ADDR_UPPER $SLAVE10_TYPE $SLAVE11_CHAN_RS $SLAVE11_CLOCK_DOMAIN_CROSSING $SLAVE11_DATA_WIDTH $SLAVE11_DWC_DATA_FIFO_DEPTH $SLAVE11_END_ADDR $SLAVE11_END_ADDR_UPPER $SLAVE11_READ_INTERLEAVE $SLAVE11_START_ADDR $SLAVE11_START_ADDR_UPPER $SLAVE11_TYPE $SLAVE12_CHAN_RS $SLAVE12_CLOCK_DOMAIN_CROSSING $SLAVE12_DATA_WIDTH $SLAVE12_DWC_DATA_FIFO_DEPTH $SLAVE12_END_ADDR $SLAVE12_END_ADDR_UPPER $SLAVE12_READ_INTERLEAVE $SLAVE12_START_ADDR $SLAVE12_START_ADDR_UPPER $SLAVE12_TYPE $SLAVE13_CHAN_RS $SLAVE13_CLOCK_DOMAIN_CROSSING $SLAVE13_DATA_WIDTH $SLAVE13_DWC_DATA_FIFO_DEPTH $SLAVE13_END_ADDR $SLAVE13_END_ADDR_UPPER $SLAVE13_READ_INTERLEAVE $SLAVE13_START_ADDR $SLAVE13_START_ADDR_UPPER $SLAVE13_TYPE $SLAVE14_CHAN_RS $SLAVE14_CLOCK_DOMAIN_CROSSING $SLAVE14_DATA_WIDTH $SLAVE14_DWC_DATA_FIFO_DEPTH $SLAVE14_END_ADDR $SLAVE14_END_ADDR_UPPER $SLAVE14_READ_INTERLEAVE $SLAVE14_START_ADDR $SLAVE14_START_ADDR_UPPER $SLAVE14_TYPE $SLAVE15_CHAN_RS $SLAVE15_CLOCK_DOMAIN_CROSSING $SLAVE15_DATA_WIDTH $SLAVE15_DWC_DATA_FIFO_DEPTH $SLAVE15_END_ADDR $SLAVE15_END_ADDR_UPPER $SLAVE15_READ_INTERLEAVE $SLAVE15_START_ADDR $SLAVE15_START_ADDR_UPPER $SLAVE15_TYPE $SLAVE16_CHAN_RS $SLAVE16_CLOCK_DOMAIN_CROSSING $SLAVE16_DATA_WIDTH $SLAVE16_DWC_DATA_FIFO_DEPTH $SLAVE16_END_ADDR $SLAVE16_END_ADDR_UPPER $SLAVE16_READ_INTERLEAVE $SLAVE16_START_ADDR $SLAVE16_START_ADDR_UPPER $SLAVE16_TYPE $SLAVE17_CHAN_RS $SLAVE17_CLOCK_DOMAIN_CROSSING $SLAVE17_DATA_WIDTH $SLAVE17_DWC_DATA_FIFO_DEPTH $SLAVE17_END_ADDR $SLAVE17_END_ADDR_UPPER $SLAVE17_READ_INTERLEAVE $SLAVE17_START_ADDR $SLAVE17_START_ADDR_UPPER $SLAVE17_TYPE $SLAVE18_CHAN_RS $SLAVE18_CLOCK_DOMAIN_CROSSING $SLAVE18_DATA_WIDTH $SLAVE18_DWC_DATA_FIFO_DEPTH $SLAVE18_END_ADDR $SLAVE18_END_ADDR_UPPER $SLAVE18_READ_INTERLEAVE $SLAVE18_START_ADDR $SLAVE18_START_ADDR_UPPER $SLAVE18_TYPE $SLAVE19_CHAN_RS $SLAVE19_CLOCK_DOMAIN_CROSSING $SLAVE19_DATA_WIDTH $SLAVE19_DWC_DATA_FIFO_DEPTH $SLAVE19_END_ADDR $SLAVE19_END_ADDR_UPPER $SLAVE19_READ_INTERLEAVE $SLAVE19_START_ADDR $SLAVE19_START_ADDR_UPPER $SLAVE19_TYPE $SLAVE20_CHAN_RS $SLAVE20_CLOCK_DOMAIN_CROSSING $SLAVE20_DATA_WIDTH $SLAVE20_DWC_DATA_FIFO_DEPTH $SLAVE20_END_ADDR $SLAVE20_END_ADDR_UPPER $SLAVE20_READ_INTERLEAVE $SLAVE20_START_ADDR $SLAVE20_START_ADDR_UPPER $SLAVE20_TYPE $SLAVE21_CHAN_RS $SLAVE21_CLOCK_DOMAIN_CROSSING $SLAVE21_DATA_WIDTH $SLAVE21_DWC_DATA_FIFO_DEPTH $SLAVE21_END_ADDR $SLAVE21_END_ADDR_UPPER $SLAVE21_READ_INTERLEAVE $SLAVE21_START_ADDR $SLAVE21_START_ADDR_UPPER $SLAVE21_TYPE $SLAVE22_CHAN_RS $SLAVE22_CLOCK_DOMAIN_CROSSING $SLAVE22_DATA_WIDTH $SLAVE22_DWC_DATA_FIFO_DEPTH $SLAVE22_END_ADDR $SLAVE22_END_ADDR_UPPER $SLAVE22_READ_INTERLEAVE $SLAVE22_START_ADDR $SLAVE22_START_ADDR_UPPER $SLAVE22_TYPE $SLAVE23_CHAN_RS $SLAVE23_CLOCK_DOMAIN_CROSSING $SLAVE23_DATA_WIDTH $SLAVE23_DWC_DATA_FIFO_DEPTH $SLAVE23_END_ADDR $SLAVE23_END_ADDR_UPPER $SLAVE23_READ_INTERLEAVE $SLAVE23_START_ADDR $SLAVE23_START_ADDR_UPPER $SLAVE23_TYPE $SLAVE24_CHAN_RS $SLAVE24_CLOCK_DOMAIN_CROSSING $SLAVE24_DATA_WIDTH $SLAVE24_DWC_DATA_FIFO_DEPTH $SLAVE24_END_ADDR $SLAVE24_END_ADDR_UPPER $SLAVE24_READ_INTERLEAVE $SLAVE24_START_ADDR $SLAVE24_START_ADDR_UPPER $SLAVE24_TYPE $SLAVE25_CHAN_RS $SLAVE25_CLOCK_DOMAIN_CROSSING $SLAVE25_DATA_WIDTH $SLAVE25_DWC_DATA_FIFO_DEPTH $SLAVE25_END_ADDR $SLAVE25_END_ADDR_UPPER $SLAVE25_READ_INTERLEAVE $SLAVE25_START_ADDR $SLAVE25_START_ADDR_UPPER $SLAVE25_TYPE $SLAVE26_CHAN_RS $SLAVE26_CLOCK_DOMAIN_CROSSING $SLAVE26_DATA_WIDTH $SLAVE26_DWC_DATA_FIFO_DEPTH $SLAVE26_END_ADDR $SLAVE26_END_ADDR_UPPER $SLAVE26_READ_INTERLEAVE $SLAVE26_START_ADDR $SLAVE26_START_ADDR_UPPER $SLAVE26_TYPE $SLAVE27_CHAN_RS $SLAVE27_CLOCK_DOMAIN_CROSSING $SLAVE27_DATA_WIDTH $SLAVE27_DWC_DATA_FIFO_DEPTH $SLAVE27_END_ADDR $SLAVE27_END_ADDR_UPPER $SLAVE27_READ_INTERLEAVE $SLAVE27_START_ADDR $SLAVE27_START_ADDR_UPPER $SLAVE27_TYPE $SLAVE28_CHAN_RS $SLAVE28_CLOCK_DOMAIN_CROSSING $SLAVE28_DATA_WIDTH $SLAVE28_DWC_DATA_FIFO_DEPTH $SLAVE28_END_ADDR $SLAVE28_END_ADDR_UPPER $SLAVE28_READ_INTERLEAVE $SLAVE28_START_ADDR $SLAVE28_START_ADDR_UPPER $SLAVE28_TYPE $SLAVE29_CHAN_RS $SLAVE29_CLOCK_DOMAIN_CROSSING $SLAVE29_DATA_WIDTH $SLAVE29_DWC_DATA_FIFO_DEPTH $SLAVE29_END_ADDR $SLAVE29_END_ADDR_UPPER $SLAVE29_READ_INTERLEAVE $SLAVE29_START_ADDR $SLAVE29_START_ADDR_UPPER $SLAVE29_TYPE $SLAVE30_CHAN_RS $SLAVE30_CLOCK_DOMAIN_CROSSING $SLAVE30_DATA_WIDTH $SLAVE30_DWC_DATA_FIFO_DEPTH $SLAVE30_END_ADDR $SLAVE30_END_ADDR_UPPER $SLAVE30_READ_INTERLEAVE $SLAVE30_START_ADDR $SLAVE30_START_ADDR_UPPER $SLAVE30_TYPE $SLAVE31_CHAN_RS $SLAVE31_CLOCK_DOMAIN_CROSSING $SLAVE31_DATA_WIDTH $SLAVE31_DWC_DATA_FIFO_DEPTH $SLAVE31_END_ADDR $SLAVE31_END_ADDR_UPPER $SLAVE31_READ_INTERLEAVE $SLAVE31_START_ADDR $SLAVE31_START_ADDR_UPPER $SLAVE31_TYPE $SLV_AXI4PRT_ADDRDEPTH $SLV_AXI4PRT_DATADEPTH $USER_WIDTH "
set PF_CLK_DIV_C0_param "$DIVIDER $ENABLE_BIT_SLIP $ENABLE_SRESET "
set PF_DRI_C0_param "$CRYPTO $DLL0_NE $DLL0_NW $DLL0_SE $DLL0_SW $DLL1_NE $DLL1_NW $DLL1_SE $DLL1_SW $ENABLE_LATENCY_SIMULATION $PCIE0 $PCIE1 $PLL0_NE $PLL0_NW $PLL0_SE $PLL0_SW $PLL1_NE $PLL1_NW $PLL1_SE $PLL1_SW $Q0_LANE0 $Q0_LANE1 $Q0_LANE2 $Q0_LANE3 $Q0_TXPLL0 $Q0_TXPLL1 $Q0_TXPLL_SSC $Q1_LANE0 $Q1_LANE1 $Q1_LANE2 $Q1_LANE3 $Q1_TXPLL0 $Q1_TXPLL1 $Q1_TXPLL_SSC $Q2_LANE0 $Q2_LANE1 $Q2_LANE2 $Q2_LANE3 $Q2_TXPLL0 $Q2_TXPLL1 $Q2_TXPLL_SSC $Q3_LANE0 $Q3_LANE1 $Q3_LANE2 $Q3_LANE3 $Q3_TXPLL $Q3_TXPLL_SSC $Q4_LANE0 $Q4_LANE1 $Q4_LANE2 $Q4_LANE3 $Q4_TXPLL $Q4_TXPLL_SSC $Q5_LANE0 $Q5_LANE1 $Q5_LANE2 $Q5_LANE3 $Q5_TXPLL $Q5_TXPLL_SSC "
set PF_NGMUX_C0_param "$ENABLE_NON_TOGGLING_CLK_SWITCH_SUPPORT "
set PF_PCIE_C0_param "$EXPOSE_ALL_DEBUG_PORTS $UI_DLL_JITTER_TOLERANCE $UI_EXPOSE_LANE_DRI_PORTS $UI_EXPOSE_PCIE_APBLINK_PORTS $UI_GPSS1_LANE0_IS_USED $UI_GPSS1_LANE1_IS_USED $UI_GPSS1_LANE2_IS_USED $UI_GPSS1_LANE3_IS_USED $UI_IS_CONFIGURED $UI_PCIE_0_BAR_MODE $UI_PCIE_0_CDR_REF_CLK_NUMBER $UI_PCIE_0_CDR_REF_CLK_SOURCE $UI_PCIE_0_CLASS_CODE $UI_PCIE_0_CONTROLLER_ENABLED $UI_PCIE_0_DE_EMPHASIS $UI_PCIE_0_DEVICE_ID $UI_PCIE_0_EXPOSE_WAKE_SIG $UI_PCIE_0_INTERRUPTS $UI_PCIE_0_L0_ACC_LATENCY $UI_PCIE_0_L0_EXIT_LATENCY $UI_PCIE_0_L1_ACC_LATENCY $UI_PCIE_0_L1_ENABLE $UI_PCIE_0_L1_EXIT_LATENCY $UI_PCIE_0_LANE_RATE $UI_PCIE_0_MASTER_SIZE_BAR_0_TABLE $UI_PCIE_0_MASTER_SIZE_BAR_1_TABLE $UI_PCIE_0_MASTER_SIZE_BAR_2_TABLE $UI_PCIE_0_MASTER_SIZE_BAR_3_TABLE $UI_PCIE_0_MASTER_SIZE_BAR_4_TABLE $UI_PCIE_0_MASTER_SIZE_BAR_5_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_0_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_1_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_2_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_3_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_4_TABLE $UI_PCIE_0_MASTER_SOURCE_ADDRESS_BAR_5_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_0_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_1_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_2_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_3_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_4_TABLE $UI_PCIE_0_MASTER_TABLE_SIZE_BAR_5_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_0_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_1_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_2_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_3_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_4_TABLE $UI_PCIE_0_MASTER_TRANS_ADDRESS_BAR_5_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_0_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_1_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_2_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_3_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_4_TABLE $UI_PCIE_0_MASTER_TYPE_BAR_5_TABLE $UI_PCIE_0_NUM_FTS $UI_PCIE_0_NUMBER_OF_LANES $UI_PCIE_0_PHY_REF_CLK_SLOT $UI_PCIE_0_PORT_TYPE $UI_PCIE_0_REF_CLK_FREQ $UI_PCIE_0_REVISION_ID $UI_PCIE_0_SLAVE_SIZE_TABLE_0 $UI_PCIE_0_SLAVE_SIZE_TABLE_1 $UI_PCIE_0_SLAVE_SIZE_TABLE_2 $UI_PCIE_0_SLAVE_SIZE_TABLE_3 $UI_PCIE_0_SLAVE_SIZE_TABLE_4 $UI_PCIE_0_SLAVE_SIZE_TABLE_5 $UI_PCIE_0_SLAVE_SIZE_TABLE_6 $UI_PCIE_0_SLAVE_SIZE_TABLE_7 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_0 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_1 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_2 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_3 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_4 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_5 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_6 $UI_PCIE_0_SLAVE_SOURCE_ADDRESS_TABLE_7 $UI_PCIE_0_SLAVE_STATE_TABLE_0 $UI_PCIE_0_SLAVE_STATE_TABLE_1 $UI_PCIE_0_SLAVE_STATE_TABLE_2 $UI_PCIE_0_SLAVE_STATE_TABLE_3 $UI_PCIE_0_SLAVE_STATE_TABLE_4 $UI_PCIE_0_SLAVE_STATE_TABLE_5 $UI_PCIE_0_SLAVE_STATE_TABLE_6 $UI_PCIE_0_SLAVE_STATE_TABLE_7 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_0 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_1 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_2 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_3 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_4 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_5 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_6 $UI_PCIE_0_SLAVE_TRANS_ADDRESS_TABLE_7 $UI_PCIE_0_SUB_SYSTEM_ID $UI_PCIE_0_SUB_VENDOR_ID $UI_PCIE_0_TRANSMIT_SWING $UI_PCIE_0_VENDOR_ID $UI_PCIE_1_BAR_MODE $UI_PCIE_1_CDR_REF_CLK_NUMBER $UI_PCIE_1_CDR_REF_CLK_SOURCE $UI_PCIE_1_CLASS_CODE $UI_PCIE_1_CONTROLLER_ENABLED $UI_PCIE_1_DE_EMPHASIS $UI_PCIE_1_DEVICE_ID $UI_PCIE_1_EXPOSE_WAKE_SIG $UI_PCIE_1_INTERRUPTS $UI_PCIE_1_L0_ACC_LATENCY $UI_PCIE_1_L0_EXIT_LATENCY $UI_PCIE_1_L1_ACC_LATENCY $UI_PCIE_1_L1_ENABLE $UI_PCIE_1_L1_EXIT_LATENCY $UI_PCIE_1_LANE_RATE $UI_PCIE_1_MASTER_SIZE_BAR_0_TABLE $UI_PCIE_1_MASTER_SIZE_BAR_1_TABLE $UI_PCIE_1_MASTER_SIZE_BAR_2_TABLE $UI_PCIE_1_MASTER_SIZE_BAR_3_TABLE $UI_PCIE_1_MASTER_SIZE_BAR_4_TABLE $UI_PCIE_1_MASTER_SIZE_BAR_5_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_0_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_1_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_2_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_3_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_4_TABLE $UI_PCIE_1_MASTER_SOURCE_ADDRESS_BAR_5_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_0_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_1_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_2_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_3_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_4_TABLE $UI_PCIE_1_MASTER_TABLE_SIZE_BAR_5_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_0_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_1_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_2_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_3_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_4_TABLE $UI_PCIE_1_MASTER_TRANS_ADDRESS_BAR_5_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_0_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_1_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_2_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_3_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_4_TABLE $UI_PCIE_1_MASTER_TYPE_BAR_5_TABLE $UI_PCIE_1_NUM_FTS $UI_PCIE_1_NUMBER_OF_LANES $UI_PCIE_1_PHY_REF_CLK_SLOT $UI_PCIE_1_PORT_TYPE $UI_PCIE_1_REF_CLK_FREQ $UI_PCIE_1_REVISION_ID $UI_PCIE_1_SLAVE_SIZE_TABLE_0 $UI_PCIE_1_SLAVE_SIZE_TABLE_1 $UI_PCIE_1_SLAVE_SIZE_TABLE_2 $UI_PCIE_1_SLAVE_SIZE_TABLE_3 $UI_PCIE_1_SLAVE_SIZE_TABLE_4 $UI_PCIE_1_SLAVE_SIZE_TABLE_5 $UI_PCIE_1_SLAVE_SIZE_TABLE_6 $UI_PCIE_1_SLAVE_SIZE_TABLE_7 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_0 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_1 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_2 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_3 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_4 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_5 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_6 $UI_PCIE_1_SLAVE_SOURCE_ADDRESS_TABLE_7 $UI_PCIE_1_SLAVE_STATE_TABLE_0 $UI_PCIE_1_SLAVE_STATE_TABLE_1 $UI_PCIE_1_SLAVE_STATE_TABLE_2 $UI_PCIE_1_SLAVE_STATE_TABLE_3 $UI_PCIE_1_SLAVE_STATE_TABLE_4 $UI_PCIE_1_SLAVE_STATE_TABLE_5 $UI_PCIE_1_SLAVE_STATE_TABLE_6 $UI_PCIE_1_SLAVE_STATE_TABLE_7 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_0 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_1 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_2 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_3 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_4 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_5 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_6 $UI_PCIE_1_SLAVE_TRANS_ADDRESS_TABLE_7 $UI_PCIE_1_SUB_SYSTEM_ID $UI_PCIE_1_SUB_VENDOR_ID $UI_PCIE_1_TRANSMIT_SWING $UI_PCIE_1_VENDOR_ID $UI_PCIESS_LANE0_IS_USED $UI_PCIESS_LANE1_IS_USED $UI_PCIESS_LANE2_IS_USED $UI_PCIESS_LANE3_IS_USED $UI_PROTOCOL_PRESET_USED $UI_SIMULATION_LEVEL $UI_TX_CLK_DIV_FACTOR $UI_USE_EMBEDDED_DLL $XT_ES_DEVICE "
set PF_TX_PLL_C0_param "$CORE $INIT $TxPLL_AUX_LOW_SEL $TxPLL_AUX_OUT $TxPLL_BANDWIDTH $TxPLL_CLK_125_EN $TxPLL_DYNAMIC_RECONFIG_INTERFACE_EN $TxPLL_EXT_WAVE_SEL $TxPLL_FAB_LOCK_EN $TxPLL_FAB_REF $TxPLL_INTEGER_MODE $TxPLL_JITTER_MODE_AT_POWERUP $TxPLL_JITTER_MODE_REFCLK_FREQ $TxPLL_JITTER_MODE_REFCLK_SEL $TxPLL_JITTER_MODE_SEL $TxPLL_MODE $TxPLL_OUT $TxPLL_REF $TxPLL_RN_FILTER $TxPLL_SOURCE $TxPLL_SSM_DEPTH $TxPLL_SSM_DIVVAL $TxPLL_SSM_DOWN_SPREAD $TxPLL_SSM_FREQ $TxPLL_SSM_RAND_PATTERN $VCOFREQUENCY "
set PF_XCVR_REF_CLK_C0_param "$ENABLE_FAB_CLK_0 $ENABLE_FAB_CLK_1 $ENABLE_REF_CLK_0 $ENABLE_REF_CLK_1 $REF_CLK_MODE_0 $REF_CLK_MODE_1 "
set constraint_path ./constraints

new_project -location {./MPFS_ICICLE_eMMC} -name {MPFS_ICICLE_eMMC} -project_description {} -block_mode 0 -standalone_peripheral_initialization 0 -instantiate_in_smartdesign 1 -ondemand_build_dh 1 -use_relative_path 0 -linked_files_root_dir_env {} -hdl {VERILOG} -family {PolarFireSoC} -die {MPFS250T_ES} -package {FCG1152} -speed {STD} -die_voltage {1.0} -part_range {EXT} -adv_options {IO_DEFT_STD:LVCMOS 1.8V} -adv_options {RESTRICTPROBEPINS:1} -adv_options {RESTRICTSPIPINS:0} -adv_options {SYSTEM_CONTROLLER_SUSPEND_MODE:0} -adv_options {TEMPR:EXT} -adv_options {VCCI_1.2_VOLTR:EXT} -adv_options {VCCI_1.5_VOLTR:EXT} -adv_options {VCCI_1.8_VOLTR:EXT} -adv_options {VCCI_2.5_VOLTR:EXT} -adv_options {VCCI_3.3_VOLTR:EXT} -adv_options {VOLTR:EXT} 
set_device -family {PolarFireSoC} -die {MPFS250T_ES} -package {FCVG484} -speed {STD} -die_voltage {1.0} -part_range {EXT} -adv_options {IO_DEFT_STD:LVCMOS 1.8V} -adv_options {RESTRICTPROBEPINS:1} -adv_options {RESTRICTSPIPINS:0} -adv_options {SYSTEM_CONTROLLER_SUSPEND_MODE:0} -adv_options {TEMPR:EXT} -adv_options {VCCI_1.2_VOLTR:EXT} -adv_options {VCCI_1.5_VOLTR:EXT} -adv_options {VCCI_1.8_VOLTR:EXT} -adv_options {VCCI_2.5_VOLTR:EXT} -adv_options {VCCI_3.3_VOLTR:EXT} -adv_options {VOLTR:EXT} 

download_core -vlnv {Actel:SgCore:PF_OSC:1.0.102} -location {www.microchip-ip.com/repositories/SgCore}
download_core -vlnv {Actel:SgCore:PF_CCC:2.2.100} -location {www.microchip-ip.com/repositories/SgCore}
download_core -vlnv {Actel:DirectCore:CORERESET_PF:2.2.107} -location {www.microchip-ip.com/repositories/DirectCore}
download_core -vlnv {Microsemi:SgCore:PFSOC_INIT_MONITOR:1.0.101} -location {www.microchip-ip.com/repositories/SgCore} 
download_core -vlnv {Actel:DirectCore:COREAXI4INTERCONNECT:2.8.103} -location {www.microchip-ip.com/repositories/DirectCore}
download_core -vlnv {Actel:SgCore:PF_CLK_DIV:1.0.103} -location {www.microchip-ip.com/repositories/SgCore} 
download_core -vlnv {Actel:SgCore:PF_DRI:1.0.102} -location {www.microchip-ip.com/repositories/SgCore} 
download_core -vlnv {Actel:SgCore:PF_NGMUX:1.0.101} -location {www.microchip-ip.com/repositories/SgCore} 
download_core -vlnv {Actel:SgCore:PF_PCIE:2.0.104} -location {www.microchip-ip.com/repositories/SgCore} 
download_core -vlnv {Actel:SgCore:PF_TX_PLL:2.0.202} -location {www.microchip-ip.com/repositories/SgCore} 
download_core -vlnv {Actel:SgCore:PF_XCVR_REF_CLK:1.0.103} -location {www.microchip-ip.com/repositories/SgCore}

source ./script_support/MPFS_ICICLE_eMMC_recursive.tcl

set_root -module {MPFS_ICICLE_eMMC::work} 
build_design_hierarchy 
run_tool -name {CONSTRAINT_MANAGEMENT} 
create_links \
         -convert_EDN_to_HDL 0 \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_CAN0.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_I2C0.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MAC.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MIKROBUS.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART0.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART1.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART2.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART3.pdc" \
         -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART4.pdc" \
		 -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_PCIE.pdc" \
		 -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_USB.pdc" \
		 -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_SPI0.pdc"  \
		 -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_SDIO.pdc" \
		 -io_pdc "${constraint_path}/ICICLE_IO_CONSTRAINTS/qspi.pdc"

organize_tool_files -tool {PLACEROUTE} -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/qspi.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MIKROBUS.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_SDIO.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_USB.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MAC.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_PCIE.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART0.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART1.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART3.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_MMUART2.pdc" -file "${constraint_path}/ICICLE_IO_CONSTRAINTS/ICICLE_SPI0.pdc" -module {MPFS_ICICLE_eMMC::work} -input_type {constraint} 
derive_constraints_sdc 
save_project 