INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liangzhao/thinpad_top-thinrouter.1/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
