// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module CNN_1D (
        ap_clk,
        ap_rst,
        src_V_address0,
        src_V_ce0,
        src_V_d0,
        src_V_q0,
        src_V_we0,
        src_V_offset,
        saveValueLayer1_V_Addr_A,
        saveValueLayer1_V_EN_A,
        saveValueLayer1_V_Din_A,
        saveValueLayer1_V_Dout_A,
        saveValueLayer1_V_WEN_A,
        saveValueLayer2_V_Addr_A,
        saveValueLayer2_V_EN_A,
        saveValueLayer2_V_Din_A,
        saveValueLayer2_V_Dout_A,
        saveValueLayer2_V_WEN_A,
        saveValueLayer3_V_Addr_A,
        saveValueLayer3_V_EN_A,
        saveValueLayer3_V_Din_A,
        saveValueLayer3_V_Dout_A,
        saveValueLayer3_V_WEN_A,
        Layer1_WeightArray_V_Addr_A,
        Layer1_WeightArray_V_EN_A,
        Layer1_WeightArray_V_Din_A,
        Layer1_WeightArray_V_Dout_A,
        Layer1_WeightArray_V_WEN_A,
        Layer1_BiasArray_V_Addr_A,
        Layer1_BiasArray_V_EN_A,
        Layer1_BiasArray_V_Din_A,
        Layer1_BiasArray_V_Dout_A,
        Layer1_BiasArray_V_WEN_A,
        Layer2_WeightMatrix_s_Addr_A,
        Layer2_WeightMatrix_s_EN_A,
        Layer2_WeightMatrix_s_Din_A,
        Layer2_WeightMatrix_s_Dout_A,
        Layer2_WeightMatrix_s_WEN_A,
        Layer2_BiasArray_V_Addr_A,
        Layer2_BiasArray_V_EN_A,
        Layer2_BiasArray_V_Din_A,
        Layer2_BiasArray_V_Dout_A,
        Layer2_BiasArray_V_WEN_A,
        Layer3_weightArray_0_Addr_A,
        Layer3_weightArray_0_EN_A,
        Layer3_weightArray_0_Din_A,
        Layer3_weightArray_0_Dout_A,
        Layer3_weightArray_0_WEN_A,
        Layer3_weightArray_1_Addr_A,
        Layer3_weightArray_1_EN_A,
        Layer3_weightArray_1_Din_A,
        Layer3_weightArray_1_Dout_A,
        Layer3_weightArray_1_WEN_A,
        Layer3_weightArray_2_Addr_A,
        Layer3_weightArray_2_EN_A,
        Layer3_weightArray_2_Din_A,
        Layer3_weightArray_2_Dout_A,
        Layer3_weightArray_2_WEN_A,
        Layer3_weightArray_3_Addr_A,
        Layer3_weightArray_3_EN_A,
        Layer3_weightArray_3_Din_A,
        Layer3_weightArray_3_Dout_A,
        Layer3_weightArray_3_WEN_A,
        Layer3_Bias_V_Addr_A,
        Layer3_Bias_V_EN_A,
        Layer3_Bias_V_Din_A,
        Layer3_Bias_V_Dout_A,
        Layer3_Bias_V_WEN_A,
        Layer4_weightArray_V_Addr_A,
        Layer4_weightArray_V_EN_A,
        Layer4_weightArray_V_Din_A,
        Layer4_weightArray_V_Dout_A,
        Layer4_weightArray_V_WEN_A,
        Layer4_Bias_V_Addr_A,
        Layer4_Bias_V_EN_A,
        Layer4_Bias_V_Din_A,
        Layer4_Bias_V_Dout_A,
        Layer4_Bias_V_WEN_A,
        dst_V_address0,
        dst_V_ce0,
        dst_V_d0,
        dst_V_q0,
        dst_V_we0,
        src_V_offset_ap_vld,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_clk;
input   ap_rst;
output  [15:0] src_V_address0;
output   src_V_ce0;
output  [17:0] src_V_d0;
input  [17:0] src_V_q0;
output   src_V_we0;
input  [7:0] src_V_offset;
output  [31:0] saveValueLayer1_V_Addr_A;
output   saveValueLayer1_V_EN_A;
output  [31:0] saveValueLayer1_V_Din_A;
input  [31:0] saveValueLayer1_V_Dout_A;
output  [3:0] saveValueLayer1_V_WEN_A;
output  [31:0] saveValueLayer2_V_Addr_A;
output   saveValueLayer2_V_EN_A;
output  [31:0] saveValueLayer2_V_Din_A;
input  [31:0] saveValueLayer2_V_Dout_A;
output  [3:0] saveValueLayer2_V_WEN_A;
output  [31:0] saveValueLayer3_V_Addr_A;
output   saveValueLayer3_V_EN_A;
output  [31:0] saveValueLayer3_V_Din_A;
input  [31:0] saveValueLayer3_V_Dout_A;
output  [3:0] saveValueLayer3_V_WEN_A;
output  [31:0] Layer1_WeightArray_V_Addr_A;
output   Layer1_WeightArray_V_EN_A;
output  [31:0] Layer1_WeightArray_V_Din_A;
input  [31:0] Layer1_WeightArray_V_Dout_A;
output  [3:0] Layer1_WeightArray_V_WEN_A;
output  [31:0] Layer1_BiasArray_V_Addr_A;
output   Layer1_BiasArray_V_EN_A;
output  [31:0] Layer1_BiasArray_V_Din_A;
input  [31:0] Layer1_BiasArray_V_Dout_A;
output  [3:0] Layer1_BiasArray_V_WEN_A;
output  [31:0] Layer2_WeightMatrix_s_Addr_A;
output   Layer2_WeightMatrix_s_EN_A;
output  [31:0] Layer2_WeightMatrix_s_Din_A;
input  [31:0] Layer2_WeightMatrix_s_Dout_A;
output  [3:0] Layer2_WeightMatrix_s_WEN_A;
output  [31:0] Layer2_BiasArray_V_Addr_A;
output   Layer2_BiasArray_V_EN_A;
output  [31:0] Layer2_BiasArray_V_Din_A;
input  [31:0] Layer2_BiasArray_V_Dout_A;
output  [3:0] Layer2_BiasArray_V_WEN_A;
output  [31:0] Layer3_weightArray_0_Addr_A;
output   Layer3_weightArray_0_EN_A;
output  [31:0] Layer3_weightArray_0_Din_A;
input  [31:0] Layer3_weightArray_0_Dout_A;
output  [3:0] Layer3_weightArray_0_WEN_A;
output  [31:0] Layer3_weightArray_1_Addr_A;
output   Layer3_weightArray_1_EN_A;
output  [31:0] Layer3_weightArray_1_Din_A;
input  [31:0] Layer3_weightArray_1_Dout_A;
output  [3:0] Layer3_weightArray_1_WEN_A;
output  [31:0] Layer3_weightArray_2_Addr_A;
output   Layer3_weightArray_2_EN_A;
output  [31:0] Layer3_weightArray_2_Din_A;
input  [31:0] Layer3_weightArray_2_Dout_A;
output  [3:0] Layer3_weightArray_2_WEN_A;
output  [31:0] Layer3_weightArray_3_Addr_A;
output   Layer3_weightArray_3_EN_A;
output  [31:0] Layer3_weightArray_3_Din_A;
input  [31:0] Layer3_weightArray_3_Dout_A;
output  [3:0] Layer3_weightArray_3_WEN_A;
output  [31:0] Layer3_Bias_V_Addr_A;
output   Layer3_Bias_V_EN_A;
output  [31:0] Layer3_Bias_V_Din_A;
input  [31:0] Layer3_Bias_V_Dout_A;
output  [3:0] Layer3_Bias_V_WEN_A;
output  [31:0] Layer4_weightArray_V_Addr_A;
output   Layer4_weightArray_V_EN_A;
output  [31:0] Layer4_weightArray_V_Din_A;
input  [31:0] Layer4_weightArray_V_Dout_A;
output  [3:0] Layer4_weightArray_V_WEN_A;
output  [31:0] Layer4_Bias_V_Addr_A;
output   Layer4_Bias_V_EN_A;
output  [31:0] Layer4_Bias_V_Din_A;
input  [31:0] Layer4_Bias_V_Dout_A;
output  [3:0] Layer4_Bias_V_WEN_A;
output  [9:0] dst_V_address0;
output   dst_V_ce0;
output  [15:0] dst_V_d0;
input  [15:0] dst_V_q0;
output   dst_V_we0;
input   src_V_offset_ap_vld;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire   [16:0] Layer3_Int_V_i_q0;
wire   [16:0] Layer3_Int_V_t_q0;
wire    CNN_1D_entry11_U0_ap_start;
wire    CNN_1D_entry11_U0_ap_done;
wire    CNN_1D_entry11_U0_ap_continue;
wire    CNN_1D_entry11_U0_ap_idle;
wire    CNN_1D_entry11_U0_ap_ready;
wire    CNN_1D_entry11_U0_start_out;
wire    CNN_1D_entry11_U0_start_write;
wire   [7:0] CNN_1D_entry11_U0_src_V_offset_out_din;
wire    CNN_1D_entry11_U0_src_V_offset_out_write;
wire    CNN_1D_entry142_U0_ap_start;
wire    CNN_1D_entry142_U0_ap_done;
wire    CNN_1D_entry142_U0_ap_continue;
wire    CNN_1D_entry142_U0_ap_idle;
wire    CNN_1D_entry142_U0_ap_ready;
wire    CNN_1D_entry142_U0_src_V_offset_read;
wire   [7:0] CNN_1D_entry142_U0_src_V_offset_out_din;
wire    CNN_1D_entry142_U0_src_V_offset_out_write;
wire    Layer1_ReadPadding_U0_ap_start;
wire    Layer1_ReadPadding_U0_ap_done;
wire    Layer1_ReadPadding_U0_ap_continue;
wire    Layer1_ReadPadding_U0_ap_idle;
wire    Layer1_ReadPadding_U0_ap_ready;
wire   [15:0] Layer1_ReadPadding_U0_src_V_address0;
wire    Layer1_ReadPadding_U0_src_V_ce0;
wire    Layer1_ReadPadding_U0_src_V_offset_read;
wire   [17:0] Layer1_ReadPadding_U0_dst_0_V_V_din;
wire    Layer1_ReadPadding_U0_dst_0_V_V_write;
wire   [17:0] Layer1_ReadPadding_U0_dst_1_V_V_din;
wire    Layer1_ReadPadding_U0_dst_1_V_V_write;
wire   [17:0] Layer1_ReadPadding_U0_dst_2_V_V_din;
wire    Layer1_ReadPadding_U0_dst_2_V_V_write;
wire   [17:0] Layer1_ReadPadding_U0_dst_3_V_V_din;
wire    Layer1_ReadPadding_U0_dst_3_V_V_write;
wire   [17:0] Layer1_ReadPadding_U0_dst_4_V_V_din;
wire    Layer1_ReadPadding_U0_dst_4_V_V_write;
wire   [17:0] Layer1_ReadPadding_U0_dst_5_V_V_din;
wire    Layer1_ReadPadding_U0_dst_5_V_V_write;
wire   [17:0] Layer1_ReadPadding_U0_dst_6_V_V_din;
wire    Layer1_ReadPadding_U0_dst_6_V_V_write;
wire   [17:0] Layer1_ReadPadding_U0_dst_7_V_V_din;
wire    Layer1_ReadPadding_U0_dst_7_V_V_write;
wire   [17:0] Layer1_ReadPadding_U0_dst_8_V_V_din;
wire    Layer1_ReadPadding_U0_dst_8_V_V_write;
wire   [17:0] Layer1_ReadPadding_U0_dst_9_V_V_din;
wire    Layer1_ReadPadding_U0_dst_9_V_V_write;
wire   [7:0] Layer1_ReadPadding_U0_src_V_offset_out_din;
wire    Layer1_ReadPadding_U0_src_V_offset_out_write;
wire    CNN_1D_Loop_Loop_Con_U0_ap_start;
wire    CNN_1D_Loop_Loop_Con_U0_ap_done;
wire    CNN_1D_Loop_Loop_Con_U0_ap_continue;
wire    CNN_1D_Loop_Loop_Con_U0_ap_idle;
wire    CNN_1D_Loop_Loop_Con_U0_ap_ready;
wire    CNN_1D_Loop_Loop_Con_U0_start_out;
wire    CNN_1D_Loop_Loop_Con_U0_start_write;
wire    CNN_1D_Loop_Loop_Con_U0_intermediate_0_V_V_read;
wire    CNN_1D_Loop_Loop_Con_U0_intermediate_1_V_V_read;
wire    CNN_1D_Loop_Loop_Con_U0_intermediate_2_V_V_read;
wire    CNN_1D_Loop_Loop_Con_U0_intermediate_3_V_V_read;
wire    CNN_1D_Loop_Loop_Con_U0_intermediate_4_V_V_read;
wire    CNN_1D_Loop_Loop_Con_U0_intermediate_5_V_V_read;
wire    CNN_1D_Loop_Loop_Con_U0_intermediate_6_V_V_read;
wire    CNN_1D_Loop_Loop_Con_U0_intermediate_7_V_V_read;
wire    CNN_1D_Loop_Loop_Con_U0_intermediate_8_V_V_read;
wire    CNN_1D_Loop_Loop_Con_U0_intermediate_9_V_V_read;
wire   [17:0] CNN_1D_Loop_Loop_Con_U0_maxpool_0_V_V_din;
wire    CNN_1D_Loop_Loop_Con_U0_maxpool_0_V_V_write;
wire   [17:0] CNN_1D_Loop_Loop_Con_U0_maxpool_1_V_V_din;
wire    CNN_1D_Loop_Loop_Con_U0_maxpool_1_V_V_write;
wire   [17:0] CNN_1D_Loop_Loop_Con_U0_maxpool_2_V_V_din;
wire    CNN_1D_Loop_Loop_Con_U0_maxpool_2_V_V_write;
wire   [17:0] CNN_1D_Loop_Loop_Con_U0_maxpool_3_V_V_din;
wire    CNN_1D_Loop_Loop_Con_U0_maxpool_3_V_V_write;
wire   [17:0] CNN_1D_Loop_Loop_Con_U0_maxpool_4_V_V_din;
wire    CNN_1D_Loop_Loop_Con_U0_maxpool_4_V_V_write;
wire   [17:0] CNN_1D_Loop_Loop_Con_U0_maxpool_5_V_V_din;
wire    CNN_1D_Loop_Loop_Con_U0_maxpool_5_V_V_write;
wire   [17:0] CNN_1D_Loop_Loop_Con_U0_maxpool_6_V_V_din;
wire    CNN_1D_Loop_Loop_Con_U0_maxpool_6_V_V_write;
wire   [17:0] CNN_1D_Loop_Loop_Con_U0_maxpool_7_V_V_din;
wire    CNN_1D_Loop_Loop_Con_U0_maxpool_7_V_V_write;
wire   [17:0] CNN_1D_Loop_Loop_Con_U0_maxpool_8_V_V_din;
wire    CNN_1D_Loop_Loop_Con_U0_maxpool_8_V_V_write;
wire   [17:0] CNN_1D_Loop_Loop_Con_U0_maxpool_9_V_V_din;
wire    CNN_1D_Loop_Loop_Con_U0_maxpool_9_V_V_write;
wire   [31:0] CNN_1D_Loop_Loop_Con_U0_Layer1_BiasArray_V_Addr_A;
wire    CNN_1D_Loop_Loop_Con_U0_Layer1_BiasArray_V_EN_A;
wire   [3:0] CNN_1D_Loop_Loop_Con_U0_Layer1_BiasArray_V_WEN_A;
wire   [31:0] CNN_1D_Loop_Loop_Con_U0_Layer1_BiasArray_V_Din_A;
wire   [31:0] CNN_1D_Loop_Loop_Con_U0_Layer1_WeightArray_V_Addr_A;
wire    CNN_1D_Loop_Loop_Con_U0_Layer1_WeightArray_V_EN_A;
wire   [3:0] CNN_1D_Loop_Loop_Con_U0_Layer1_WeightArray_V_WEN_A;
wire   [31:0] CNN_1D_Loop_Loop_Con_U0_Layer1_WeightArray_V_Din_A;
wire    Layer12_Maxpool_read_U0_ap_start;
wire    Layer12_Maxpool_read_U0_ap_done;
wire    Layer12_Maxpool_read_U0_ap_continue;
wire    Layer12_Maxpool_read_U0_ap_idle;
wire    Layer12_Maxpool_read_U0_ap_ready;
wire    Layer12_Maxpool_read_U0_src_0_V_V_read;
wire    Layer12_Maxpool_read_U0_src_1_V_V_read;
wire    Layer12_Maxpool_read_U0_src_2_V_V_read;
wire    Layer12_Maxpool_read_U0_src_3_V_V_read;
wire    Layer12_Maxpool_read_U0_src_4_V_V_read;
wire    Layer12_Maxpool_read_U0_src_5_V_V_read;
wire    Layer12_Maxpool_read_U0_src_6_V_V_read;
wire    Layer12_Maxpool_read_U0_src_7_V_V_read;
wire    Layer12_Maxpool_read_U0_src_8_V_V_read;
wire    Layer12_Maxpool_read_U0_src_9_V_V_read;
wire   [17:0] Layer12_Maxpool_read_U0_dst_0_0_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_0_0_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_0_1_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_0_1_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_0_2_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_0_2_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_0_3_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_0_3_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_0_4_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_0_4_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_0_5_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_0_5_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_0_6_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_0_6_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_0_7_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_0_7_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_0_8_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_0_8_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_0_9_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_0_9_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_1_0_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_1_0_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_1_1_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_1_1_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_1_2_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_1_2_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_1_3_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_1_3_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_1_4_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_1_4_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_1_5_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_1_5_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_1_6_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_1_6_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_1_7_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_1_7_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_1_8_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_1_8_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_1_9_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_1_9_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_2_0_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_2_0_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_2_1_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_2_1_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_2_2_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_2_2_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_2_3_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_2_3_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_2_4_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_2_4_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_2_5_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_2_5_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_2_6_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_2_6_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_2_7_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_2_7_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_2_8_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_2_8_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_2_9_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_2_9_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_3_0_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_3_0_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_3_1_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_3_1_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_3_2_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_3_2_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_3_3_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_3_3_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_3_4_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_3_4_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_3_5_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_3_5_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_3_6_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_3_6_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_3_7_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_3_7_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_3_8_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_3_8_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_3_9_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_3_9_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_4_0_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_4_0_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_4_1_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_4_1_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_4_2_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_4_2_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_4_3_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_4_3_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_4_4_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_4_4_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_4_5_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_4_5_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_4_6_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_4_6_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_4_7_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_4_7_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_4_8_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_4_8_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_4_9_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_4_9_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_5_0_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_5_0_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_5_1_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_5_1_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_5_2_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_5_2_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_5_3_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_5_3_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_5_4_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_5_4_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_5_5_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_5_5_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_5_6_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_5_6_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_5_7_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_5_7_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_5_8_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_5_8_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_5_9_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_5_9_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_6_0_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_6_0_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_6_1_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_6_1_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_6_2_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_6_2_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_6_3_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_6_3_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_6_4_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_6_4_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_6_5_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_6_5_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_6_6_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_6_6_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_6_7_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_6_7_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_6_8_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_6_8_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_6_9_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_6_9_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_7_0_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_7_0_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_7_1_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_7_1_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_7_2_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_7_2_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_7_3_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_7_3_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_7_4_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_7_4_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_7_5_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_7_5_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_7_6_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_7_6_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_7_7_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_7_7_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_7_8_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_7_8_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_7_9_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_7_9_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_8_0_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_8_0_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_8_1_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_8_1_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_8_2_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_8_2_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_8_3_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_8_3_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_8_4_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_8_4_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_8_5_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_8_5_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_8_6_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_8_6_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_8_7_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_8_7_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_8_8_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_8_8_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_8_9_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_8_9_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_9_0_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_9_0_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_9_1_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_9_1_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_9_2_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_9_2_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_9_3_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_9_3_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_9_4_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_9_4_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_9_5_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_9_5_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_9_6_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_9_6_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_9_7_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_9_7_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_9_8_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_9_8_V_V_write;
wire   [17:0] Layer12_Maxpool_read_U0_dst_9_9_V_V_din;
wire    Layer12_Maxpool_read_U0_dst_9_9_V_V_write;
wire   [31:0] Layer12_Maxpool_read_U0_saveValueLayer1_V_Addr_A;
wire    Layer12_Maxpool_read_U0_saveValueLayer1_V_EN_A;
wire   [3:0] Layer12_Maxpool_read_U0_saveValueLayer1_V_WEN_A;
wire   [31:0] Layer12_Maxpool_read_U0_saveValueLayer1_V_Din_A;
wire    ap_sync_continue;
wire    CNN_1D_Loop_2_proc14_U0_ap_start;
wire    CNN_1D_Loop_2_proc14_U0_ap_done;
wire    CNN_1D_Loop_2_proc14_U0_ap_continue;
wire    CNN_1D_Loop_2_proc14_U0_ap_idle;
wire    CNN_1D_Loop_2_proc14_U0_ap_ready;
wire    CNN_1D_Loop_2_proc14_U0_start_out;
wire    CNN_1D_Loop_2_proc14_U0_start_write;
wire   [31:0] CNN_1D_Loop_2_proc14_U0_Layer2_BiasArray_V_Addr_A;
wire    CNN_1D_Loop_2_proc14_U0_Layer2_BiasArray_V_EN_A;
wire   [3:0] CNN_1D_Loop_2_proc14_U0_Layer2_BiasArray_V_WEN_A;
wire   [31:0] CNN_1D_Loop_2_proc14_U0_Layer2_BiasArray_V_Din_A;
wire   [31:0] CNN_1D_Loop_2_proc14_U0_Layer2_WeightMatrix_V_Addr_A;
wire    CNN_1D_Loop_2_proc14_U0_Layer2_WeightMatrix_V_EN_A;
wire   [3:0] CNN_1D_Loop_2_proc14_U0_Layer2_WeightMatrix_V_WEN_A;
wire   [31:0] CNN_1D_Loop_2_proc14_U0_Layer2_WeightMatrix_V_Din_A;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_9_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_8_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_7_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_6_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_5_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_4_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_3_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_2_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_1_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_0_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_0_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_0_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_0_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_0_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_0_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_0_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_0_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_0_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_0_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_1_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_1_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_1_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_1_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_1_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_1_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_1_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_1_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_1_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_2_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_2_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_2_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_2_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_2_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_2_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_2_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_2_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_2_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_3_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_3_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_3_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_3_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_3_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_3_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_3_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_3_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_3_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_4_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_4_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_4_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_4_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_4_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_4_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_4_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_4_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_4_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_5_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_5_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_5_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_5_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_5_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_5_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_5_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_5_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_5_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_6_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_6_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_6_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_6_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_6_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_6_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_6_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_6_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_6_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_7_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_7_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_7_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_7_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_7_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_7_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_7_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_7_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_7_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_8_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_8_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_8_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_8_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_8_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_8_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_8_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_8_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_8_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_9_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_9_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_9_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_9_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_9_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_9_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_9_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_9_V_V_read;
wire    CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_9_V_V_read;
wire   [17:0] CNN_1D_Loop_2_proc14_U0_Conv2_Inter_0_V_V_din;
wire    CNN_1D_Loop_2_proc14_U0_Conv2_Inter_0_V_V_write;
wire   [17:0] CNN_1D_Loop_2_proc14_U0_Conv2_Inter_1_V_V_din;
wire    CNN_1D_Loop_2_proc14_U0_Conv2_Inter_1_V_V_write;
wire   [17:0] CNN_1D_Loop_2_proc14_U0_Conv2_Inter_2_V_V_din;
wire    CNN_1D_Loop_2_proc14_U0_Conv2_Inter_2_V_V_write;
wire   [17:0] CNN_1D_Loop_2_proc14_U0_Conv2_Inter_3_V_V_din;
wire    CNN_1D_Loop_2_proc14_U0_Conv2_Inter_3_V_V_write;
wire   [17:0] CNN_1D_Loop_2_proc14_U0_Conv2_Inter_4_V_V_din;
wire    CNN_1D_Loop_2_proc14_U0_Conv2_Inter_4_V_V_write;
wire   [17:0] CNN_1D_Loop_2_proc14_U0_Conv2_Inter_5_V_V_din;
wire    CNN_1D_Loop_2_proc14_U0_Conv2_Inter_5_V_V_write;
wire   [17:0] CNN_1D_Loop_2_proc14_U0_Conv2_Inter_6_V_V_din;
wire    CNN_1D_Loop_2_proc14_U0_Conv2_Inter_6_V_V_write;
wire   [17:0] CNN_1D_Loop_2_proc14_U0_Conv2_Inter_7_V_V_din;
wire    CNN_1D_Loop_2_proc14_U0_Conv2_Inter_7_V_V_write;
wire   [17:0] CNN_1D_Loop_2_proc14_U0_Conv2_Inter_8_V_V_din;
wire    CNN_1D_Loop_2_proc14_U0_Conv2_Inter_8_V_V_write;
wire   [17:0] CNN_1D_Loop_2_proc14_U0_Conv2_Inter_9_V_V_din;
wire    CNN_1D_Loop_2_proc14_U0_Conv2_Inter_9_V_V_write;
wire    Layer23_Maxpool_read_U0_ap_start;
wire    Layer23_Maxpool_read_U0_ap_done;
wire    Layer23_Maxpool_read_U0_ap_continue;
wire    Layer23_Maxpool_read_U0_ap_idle;
wire    Layer23_Maxpool_read_U0_ap_ready;
wire    Layer23_Maxpool_read_U0_src_0_V_V_read;
wire    Layer23_Maxpool_read_U0_src_1_V_V_read;
wire    Layer23_Maxpool_read_U0_src_2_V_V_read;
wire    Layer23_Maxpool_read_U0_src_3_V_V_read;
wire    Layer23_Maxpool_read_U0_src_4_V_V_read;
wire    Layer23_Maxpool_read_U0_src_5_V_V_read;
wire    Layer23_Maxpool_read_U0_src_6_V_V_read;
wire    Layer23_Maxpool_read_U0_src_7_V_V_read;
wire    Layer23_Maxpool_read_U0_src_8_V_V_read;
wire    Layer23_Maxpool_read_U0_src_9_V_V_read;
wire   [31:0] Layer23_Maxpool_read_U0_saveValueLayer2_V_Addr_A;
wire    Layer23_Maxpool_read_U0_saveValueLayer2_V_EN_A;
wire   [3:0] Layer23_Maxpool_read_U0_saveValueLayer2_V_WEN_A;
wire   [31:0] Layer23_Maxpool_read_U0_saveValueLayer2_V_Din_A;
wire   [17:0] Layer23_Maxpool_read_U0_dst_V_din;
wire    Layer23_Maxpool_read_U0_dst_V_write;
wire    CNN_1D_Block_Layer2_U0_ap_start;
wire    CNN_1D_Block_Layer2_U0_ap_done;
wire    CNN_1D_Block_Layer2_U0_ap_continue;
wire    CNN_1D_Block_Layer2_U0_ap_idle;
wire    CNN_1D_Block_Layer2_U0_ap_ready;
wire   [31:0] CNN_1D_Block_Layer2_U0_Layer3_Bias_V_Addr_A;
wire    CNN_1D_Block_Layer2_U0_Layer3_Bias_V_EN_A;
wire   [3:0] CNN_1D_Block_Layer2_U0_Layer3_Bias_V_WEN_A;
wire   [31:0] CNN_1D_Block_Layer2_U0_Layer3_Bias_V_Din_A;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_0_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_0_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_1_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_1_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_2_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_2_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_3_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_3_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_4_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_4_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_5_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_5_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_6_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_6_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_7_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_7_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_8_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_8_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_9_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_9_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_10_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_10_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_11_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_11_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_12_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_12_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_13_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_13_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_14_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_14_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_15_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_15_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_16_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_16_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_17_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_17_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_18_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_18_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_19_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_19_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_20_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_20_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_21_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_21_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_22_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_22_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_23_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_23_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_24_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_24_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_25_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_25_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_26_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_26_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_27_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_27_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_28_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_28_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_29_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_29_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_30_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_30_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_31_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_31_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_32_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_32_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_33_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_33_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_34_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_34_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_35_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_35_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_36_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_36_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_37_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_37_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_38_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_38_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_39_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_39_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_40_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_40_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_41_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_41_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_42_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_42_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_43_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_43_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_44_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_44_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_45_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_45_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_46_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_46_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_47_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_47_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_48_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_48_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_49_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_49_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_50_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_50_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_51_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_51_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_52_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_52_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_53_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_53_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_54_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_54_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_55_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_55_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_56_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_56_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_57_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_57_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_58_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_58_V_out_out_write;
wire   [17:0] CNN_1D_Block_Layer2_U0_sum_59_V_out_out_din;
wire    CNN_1D_Block_Layer2_U0_sum_59_V_out_out_write;
wire    CNN_1D_Loop_Loop_Mul_U0_ap_start;
wire    CNN_1D_Loop_Loop_Mul_U0_ap_done;
wire    CNN_1D_Loop_Loop_Mul_U0_ap_continue;
wire    CNN_1D_Loop_Loop_Mul_U0_ap_idle;
wire    CNN_1D_Loop_Loop_Mul_U0_ap_ready;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_59_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_58_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_57_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_56_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_55_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_54_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_53_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_52_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_51_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_50_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_49_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_48_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_47_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_46_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_45_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_44_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_43_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_42_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_41_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_40_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_39_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_38_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_37_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_36_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_35_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_34_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_33_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_32_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_31_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_30_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_29_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_28_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_27_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_26_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_25_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_24_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_23_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_22_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_21_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_20_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_19_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_18_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_17_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_16_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_15_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_14_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_13_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_12_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_11_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_10_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_9_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_8_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_7_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_6_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_5_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_4_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_3_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_2_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_1_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_sum_0_V_loc_read;
wire    CNN_1D_Loop_Loop_Mul_U0_Layer2_Int_V_read;
wire   [31:0] CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_0_V_Addr_A;
wire    CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_0_V_EN_A;
wire   [3:0] CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_0_V_WEN_A;
wire   [31:0] CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_0_V_Din_A;
wire   [31:0] CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_1_V_Addr_A;
wire    CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_1_V_EN_A;
wire   [3:0] CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_1_V_WEN_A;
wire   [31:0] CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_1_V_Din_A;
wire   [31:0] CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_2_V_Addr_A;
wire    CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_2_V_EN_A;
wire   [3:0] CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_2_V_WEN_A;
wire   [31:0] CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_2_V_Din_A;
wire   [31:0] CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_3_V_Addr_A;
wire    CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_3_V_EN_A;
wire   [3:0] CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_3_V_WEN_A;
wire   [31:0] CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_3_V_Din_A;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_0;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_1;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_2;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_3;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_4;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_5;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_6;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_7;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_8;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_9;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_10;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_11;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_12;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_13;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_14;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_15;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_16;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_17;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_18;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_19;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_20;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_21;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_22;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_23;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_24;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_25;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_26;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_27;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_28;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_29;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_30;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_31;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_32;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_33;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_34;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_35;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_36;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_37;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_38;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_39;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_40;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_41;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_42;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_43;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_44;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_45;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_46;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_47;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_48;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_49;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_50;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_51;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_52;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_53;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_54;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_55;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_56;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_57;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_58;
wire   [17:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_59;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_60;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_61;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_62;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_63;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_64;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_65;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_66;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_67;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_68;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_69;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_70;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_71;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_72;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_73;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_74;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_75;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_76;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_77;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_78;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_79;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_80;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_81;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_82;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_83;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_84;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_85;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_86;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_87;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_88;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_89;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_90;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_91;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_92;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_93;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_94;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_95;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_96;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_97;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_98;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_99;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_100;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_101;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_102;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_103;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_104;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_105;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_106;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_107;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_108;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_109;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_110;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_111;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_112;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_113;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_114;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_115;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_116;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_117;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_118;
wire   [16:0] CNN_1D_Loop_Loop_Mul_U0_ap_return_119;
wire    ap_channel_done_sum_V_59_cast_loc_ch;
wire    sum_V_59_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_59_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_59_cast_loc_ch;
wire    ap_channel_done_sum_V_58_cast_loc_ch;
wire    sum_V_58_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_58_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_58_cast_loc_ch;
wire    ap_channel_done_sum_V_57_cast_loc_ch;
wire    sum_V_57_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_57_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_57_cast_loc_ch;
wire    ap_channel_done_sum_V_56_cast_loc_ch;
wire    sum_V_56_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_56_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_56_cast_loc_ch;
wire    ap_channel_done_sum_V_55_cast_loc_ch;
wire    sum_V_55_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_55_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_55_cast_loc_ch;
wire    ap_channel_done_sum_V_54_cast_loc_ch;
wire    sum_V_54_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_54_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_54_cast_loc_ch;
wire    ap_channel_done_sum_V_53_cast_loc_ch;
wire    sum_V_53_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_53_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_53_cast_loc_ch;
wire    ap_channel_done_sum_V_52_cast_loc_ch;
wire    sum_V_52_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_52_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_52_cast_loc_ch;
wire    ap_channel_done_sum_V_51_cast_loc_ch;
wire    sum_V_51_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_51_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_51_cast_loc_ch;
wire    ap_channel_done_sum_V_50_cast_loc_ch;
wire    sum_V_50_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_50_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_50_cast_loc_ch;
wire    ap_channel_done_sum_V_49_cast_loc_ch;
wire    sum_V_49_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_49_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_49_cast_loc_ch;
wire    ap_channel_done_sum_V_48_cast_loc_ch;
wire    sum_V_48_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_48_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_48_cast_loc_ch;
wire    ap_channel_done_sum_V_47_cast_loc_ch;
wire    sum_V_47_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_47_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_47_cast_loc_ch;
wire    ap_channel_done_sum_V_46_cast_loc_ch;
wire    sum_V_46_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_46_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_46_cast_loc_ch;
wire    ap_channel_done_sum_V_45_cast_loc_ch;
wire    sum_V_45_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_45_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_45_cast_loc_ch;
wire    ap_channel_done_sum_V_44_cast_loc_ch;
wire    sum_V_44_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_44_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_44_cast_loc_ch;
wire    ap_channel_done_sum_V_43_cast_loc_ch;
wire    sum_V_43_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_43_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_43_cast_loc_ch;
wire    ap_channel_done_sum_V_42_cast_loc_ch;
wire    sum_V_42_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_42_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_42_cast_loc_ch;
wire    ap_channel_done_sum_V_41_cast_loc_ch;
wire    sum_V_41_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_41_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_41_cast_loc_ch;
wire    ap_channel_done_sum_V_40_cast_loc_ch;
wire    sum_V_40_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_40_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_40_cast_loc_ch;
wire    ap_channel_done_sum_V_39_cast_loc_ch;
wire    sum_V_39_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_39_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_39_cast_loc_ch;
wire    ap_channel_done_sum_V_38_cast_loc_ch;
wire    sum_V_38_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_38_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_38_cast_loc_ch;
wire    ap_channel_done_sum_V_37_cast_loc_ch;
wire    sum_V_37_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_37_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_37_cast_loc_ch;
wire    ap_channel_done_sum_V_36_cast_loc_ch;
wire    sum_V_36_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_36_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_36_cast_loc_ch;
wire    ap_channel_done_sum_V_35_cast_loc_ch;
wire    sum_V_35_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_35_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_35_cast_loc_ch;
wire    ap_channel_done_sum_V_34_cast_loc_ch;
wire    sum_V_34_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_34_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_34_cast_loc_ch;
wire    ap_channel_done_sum_V_33_cast_loc_ch;
wire    sum_V_33_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_33_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_33_cast_loc_ch;
wire    ap_channel_done_sum_V_32_cast_loc_ch;
wire    sum_V_32_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_32_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_32_cast_loc_ch;
wire    ap_channel_done_sum_V_31_cast_loc_ch;
wire    sum_V_31_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_31_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_31_cast_loc_ch;
wire    ap_channel_done_sum_V_30_cast_loc_ch;
wire    sum_V_30_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_30_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_30_cast_loc_ch;
wire    ap_channel_done_sum_V_29_cast_loc_ch;
wire    sum_V_29_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_29_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_29_cast_loc_ch;
wire    ap_channel_done_sum_V_28_cast_loc_ch;
wire    sum_V_28_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_28_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_28_cast_loc_ch;
wire    ap_channel_done_sum_V_27_cast_loc_ch;
wire    sum_V_27_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_27_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_27_cast_loc_ch;
wire    ap_channel_done_sum_V_26_cast_loc_ch;
wire    sum_V_26_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_26_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_26_cast_loc_ch;
wire    ap_channel_done_sum_V_25_cast_loc_ch;
wire    sum_V_25_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_25_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_25_cast_loc_ch;
wire    ap_channel_done_sum_V_24_cast_loc_ch;
wire    sum_V_24_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_24_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_24_cast_loc_ch;
wire    ap_channel_done_sum_V_23_cast_loc_ch;
wire    sum_V_23_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_23_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_23_cast_loc_ch;
wire    ap_channel_done_sum_V_22_cast_loc_ch;
wire    sum_V_22_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_22_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_22_cast_loc_ch;
wire    ap_channel_done_sum_V_21_cast_loc_ch;
wire    sum_V_21_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_21_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_21_cast_loc_ch;
wire    ap_channel_done_sum_V_20_cast_loc_ch;
wire    sum_V_20_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_20_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_20_cast_loc_ch;
wire    ap_channel_done_sum_V_19_cast_loc_ch;
wire    sum_V_19_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_19_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_19_cast_loc_ch;
wire    ap_channel_done_sum_V_18_cast_loc_ch;
wire    sum_V_18_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_18_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_18_cast_loc_ch;
wire    ap_channel_done_sum_V_17_cast_loc_ch;
wire    sum_V_17_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_17_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_17_cast_loc_ch;
wire    ap_channel_done_sum_V_16_cast_loc_ch;
wire    sum_V_16_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_16_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_16_cast_loc_ch;
wire    ap_channel_done_sum_V_15_cast_loc_ch;
wire    sum_V_15_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_15_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_15_cast_loc_ch;
wire    ap_channel_done_sum_V_14_cast_loc_ch;
wire    sum_V_14_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_14_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_14_cast_loc_ch;
wire    ap_channel_done_sum_V_13_cast_loc_ch;
wire    sum_V_13_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_13_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_13_cast_loc_ch;
wire    ap_channel_done_sum_V_12_cast_loc_ch;
wire    sum_V_12_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_12_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_12_cast_loc_ch;
wire    ap_channel_done_sum_V_11_cast_loc_ch;
wire    sum_V_11_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_11_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_11_cast_loc_ch;
wire    ap_channel_done_sum_V_10_cast_loc_ch;
wire    sum_V_10_cast_loc_ch_full_n;
reg    ap_sync_reg_channel_write_sum_V_10_cast_loc_ch;
wire    ap_sync_channel_write_sum_V_10_cast_loc_ch;
wire    ap_channel_done_sum_V_9_cast_loc_cha;
wire    sum_V_9_cast_loc_cha_full_n;
reg    ap_sync_reg_channel_write_sum_V_9_cast_loc_cha;
wire    ap_sync_channel_write_sum_V_9_cast_loc_cha;
wire    ap_channel_done_sum_V_8_cast_loc_cha;
wire    sum_V_8_cast_loc_cha_full_n;
reg    ap_sync_reg_channel_write_sum_V_8_cast_loc_cha;
wire    ap_sync_channel_write_sum_V_8_cast_loc_cha;
wire    ap_channel_done_sum_V_7_cast_loc_cha;
wire    sum_V_7_cast_loc_cha_full_n;
reg    ap_sync_reg_channel_write_sum_V_7_cast_loc_cha;
wire    ap_sync_channel_write_sum_V_7_cast_loc_cha;
wire    ap_channel_done_sum_V_6_cast_loc_cha;
wire    sum_V_6_cast_loc_cha_full_n;
reg    ap_sync_reg_channel_write_sum_V_6_cast_loc_cha;
wire    ap_sync_channel_write_sum_V_6_cast_loc_cha;
wire    ap_channel_done_sum_V_5_cast_loc_cha;
wire    sum_V_5_cast_loc_cha_full_n;
reg    ap_sync_reg_channel_write_sum_V_5_cast_loc_cha;
wire    ap_sync_channel_write_sum_V_5_cast_loc_cha;
wire    ap_channel_done_sum_V_4_cast_loc_cha;
wire    sum_V_4_cast_loc_cha_full_n;
reg    ap_sync_reg_channel_write_sum_V_4_cast_loc_cha;
wire    ap_sync_channel_write_sum_V_4_cast_loc_cha;
wire    ap_channel_done_sum_V_3_cast_loc_cha;
wire    sum_V_3_cast_loc_cha_full_n;
reg    ap_sync_reg_channel_write_sum_V_3_cast_loc_cha;
wire    ap_sync_channel_write_sum_V_3_cast_loc_cha;
wire    ap_channel_done_sum_V_2_cast_loc_cha;
wire    sum_V_2_cast_loc_cha_full_n;
reg    ap_sync_reg_channel_write_sum_V_2_cast_loc_cha;
wire    ap_sync_channel_write_sum_V_2_cast_loc_cha;
wire    ap_channel_done_sum_V_1_cast_loc_cha;
wire    sum_V_1_cast_loc_cha_full_n;
reg    ap_sync_reg_channel_write_sum_V_1_cast_loc_cha;
wire    ap_sync_channel_write_sum_V_1_cast_loc_cha;
wire    ap_channel_done_sum_V_0_cast_loc_cha;
wire    sum_V_0_cast_loc_cha_full_n;
reg    ap_sync_reg_channel_write_sum_V_0_cast_loc_cha;
wire    ap_sync_channel_write_sum_V_0_cast_loc_cha;
wire    ap_channel_done_sum_V_0_loc_channel;
wire    sum_V_0_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_0_loc_channel;
wire    ap_sync_channel_write_sum_V_0_loc_channel;
wire    ap_channel_done_sum_V_1_loc_channel;
wire    sum_V_1_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_1_loc_channel;
wire    ap_sync_channel_write_sum_V_1_loc_channel;
wire    ap_channel_done_sum_V_2_loc_channel;
wire    sum_V_2_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_2_loc_channel;
wire    ap_sync_channel_write_sum_V_2_loc_channel;
wire    ap_channel_done_sum_V_3_loc_channel;
wire    sum_V_3_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_3_loc_channel;
wire    ap_sync_channel_write_sum_V_3_loc_channel;
wire    ap_channel_done_sum_V_4_loc_channel;
wire    sum_V_4_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_4_loc_channel;
wire    ap_sync_channel_write_sum_V_4_loc_channel;
wire    ap_channel_done_sum_V_5_loc_channel;
wire    sum_V_5_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_5_loc_channel;
wire    ap_sync_channel_write_sum_V_5_loc_channel;
wire    ap_channel_done_sum_V_6_loc_channel;
wire    sum_V_6_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_6_loc_channel;
wire    ap_sync_channel_write_sum_V_6_loc_channel;
wire    ap_channel_done_sum_V_7_loc_channel;
wire    sum_V_7_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_7_loc_channel;
wire    ap_sync_channel_write_sum_V_7_loc_channel;
wire    ap_channel_done_sum_V_8_loc_channel;
wire    sum_V_8_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_8_loc_channel;
wire    ap_sync_channel_write_sum_V_8_loc_channel;
wire    ap_channel_done_sum_V_9_loc_channel;
wire    sum_V_9_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_9_loc_channel;
wire    ap_sync_channel_write_sum_V_9_loc_channel;
wire    ap_channel_done_sum_V_10_loc_channel;
wire    sum_V_10_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_10_loc_channel;
wire    ap_sync_channel_write_sum_V_10_loc_channel;
wire    ap_channel_done_sum_V_11_loc_channel;
wire    sum_V_11_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_11_loc_channel;
wire    ap_sync_channel_write_sum_V_11_loc_channel;
wire    ap_channel_done_sum_V_12_loc_channel;
wire    sum_V_12_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_12_loc_channel;
wire    ap_sync_channel_write_sum_V_12_loc_channel;
wire    ap_channel_done_sum_V_13_loc_channel;
wire    sum_V_13_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_13_loc_channel;
wire    ap_sync_channel_write_sum_V_13_loc_channel;
wire    ap_channel_done_sum_V_14_loc_channel;
wire    sum_V_14_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_14_loc_channel;
wire    ap_sync_channel_write_sum_V_14_loc_channel;
wire    ap_channel_done_sum_V_15_loc_channel;
wire    sum_V_15_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_15_loc_channel;
wire    ap_sync_channel_write_sum_V_15_loc_channel;
wire    ap_channel_done_sum_V_16_loc_channel;
wire    sum_V_16_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_16_loc_channel;
wire    ap_sync_channel_write_sum_V_16_loc_channel;
wire    ap_channel_done_sum_V_17_loc_channel;
wire    sum_V_17_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_17_loc_channel;
wire    ap_sync_channel_write_sum_V_17_loc_channel;
wire    ap_channel_done_sum_V_18_loc_channel;
wire    sum_V_18_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_18_loc_channel;
wire    ap_sync_channel_write_sum_V_18_loc_channel;
wire    ap_channel_done_sum_V_19_loc_channel;
wire    sum_V_19_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_19_loc_channel;
wire    ap_sync_channel_write_sum_V_19_loc_channel;
wire    ap_channel_done_sum_V_20_loc_channel;
wire    sum_V_20_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_20_loc_channel;
wire    ap_sync_channel_write_sum_V_20_loc_channel;
wire    ap_channel_done_sum_V_21_loc_channel;
wire    sum_V_21_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_21_loc_channel;
wire    ap_sync_channel_write_sum_V_21_loc_channel;
wire    ap_channel_done_sum_V_22_loc_channel;
wire    sum_V_22_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_22_loc_channel;
wire    ap_sync_channel_write_sum_V_22_loc_channel;
wire    ap_channel_done_sum_V_23_loc_channel;
wire    sum_V_23_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_23_loc_channel;
wire    ap_sync_channel_write_sum_V_23_loc_channel;
wire    ap_channel_done_sum_V_24_loc_channel;
wire    sum_V_24_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_24_loc_channel;
wire    ap_sync_channel_write_sum_V_24_loc_channel;
wire    ap_channel_done_sum_V_25_loc_channel;
wire    sum_V_25_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_25_loc_channel;
wire    ap_sync_channel_write_sum_V_25_loc_channel;
wire    ap_channel_done_sum_V_26_loc_channel;
wire    sum_V_26_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_26_loc_channel;
wire    ap_sync_channel_write_sum_V_26_loc_channel;
wire    ap_channel_done_sum_V_27_loc_channel;
wire    sum_V_27_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_27_loc_channel;
wire    ap_sync_channel_write_sum_V_27_loc_channel;
wire    ap_channel_done_sum_V_28_loc_channel;
wire    sum_V_28_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_28_loc_channel;
wire    ap_sync_channel_write_sum_V_28_loc_channel;
wire    ap_channel_done_sum_V_29_loc_channel;
wire    sum_V_29_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_29_loc_channel;
wire    ap_sync_channel_write_sum_V_29_loc_channel;
wire    ap_channel_done_sum_V_30_loc_channel;
wire    sum_V_30_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_30_loc_channel;
wire    ap_sync_channel_write_sum_V_30_loc_channel;
wire    ap_channel_done_sum_V_31_loc_channel;
wire    sum_V_31_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_31_loc_channel;
wire    ap_sync_channel_write_sum_V_31_loc_channel;
wire    ap_channel_done_sum_V_32_loc_channel;
wire    sum_V_32_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_32_loc_channel;
wire    ap_sync_channel_write_sum_V_32_loc_channel;
wire    ap_channel_done_sum_V_33_loc_channel;
wire    sum_V_33_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_33_loc_channel;
wire    ap_sync_channel_write_sum_V_33_loc_channel;
wire    ap_channel_done_sum_V_34_loc_channel;
wire    sum_V_34_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_34_loc_channel;
wire    ap_sync_channel_write_sum_V_34_loc_channel;
wire    ap_channel_done_sum_V_35_loc_channel;
wire    sum_V_35_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_35_loc_channel;
wire    ap_sync_channel_write_sum_V_35_loc_channel;
wire    ap_channel_done_sum_V_36_loc_channel;
wire    sum_V_36_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_36_loc_channel;
wire    ap_sync_channel_write_sum_V_36_loc_channel;
wire    ap_channel_done_sum_V_37_loc_channel;
wire    sum_V_37_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_37_loc_channel;
wire    ap_sync_channel_write_sum_V_37_loc_channel;
wire    ap_channel_done_sum_V_38_loc_channel;
wire    sum_V_38_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_38_loc_channel;
wire    ap_sync_channel_write_sum_V_38_loc_channel;
wire    ap_channel_done_sum_V_39_loc_channel;
wire    sum_V_39_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_39_loc_channel;
wire    ap_sync_channel_write_sum_V_39_loc_channel;
wire    ap_channel_done_sum_V_40_loc_channel;
wire    sum_V_40_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_40_loc_channel;
wire    ap_sync_channel_write_sum_V_40_loc_channel;
wire    ap_channel_done_sum_V_41_loc_channel;
wire    sum_V_41_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_41_loc_channel;
wire    ap_sync_channel_write_sum_V_41_loc_channel;
wire    ap_channel_done_sum_V_42_loc_channel;
wire    sum_V_42_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_42_loc_channel;
wire    ap_sync_channel_write_sum_V_42_loc_channel;
wire    ap_channel_done_sum_V_43_loc_channel;
wire    sum_V_43_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_43_loc_channel;
wire    ap_sync_channel_write_sum_V_43_loc_channel;
wire    ap_channel_done_sum_V_44_loc_channel;
wire    sum_V_44_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_44_loc_channel;
wire    ap_sync_channel_write_sum_V_44_loc_channel;
wire    ap_channel_done_sum_V_45_loc_channel;
wire    sum_V_45_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_45_loc_channel;
wire    ap_sync_channel_write_sum_V_45_loc_channel;
wire    ap_channel_done_sum_V_46_loc_channel;
wire    sum_V_46_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_46_loc_channel;
wire    ap_sync_channel_write_sum_V_46_loc_channel;
wire    ap_channel_done_sum_V_47_loc_channel;
wire    sum_V_47_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_47_loc_channel;
wire    ap_sync_channel_write_sum_V_47_loc_channel;
wire    ap_channel_done_sum_V_48_loc_channel;
wire    sum_V_48_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_48_loc_channel;
wire    ap_sync_channel_write_sum_V_48_loc_channel;
wire    ap_channel_done_sum_V_49_loc_channel;
wire    sum_V_49_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_49_loc_channel;
wire    ap_sync_channel_write_sum_V_49_loc_channel;
wire    ap_channel_done_sum_V_50_loc_channel;
wire    sum_V_50_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_50_loc_channel;
wire    ap_sync_channel_write_sum_V_50_loc_channel;
wire    ap_channel_done_sum_V_51_loc_channel;
wire    sum_V_51_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_51_loc_channel;
wire    ap_sync_channel_write_sum_V_51_loc_channel;
wire    ap_channel_done_sum_V_52_loc_channel;
wire    sum_V_52_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_52_loc_channel;
wire    ap_sync_channel_write_sum_V_52_loc_channel;
wire    ap_channel_done_sum_V_53_loc_channel;
wire    sum_V_53_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_53_loc_channel;
wire    ap_sync_channel_write_sum_V_53_loc_channel;
wire    ap_channel_done_sum_V_54_loc_channel;
wire    sum_V_54_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_54_loc_channel;
wire    ap_sync_channel_write_sum_V_54_loc_channel;
wire    ap_channel_done_sum_V_55_loc_channel;
wire    sum_V_55_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_55_loc_channel;
wire    ap_sync_channel_write_sum_V_55_loc_channel;
wire    ap_channel_done_sum_V_56_loc_channel;
wire    sum_V_56_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_56_loc_channel;
wire    ap_sync_channel_write_sum_V_56_loc_channel;
wire    ap_channel_done_sum_V_57_loc_channel;
wire    sum_V_57_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_57_loc_channel;
wire    ap_sync_channel_write_sum_V_57_loc_channel;
wire    ap_channel_done_sum_V_58_loc_channel;
wire    sum_V_58_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_58_loc_channel;
wire    ap_sync_channel_write_sum_V_58_loc_channel;
wire    ap_channel_done_sum_V_59_loc_channel;
wire    sum_V_59_loc_channel_full_n;
reg    ap_sync_reg_channel_write_sum_V_59_loc_channel;
wire    ap_sync_channel_write_sum_V_59_loc_channel;
wire    CNN_1D_Block_prehea_U0_ap_start;
wire    CNN_1D_Block_prehea_U0_ap_done;
wire    CNN_1D_Block_prehea_U0_ap_continue;
wire    CNN_1D_Block_prehea_U0_ap_idle;
wire    CNN_1D_Block_prehea_U0_ap_ready;
wire   [5:0] CNN_1D_Block_prehea_U0_Layer3_Int_V_address0;
wire    CNN_1D_Block_prehea_U0_Layer3_Int_V_ce0;
wire    CNN_1D_Block_prehea_U0_Layer3_Int_V_we0;
wire   [16:0] CNN_1D_Block_prehea_U0_Layer3_Int_V_d0;
wire   [31:0] CNN_1D_Block_prehea_U0_saveValueLayer3_V_Addr_A;
wire    CNN_1D_Block_prehea_U0_saveValueLayer3_V_EN_A;
wire   [3:0] CNN_1D_Block_prehea_U0_saveValueLayer3_V_WEN_A;
wire   [31:0] CNN_1D_Block_prehea_U0_saveValueLayer3_V_Din_A;
wire    ap_channel_done_Layer3_Int_V;
wire    CNN_1D_Block_prehea_U0_Layer3_Int_V_full_n;
wire    Layer4_Dense_U0_ap_start;
wire    Layer4_Dense_U0_ap_done;
wire    Layer4_Dense_U0_ap_continue;
wire    Layer4_Dense_U0_ap_idle;
wire    Layer4_Dense_U0_ap_ready;
wire   [5:0] Layer4_Dense_U0_src_V_address0;
wire    Layer4_Dense_U0_src_V_ce0;
wire   [31:0] Layer4_Dense_U0_weight_V_Addr_A;
wire    Layer4_Dense_U0_weight_V_EN_A;
wire   [3:0] Layer4_Dense_U0_weight_V_WEN_A;
wire   [31:0] Layer4_Dense_U0_weight_V_Din_A;
wire   [31:0] Layer4_Dense_U0_Bias_V_Addr_A;
wire    Layer4_Dense_U0_Bias_V_EN_A;
wire   [3:0] Layer4_Dense_U0_Bias_V_WEN_A;
wire   [31:0] Layer4_Dense_U0_Bias_V_Din_A;
wire   [9:0] Layer4_Dense_U0_dst_V_address0;
wire    Layer4_Dense_U0_dst_V_ce0;
wire    Layer4_Dense_U0_dst_V_we0;
wire   [15:0] Layer4_Dense_U0_dst_V_d0;
wire    Layer4_Dense_U0_dst_V_offset_read;
wire    Layer3_Int_V_i_full_n;
wire    Layer3_Int_V_t_empty_n;
wire    src_V_offset_c2_full_n;
wire   [7:0] src_V_offset_c2_dout;
wire    src_V_offset_c2_empty_n;
wire    src_V_offset_c_full_n;
wire   [7:0] src_V_offset_c_dout;
wire    src_V_offset_c_empty_n;
wire    intermediate_0_V_V_full_n;
wire   [17:0] intermediate_0_V_V_dout;
wire    intermediate_0_V_V_empty_n;
wire    intermediate_1_V_V_full_n;
wire   [17:0] intermediate_1_V_V_dout;
wire    intermediate_1_V_V_empty_n;
wire    intermediate_2_V_V_full_n;
wire   [17:0] intermediate_2_V_V_dout;
wire    intermediate_2_V_V_empty_n;
wire    intermediate_3_V_V_full_n;
wire   [17:0] intermediate_3_V_V_dout;
wire    intermediate_3_V_V_empty_n;
wire    intermediate_4_V_V_full_n;
wire   [17:0] intermediate_4_V_V_dout;
wire    intermediate_4_V_V_empty_n;
wire    intermediate_5_V_V_full_n;
wire   [17:0] intermediate_5_V_V_dout;
wire    intermediate_5_V_V_empty_n;
wire    intermediate_6_V_V_full_n;
wire   [17:0] intermediate_6_V_V_dout;
wire    intermediate_6_V_V_empty_n;
wire    intermediate_7_V_V_full_n;
wire   [17:0] intermediate_7_V_V_dout;
wire    intermediate_7_V_V_empty_n;
wire    intermediate_8_V_V_full_n;
wire   [17:0] intermediate_8_V_V_dout;
wire    intermediate_8_V_V_empty_n;
wire    intermediate_9_V_V_full_n;
wire   [17:0] intermediate_9_V_V_dout;
wire    intermediate_9_V_V_empty_n;
wire    src_V_offset_c74_full_n;
wire   [7:0] src_V_offset_c74_dout;
wire    src_V_offset_c74_empty_n;
wire    maxpool_0_V_V_full_n;
wire   [17:0] maxpool_0_V_V_dout;
wire    maxpool_0_V_V_empty_n;
wire    maxpool_1_V_V_full_n;
wire   [17:0] maxpool_1_V_V_dout;
wire    maxpool_1_V_V_empty_n;
wire    maxpool_2_V_V_full_n;
wire   [17:0] maxpool_2_V_V_dout;
wire    maxpool_2_V_V_empty_n;
wire    maxpool_3_V_V_full_n;
wire   [17:0] maxpool_3_V_V_dout;
wire    maxpool_3_V_V_empty_n;
wire    maxpool_4_V_V_full_n;
wire   [17:0] maxpool_4_V_V_dout;
wire    maxpool_4_V_V_empty_n;
wire    maxpool_5_V_V_full_n;
wire   [17:0] maxpool_5_V_V_dout;
wire    maxpool_5_V_V_empty_n;
wire    maxpool_6_V_V_full_n;
wire   [17:0] maxpool_6_V_V_dout;
wire    maxpool_6_V_V_empty_n;
wire    maxpool_7_V_V_full_n;
wire   [17:0] maxpool_7_V_V_dout;
wire    maxpool_7_V_V_empty_n;
wire    maxpool_8_V_V_full_n;
wire   [17:0] maxpool_8_V_V_dout;
wire    maxpool_8_V_V_empty_n;
wire    maxpool_9_V_V_full_n;
wire   [17:0] maxpool_9_V_V_dout;
wire    maxpool_9_V_V_empty_n;
wire    Layer1_Int_0_0_V_V_full_n;
wire   [17:0] Layer1_Int_0_0_V_V_dout;
wire    Layer1_Int_0_0_V_V_empty_n;
wire    Layer1_Int_0_1_V_V_full_n;
wire   [17:0] Layer1_Int_0_1_V_V_dout;
wire    Layer1_Int_0_1_V_V_empty_n;
wire    Layer1_Int_0_2_V_V_full_n;
wire   [17:0] Layer1_Int_0_2_V_V_dout;
wire    Layer1_Int_0_2_V_V_empty_n;
wire    Layer1_Int_0_3_V_V_full_n;
wire   [17:0] Layer1_Int_0_3_V_V_dout;
wire    Layer1_Int_0_3_V_V_empty_n;
wire    Layer1_Int_0_4_V_V_full_n;
wire   [17:0] Layer1_Int_0_4_V_V_dout;
wire    Layer1_Int_0_4_V_V_empty_n;
wire    Layer1_Int_0_5_V_V_full_n;
wire   [17:0] Layer1_Int_0_5_V_V_dout;
wire    Layer1_Int_0_5_V_V_empty_n;
wire    Layer1_Int_0_6_V_V_full_n;
wire   [17:0] Layer1_Int_0_6_V_V_dout;
wire    Layer1_Int_0_6_V_V_empty_n;
wire    Layer1_Int_0_7_V_V_full_n;
wire   [17:0] Layer1_Int_0_7_V_V_dout;
wire    Layer1_Int_0_7_V_V_empty_n;
wire    Layer1_Int_0_8_V_V_full_n;
wire   [17:0] Layer1_Int_0_8_V_V_dout;
wire    Layer1_Int_0_8_V_V_empty_n;
wire    Layer1_Int_0_9_V_V_full_n;
wire   [17:0] Layer1_Int_0_9_V_V_dout;
wire    Layer1_Int_0_9_V_V_empty_n;
wire    Layer1_Int_1_0_V_V_full_n;
wire   [17:0] Layer1_Int_1_0_V_V_dout;
wire    Layer1_Int_1_0_V_V_empty_n;
wire    Layer1_Int_1_1_V_V_full_n;
wire   [17:0] Layer1_Int_1_1_V_V_dout;
wire    Layer1_Int_1_1_V_V_empty_n;
wire    Layer1_Int_1_2_V_V_full_n;
wire   [17:0] Layer1_Int_1_2_V_V_dout;
wire    Layer1_Int_1_2_V_V_empty_n;
wire    Layer1_Int_1_3_V_V_full_n;
wire   [17:0] Layer1_Int_1_3_V_V_dout;
wire    Layer1_Int_1_3_V_V_empty_n;
wire    Layer1_Int_1_4_V_V_full_n;
wire   [17:0] Layer1_Int_1_4_V_V_dout;
wire    Layer1_Int_1_4_V_V_empty_n;
wire    Layer1_Int_1_5_V_V_full_n;
wire   [17:0] Layer1_Int_1_5_V_V_dout;
wire    Layer1_Int_1_5_V_V_empty_n;
wire    Layer1_Int_1_6_V_V_full_n;
wire   [17:0] Layer1_Int_1_6_V_V_dout;
wire    Layer1_Int_1_6_V_V_empty_n;
wire    Layer1_Int_1_7_V_V_full_n;
wire   [17:0] Layer1_Int_1_7_V_V_dout;
wire    Layer1_Int_1_7_V_V_empty_n;
wire    Layer1_Int_1_8_V_V_full_n;
wire   [17:0] Layer1_Int_1_8_V_V_dout;
wire    Layer1_Int_1_8_V_V_empty_n;
wire    Layer1_Int_1_9_V_V_full_n;
wire   [17:0] Layer1_Int_1_9_V_V_dout;
wire    Layer1_Int_1_9_V_V_empty_n;
wire    Layer1_Int_2_0_V_V_full_n;
wire   [17:0] Layer1_Int_2_0_V_V_dout;
wire    Layer1_Int_2_0_V_V_empty_n;
wire    Layer1_Int_2_1_V_V_full_n;
wire   [17:0] Layer1_Int_2_1_V_V_dout;
wire    Layer1_Int_2_1_V_V_empty_n;
wire    Layer1_Int_2_2_V_V_full_n;
wire   [17:0] Layer1_Int_2_2_V_V_dout;
wire    Layer1_Int_2_2_V_V_empty_n;
wire    Layer1_Int_2_3_V_V_full_n;
wire   [17:0] Layer1_Int_2_3_V_V_dout;
wire    Layer1_Int_2_3_V_V_empty_n;
wire    Layer1_Int_2_4_V_V_full_n;
wire   [17:0] Layer1_Int_2_4_V_V_dout;
wire    Layer1_Int_2_4_V_V_empty_n;
wire    Layer1_Int_2_5_V_V_full_n;
wire   [17:0] Layer1_Int_2_5_V_V_dout;
wire    Layer1_Int_2_5_V_V_empty_n;
wire    Layer1_Int_2_6_V_V_full_n;
wire   [17:0] Layer1_Int_2_6_V_V_dout;
wire    Layer1_Int_2_6_V_V_empty_n;
wire    Layer1_Int_2_7_V_V_full_n;
wire   [17:0] Layer1_Int_2_7_V_V_dout;
wire    Layer1_Int_2_7_V_V_empty_n;
wire    Layer1_Int_2_8_V_V_full_n;
wire   [17:0] Layer1_Int_2_8_V_V_dout;
wire    Layer1_Int_2_8_V_V_empty_n;
wire    Layer1_Int_2_9_V_V_full_n;
wire   [17:0] Layer1_Int_2_9_V_V_dout;
wire    Layer1_Int_2_9_V_V_empty_n;
wire    Layer1_Int_3_0_V_V_full_n;
wire   [17:0] Layer1_Int_3_0_V_V_dout;
wire    Layer1_Int_3_0_V_V_empty_n;
wire    Layer1_Int_3_1_V_V_full_n;
wire   [17:0] Layer1_Int_3_1_V_V_dout;
wire    Layer1_Int_3_1_V_V_empty_n;
wire    Layer1_Int_3_2_V_V_full_n;
wire   [17:0] Layer1_Int_3_2_V_V_dout;
wire    Layer1_Int_3_2_V_V_empty_n;
wire    Layer1_Int_3_3_V_V_full_n;
wire   [17:0] Layer1_Int_3_3_V_V_dout;
wire    Layer1_Int_3_3_V_V_empty_n;
wire    Layer1_Int_3_4_V_V_full_n;
wire   [17:0] Layer1_Int_3_4_V_V_dout;
wire    Layer1_Int_3_4_V_V_empty_n;
wire    Layer1_Int_3_5_V_V_full_n;
wire   [17:0] Layer1_Int_3_5_V_V_dout;
wire    Layer1_Int_3_5_V_V_empty_n;
wire    Layer1_Int_3_6_V_V_full_n;
wire   [17:0] Layer1_Int_3_6_V_V_dout;
wire    Layer1_Int_3_6_V_V_empty_n;
wire    Layer1_Int_3_7_V_V_full_n;
wire   [17:0] Layer1_Int_3_7_V_V_dout;
wire    Layer1_Int_3_7_V_V_empty_n;
wire    Layer1_Int_3_8_V_V_full_n;
wire   [17:0] Layer1_Int_3_8_V_V_dout;
wire    Layer1_Int_3_8_V_V_empty_n;
wire    Layer1_Int_3_9_V_V_full_n;
wire   [17:0] Layer1_Int_3_9_V_V_dout;
wire    Layer1_Int_3_9_V_V_empty_n;
wire    Layer1_Int_4_0_V_V_full_n;
wire   [17:0] Layer1_Int_4_0_V_V_dout;
wire    Layer1_Int_4_0_V_V_empty_n;
wire    Layer1_Int_4_1_V_V_full_n;
wire   [17:0] Layer1_Int_4_1_V_V_dout;
wire    Layer1_Int_4_1_V_V_empty_n;
wire    Layer1_Int_4_2_V_V_full_n;
wire   [17:0] Layer1_Int_4_2_V_V_dout;
wire    Layer1_Int_4_2_V_V_empty_n;
wire    Layer1_Int_4_3_V_V_full_n;
wire   [17:0] Layer1_Int_4_3_V_V_dout;
wire    Layer1_Int_4_3_V_V_empty_n;
wire    Layer1_Int_4_4_V_V_full_n;
wire   [17:0] Layer1_Int_4_4_V_V_dout;
wire    Layer1_Int_4_4_V_V_empty_n;
wire    Layer1_Int_4_5_V_V_full_n;
wire   [17:0] Layer1_Int_4_5_V_V_dout;
wire    Layer1_Int_4_5_V_V_empty_n;
wire    Layer1_Int_4_6_V_V_full_n;
wire   [17:0] Layer1_Int_4_6_V_V_dout;
wire    Layer1_Int_4_6_V_V_empty_n;
wire    Layer1_Int_4_7_V_V_full_n;
wire   [17:0] Layer1_Int_4_7_V_V_dout;
wire    Layer1_Int_4_7_V_V_empty_n;
wire    Layer1_Int_4_8_V_V_full_n;
wire   [17:0] Layer1_Int_4_8_V_V_dout;
wire    Layer1_Int_4_8_V_V_empty_n;
wire    Layer1_Int_4_9_V_V_full_n;
wire   [17:0] Layer1_Int_4_9_V_V_dout;
wire    Layer1_Int_4_9_V_V_empty_n;
wire    Layer1_Int_5_0_V_V_full_n;
wire   [17:0] Layer1_Int_5_0_V_V_dout;
wire    Layer1_Int_5_0_V_V_empty_n;
wire    Layer1_Int_5_1_V_V_full_n;
wire   [17:0] Layer1_Int_5_1_V_V_dout;
wire    Layer1_Int_5_1_V_V_empty_n;
wire    Layer1_Int_5_2_V_V_full_n;
wire   [17:0] Layer1_Int_5_2_V_V_dout;
wire    Layer1_Int_5_2_V_V_empty_n;
wire    Layer1_Int_5_3_V_V_full_n;
wire   [17:0] Layer1_Int_5_3_V_V_dout;
wire    Layer1_Int_5_3_V_V_empty_n;
wire    Layer1_Int_5_4_V_V_full_n;
wire   [17:0] Layer1_Int_5_4_V_V_dout;
wire    Layer1_Int_5_4_V_V_empty_n;
wire    Layer1_Int_5_5_V_V_full_n;
wire   [17:0] Layer1_Int_5_5_V_V_dout;
wire    Layer1_Int_5_5_V_V_empty_n;
wire    Layer1_Int_5_6_V_V_full_n;
wire   [17:0] Layer1_Int_5_6_V_V_dout;
wire    Layer1_Int_5_6_V_V_empty_n;
wire    Layer1_Int_5_7_V_V_full_n;
wire   [17:0] Layer1_Int_5_7_V_V_dout;
wire    Layer1_Int_5_7_V_V_empty_n;
wire    Layer1_Int_5_8_V_V_full_n;
wire   [17:0] Layer1_Int_5_8_V_V_dout;
wire    Layer1_Int_5_8_V_V_empty_n;
wire    Layer1_Int_5_9_V_V_full_n;
wire   [17:0] Layer1_Int_5_9_V_V_dout;
wire    Layer1_Int_5_9_V_V_empty_n;
wire    Layer1_Int_6_0_V_V_full_n;
wire   [17:0] Layer1_Int_6_0_V_V_dout;
wire    Layer1_Int_6_0_V_V_empty_n;
wire    Layer1_Int_6_1_V_V_full_n;
wire   [17:0] Layer1_Int_6_1_V_V_dout;
wire    Layer1_Int_6_1_V_V_empty_n;
wire    Layer1_Int_6_2_V_V_full_n;
wire   [17:0] Layer1_Int_6_2_V_V_dout;
wire    Layer1_Int_6_2_V_V_empty_n;
wire    Layer1_Int_6_3_V_V_full_n;
wire   [17:0] Layer1_Int_6_3_V_V_dout;
wire    Layer1_Int_6_3_V_V_empty_n;
wire    Layer1_Int_6_4_V_V_full_n;
wire   [17:0] Layer1_Int_6_4_V_V_dout;
wire    Layer1_Int_6_4_V_V_empty_n;
wire    Layer1_Int_6_5_V_V_full_n;
wire   [17:0] Layer1_Int_6_5_V_V_dout;
wire    Layer1_Int_6_5_V_V_empty_n;
wire    Layer1_Int_6_6_V_V_full_n;
wire   [17:0] Layer1_Int_6_6_V_V_dout;
wire    Layer1_Int_6_6_V_V_empty_n;
wire    Layer1_Int_6_7_V_V_full_n;
wire   [17:0] Layer1_Int_6_7_V_V_dout;
wire    Layer1_Int_6_7_V_V_empty_n;
wire    Layer1_Int_6_8_V_V_full_n;
wire   [17:0] Layer1_Int_6_8_V_V_dout;
wire    Layer1_Int_6_8_V_V_empty_n;
wire    Layer1_Int_6_9_V_V_full_n;
wire   [17:0] Layer1_Int_6_9_V_V_dout;
wire    Layer1_Int_6_9_V_V_empty_n;
wire    Layer1_Int_7_0_V_V_full_n;
wire   [17:0] Layer1_Int_7_0_V_V_dout;
wire    Layer1_Int_7_0_V_V_empty_n;
wire    Layer1_Int_7_1_V_V_full_n;
wire   [17:0] Layer1_Int_7_1_V_V_dout;
wire    Layer1_Int_7_1_V_V_empty_n;
wire    Layer1_Int_7_2_V_V_full_n;
wire   [17:0] Layer1_Int_7_2_V_V_dout;
wire    Layer1_Int_7_2_V_V_empty_n;
wire    Layer1_Int_7_3_V_V_full_n;
wire   [17:0] Layer1_Int_7_3_V_V_dout;
wire    Layer1_Int_7_3_V_V_empty_n;
wire    Layer1_Int_7_4_V_V_full_n;
wire   [17:0] Layer1_Int_7_4_V_V_dout;
wire    Layer1_Int_7_4_V_V_empty_n;
wire    Layer1_Int_7_5_V_V_full_n;
wire   [17:0] Layer1_Int_7_5_V_V_dout;
wire    Layer1_Int_7_5_V_V_empty_n;
wire    Layer1_Int_7_6_V_V_full_n;
wire   [17:0] Layer1_Int_7_6_V_V_dout;
wire    Layer1_Int_7_6_V_V_empty_n;
wire    Layer1_Int_7_7_V_V_full_n;
wire   [17:0] Layer1_Int_7_7_V_V_dout;
wire    Layer1_Int_7_7_V_V_empty_n;
wire    Layer1_Int_7_8_V_V_full_n;
wire   [17:0] Layer1_Int_7_8_V_V_dout;
wire    Layer1_Int_7_8_V_V_empty_n;
wire    Layer1_Int_7_9_V_V_full_n;
wire   [17:0] Layer1_Int_7_9_V_V_dout;
wire    Layer1_Int_7_9_V_V_empty_n;
wire    Layer1_Int_8_0_V_V_full_n;
wire   [17:0] Layer1_Int_8_0_V_V_dout;
wire    Layer1_Int_8_0_V_V_empty_n;
wire    Layer1_Int_8_1_V_V_full_n;
wire   [17:0] Layer1_Int_8_1_V_V_dout;
wire    Layer1_Int_8_1_V_V_empty_n;
wire    Layer1_Int_8_2_V_V_full_n;
wire   [17:0] Layer1_Int_8_2_V_V_dout;
wire    Layer1_Int_8_2_V_V_empty_n;
wire    Layer1_Int_8_3_V_V_full_n;
wire   [17:0] Layer1_Int_8_3_V_V_dout;
wire    Layer1_Int_8_3_V_V_empty_n;
wire    Layer1_Int_8_4_V_V_full_n;
wire   [17:0] Layer1_Int_8_4_V_V_dout;
wire    Layer1_Int_8_4_V_V_empty_n;
wire    Layer1_Int_8_5_V_V_full_n;
wire   [17:0] Layer1_Int_8_5_V_V_dout;
wire    Layer1_Int_8_5_V_V_empty_n;
wire    Layer1_Int_8_6_V_V_full_n;
wire   [17:0] Layer1_Int_8_6_V_V_dout;
wire    Layer1_Int_8_6_V_V_empty_n;
wire    Layer1_Int_8_7_V_V_full_n;
wire   [17:0] Layer1_Int_8_7_V_V_dout;
wire    Layer1_Int_8_7_V_V_empty_n;
wire    Layer1_Int_8_8_V_V_full_n;
wire   [17:0] Layer1_Int_8_8_V_V_dout;
wire    Layer1_Int_8_8_V_V_empty_n;
wire    Layer1_Int_8_9_V_V_full_n;
wire   [17:0] Layer1_Int_8_9_V_V_dout;
wire    Layer1_Int_8_9_V_V_empty_n;
wire    Layer1_Int_9_0_V_V_full_n;
wire   [17:0] Layer1_Int_9_0_V_V_dout;
wire    Layer1_Int_9_0_V_V_empty_n;
wire    Layer1_Int_9_1_V_V_full_n;
wire   [17:0] Layer1_Int_9_1_V_V_dout;
wire    Layer1_Int_9_1_V_V_empty_n;
wire    Layer1_Int_9_2_V_V_full_n;
wire   [17:0] Layer1_Int_9_2_V_V_dout;
wire    Layer1_Int_9_2_V_V_empty_n;
wire    Layer1_Int_9_3_V_V_full_n;
wire   [17:0] Layer1_Int_9_3_V_V_dout;
wire    Layer1_Int_9_3_V_V_empty_n;
wire    Layer1_Int_9_4_V_V_full_n;
wire   [17:0] Layer1_Int_9_4_V_V_dout;
wire    Layer1_Int_9_4_V_V_empty_n;
wire    Layer1_Int_9_5_V_V_full_n;
wire   [17:0] Layer1_Int_9_5_V_V_dout;
wire    Layer1_Int_9_5_V_V_empty_n;
wire    Layer1_Int_9_6_V_V_full_n;
wire   [17:0] Layer1_Int_9_6_V_V_dout;
wire    Layer1_Int_9_6_V_V_empty_n;
wire    Layer1_Int_9_7_V_V_full_n;
wire   [17:0] Layer1_Int_9_7_V_V_dout;
wire    Layer1_Int_9_7_V_V_empty_n;
wire    Layer1_Int_9_8_V_V_full_n;
wire   [17:0] Layer1_Int_9_8_V_V_dout;
wire    Layer1_Int_9_8_V_V_empty_n;
wire    Layer1_Int_9_9_V_V_full_n;
wire   [17:0] Layer1_Int_9_9_V_V_dout;
wire    Layer1_Int_9_9_V_V_empty_n;
wire    Conv2_Inter_0_V_V_full_n;
wire   [17:0] Conv2_Inter_0_V_V_dout;
wire    Conv2_Inter_0_V_V_empty_n;
wire    Conv2_Inter_1_V_V_full_n;
wire   [17:0] Conv2_Inter_1_V_V_dout;
wire    Conv2_Inter_1_V_V_empty_n;
wire    Conv2_Inter_2_V_V_full_n;
wire   [17:0] Conv2_Inter_2_V_V_dout;
wire    Conv2_Inter_2_V_V_empty_n;
wire    Conv2_Inter_3_V_V_full_n;
wire   [17:0] Conv2_Inter_3_V_V_dout;
wire    Conv2_Inter_3_V_V_empty_n;
wire    Conv2_Inter_4_V_V_full_n;
wire   [17:0] Conv2_Inter_4_V_V_dout;
wire    Conv2_Inter_4_V_V_empty_n;
wire    Conv2_Inter_5_V_V_full_n;
wire   [17:0] Conv2_Inter_5_V_V_dout;
wire    Conv2_Inter_5_V_V_empty_n;
wire    Conv2_Inter_6_V_V_full_n;
wire   [17:0] Conv2_Inter_6_V_V_dout;
wire    Conv2_Inter_6_V_V_empty_n;
wire    Conv2_Inter_7_V_V_full_n;
wire   [17:0] Conv2_Inter_7_V_V_dout;
wire    Conv2_Inter_7_V_V_empty_n;
wire    Conv2_Inter_8_V_V_full_n;
wire   [17:0] Conv2_Inter_8_V_V_dout;
wire    Conv2_Inter_8_V_V_empty_n;
wire    Conv2_Inter_9_V_V_full_n;
wire   [17:0] Conv2_Inter_9_V_V_dout;
wire    Conv2_Inter_9_V_V_empty_n;
wire    Layer2_Int_V_full_n;
wire   [17:0] Layer2_Int_V_dout;
wire    Layer2_Int_V_empty_n;
wire    sum_0_V_loc_c_full_n;
wire   [17:0] sum_0_V_loc_c_dout;
wire    sum_0_V_loc_c_empty_n;
wire    sum_1_V_loc_c_full_n;
wire   [17:0] sum_1_V_loc_c_dout;
wire    sum_1_V_loc_c_empty_n;
wire    sum_2_V_loc_c_full_n;
wire   [17:0] sum_2_V_loc_c_dout;
wire    sum_2_V_loc_c_empty_n;
wire    sum_3_V_loc_c_full_n;
wire   [17:0] sum_3_V_loc_c_dout;
wire    sum_3_V_loc_c_empty_n;
wire    sum_4_V_loc_c_full_n;
wire   [17:0] sum_4_V_loc_c_dout;
wire    sum_4_V_loc_c_empty_n;
wire    sum_5_V_loc_c_full_n;
wire   [17:0] sum_5_V_loc_c_dout;
wire    sum_5_V_loc_c_empty_n;
wire    sum_6_V_loc_c_full_n;
wire   [17:0] sum_6_V_loc_c_dout;
wire    sum_6_V_loc_c_empty_n;
wire    sum_7_V_loc_c_full_n;
wire   [17:0] sum_7_V_loc_c_dout;
wire    sum_7_V_loc_c_empty_n;
wire    sum_8_V_loc_c_full_n;
wire   [17:0] sum_8_V_loc_c_dout;
wire    sum_8_V_loc_c_empty_n;
wire    sum_9_V_loc_c_full_n;
wire   [17:0] sum_9_V_loc_c_dout;
wire    sum_9_V_loc_c_empty_n;
wire    sum_10_V_loc_c_full_n;
wire   [17:0] sum_10_V_loc_c_dout;
wire    sum_10_V_loc_c_empty_n;
wire    sum_11_V_loc_c_full_n;
wire   [17:0] sum_11_V_loc_c_dout;
wire    sum_11_V_loc_c_empty_n;
wire    sum_12_V_loc_c_full_n;
wire   [17:0] sum_12_V_loc_c_dout;
wire    sum_12_V_loc_c_empty_n;
wire    sum_13_V_loc_c_full_n;
wire   [17:0] sum_13_V_loc_c_dout;
wire    sum_13_V_loc_c_empty_n;
wire    sum_14_V_loc_c_full_n;
wire   [17:0] sum_14_V_loc_c_dout;
wire    sum_14_V_loc_c_empty_n;
wire    sum_15_V_loc_c_full_n;
wire   [17:0] sum_15_V_loc_c_dout;
wire    sum_15_V_loc_c_empty_n;
wire    sum_16_V_loc_c_full_n;
wire   [17:0] sum_16_V_loc_c_dout;
wire    sum_16_V_loc_c_empty_n;
wire    sum_17_V_loc_c_full_n;
wire   [17:0] sum_17_V_loc_c_dout;
wire    sum_17_V_loc_c_empty_n;
wire    sum_18_V_loc_c_full_n;
wire   [17:0] sum_18_V_loc_c_dout;
wire    sum_18_V_loc_c_empty_n;
wire    sum_19_V_loc_c_full_n;
wire   [17:0] sum_19_V_loc_c_dout;
wire    sum_19_V_loc_c_empty_n;
wire    sum_20_V_loc_c_full_n;
wire   [17:0] sum_20_V_loc_c_dout;
wire    sum_20_V_loc_c_empty_n;
wire    sum_21_V_loc_c_full_n;
wire   [17:0] sum_21_V_loc_c_dout;
wire    sum_21_V_loc_c_empty_n;
wire    sum_22_V_loc_c_full_n;
wire   [17:0] sum_22_V_loc_c_dout;
wire    sum_22_V_loc_c_empty_n;
wire    sum_23_V_loc_c_full_n;
wire   [17:0] sum_23_V_loc_c_dout;
wire    sum_23_V_loc_c_empty_n;
wire    sum_24_V_loc_c_full_n;
wire   [17:0] sum_24_V_loc_c_dout;
wire    sum_24_V_loc_c_empty_n;
wire    sum_25_V_loc_c_full_n;
wire   [17:0] sum_25_V_loc_c_dout;
wire    sum_25_V_loc_c_empty_n;
wire    sum_26_V_loc_c_full_n;
wire   [17:0] sum_26_V_loc_c_dout;
wire    sum_26_V_loc_c_empty_n;
wire    sum_27_V_loc_c_full_n;
wire   [17:0] sum_27_V_loc_c_dout;
wire    sum_27_V_loc_c_empty_n;
wire    sum_28_V_loc_c_full_n;
wire   [17:0] sum_28_V_loc_c_dout;
wire    sum_28_V_loc_c_empty_n;
wire    sum_29_V_loc_c_full_n;
wire   [17:0] sum_29_V_loc_c_dout;
wire    sum_29_V_loc_c_empty_n;
wire    sum_30_V_loc_c_full_n;
wire   [17:0] sum_30_V_loc_c_dout;
wire    sum_30_V_loc_c_empty_n;
wire    sum_31_V_loc_c_full_n;
wire   [17:0] sum_31_V_loc_c_dout;
wire    sum_31_V_loc_c_empty_n;
wire    sum_32_V_loc_c_full_n;
wire   [17:0] sum_32_V_loc_c_dout;
wire    sum_32_V_loc_c_empty_n;
wire    sum_33_V_loc_c_full_n;
wire   [17:0] sum_33_V_loc_c_dout;
wire    sum_33_V_loc_c_empty_n;
wire    sum_34_V_loc_c_full_n;
wire   [17:0] sum_34_V_loc_c_dout;
wire    sum_34_V_loc_c_empty_n;
wire    sum_35_V_loc_c_full_n;
wire   [17:0] sum_35_V_loc_c_dout;
wire    sum_35_V_loc_c_empty_n;
wire    sum_36_V_loc_c_full_n;
wire   [17:0] sum_36_V_loc_c_dout;
wire    sum_36_V_loc_c_empty_n;
wire    sum_37_V_loc_c_full_n;
wire   [17:0] sum_37_V_loc_c_dout;
wire    sum_37_V_loc_c_empty_n;
wire    sum_38_V_loc_c_full_n;
wire   [17:0] sum_38_V_loc_c_dout;
wire    sum_38_V_loc_c_empty_n;
wire    sum_39_V_loc_c_full_n;
wire   [17:0] sum_39_V_loc_c_dout;
wire    sum_39_V_loc_c_empty_n;
wire    sum_40_V_loc_c_full_n;
wire   [17:0] sum_40_V_loc_c_dout;
wire    sum_40_V_loc_c_empty_n;
wire    sum_41_V_loc_c_full_n;
wire   [17:0] sum_41_V_loc_c_dout;
wire    sum_41_V_loc_c_empty_n;
wire    sum_42_V_loc_c_full_n;
wire   [17:0] sum_42_V_loc_c_dout;
wire    sum_42_V_loc_c_empty_n;
wire    sum_43_V_loc_c_full_n;
wire   [17:0] sum_43_V_loc_c_dout;
wire    sum_43_V_loc_c_empty_n;
wire    sum_44_V_loc_c_full_n;
wire   [17:0] sum_44_V_loc_c_dout;
wire    sum_44_V_loc_c_empty_n;
wire    sum_45_V_loc_c_full_n;
wire   [17:0] sum_45_V_loc_c_dout;
wire    sum_45_V_loc_c_empty_n;
wire    sum_46_V_loc_c_full_n;
wire   [17:0] sum_46_V_loc_c_dout;
wire    sum_46_V_loc_c_empty_n;
wire    sum_47_V_loc_c_full_n;
wire   [17:0] sum_47_V_loc_c_dout;
wire    sum_47_V_loc_c_empty_n;
wire    sum_48_V_loc_c_full_n;
wire   [17:0] sum_48_V_loc_c_dout;
wire    sum_48_V_loc_c_empty_n;
wire    sum_49_V_loc_c_full_n;
wire   [17:0] sum_49_V_loc_c_dout;
wire    sum_49_V_loc_c_empty_n;
wire    sum_50_V_loc_c_full_n;
wire   [17:0] sum_50_V_loc_c_dout;
wire    sum_50_V_loc_c_empty_n;
wire    sum_51_V_loc_c_full_n;
wire   [17:0] sum_51_V_loc_c_dout;
wire    sum_51_V_loc_c_empty_n;
wire    sum_52_V_loc_c_full_n;
wire   [17:0] sum_52_V_loc_c_dout;
wire    sum_52_V_loc_c_empty_n;
wire    sum_53_V_loc_c_full_n;
wire   [17:0] sum_53_V_loc_c_dout;
wire    sum_53_V_loc_c_empty_n;
wire    sum_54_V_loc_c_full_n;
wire   [17:0] sum_54_V_loc_c_dout;
wire    sum_54_V_loc_c_empty_n;
wire    sum_55_V_loc_c_full_n;
wire   [17:0] sum_55_V_loc_c_dout;
wire    sum_55_V_loc_c_empty_n;
wire    sum_56_V_loc_c_full_n;
wire   [17:0] sum_56_V_loc_c_dout;
wire    sum_56_V_loc_c_empty_n;
wire    sum_57_V_loc_c_full_n;
wire   [17:0] sum_57_V_loc_c_dout;
wire    sum_57_V_loc_c_empty_n;
wire    sum_58_V_loc_c_full_n;
wire   [17:0] sum_58_V_loc_c_dout;
wire    sum_58_V_loc_c_empty_n;
wire    sum_59_V_loc_c_full_n;
wire   [17:0] sum_59_V_loc_c_dout;
wire    sum_59_V_loc_c_empty_n;
wire   [17:0] sum_V_59_loc_channel_dout;
wire    sum_V_59_loc_channel_empty_n;
wire   [17:0] sum_V_58_loc_channel_dout;
wire    sum_V_58_loc_channel_empty_n;
wire   [17:0] sum_V_57_loc_channel_dout;
wire    sum_V_57_loc_channel_empty_n;
wire   [17:0] sum_V_56_loc_channel_dout;
wire    sum_V_56_loc_channel_empty_n;
wire   [17:0] sum_V_55_loc_channel_dout;
wire    sum_V_55_loc_channel_empty_n;
wire   [17:0] sum_V_54_loc_channel_dout;
wire    sum_V_54_loc_channel_empty_n;
wire   [17:0] sum_V_53_loc_channel_dout;
wire    sum_V_53_loc_channel_empty_n;
wire   [17:0] sum_V_52_loc_channel_dout;
wire    sum_V_52_loc_channel_empty_n;
wire   [17:0] sum_V_51_loc_channel_dout;
wire    sum_V_51_loc_channel_empty_n;
wire   [17:0] sum_V_50_loc_channel_dout;
wire    sum_V_50_loc_channel_empty_n;
wire   [17:0] sum_V_49_loc_channel_dout;
wire    sum_V_49_loc_channel_empty_n;
wire   [17:0] sum_V_48_loc_channel_dout;
wire    sum_V_48_loc_channel_empty_n;
wire   [17:0] sum_V_47_loc_channel_dout;
wire    sum_V_47_loc_channel_empty_n;
wire   [17:0] sum_V_46_loc_channel_dout;
wire    sum_V_46_loc_channel_empty_n;
wire   [17:0] sum_V_45_loc_channel_dout;
wire    sum_V_45_loc_channel_empty_n;
wire   [17:0] sum_V_44_loc_channel_dout;
wire    sum_V_44_loc_channel_empty_n;
wire   [17:0] sum_V_43_loc_channel_dout;
wire    sum_V_43_loc_channel_empty_n;
wire   [17:0] sum_V_42_loc_channel_dout;
wire    sum_V_42_loc_channel_empty_n;
wire   [17:0] sum_V_41_loc_channel_dout;
wire    sum_V_41_loc_channel_empty_n;
wire   [17:0] sum_V_40_loc_channel_dout;
wire    sum_V_40_loc_channel_empty_n;
wire   [17:0] sum_V_39_loc_channel_dout;
wire    sum_V_39_loc_channel_empty_n;
wire   [17:0] sum_V_38_loc_channel_dout;
wire    sum_V_38_loc_channel_empty_n;
wire   [17:0] sum_V_37_loc_channel_dout;
wire    sum_V_37_loc_channel_empty_n;
wire   [17:0] sum_V_36_loc_channel_dout;
wire    sum_V_36_loc_channel_empty_n;
wire   [17:0] sum_V_35_loc_channel_dout;
wire    sum_V_35_loc_channel_empty_n;
wire   [17:0] sum_V_34_loc_channel_dout;
wire    sum_V_34_loc_channel_empty_n;
wire   [17:0] sum_V_33_loc_channel_dout;
wire    sum_V_33_loc_channel_empty_n;
wire   [17:0] sum_V_32_loc_channel_dout;
wire    sum_V_32_loc_channel_empty_n;
wire   [17:0] sum_V_31_loc_channel_dout;
wire    sum_V_31_loc_channel_empty_n;
wire   [17:0] sum_V_30_loc_channel_dout;
wire    sum_V_30_loc_channel_empty_n;
wire   [17:0] sum_V_29_loc_channel_dout;
wire    sum_V_29_loc_channel_empty_n;
wire   [17:0] sum_V_28_loc_channel_dout;
wire    sum_V_28_loc_channel_empty_n;
wire   [17:0] sum_V_27_loc_channel_dout;
wire    sum_V_27_loc_channel_empty_n;
wire   [17:0] sum_V_26_loc_channel_dout;
wire    sum_V_26_loc_channel_empty_n;
wire   [17:0] sum_V_25_loc_channel_dout;
wire    sum_V_25_loc_channel_empty_n;
wire   [17:0] sum_V_24_loc_channel_dout;
wire    sum_V_24_loc_channel_empty_n;
wire   [17:0] sum_V_23_loc_channel_dout;
wire    sum_V_23_loc_channel_empty_n;
wire   [17:0] sum_V_22_loc_channel_dout;
wire    sum_V_22_loc_channel_empty_n;
wire   [17:0] sum_V_21_loc_channel_dout;
wire    sum_V_21_loc_channel_empty_n;
wire   [17:0] sum_V_20_loc_channel_dout;
wire    sum_V_20_loc_channel_empty_n;
wire   [17:0] sum_V_19_loc_channel_dout;
wire    sum_V_19_loc_channel_empty_n;
wire   [17:0] sum_V_18_loc_channel_dout;
wire    sum_V_18_loc_channel_empty_n;
wire   [17:0] sum_V_17_loc_channel_dout;
wire    sum_V_17_loc_channel_empty_n;
wire   [17:0] sum_V_16_loc_channel_dout;
wire    sum_V_16_loc_channel_empty_n;
wire   [17:0] sum_V_15_loc_channel_dout;
wire    sum_V_15_loc_channel_empty_n;
wire   [17:0] sum_V_14_loc_channel_dout;
wire    sum_V_14_loc_channel_empty_n;
wire   [17:0] sum_V_13_loc_channel_dout;
wire    sum_V_13_loc_channel_empty_n;
wire   [17:0] sum_V_12_loc_channel_dout;
wire    sum_V_12_loc_channel_empty_n;
wire   [17:0] sum_V_11_loc_channel_dout;
wire    sum_V_11_loc_channel_empty_n;
wire   [17:0] sum_V_10_loc_channel_dout;
wire    sum_V_10_loc_channel_empty_n;
wire   [17:0] sum_V_9_loc_channel_dout;
wire    sum_V_9_loc_channel_empty_n;
wire   [17:0] sum_V_8_loc_channel_dout;
wire    sum_V_8_loc_channel_empty_n;
wire   [17:0] sum_V_7_loc_channel_dout;
wire    sum_V_7_loc_channel_empty_n;
wire   [17:0] sum_V_6_loc_channel_dout;
wire    sum_V_6_loc_channel_empty_n;
wire   [17:0] sum_V_5_loc_channel_dout;
wire    sum_V_5_loc_channel_empty_n;
wire   [17:0] sum_V_4_loc_channel_dout;
wire    sum_V_4_loc_channel_empty_n;
wire   [17:0] sum_V_3_loc_channel_dout;
wire    sum_V_3_loc_channel_empty_n;
wire   [17:0] sum_V_2_loc_channel_dout;
wire    sum_V_2_loc_channel_empty_n;
wire   [17:0] sum_V_1_loc_channel_dout;
wire    sum_V_1_loc_channel_empty_n;
wire   [17:0] sum_V_0_loc_channel_dout;
wire    sum_V_0_loc_channel_empty_n;
wire   [16:0] sum_V_0_cast_loc_cha_dout;
wire    sum_V_0_cast_loc_cha_empty_n;
wire   [16:0] sum_V_1_cast_loc_cha_dout;
wire    sum_V_1_cast_loc_cha_empty_n;
wire   [16:0] sum_V_2_cast_loc_cha_dout;
wire    sum_V_2_cast_loc_cha_empty_n;
wire   [16:0] sum_V_3_cast_loc_cha_dout;
wire    sum_V_3_cast_loc_cha_empty_n;
wire   [16:0] sum_V_4_cast_loc_cha_dout;
wire    sum_V_4_cast_loc_cha_empty_n;
wire   [16:0] sum_V_5_cast_loc_cha_dout;
wire    sum_V_5_cast_loc_cha_empty_n;
wire   [16:0] sum_V_6_cast_loc_cha_dout;
wire    sum_V_6_cast_loc_cha_empty_n;
wire   [16:0] sum_V_7_cast_loc_cha_dout;
wire    sum_V_7_cast_loc_cha_empty_n;
wire   [16:0] sum_V_8_cast_loc_cha_dout;
wire    sum_V_8_cast_loc_cha_empty_n;
wire   [16:0] sum_V_9_cast_loc_cha_dout;
wire    sum_V_9_cast_loc_cha_empty_n;
wire   [16:0] sum_V_10_cast_loc_ch_dout;
wire    sum_V_10_cast_loc_ch_empty_n;
wire   [16:0] sum_V_11_cast_loc_ch_dout;
wire    sum_V_11_cast_loc_ch_empty_n;
wire   [16:0] sum_V_12_cast_loc_ch_dout;
wire    sum_V_12_cast_loc_ch_empty_n;
wire   [16:0] sum_V_13_cast_loc_ch_dout;
wire    sum_V_13_cast_loc_ch_empty_n;
wire   [16:0] sum_V_14_cast_loc_ch_dout;
wire    sum_V_14_cast_loc_ch_empty_n;
wire   [16:0] sum_V_15_cast_loc_ch_dout;
wire    sum_V_15_cast_loc_ch_empty_n;
wire   [16:0] sum_V_16_cast_loc_ch_dout;
wire    sum_V_16_cast_loc_ch_empty_n;
wire   [16:0] sum_V_17_cast_loc_ch_dout;
wire    sum_V_17_cast_loc_ch_empty_n;
wire   [16:0] sum_V_18_cast_loc_ch_dout;
wire    sum_V_18_cast_loc_ch_empty_n;
wire   [16:0] sum_V_19_cast_loc_ch_dout;
wire    sum_V_19_cast_loc_ch_empty_n;
wire   [16:0] sum_V_20_cast_loc_ch_dout;
wire    sum_V_20_cast_loc_ch_empty_n;
wire   [16:0] sum_V_21_cast_loc_ch_dout;
wire    sum_V_21_cast_loc_ch_empty_n;
wire   [16:0] sum_V_22_cast_loc_ch_dout;
wire    sum_V_22_cast_loc_ch_empty_n;
wire   [16:0] sum_V_23_cast_loc_ch_dout;
wire    sum_V_23_cast_loc_ch_empty_n;
wire   [16:0] sum_V_24_cast_loc_ch_dout;
wire    sum_V_24_cast_loc_ch_empty_n;
wire   [16:0] sum_V_25_cast_loc_ch_dout;
wire    sum_V_25_cast_loc_ch_empty_n;
wire   [16:0] sum_V_26_cast_loc_ch_dout;
wire    sum_V_26_cast_loc_ch_empty_n;
wire   [16:0] sum_V_27_cast_loc_ch_dout;
wire    sum_V_27_cast_loc_ch_empty_n;
wire   [16:0] sum_V_28_cast_loc_ch_dout;
wire    sum_V_28_cast_loc_ch_empty_n;
wire   [16:0] sum_V_29_cast_loc_ch_dout;
wire    sum_V_29_cast_loc_ch_empty_n;
wire   [16:0] sum_V_30_cast_loc_ch_dout;
wire    sum_V_30_cast_loc_ch_empty_n;
wire   [16:0] sum_V_31_cast_loc_ch_dout;
wire    sum_V_31_cast_loc_ch_empty_n;
wire   [16:0] sum_V_32_cast_loc_ch_dout;
wire    sum_V_32_cast_loc_ch_empty_n;
wire   [16:0] sum_V_33_cast_loc_ch_dout;
wire    sum_V_33_cast_loc_ch_empty_n;
wire   [16:0] sum_V_34_cast_loc_ch_dout;
wire    sum_V_34_cast_loc_ch_empty_n;
wire   [16:0] sum_V_35_cast_loc_ch_dout;
wire    sum_V_35_cast_loc_ch_empty_n;
wire   [16:0] sum_V_36_cast_loc_ch_dout;
wire    sum_V_36_cast_loc_ch_empty_n;
wire   [16:0] sum_V_37_cast_loc_ch_dout;
wire    sum_V_37_cast_loc_ch_empty_n;
wire   [16:0] sum_V_38_cast_loc_ch_dout;
wire    sum_V_38_cast_loc_ch_empty_n;
wire   [16:0] sum_V_39_cast_loc_ch_dout;
wire    sum_V_39_cast_loc_ch_empty_n;
wire   [16:0] sum_V_40_cast_loc_ch_dout;
wire    sum_V_40_cast_loc_ch_empty_n;
wire   [16:0] sum_V_41_cast_loc_ch_dout;
wire    sum_V_41_cast_loc_ch_empty_n;
wire   [16:0] sum_V_42_cast_loc_ch_dout;
wire    sum_V_42_cast_loc_ch_empty_n;
wire   [16:0] sum_V_43_cast_loc_ch_dout;
wire    sum_V_43_cast_loc_ch_empty_n;
wire   [16:0] sum_V_44_cast_loc_ch_dout;
wire    sum_V_44_cast_loc_ch_empty_n;
wire   [16:0] sum_V_45_cast_loc_ch_dout;
wire    sum_V_45_cast_loc_ch_empty_n;
wire   [16:0] sum_V_46_cast_loc_ch_dout;
wire    sum_V_46_cast_loc_ch_empty_n;
wire   [16:0] sum_V_47_cast_loc_ch_dout;
wire    sum_V_47_cast_loc_ch_empty_n;
wire   [16:0] sum_V_48_cast_loc_ch_dout;
wire    sum_V_48_cast_loc_ch_empty_n;
wire   [16:0] sum_V_49_cast_loc_ch_dout;
wire    sum_V_49_cast_loc_ch_empty_n;
wire   [16:0] sum_V_50_cast_loc_ch_dout;
wire    sum_V_50_cast_loc_ch_empty_n;
wire   [16:0] sum_V_51_cast_loc_ch_dout;
wire    sum_V_51_cast_loc_ch_empty_n;
wire   [16:0] sum_V_52_cast_loc_ch_dout;
wire    sum_V_52_cast_loc_ch_empty_n;
wire   [16:0] sum_V_53_cast_loc_ch_dout;
wire    sum_V_53_cast_loc_ch_empty_n;
wire   [16:0] sum_V_54_cast_loc_ch_dout;
wire    sum_V_54_cast_loc_ch_empty_n;
wire   [16:0] sum_V_55_cast_loc_ch_dout;
wire    sum_V_55_cast_loc_ch_empty_n;
wire   [16:0] sum_V_56_cast_loc_ch_dout;
wire    sum_V_56_cast_loc_ch_empty_n;
wire   [16:0] sum_V_57_cast_loc_ch_dout;
wire    sum_V_57_cast_loc_ch_empty_n;
wire   [16:0] sum_V_58_cast_loc_ch_dout;
wire    sum_V_58_cast_loc_ch_empty_n;
wire   [16:0] sum_V_59_cast_loc_ch_dout;
wire    sum_V_59_cast_loc_ch_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_Layer1_ReadPadding_U0_ap_ready;
wire    ap_sync_Layer1_ReadPadding_U0_ap_ready;
reg   [1:0] Layer1_ReadPadding_U0_ap_ready_count;
reg    ap_sync_reg_CNN_1D_entry11_U0_ap_ready;
wire    ap_sync_CNN_1D_entry11_U0_ap_ready;
reg   [1:0] CNN_1D_entry11_U0_ap_ready_count;
reg    ap_sync_reg_CNN_1D_Loop_Loop_Con_U0_ap_ready;
wire    ap_sync_CNN_1D_Loop_Loop_Con_U0_ap_ready;
reg   [1:0] CNN_1D_Loop_Loop_Con_U0_ap_ready_count;
reg    ap_sync_reg_CNN_1D_Loop_2_proc14_U0_ap_ready;
wire    ap_sync_CNN_1D_Loop_2_proc14_U0_ap_ready;
reg   [1:0] CNN_1D_Loop_2_proc14_U0_ap_ready_count;
reg    ap_sync_reg_CNN_1D_Loop_Loop_Mul_U0_ap_ready;
wire    ap_sync_CNN_1D_Loop_Loop_Mul_U0_ap_ready;
reg   [1:0] CNN_1D_Loop_Loop_Mul_U0_ap_ready_count;
reg    ap_sync_reg_CNN_1D_Block_Layer2_U0_ap_ready;
wire    ap_sync_CNN_1D_Block_Layer2_U0_ap_ready;
reg   [1:0] CNN_1D_Block_Layer2_U0_ap_ready_count;
reg    ap_sync_reg_Layer4_Dense_U0_ap_ready;
wire    ap_sync_Layer4_Dense_U0_ap_ready;
reg   [1:0] Layer4_Dense_U0_ap_ready_count;
wire   [0:0] start_for_CNN_1D_entry142_U0_din;
wire    start_for_CNN_1D_entry142_U0_full_n;
wire   [0:0] start_for_CNN_1D_entry142_U0_dout;
wire    start_for_CNN_1D_entry142_U0_empty_n;
wire    CNN_1D_entry142_U0_start_full_n;
wire    CNN_1D_entry142_U0_start_write;
wire    Layer1_ReadPadding_U0_start_full_n;
wire    Layer1_ReadPadding_U0_start_write;
wire   [0:0] start_for_Layer12_Maxpool_read_U0_din;
wire    start_for_Layer12_Maxpool_read_U0_full_n;
wire   [0:0] start_for_Layer12_Maxpool_read_U0_dout;
wire    start_for_Layer12_Maxpool_read_U0_empty_n;
wire    Layer12_Maxpool_read_U0_start_full_n;
wire    Layer12_Maxpool_read_U0_start_write;
wire   [0:0] start_for_Layer23_Maxpool_read_U0_din;
wire    start_for_Layer23_Maxpool_read_U0_full_n;
wire   [0:0] start_for_Layer23_Maxpool_read_U0_dout;
wire    start_for_Layer23_Maxpool_read_U0_empty_n;
wire    Layer23_Maxpool_read_U0_start_full_n;
wire    Layer23_Maxpool_read_U0_start_write;
wire    CNN_1D_Block_Layer2_U0_start_full_n;
wire    CNN_1D_Block_Layer2_U0_start_write;
wire    CNN_1D_Loop_Loop_Mul_U0_start_full_n;
wire    CNN_1D_Loop_Loop_Mul_U0_start_write;
wire    CNN_1D_Block_prehea_U0_start_full_n;
wire    CNN_1D_Block_prehea_U0_start_write;
wire    Layer4_Dense_U0_start_full_n;
wire    Layer4_Dense_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_sum_V_59_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_58_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_57_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_56_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_55_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_54_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_53_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_52_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_51_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_50_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_49_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_48_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_47_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_46_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_45_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_44_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_43_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_42_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_41_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_40_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_39_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_38_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_37_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_36_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_35_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_34_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_33_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_32_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_31_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_30_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_29_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_28_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_27_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_26_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_25_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_24_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_23_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_22_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_21_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_20_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_19_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_18_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_17_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_16_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_15_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_14_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_13_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_12_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_11_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_10_cast_loc_ch = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_9_cast_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_8_cast_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_7_cast_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_6_cast_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_5_cast_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_4_cast_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_3_cast_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_2_cast_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_1_cast_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_0_cast_loc_cha = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_0_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_1_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_2_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_3_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_4_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_5_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_6_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_7_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_8_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_9_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_10_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_11_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_12_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_13_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_14_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_15_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_16_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_17_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_18_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_19_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_20_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_21_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_22_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_23_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_24_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_25_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_26_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_27_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_28_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_29_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_30_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_31_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_32_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_33_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_34_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_35_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_36_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_37_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_38_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_39_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_40_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_41_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_42_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_43_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_44_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_45_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_46_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_47_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_48_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_49_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_50_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_51_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_52_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_53_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_54_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_55_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_56_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_57_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_58_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_sum_V_59_loc_channel = 1'b0;
#0 ap_sync_reg_Layer1_ReadPadding_U0_ap_ready = 1'b0;
#0 Layer1_ReadPadding_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_CNN_1D_entry11_U0_ap_ready = 1'b0;
#0 CNN_1D_entry11_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_CNN_1D_Loop_Loop_Con_U0_ap_ready = 1'b0;
#0 CNN_1D_Loop_Loop_Con_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_CNN_1D_Loop_2_proc14_U0_ap_ready = 1'b0;
#0 CNN_1D_Loop_2_proc14_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_CNN_1D_Loop_Loop_Mul_U0_ap_ready = 1'b0;
#0 CNN_1D_Loop_Loop_Mul_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_CNN_1D_Block_Layer2_U0_ap_ready = 1'b0;
#0 CNN_1D_Block_Layer2_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_Layer4_Dense_U0_ap_ready = 1'b0;
#0 Layer4_Dense_U0_ap_ready_count = 2'd0;
end

CNN_1D_Layer3_Int_V #(
    .DataWidth( 17 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
Layer3_Int_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(CNN_1D_Block_prehea_U0_Layer3_Int_V_address0),
    .i_ce0(CNN_1D_Block_prehea_U0_Layer3_Int_V_ce0),
    .i_we0(CNN_1D_Block_prehea_U0_Layer3_Int_V_we0),
    .i_d0(CNN_1D_Block_prehea_U0_Layer3_Int_V_d0),
    .i_q0(Layer3_Int_V_i_q0),
    .t_address0(Layer4_Dense_U0_src_V_address0),
    .t_ce0(Layer4_Dense_U0_src_V_ce0),
    .t_we0(1'b0),
    .t_d0(17'd0),
    .t_q0(Layer3_Int_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(Layer3_Int_V_i_full_n),
    .i_write(CNN_1D_Block_prehea_U0_ap_done),
    .t_empty_n(Layer3_Int_V_t_empty_n),
    .t_read(Layer4_Dense_U0_ap_ready)
);

CNN_1D_entry11 CNN_1D_entry11_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(CNN_1D_entry11_U0_ap_start),
    .start_full_n(start_for_CNN_1D_entry142_U0_full_n),
    .ap_done(CNN_1D_entry11_U0_ap_done),
    .ap_continue(CNN_1D_entry11_U0_ap_continue),
    .ap_idle(CNN_1D_entry11_U0_ap_idle),
    .ap_ready(CNN_1D_entry11_U0_ap_ready),
    .start_out(CNN_1D_entry11_U0_start_out),
    .start_write(CNN_1D_entry11_U0_start_write),
    .src_V_offset(src_V_offset),
    .src_V_offset_out_din(CNN_1D_entry11_U0_src_V_offset_out_din),
    .src_V_offset_out_full_n(src_V_offset_c2_full_n),
    .src_V_offset_out_write(CNN_1D_entry11_U0_src_V_offset_out_write)
);

CNN_1D_entry142 CNN_1D_entry142_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(CNN_1D_entry142_U0_ap_start),
    .ap_done(CNN_1D_entry142_U0_ap_done),
    .ap_continue(CNN_1D_entry142_U0_ap_continue),
    .ap_idle(CNN_1D_entry142_U0_ap_idle),
    .ap_ready(CNN_1D_entry142_U0_ap_ready),
    .src_V_offset_dout(src_V_offset_c2_dout),
    .src_V_offset_empty_n(src_V_offset_c2_empty_n),
    .src_V_offset_read(CNN_1D_entry142_U0_src_V_offset_read),
    .src_V_offset_out_din(CNN_1D_entry142_U0_src_V_offset_out_din),
    .src_V_offset_out_full_n(src_V_offset_c_full_n),
    .src_V_offset_out_write(CNN_1D_entry142_U0_src_V_offset_out_write)
);

Layer1_ReadPadding Layer1_ReadPadding_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Layer1_ReadPadding_U0_ap_start),
    .ap_done(Layer1_ReadPadding_U0_ap_done),
    .ap_continue(Layer1_ReadPadding_U0_ap_continue),
    .ap_idle(Layer1_ReadPadding_U0_ap_idle),
    .ap_ready(Layer1_ReadPadding_U0_ap_ready),
    .src_V_address0(Layer1_ReadPadding_U0_src_V_address0),
    .src_V_ce0(Layer1_ReadPadding_U0_src_V_ce0),
    .src_V_q0(src_V_q0),
    .src_V_offset_dout(src_V_offset_c_dout),
    .src_V_offset_empty_n(src_V_offset_c_empty_n),
    .src_V_offset_read(Layer1_ReadPadding_U0_src_V_offset_read),
    .dst_0_V_V_din(Layer1_ReadPadding_U0_dst_0_V_V_din),
    .dst_0_V_V_full_n(intermediate_0_V_V_full_n),
    .dst_0_V_V_write(Layer1_ReadPadding_U0_dst_0_V_V_write),
    .dst_1_V_V_din(Layer1_ReadPadding_U0_dst_1_V_V_din),
    .dst_1_V_V_full_n(intermediate_1_V_V_full_n),
    .dst_1_V_V_write(Layer1_ReadPadding_U0_dst_1_V_V_write),
    .dst_2_V_V_din(Layer1_ReadPadding_U0_dst_2_V_V_din),
    .dst_2_V_V_full_n(intermediate_2_V_V_full_n),
    .dst_2_V_V_write(Layer1_ReadPadding_U0_dst_2_V_V_write),
    .dst_3_V_V_din(Layer1_ReadPadding_U0_dst_3_V_V_din),
    .dst_3_V_V_full_n(intermediate_3_V_V_full_n),
    .dst_3_V_V_write(Layer1_ReadPadding_U0_dst_3_V_V_write),
    .dst_4_V_V_din(Layer1_ReadPadding_U0_dst_4_V_V_din),
    .dst_4_V_V_full_n(intermediate_4_V_V_full_n),
    .dst_4_V_V_write(Layer1_ReadPadding_U0_dst_4_V_V_write),
    .dst_5_V_V_din(Layer1_ReadPadding_U0_dst_5_V_V_din),
    .dst_5_V_V_full_n(intermediate_5_V_V_full_n),
    .dst_5_V_V_write(Layer1_ReadPadding_U0_dst_5_V_V_write),
    .dst_6_V_V_din(Layer1_ReadPadding_U0_dst_6_V_V_din),
    .dst_6_V_V_full_n(intermediate_6_V_V_full_n),
    .dst_6_V_V_write(Layer1_ReadPadding_U0_dst_6_V_V_write),
    .dst_7_V_V_din(Layer1_ReadPadding_U0_dst_7_V_V_din),
    .dst_7_V_V_full_n(intermediate_7_V_V_full_n),
    .dst_7_V_V_write(Layer1_ReadPadding_U0_dst_7_V_V_write),
    .dst_8_V_V_din(Layer1_ReadPadding_U0_dst_8_V_V_din),
    .dst_8_V_V_full_n(intermediate_8_V_V_full_n),
    .dst_8_V_V_write(Layer1_ReadPadding_U0_dst_8_V_V_write),
    .dst_9_V_V_din(Layer1_ReadPadding_U0_dst_9_V_V_din),
    .dst_9_V_V_full_n(intermediate_9_V_V_full_n),
    .dst_9_V_V_write(Layer1_ReadPadding_U0_dst_9_V_V_write),
    .src_V_offset_out_din(Layer1_ReadPadding_U0_src_V_offset_out_din),
    .src_V_offset_out_full_n(src_V_offset_c74_full_n),
    .src_V_offset_out_write(Layer1_ReadPadding_U0_src_V_offset_out_write)
);

CNN_1D_Loop_Loop_Con CNN_1D_Loop_Loop_Con_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(CNN_1D_Loop_Loop_Con_U0_ap_start),
    .start_full_n(start_for_Layer12_Maxpool_read_U0_full_n),
    .ap_done(CNN_1D_Loop_Loop_Con_U0_ap_done),
    .ap_continue(CNN_1D_Loop_Loop_Con_U0_ap_continue),
    .ap_idle(CNN_1D_Loop_Loop_Con_U0_ap_idle),
    .ap_ready(CNN_1D_Loop_Loop_Con_U0_ap_ready),
    .start_out(CNN_1D_Loop_Loop_Con_U0_start_out),
    .start_write(CNN_1D_Loop_Loop_Con_U0_start_write),
    .intermediate_0_V_V_dout(intermediate_0_V_V_dout),
    .intermediate_0_V_V_empty_n(intermediate_0_V_V_empty_n),
    .intermediate_0_V_V_read(CNN_1D_Loop_Loop_Con_U0_intermediate_0_V_V_read),
    .intermediate_1_V_V_dout(intermediate_1_V_V_dout),
    .intermediate_1_V_V_empty_n(intermediate_1_V_V_empty_n),
    .intermediate_1_V_V_read(CNN_1D_Loop_Loop_Con_U0_intermediate_1_V_V_read),
    .intermediate_2_V_V_dout(intermediate_2_V_V_dout),
    .intermediate_2_V_V_empty_n(intermediate_2_V_V_empty_n),
    .intermediate_2_V_V_read(CNN_1D_Loop_Loop_Con_U0_intermediate_2_V_V_read),
    .intermediate_3_V_V_dout(intermediate_3_V_V_dout),
    .intermediate_3_V_V_empty_n(intermediate_3_V_V_empty_n),
    .intermediate_3_V_V_read(CNN_1D_Loop_Loop_Con_U0_intermediate_3_V_V_read),
    .intermediate_4_V_V_dout(intermediate_4_V_V_dout),
    .intermediate_4_V_V_empty_n(intermediate_4_V_V_empty_n),
    .intermediate_4_V_V_read(CNN_1D_Loop_Loop_Con_U0_intermediate_4_V_V_read),
    .intermediate_5_V_V_dout(intermediate_5_V_V_dout),
    .intermediate_5_V_V_empty_n(intermediate_5_V_V_empty_n),
    .intermediate_5_V_V_read(CNN_1D_Loop_Loop_Con_U0_intermediate_5_V_V_read),
    .intermediate_6_V_V_dout(intermediate_6_V_V_dout),
    .intermediate_6_V_V_empty_n(intermediate_6_V_V_empty_n),
    .intermediate_6_V_V_read(CNN_1D_Loop_Loop_Con_U0_intermediate_6_V_V_read),
    .intermediate_7_V_V_dout(intermediate_7_V_V_dout),
    .intermediate_7_V_V_empty_n(intermediate_7_V_V_empty_n),
    .intermediate_7_V_V_read(CNN_1D_Loop_Loop_Con_U0_intermediate_7_V_V_read),
    .intermediate_8_V_V_dout(intermediate_8_V_V_dout),
    .intermediate_8_V_V_empty_n(intermediate_8_V_V_empty_n),
    .intermediate_8_V_V_read(CNN_1D_Loop_Loop_Con_U0_intermediate_8_V_V_read),
    .intermediate_9_V_V_dout(intermediate_9_V_V_dout),
    .intermediate_9_V_V_empty_n(intermediate_9_V_V_empty_n),
    .intermediate_9_V_V_read(CNN_1D_Loop_Loop_Con_U0_intermediate_9_V_V_read),
    .maxpool_0_V_V_din(CNN_1D_Loop_Loop_Con_U0_maxpool_0_V_V_din),
    .maxpool_0_V_V_full_n(maxpool_0_V_V_full_n),
    .maxpool_0_V_V_write(CNN_1D_Loop_Loop_Con_U0_maxpool_0_V_V_write),
    .maxpool_1_V_V_din(CNN_1D_Loop_Loop_Con_U0_maxpool_1_V_V_din),
    .maxpool_1_V_V_full_n(maxpool_1_V_V_full_n),
    .maxpool_1_V_V_write(CNN_1D_Loop_Loop_Con_U0_maxpool_1_V_V_write),
    .maxpool_2_V_V_din(CNN_1D_Loop_Loop_Con_U0_maxpool_2_V_V_din),
    .maxpool_2_V_V_full_n(maxpool_2_V_V_full_n),
    .maxpool_2_V_V_write(CNN_1D_Loop_Loop_Con_U0_maxpool_2_V_V_write),
    .maxpool_3_V_V_din(CNN_1D_Loop_Loop_Con_U0_maxpool_3_V_V_din),
    .maxpool_3_V_V_full_n(maxpool_3_V_V_full_n),
    .maxpool_3_V_V_write(CNN_1D_Loop_Loop_Con_U0_maxpool_3_V_V_write),
    .maxpool_4_V_V_din(CNN_1D_Loop_Loop_Con_U0_maxpool_4_V_V_din),
    .maxpool_4_V_V_full_n(maxpool_4_V_V_full_n),
    .maxpool_4_V_V_write(CNN_1D_Loop_Loop_Con_U0_maxpool_4_V_V_write),
    .maxpool_5_V_V_din(CNN_1D_Loop_Loop_Con_U0_maxpool_5_V_V_din),
    .maxpool_5_V_V_full_n(maxpool_5_V_V_full_n),
    .maxpool_5_V_V_write(CNN_1D_Loop_Loop_Con_U0_maxpool_5_V_V_write),
    .maxpool_6_V_V_din(CNN_1D_Loop_Loop_Con_U0_maxpool_6_V_V_din),
    .maxpool_6_V_V_full_n(maxpool_6_V_V_full_n),
    .maxpool_6_V_V_write(CNN_1D_Loop_Loop_Con_U0_maxpool_6_V_V_write),
    .maxpool_7_V_V_din(CNN_1D_Loop_Loop_Con_U0_maxpool_7_V_V_din),
    .maxpool_7_V_V_full_n(maxpool_7_V_V_full_n),
    .maxpool_7_V_V_write(CNN_1D_Loop_Loop_Con_U0_maxpool_7_V_V_write),
    .maxpool_8_V_V_din(CNN_1D_Loop_Loop_Con_U0_maxpool_8_V_V_din),
    .maxpool_8_V_V_full_n(maxpool_8_V_V_full_n),
    .maxpool_8_V_V_write(CNN_1D_Loop_Loop_Con_U0_maxpool_8_V_V_write),
    .maxpool_9_V_V_din(CNN_1D_Loop_Loop_Con_U0_maxpool_9_V_V_din),
    .maxpool_9_V_V_full_n(maxpool_9_V_V_full_n),
    .maxpool_9_V_V_write(CNN_1D_Loop_Loop_Con_U0_maxpool_9_V_V_write),
    .Layer1_BiasArray_V_Addr_A(CNN_1D_Loop_Loop_Con_U0_Layer1_BiasArray_V_Addr_A),
    .Layer1_BiasArray_V_EN_A(CNN_1D_Loop_Loop_Con_U0_Layer1_BiasArray_V_EN_A),
    .Layer1_BiasArray_V_WEN_A(CNN_1D_Loop_Loop_Con_U0_Layer1_BiasArray_V_WEN_A),
    .Layer1_BiasArray_V_Din_A(CNN_1D_Loop_Loop_Con_U0_Layer1_BiasArray_V_Din_A),
    .Layer1_BiasArray_V_Dout_A(Layer1_BiasArray_V_Dout_A),
    .Layer1_WeightArray_V_Addr_A(CNN_1D_Loop_Loop_Con_U0_Layer1_WeightArray_V_Addr_A),
    .Layer1_WeightArray_V_EN_A(CNN_1D_Loop_Loop_Con_U0_Layer1_WeightArray_V_EN_A),
    .Layer1_WeightArray_V_WEN_A(CNN_1D_Loop_Loop_Con_U0_Layer1_WeightArray_V_WEN_A),
    .Layer1_WeightArray_V_Din_A(CNN_1D_Loop_Loop_Con_U0_Layer1_WeightArray_V_Din_A),
    .Layer1_WeightArray_V_Dout_A(Layer1_WeightArray_V_Dout_A)
);

Layer12_Maxpool_read Layer12_Maxpool_read_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Layer12_Maxpool_read_U0_ap_start),
    .ap_done(Layer12_Maxpool_read_U0_ap_done),
    .ap_continue(Layer12_Maxpool_read_U0_ap_continue),
    .ap_idle(Layer12_Maxpool_read_U0_ap_idle),
    .ap_ready(Layer12_Maxpool_read_U0_ap_ready),
    .src_0_V_V_dout(maxpool_0_V_V_dout),
    .src_0_V_V_empty_n(maxpool_0_V_V_empty_n),
    .src_0_V_V_read(Layer12_Maxpool_read_U0_src_0_V_V_read),
    .src_1_V_V_dout(maxpool_1_V_V_dout),
    .src_1_V_V_empty_n(maxpool_1_V_V_empty_n),
    .src_1_V_V_read(Layer12_Maxpool_read_U0_src_1_V_V_read),
    .src_2_V_V_dout(maxpool_2_V_V_dout),
    .src_2_V_V_empty_n(maxpool_2_V_V_empty_n),
    .src_2_V_V_read(Layer12_Maxpool_read_U0_src_2_V_V_read),
    .src_3_V_V_dout(maxpool_3_V_V_dout),
    .src_3_V_V_empty_n(maxpool_3_V_V_empty_n),
    .src_3_V_V_read(Layer12_Maxpool_read_U0_src_3_V_V_read),
    .src_4_V_V_dout(maxpool_4_V_V_dout),
    .src_4_V_V_empty_n(maxpool_4_V_V_empty_n),
    .src_4_V_V_read(Layer12_Maxpool_read_U0_src_4_V_V_read),
    .src_5_V_V_dout(maxpool_5_V_V_dout),
    .src_5_V_V_empty_n(maxpool_5_V_V_empty_n),
    .src_5_V_V_read(Layer12_Maxpool_read_U0_src_5_V_V_read),
    .src_6_V_V_dout(maxpool_6_V_V_dout),
    .src_6_V_V_empty_n(maxpool_6_V_V_empty_n),
    .src_6_V_V_read(Layer12_Maxpool_read_U0_src_6_V_V_read),
    .src_7_V_V_dout(maxpool_7_V_V_dout),
    .src_7_V_V_empty_n(maxpool_7_V_V_empty_n),
    .src_7_V_V_read(Layer12_Maxpool_read_U0_src_7_V_V_read),
    .src_8_V_V_dout(maxpool_8_V_V_dout),
    .src_8_V_V_empty_n(maxpool_8_V_V_empty_n),
    .src_8_V_V_read(Layer12_Maxpool_read_U0_src_8_V_V_read),
    .src_9_V_V_dout(maxpool_9_V_V_dout),
    .src_9_V_V_empty_n(maxpool_9_V_V_empty_n),
    .src_9_V_V_read(Layer12_Maxpool_read_U0_src_9_V_V_read),
    .dst_0_0_V_V_din(Layer12_Maxpool_read_U0_dst_0_0_V_V_din),
    .dst_0_0_V_V_full_n(Layer1_Int_0_0_V_V_full_n),
    .dst_0_0_V_V_write(Layer12_Maxpool_read_U0_dst_0_0_V_V_write),
    .dst_0_1_V_V_din(Layer12_Maxpool_read_U0_dst_0_1_V_V_din),
    .dst_0_1_V_V_full_n(Layer1_Int_0_1_V_V_full_n),
    .dst_0_1_V_V_write(Layer12_Maxpool_read_U0_dst_0_1_V_V_write),
    .dst_0_2_V_V_din(Layer12_Maxpool_read_U0_dst_0_2_V_V_din),
    .dst_0_2_V_V_full_n(Layer1_Int_0_2_V_V_full_n),
    .dst_0_2_V_V_write(Layer12_Maxpool_read_U0_dst_0_2_V_V_write),
    .dst_0_3_V_V_din(Layer12_Maxpool_read_U0_dst_0_3_V_V_din),
    .dst_0_3_V_V_full_n(Layer1_Int_0_3_V_V_full_n),
    .dst_0_3_V_V_write(Layer12_Maxpool_read_U0_dst_0_3_V_V_write),
    .dst_0_4_V_V_din(Layer12_Maxpool_read_U0_dst_0_4_V_V_din),
    .dst_0_4_V_V_full_n(Layer1_Int_0_4_V_V_full_n),
    .dst_0_4_V_V_write(Layer12_Maxpool_read_U0_dst_0_4_V_V_write),
    .dst_0_5_V_V_din(Layer12_Maxpool_read_U0_dst_0_5_V_V_din),
    .dst_0_5_V_V_full_n(Layer1_Int_0_5_V_V_full_n),
    .dst_0_5_V_V_write(Layer12_Maxpool_read_U0_dst_0_5_V_V_write),
    .dst_0_6_V_V_din(Layer12_Maxpool_read_U0_dst_0_6_V_V_din),
    .dst_0_6_V_V_full_n(Layer1_Int_0_6_V_V_full_n),
    .dst_0_6_V_V_write(Layer12_Maxpool_read_U0_dst_0_6_V_V_write),
    .dst_0_7_V_V_din(Layer12_Maxpool_read_U0_dst_0_7_V_V_din),
    .dst_0_7_V_V_full_n(Layer1_Int_0_7_V_V_full_n),
    .dst_0_7_V_V_write(Layer12_Maxpool_read_U0_dst_0_7_V_V_write),
    .dst_0_8_V_V_din(Layer12_Maxpool_read_U0_dst_0_8_V_V_din),
    .dst_0_8_V_V_full_n(Layer1_Int_0_8_V_V_full_n),
    .dst_0_8_V_V_write(Layer12_Maxpool_read_U0_dst_0_8_V_V_write),
    .dst_0_9_V_V_din(Layer12_Maxpool_read_U0_dst_0_9_V_V_din),
    .dst_0_9_V_V_full_n(Layer1_Int_0_9_V_V_full_n),
    .dst_0_9_V_V_write(Layer12_Maxpool_read_U0_dst_0_9_V_V_write),
    .dst_1_0_V_V_din(Layer12_Maxpool_read_U0_dst_1_0_V_V_din),
    .dst_1_0_V_V_full_n(Layer1_Int_1_0_V_V_full_n),
    .dst_1_0_V_V_write(Layer12_Maxpool_read_U0_dst_1_0_V_V_write),
    .dst_1_1_V_V_din(Layer12_Maxpool_read_U0_dst_1_1_V_V_din),
    .dst_1_1_V_V_full_n(Layer1_Int_1_1_V_V_full_n),
    .dst_1_1_V_V_write(Layer12_Maxpool_read_U0_dst_1_1_V_V_write),
    .dst_1_2_V_V_din(Layer12_Maxpool_read_U0_dst_1_2_V_V_din),
    .dst_1_2_V_V_full_n(Layer1_Int_1_2_V_V_full_n),
    .dst_1_2_V_V_write(Layer12_Maxpool_read_U0_dst_1_2_V_V_write),
    .dst_1_3_V_V_din(Layer12_Maxpool_read_U0_dst_1_3_V_V_din),
    .dst_1_3_V_V_full_n(Layer1_Int_1_3_V_V_full_n),
    .dst_1_3_V_V_write(Layer12_Maxpool_read_U0_dst_1_3_V_V_write),
    .dst_1_4_V_V_din(Layer12_Maxpool_read_U0_dst_1_4_V_V_din),
    .dst_1_4_V_V_full_n(Layer1_Int_1_4_V_V_full_n),
    .dst_1_4_V_V_write(Layer12_Maxpool_read_U0_dst_1_4_V_V_write),
    .dst_1_5_V_V_din(Layer12_Maxpool_read_U0_dst_1_5_V_V_din),
    .dst_1_5_V_V_full_n(Layer1_Int_1_5_V_V_full_n),
    .dst_1_5_V_V_write(Layer12_Maxpool_read_U0_dst_1_5_V_V_write),
    .dst_1_6_V_V_din(Layer12_Maxpool_read_U0_dst_1_6_V_V_din),
    .dst_1_6_V_V_full_n(Layer1_Int_1_6_V_V_full_n),
    .dst_1_6_V_V_write(Layer12_Maxpool_read_U0_dst_1_6_V_V_write),
    .dst_1_7_V_V_din(Layer12_Maxpool_read_U0_dst_1_7_V_V_din),
    .dst_1_7_V_V_full_n(Layer1_Int_1_7_V_V_full_n),
    .dst_1_7_V_V_write(Layer12_Maxpool_read_U0_dst_1_7_V_V_write),
    .dst_1_8_V_V_din(Layer12_Maxpool_read_U0_dst_1_8_V_V_din),
    .dst_1_8_V_V_full_n(Layer1_Int_1_8_V_V_full_n),
    .dst_1_8_V_V_write(Layer12_Maxpool_read_U0_dst_1_8_V_V_write),
    .dst_1_9_V_V_din(Layer12_Maxpool_read_U0_dst_1_9_V_V_din),
    .dst_1_9_V_V_full_n(Layer1_Int_1_9_V_V_full_n),
    .dst_1_9_V_V_write(Layer12_Maxpool_read_U0_dst_1_9_V_V_write),
    .dst_2_0_V_V_din(Layer12_Maxpool_read_U0_dst_2_0_V_V_din),
    .dst_2_0_V_V_full_n(Layer1_Int_2_0_V_V_full_n),
    .dst_2_0_V_V_write(Layer12_Maxpool_read_U0_dst_2_0_V_V_write),
    .dst_2_1_V_V_din(Layer12_Maxpool_read_U0_dst_2_1_V_V_din),
    .dst_2_1_V_V_full_n(Layer1_Int_2_1_V_V_full_n),
    .dst_2_1_V_V_write(Layer12_Maxpool_read_U0_dst_2_1_V_V_write),
    .dst_2_2_V_V_din(Layer12_Maxpool_read_U0_dst_2_2_V_V_din),
    .dst_2_2_V_V_full_n(Layer1_Int_2_2_V_V_full_n),
    .dst_2_2_V_V_write(Layer12_Maxpool_read_U0_dst_2_2_V_V_write),
    .dst_2_3_V_V_din(Layer12_Maxpool_read_U0_dst_2_3_V_V_din),
    .dst_2_3_V_V_full_n(Layer1_Int_2_3_V_V_full_n),
    .dst_2_3_V_V_write(Layer12_Maxpool_read_U0_dst_2_3_V_V_write),
    .dst_2_4_V_V_din(Layer12_Maxpool_read_U0_dst_2_4_V_V_din),
    .dst_2_4_V_V_full_n(Layer1_Int_2_4_V_V_full_n),
    .dst_2_4_V_V_write(Layer12_Maxpool_read_U0_dst_2_4_V_V_write),
    .dst_2_5_V_V_din(Layer12_Maxpool_read_U0_dst_2_5_V_V_din),
    .dst_2_5_V_V_full_n(Layer1_Int_2_5_V_V_full_n),
    .dst_2_5_V_V_write(Layer12_Maxpool_read_U0_dst_2_5_V_V_write),
    .dst_2_6_V_V_din(Layer12_Maxpool_read_U0_dst_2_6_V_V_din),
    .dst_2_6_V_V_full_n(Layer1_Int_2_6_V_V_full_n),
    .dst_2_6_V_V_write(Layer12_Maxpool_read_U0_dst_2_6_V_V_write),
    .dst_2_7_V_V_din(Layer12_Maxpool_read_U0_dst_2_7_V_V_din),
    .dst_2_7_V_V_full_n(Layer1_Int_2_7_V_V_full_n),
    .dst_2_7_V_V_write(Layer12_Maxpool_read_U0_dst_2_7_V_V_write),
    .dst_2_8_V_V_din(Layer12_Maxpool_read_U0_dst_2_8_V_V_din),
    .dst_2_8_V_V_full_n(Layer1_Int_2_8_V_V_full_n),
    .dst_2_8_V_V_write(Layer12_Maxpool_read_U0_dst_2_8_V_V_write),
    .dst_2_9_V_V_din(Layer12_Maxpool_read_U0_dst_2_9_V_V_din),
    .dst_2_9_V_V_full_n(Layer1_Int_2_9_V_V_full_n),
    .dst_2_9_V_V_write(Layer12_Maxpool_read_U0_dst_2_9_V_V_write),
    .dst_3_0_V_V_din(Layer12_Maxpool_read_U0_dst_3_0_V_V_din),
    .dst_3_0_V_V_full_n(Layer1_Int_3_0_V_V_full_n),
    .dst_3_0_V_V_write(Layer12_Maxpool_read_U0_dst_3_0_V_V_write),
    .dst_3_1_V_V_din(Layer12_Maxpool_read_U0_dst_3_1_V_V_din),
    .dst_3_1_V_V_full_n(Layer1_Int_3_1_V_V_full_n),
    .dst_3_1_V_V_write(Layer12_Maxpool_read_U0_dst_3_1_V_V_write),
    .dst_3_2_V_V_din(Layer12_Maxpool_read_U0_dst_3_2_V_V_din),
    .dst_3_2_V_V_full_n(Layer1_Int_3_2_V_V_full_n),
    .dst_3_2_V_V_write(Layer12_Maxpool_read_U0_dst_3_2_V_V_write),
    .dst_3_3_V_V_din(Layer12_Maxpool_read_U0_dst_3_3_V_V_din),
    .dst_3_3_V_V_full_n(Layer1_Int_3_3_V_V_full_n),
    .dst_3_3_V_V_write(Layer12_Maxpool_read_U0_dst_3_3_V_V_write),
    .dst_3_4_V_V_din(Layer12_Maxpool_read_U0_dst_3_4_V_V_din),
    .dst_3_4_V_V_full_n(Layer1_Int_3_4_V_V_full_n),
    .dst_3_4_V_V_write(Layer12_Maxpool_read_U0_dst_3_4_V_V_write),
    .dst_3_5_V_V_din(Layer12_Maxpool_read_U0_dst_3_5_V_V_din),
    .dst_3_5_V_V_full_n(Layer1_Int_3_5_V_V_full_n),
    .dst_3_5_V_V_write(Layer12_Maxpool_read_U0_dst_3_5_V_V_write),
    .dst_3_6_V_V_din(Layer12_Maxpool_read_U0_dst_3_6_V_V_din),
    .dst_3_6_V_V_full_n(Layer1_Int_3_6_V_V_full_n),
    .dst_3_6_V_V_write(Layer12_Maxpool_read_U0_dst_3_6_V_V_write),
    .dst_3_7_V_V_din(Layer12_Maxpool_read_U0_dst_3_7_V_V_din),
    .dst_3_7_V_V_full_n(Layer1_Int_3_7_V_V_full_n),
    .dst_3_7_V_V_write(Layer12_Maxpool_read_U0_dst_3_7_V_V_write),
    .dst_3_8_V_V_din(Layer12_Maxpool_read_U0_dst_3_8_V_V_din),
    .dst_3_8_V_V_full_n(Layer1_Int_3_8_V_V_full_n),
    .dst_3_8_V_V_write(Layer12_Maxpool_read_U0_dst_3_8_V_V_write),
    .dst_3_9_V_V_din(Layer12_Maxpool_read_U0_dst_3_9_V_V_din),
    .dst_3_9_V_V_full_n(Layer1_Int_3_9_V_V_full_n),
    .dst_3_9_V_V_write(Layer12_Maxpool_read_U0_dst_3_9_V_V_write),
    .dst_4_0_V_V_din(Layer12_Maxpool_read_U0_dst_4_0_V_V_din),
    .dst_4_0_V_V_full_n(Layer1_Int_4_0_V_V_full_n),
    .dst_4_0_V_V_write(Layer12_Maxpool_read_U0_dst_4_0_V_V_write),
    .dst_4_1_V_V_din(Layer12_Maxpool_read_U0_dst_4_1_V_V_din),
    .dst_4_1_V_V_full_n(Layer1_Int_4_1_V_V_full_n),
    .dst_4_1_V_V_write(Layer12_Maxpool_read_U0_dst_4_1_V_V_write),
    .dst_4_2_V_V_din(Layer12_Maxpool_read_U0_dst_4_2_V_V_din),
    .dst_4_2_V_V_full_n(Layer1_Int_4_2_V_V_full_n),
    .dst_4_2_V_V_write(Layer12_Maxpool_read_U0_dst_4_2_V_V_write),
    .dst_4_3_V_V_din(Layer12_Maxpool_read_U0_dst_4_3_V_V_din),
    .dst_4_3_V_V_full_n(Layer1_Int_4_3_V_V_full_n),
    .dst_4_3_V_V_write(Layer12_Maxpool_read_U0_dst_4_3_V_V_write),
    .dst_4_4_V_V_din(Layer12_Maxpool_read_U0_dst_4_4_V_V_din),
    .dst_4_4_V_V_full_n(Layer1_Int_4_4_V_V_full_n),
    .dst_4_4_V_V_write(Layer12_Maxpool_read_U0_dst_4_4_V_V_write),
    .dst_4_5_V_V_din(Layer12_Maxpool_read_U0_dst_4_5_V_V_din),
    .dst_4_5_V_V_full_n(Layer1_Int_4_5_V_V_full_n),
    .dst_4_5_V_V_write(Layer12_Maxpool_read_U0_dst_4_5_V_V_write),
    .dst_4_6_V_V_din(Layer12_Maxpool_read_U0_dst_4_6_V_V_din),
    .dst_4_6_V_V_full_n(Layer1_Int_4_6_V_V_full_n),
    .dst_4_6_V_V_write(Layer12_Maxpool_read_U0_dst_4_6_V_V_write),
    .dst_4_7_V_V_din(Layer12_Maxpool_read_U0_dst_4_7_V_V_din),
    .dst_4_7_V_V_full_n(Layer1_Int_4_7_V_V_full_n),
    .dst_4_7_V_V_write(Layer12_Maxpool_read_U0_dst_4_7_V_V_write),
    .dst_4_8_V_V_din(Layer12_Maxpool_read_U0_dst_4_8_V_V_din),
    .dst_4_8_V_V_full_n(Layer1_Int_4_8_V_V_full_n),
    .dst_4_8_V_V_write(Layer12_Maxpool_read_U0_dst_4_8_V_V_write),
    .dst_4_9_V_V_din(Layer12_Maxpool_read_U0_dst_4_9_V_V_din),
    .dst_4_9_V_V_full_n(Layer1_Int_4_9_V_V_full_n),
    .dst_4_9_V_V_write(Layer12_Maxpool_read_U0_dst_4_9_V_V_write),
    .dst_5_0_V_V_din(Layer12_Maxpool_read_U0_dst_5_0_V_V_din),
    .dst_5_0_V_V_full_n(Layer1_Int_5_0_V_V_full_n),
    .dst_5_0_V_V_write(Layer12_Maxpool_read_U0_dst_5_0_V_V_write),
    .dst_5_1_V_V_din(Layer12_Maxpool_read_U0_dst_5_1_V_V_din),
    .dst_5_1_V_V_full_n(Layer1_Int_5_1_V_V_full_n),
    .dst_5_1_V_V_write(Layer12_Maxpool_read_U0_dst_5_1_V_V_write),
    .dst_5_2_V_V_din(Layer12_Maxpool_read_U0_dst_5_2_V_V_din),
    .dst_5_2_V_V_full_n(Layer1_Int_5_2_V_V_full_n),
    .dst_5_2_V_V_write(Layer12_Maxpool_read_U0_dst_5_2_V_V_write),
    .dst_5_3_V_V_din(Layer12_Maxpool_read_U0_dst_5_3_V_V_din),
    .dst_5_3_V_V_full_n(Layer1_Int_5_3_V_V_full_n),
    .dst_5_3_V_V_write(Layer12_Maxpool_read_U0_dst_5_3_V_V_write),
    .dst_5_4_V_V_din(Layer12_Maxpool_read_U0_dst_5_4_V_V_din),
    .dst_5_4_V_V_full_n(Layer1_Int_5_4_V_V_full_n),
    .dst_5_4_V_V_write(Layer12_Maxpool_read_U0_dst_5_4_V_V_write),
    .dst_5_5_V_V_din(Layer12_Maxpool_read_U0_dst_5_5_V_V_din),
    .dst_5_5_V_V_full_n(Layer1_Int_5_5_V_V_full_n),
    .dst_5_5_V_V_write(Layer12_Maxpool_read_U0_dst_5_5_V_V_write),
    .dst_5_6_V_V_din(Layer12_Maxpool_read_U0_dst_5_6_V_V_din),
    .dst_5_6_V_V_full_n(Layer1_Int_5_6_V_V_full_n),
    .dst_5_6_V_V_write(Layer12_Maxpool_read_U0_dst_5_6_V_V_write),
    .dst_5_7_V_V_din(Layer12_Maxpool_read_U0_dst_5_7_V_V_din),
    .dst_5_7_V_V_full_n(Layer1_Int_5_7_V_V_full_n),
    .dst_5_7_V_V_write(Layer12_Maxpool_read_U0_dst_5_7_V_V_write),
    .dst_5_8_V_V_din(Layer12_Maxpool_read_U0_dst_5_8_V_V_din),
    .dst_5_8_V_V_full_n(Layer1_Int_5_8_V_V_full_n),
    .dst_5_8_V_V_write(Layer12_Maxpool_read_U0_dst_5_8_V_V_write),
    .dst_5_9_V_V_din(Layer12_Maxpool_read_U0_dst_5_9_V_V_din),
    .dst_5_9_V_V_full_n(Layer1_Int_5_9_V_V_full_n),
    .dst_5_9_V_V_write(Layer12_Maxpool_read_U0_dst_5_9_V_V_write),
    .dst_6_0_V_V_din(Layer12_Maxpool_read_U0_dst_6_0_V_V_din),
    .dst_6_0_V_V_full_n(Layer1_Int_6_0_V_V_full_n),
    .dst_6_0_V_V_write(Layer12_Maxpool_read_U0_dst_6_0_V_V_write),
    .dst_6_1_V_V_din(Layer12_Maxpool_read_U0_dst_6_1_V_V_din),
    .dst_6_1_V_V_full_n(Layer1_Int_6_1_V_V_full_n),
    .dst_6_1_V_V_write(Layer12_Maxpool_read_U0_dst_6_1_V_V_write),
    .dst_6_2_V_V_din(Layer12_Maxpool_read_U0_dst_6_2_V_V_din),
    .dst_6_2_V_V_full_n(Layer1_Int_6_2_V_V_full_n),
    .dst_6_2_V_V_write(Layer12_Maxpool_read_U0_dst_6_2_V_V_write),
    .dst_6_3_V_V_din(Layer12_Maxpool_read_U0_dst_6_3_V_V_din),
    .dst_6_3_V_V_full_n(Layer1_Int_6_3_V_V_full_n),
    .dst_6_3_V_V_write(Layer12_Maxpool_read_U0_dst_6_3_V_V_write),
    .dst_6_4_V_V_din(Layer12_Maxpool_read_U0_dst_6_4_V_V_din),
    .dst_6_4_V_V_full_n(Layer1_Int_6_4_V_V_full_n),
    .dst_6_4_V_V_write(Layer12_Maxpool_read_U0_dst_6_4_V_V_write),
    .dst_6_5_V_V_din(Layer12_Maxpool_read_U0_dst_6_5_V_V_din),
    .dst_6_5_V_V_full_n(Layer1_Int_6_5_V_V_full_n),
    .dst_6_5_V_V_write(Layer12_Maxpool_read_U0_dst_6_5_V_V_write),
    .dst_6_6_V_V_din(Layer12_Maxpool_read_U0_dst_6_6_V_V_din),
    .dst_6_6_V_V_full_n(Layer1_Int_6_6_V_V_full_n),
    .dst_6_6_V_V_write(Layer12_Maxpool_read_U0_dst_6_6_V_V_write),
    .dst_6_7_V_V_din(Layer12_Maxpool_read_U0_dst_6_7_V_V_din),
    .dst_6_7_V_V_full_n(Layer1_Int_6_7_V_V_full_n),
    .dst_6_7_V_V_write(Layer12_Maxpool_read_U0_dst_6_7_V_V_write),
    .dst_6_8_V_V_din(Layer12_Maxpool_read_U0_dst_6_8_V_V_din),
    .dst_6_8_V_V_full_n(Layer1_Int_6_8_V_V_full_n),
    .dst_6_8_V_V_write(Layer12_Maxpool_read_U0_dst_6_8_V_V_write),
    .dst_6_9_V_V_din(Layer12_Maxpool_read_U0_dst_6_9_V_V_din),
    .dst_6_9_V_V_full_n(Layer1_Int_6_9_V_V_full_n),
    .dst_6_9_V_V_write(Layer12_Maxpool_read_U0_dst_6_9_V_V_write),
    .dst_7_0_V_V_din(Layer12_Maxpool_read_U0_dst_7_0_V_V_din),
    .dst_7_0_V_V_full_n(Layer1_Int_7_0_V_V_full_n),
    .dst_7_0_V_V_write(Layer12_Maxpool_read_U0_dst_7_0_V_V_write),
    .dst_7_1_V_V_din(Layer12_Maxpool_read_U0_dst_7_1_V_V_din),
    .dst_7_1_V_V_full_n(Layer1_Int_7_1_V_V_full_n),
    .dst_7_1_V_V_write(Layer12_Maxpool_read_U0_dst_7_1_V_V_write),
    .dst_7_2_V_V_din(Layer12_Maxpool_read_U0_dst_7_2_V_V_din),
    .dst_7_2_V_V_full_n(Layer1_Int_7_2_V_V_full_n),
    .dst_7_2_V_V_write(Layer12_Maxpool_read_U0_dst_7_2_V_V_write),
    .dst_7_3_V_V_din(Layer12_Maxpool_read_U0_dst_7_3_V_V_din),
    .dst_7_3_V_V_full_n(Layer1_Int_7_3_V_V_full_n),
    .dst_7_3_V_V_write(Layer12_Maxpool_read_U0_dst_7_3_V_V_write),
    .dst_7_4_V_V_din(Layer12_Maxpool_read_U0_dst_7_4_V_V_din),
    .dst_7_4_V_V_full_n(Layer1_Int_7_4_V_V_full_n),
    .dst_7_4_V_V_write(Layer12_Maxpool_read_U0_dst_7_4_V_V_write),
    .dst_7_5_V_V_din(Layer12_Maxpool_read_U0_dst_7_5_V_V_din),
    .dst_7_5_V_V_full_n(Layer1_Int_7_5_V_V_full_n),
    .dst_7_5_V_V_write(Layer12_Maxpool_read_U0_dst_7_5_V_V_write),
    .dst_7_6_V_V_din(Layer12_Maxpool_read_U0_dst_7_6_V_V_din),
    .dst_7_6_V_V_full_n(Layer1_Int_7_6_V_V_full_n),
    .dst_7_6_V_V_write(Layer12_Maxpool_read_U0_dst_7_6_V_V_write),
    .dst_7_7_V_V_din(Layer12_Maxpool_read_U0_dst_7_7_V_V_din),
    .dst_7_7_V_V_full_n(Layer1_Int_7_7_V_V_full_n),
    .dst_7_7_V_V_write(Layer12_Maxpool_read_U0_dst_7_7_V_V_write),
    .dst_7_8_V_V_din(Layer12_Maxpool_read_U0_dst_7_8_V_V_din),
    .dst_7_8_V_V_full_n(Layer1_Int_7_8_V_V_full_n),
    .dst_7_8_V_V_write(Layer12_Maxpool_read_U0_dst_7_8_V_V_write),
    .dst_7_9_V_V_din(Layer12_Maxpool_read_U0_dst_7_9_V_V_din),
    .dst_7_9_V_V_full_n(Layer1_Int_7_9_V_V_full_n),
    .dst_7_9_V_V_write(Layer12_Maxpool_read_U0_dst_7_9_V_V_write),
    .dst_8_0_V_V_din(Layer12_Maxpool_read_U0_dst_8_0_V_V_din),
    .dst_8_0_V_V_full_n(Layer1_Int_8_0_V_V_full_n),
    .dst_8_0_V_V_write(Layer12_Maxpool_read_U0_dst_8_0_V_V_write),
    .dst_8_1_V_V_din(Layer12_Maxpool_read_U0_dst_8_1_V_V_din),
    .dst_8_1_V_V_full_n(Layer1_Int_8_1_V_V_full_n),
    .dst_8_1_V_V_write(Layer12_Maxpool_read_U0_dst_8_1_V_V_write),
    .dst_8_2_V_V_din(Layer12_Maxpool_read_U0_dst_8_2_V_V_din),
    .dst_8_2_V_V_full_n(Layer1_Int_8_2_V_V_full_n),
    .dst_8_2_V_V_write(Layer12_Maxpool_read_U0_dst_8_2_V_V_write),
    .dst_8_3_V_V_din(Layer12_Maxpool_read_U0_dst_8_3_V_V_din),
    .dst_8_3_V_V_full_n(Layer1_Int_8_3_V_V_full_n),
    .dst_8_3_V_V_write(Layer12_Maxpool_read_U0_dst_8_3_V_V_write),
    .dst_8_4_V_V_din(Layer12_Maxpool_read_U0_dst_8_4_V_V_din),
    .dst_8_4_V_V_full_n(Layer1_Int_8_4_V_V_full_n),
    .dst_8_4_V_V_write(Layer12_Maxpool_read_U0_dst_8_4_V_V_write),
    .dst_8_5_V_V_din(Layer12_Maxpool_read_U0_dst_8_5_V_V_din),
    .dst_8_5_V_V_full_n(Layer1_Int_8_5_V_V_full_n),
    .dst_8_5_V_V_write(Layer12_Maxpool_read_U0_dst_8_5_V_V_write),
    .dst_8_6_V_V_din(Layer12_Maxpool_read_U0_dst_8_6_V_V_din),
    .dst_8_6_V_V_full_n(Layer1_Int_8_6_V_V_full_n),
    .dst_8_6_V_V_write(Layer12_Maxpool_read_U0_dst_8_6_V_V_write),
    .dst_8_7_V_V_din(Layer12_Maxpool_read_U0_dst_8_7_V_V_din),
    .dst_8_7_V_V_full_n(Layer1_Int_8_7_V_V_full_n),
    .dst_8_7_V_V_write(Layer12_Maxpool_read_U0_dst_8_7_V_V_write),
    .dst_8_8_V_V_din(Layer12_Maxpool_read_U0_dst_8_8_V_V_din),
    .dst_8_8_V_V_full_n(Layer1_Int_8_8_V_V_full_n),
    .dst_8_8_V_V_write(Layer12_Maxpool_read_U0_dst_8_8_V_V_write),
    .dst_8_9_V_V_din(Layer12_Maxpool_read_U0_dst_8_9_V_V_din),
    .dst_8_9_V_V_full_n(Layer1_Int_8_9_V_V_full_n),
    .dst_8_9_V_V_write(Layer12_Maxpool_read_U0_dst_8_9_V_V_write),
    .dst_9_0_V_V_din(Layer12_Maxpool_read_U0_dst_9_0_V_V_din),
    .dst_9_0_V_V_full_n(Layer1_Int_9_0_V_V_full_n),
    .dst_9_0_V_V_write(Layer12_Maxpool_read_U0_dst_9_0_V_V_write),
    .dst_9_1_V_V_din(Layer12_Maxpool_read_U0_dst_9_1_V_V_din),
    .dst_9_1_V_V_full_n(Layer1_Int_9_1_V_V_full_n),
    .dst_9_1_V_V_write(Layer12_Maxpool_read_U0_dst_9_1_V_V_write),
    .dst_9_2_V_V_din(Layer12_Maxpool_read_U0_dst_9_2_V_V_din),
    .dst_9_2_V_V_full_n(Layer1_Int_9_2_V_V_full_n),
    .dst_9_2_V_V_write(Layer12_Maxpool_read_U0_dst_9_2_V_V_write),
    .dst_9_3_V_V_din(Layer12_Maxpool_read_U0_dst_9_3_V_V_din),
    .dst_9_3_V_V_full_n(Layer1_Int_9_3_V_V_full_n),
    .dst_9_3_V_V_write(Layer12_Maxpool_read_U0_dst_9_3_V_V_write),
    .dst_9_4_V_V_din(Layer12_Maxpool_read_U0_dst_9_4_V_V_din),
    .dst_9_4_V_V_full_n(Layer1_Int_9_4_V_V_full_n),
    .dst_9_4_V_V_write(Layer12_Maxpool_read_U0_dst_9_4_V_V_write),
    .dst_9_5_V_V_din(Layer12_Maxpool_read_U0_dst_9_5_V_V_din),
    .dst_9_5_V_V_full_n(Layer1_Int_9_5_V_V_full_n),
    .dst_9_5_V_V_write(Layer12_Maxpool_read_U0_dst_9_5_V_V_write),
    .dst_9_6_V_V_din(Layer12_Maxpool_read_U0_dst_9_6_V_V_din),
    .dst_9_6_V_V_full_n(Layer1_Int_9_6_V_V_full_n),
    .dst_9_6_V_V_write(Layer12_Maxpool_read_U0_dst_9_6_V_V_write),
    .dst_9_7_V_V_din(Layer12_Maxpool_read_U0_dst_9_7_V_V_din),
    .dst_9_7_V_V_full_n(Layer1_Int_9_7_V_V_full_n),
    .dst_9_7_V_V_write(Layer12_Maxpool_read_U0_dst_9_7_V_V_write),
    .dst_9_8_V_V_din(Layer12_Maxpool_read_U0_dst_9_8_V_V_din),
    .dst_9_8_V_V_full_n(Layer1_Int_9_8_V_V_full_n),
    .dst_9_8_V_V_write(Layer12_Maxpool_read_U0_dst_9_8_V_V_write),
    .dst_9_9_V_V_din(Layer12_Maxpool_read_U0_dst_9_9_V_V_din),
    .dst_9_9_V_V_full_n(Layer1_Int_9_9_V_V_full_n),
    .dst_9_9_V_V_write(Layer12_Maxpool_read_U0_dst_9_9_V_V_write),
    .saveValueLayer1_V_Addr_A(Layer12_Maxpool_read_U0_saveValueLayer1_V_Addr_A),
    .saveValueLayer1_V_EN_A(Layer12_Maxpool_read_U0_saveValueLayer1_V_EN_A),
    .saveValueLayer1_V_WEN_A(Layer12_Maxpool_read_U0_saveValueLayer1_V_WEN_A),
    .saveValueLayer1_V_Din_A(Layer12_Maxpool_read_U0_saveValueLayer1_V_Din_A),
    .saveValueLayer1_V_Dout_A(32'd0)
);

CNN_1D_Loop_2_proc14 CNN_1D_Loop_2_proc14_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(CNN_1D_Loop_2_proc14_U0_ap_start),
    .start_full_n(start_for_Layer23_Maxpool_read_U0_full_n),
    .ap_done(CNN_1D_Loop_2_proc14_U0_ap_done),
    .ap_continue(CNN_1D_Loop_2_proc14_U0_ap_continue),
    .ap_idle(CNN_1D_Loop_2_proc14_U0_ap_idle),
    .ap_ready(CNN_1D_Loop_2_proc14_U0_ap_ready),
    .start_out(CNN_1D_Loop_2_proc14_U0_start_out),
    .start_write(CNN_1D_Loop_2_proc14_U0_start_write),
    .Layer2_BiasArray_V_Addr_A(CNN_1D_Loop_2_proc14_U0_Layer2_BiasArray_V_Addr_A),
    .Layer2_BiasArray_V_EN_A(CNN_1D_Loop_2_proc14_U0_Layer2_BiasArray_V_EN_A),
    .Layer2_BiasArray_V_WEN_A(CNN_1D_Loop_2_proc14_U0_Layer2_BiasArray_V_WEN_A),
    .Layer2_BiasArray_V_Din_A(CNN_1D_Loop_2_proc14_U0_Layer2_BiasArray_V_Din_A),
    .Layer2_BiasArray_V_Dout_A(Layer2_BiasArray_V_Dout_A),
    .Layer2_WeightMatrix_V_Addr_A(CNN_1D_Loop_2_proc14_U0_Layer2_WeightMatrix_V_Addr_A),
    .Layer2_WeightMatrix_V_EN_A(CNN_1D_Loop_2_proc14_U0_Layer2_WeightMatrix_V_EN_A),
    .Layer2_WeightMatrix_V_WEN_A(CNN_1D_Loop_2_proc14_U0_Layer2_WeightMatrix_V_WEN_A),
    .Layer2_WeightMatrix_V_Din_A(CNN_1D_Loop_2_proc14_U0_Layer2_WeightMatrix_V_Din_A),
    .Layer2_WeightMatrix_V_Dout_A(Layer2_WeightMatrix_s_Dout_A),
    .Layer1_Int_0_9_V_V_dout(Layer1_Int_0_9_V_V_dout),
    .Layer1_Int_0_9_V_V_empty_n(Layer1_Int_0_9_V_V_empty_n),
    .Layer1_Int_0_9_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_9_V_V_read),
    .Layer1_Int_0_8_V_V_dout(Layer1_Int_0_8_V_V_dout),
    .Layer1_Int_0_8_V_V_empty_n(Layer1_Int_0_8_V_V_empty_n),
    .Layer1_Int_0_8_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_8_V_V_read),
    .Layer1_Int_0_7_V_V_dout(Layer1_Int_0_7_V_V_dout),
    .Layer1_Int_0_7_V_V_empty_n(Layer1_Int_0_7_V_V_empty_n),
    .Layer1_Int_0_7_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_7_V_V_read),
    .Layer1_Int_0_6_V_V_dout(Layer1_Int_0_6_V_V_dout),
    .Layer1_Int_0_6_V_V_empty_n(Layer1_Int_0_6_V_V_empty_n),
    .Layer1_Int_0_6_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_6_V_V_read),
    .Layer1_Int_0_5_V_V_dout(Layer1_Int_0_5_V_V_dout),
    .Layer1_Int_0_5_V_V_empty_n(Layer1_Int_0_5_V_V_empty_n),
    .Layer1_Int_0_5_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_5_V_V_read),
    .Layer1_Int_0_4_V_V_dout(Layer1_Int_0_4_V_V_dout),
    .Layer1_Int_0_4_V_V_empty_n(Layer1_Int_0_4_V_V_empty_n),
    .Layer1_Int_0_4_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_4_V_V_read),
    .Layer1_Int_0_3_V_V_dout(Layer1_Int_0_3_V_V_dout),
    .Layer1_Int_0_3_V_V_empty_n(Layer1_Int_0_3_V_V_empty_n),
    .Layer1_Int_0_3_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_3_V_V_read),
    .Layer1_Int_0_2_V_V_dout(Layer1_Int_0_2_V_V_dout),
    .Layer1_Int_0_2_V_V_empty_n(Layer1_Int_0_2_V_V_empty_n),
    .Layer1_Int_0_2_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_2_V_V_read),
    .Layer1_Int_0_1_V_V_dout(Layer1_Int_0_1_V_V_dout),
    .Layer1_Int_0_1_V_V_empty_n(Layer1_Int_0_1_V_V_empty_n),
    .Layer1_Int_0_1_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_1_V_V_read),
    .Layer1_Int_0_0_V_V_dout(Layer1_Int_0_0_V_V_dout),
    .Layer1_Int_0_0_V_V_empty_n(Layer1_Int_0_0_V_V_empty_n),
    .Layer1_Int_0_0_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_0_V_V_read),
    .Layer1_Int_1_0_V_V_dout(Layer1_Int_1_0_V_V_dout),
    .Layer1_Int_1_0_V_V_empty_n(Layer1_Int_1_0_V_V_empty_n),
    .Layer1_Int_1_0_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_0_V_V_read),
    .Layer1_Int_2_0_V_V_dout(Layer1_Int_2_0_V_V_dout),
    .Layer1_Int_2_0_V_V_empty_n(Layer1_Int_2_0_V_V_empty_n),
    .Layer1_Int_2_0_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_0_V_V_read),
    .Layer1_Int_3_0_V_V_dout(Layer1_Int_3_0_V_V_dout),
    .Layer1_Int_3_0_V_V_empty_n(Layer1_Int_3_0_V_V_empty_n),
    .Layer1_Int_3_0_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_0_V_V_read),
    .Layer1_Int_4_0_V_V_dout(Layer1_Int_4_0_V_V_dout),
    .Layer1_Int_4_0_V_V_empty_n(Layer1_Int_4_0_V_V_empty_n),
    .Layer1_Int_4_0_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_0_V_V_read),
    .Layer1_Int_5_0_V_V_dout(Layer1_Int_5_0_V_V_dout),
    .Layer1_Int_5_0_V_V_empty_n(Layer1_Int_5_0_V_V_empty_n),
    .Layer1_Int_5_0_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_0_V_V_read),
    .Layer1_Int_6_0_V_V_dout(Layer1_Int_6_0_V_V_dout),
    .Layer1_Int_6_0_V_V_empty_n(Layer1_Int_6_0_V_V_empty_n),
    .Layer1_Int_6_0_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_0_V_V_read),
    .Layer1_Int_7_0_V_V_dout(Layer1_Int_7_0_V_V_dout),
    .Layer1_Int_7_0_V_V_empty_n(Layer1_Int_7_0_V_V_empty_n),
    .Layer1_Int_7_0_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_0_V_V_read),
    .Layer1_Int_8_0_V_V_dout(Layer1_Int_8_0_V_V_dout),
    .Layer1_Int_8_0_V_V_empty_n(Layer1_Int_8_0_V_V_empty_n),
    .Layer1_Int_8_0_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_0_V_V_read),
    .Layer1_Int_9_0_V_V_dout(Layer1_Int_9_0_V_V_dout),
    .Layer1_Int_9_0_V_V_empty_n(Layer1_Int_9_0_V_V_empty_n),
    .Layer1_Int_9_0_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_0_V_V_read),
    .Layer1_Int_1_1_V_V_dout(Layer1_Int_1_1_V_V_dout),
    .Layer1_Int_1_1_V_V_empty_n(Layer1_Int_1_1_V_V_empty_n),
    .Layer1_Int_1_1_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_1_V_V_read),
    .Layer1_Int_2_1_V_V_dout(Layer1_Int_2_1_V_V_dout),
    .Layer1_Int_2_1_V_V_empty_n(Layer1_Int_2_1_V_V_empty_n),
    .Layer1_Int_2_1_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_1_V_V_read),
    .Layer1_Int_3_1_V_V_dout(Layer1_Int_3_1_V_V_dout),
    .Layer1_Int_3_1_V_V_empty_n(Layer1_Int_3_1_V_V_empty_n),
    .Layer1_Int_3_1_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_1_V_V_read),
    .Layer1_Int_4_1_V_V_dout(Layer1_Int_4_1_V_V_dout),
    .Layer1_Int_4_1_V_V_empty_n(Layer1_Int_4_1_V_V_empty_n),
    .Layer1_Int_4_1_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_1_V_V_read),
    .Layer1_Int_5_1_V_V_dout(Layer1_Int_5_1_V_V_dout),
    .Layer1_Int_5_1_V_V_empty_n(Layer1_Int_5_1_V_V_empty_n),
    .Layer1_Int_5_1_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_1_V_V_read),
    .Layer1_Int_6_1_V_V_dout(Layer1_Int_6_1_V_V_dout),
    .Layer1_Int_6_1_V_V_empty_n(Layer1_Int_6_1_V_V_empty_n),
    .Layer1_Int_6_1_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_1_V_V_read),
    .Layer1_Int_7_1_V_V_dout(Layer1_Int_7_1_V_V_dout),
    .Layer1_Int_7_1_V_V_empty_n(Layer1_Int_7_1_V_V_empty_n),
    .Layer1_Int_7_1_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_1_V_V_read),
    .Layer1_Int_8_1_V_V_dout(Layer1_Int_8_1_V_V_dout),
    .Layer1_Int_8_1_V_V_empty_n(Layer1_Int_8_1_V_V_empty_n),
    .Layer1_Int_8_1_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_1_V_V_read),
    .Layer1_Int_9_1_V_V_dout(Layer1_Int_9_1_V_V_dout),
    .Layer1_Int_9_1_V_V_empty_n(Layer1_Int_9_1_V_V_empty_n),
    .Layer1_Int_9_1_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_1_V_V_read),
    .Layer1_Int_1_2_V_V_dout(Layer1_Int_1_2_V_V_dout),
    .Layer1_Int_1_2_V_V_empty_n(Layer1_Int_1_2_V_V_empty_n),
    .Layer1_Int_1_2_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_2_V_V_read),
    .Layer1_Int_2_2_V_V_dout(Layer1_Int_2_2_V_V_dout),
    .Layer1_Int_2_2_V_V_empty_n(Layer1_Int_2_2_V_V_empty_n),
    .Layer1_Int_2_2_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_2_V_V_read),
    .Layer1_Int_3_2_V_V_dout(Layer1_Int_3_2_V_V_dout),
    .Layer1_Int_3_2_V_V_empty_n(Layer1_Int_3_2_V_V_empty_n),
    .Layer1_Int_3_2_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_2_V_V_read),
    .Layer1_Int_4_2_V_V_dout(Layer1_Int_4_2_V_V_dout),
    .Layer1_Int_4_2_V_V_empty_n(Layer1_Int_4_2_V_V_empty_n),
    .Layer1_Int_4_2_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_2_V_V_read),
    .Layer1_Int_5_2_V_V_dout(Layer1_Int_5_2_V_V_dout),
    .Layer1_Int_5_2_V_V_empty_n(Layer1_Int_5_2_V_V_empty_n),
    .Layer1_Int_5_2_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_2_V_V_read),
    .Layer1_Int_6_2_V_V_dout(Layer1_Int_6_2_V_V_dout),
    .Layer1_Int_6_2_V_V_empty_n(Layer1_Int_6_2_V_V_empty_n),
    .Layer1_Int_6_2_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_2_V_V_read),
    .Layer1_Int_7_2_V_V_dout(Layer1_Int_7_2_V_V_dout),
    .Layer1_Int_7_2_V_V_empty_n(Layer1_Int_7_2_V_V_empty_n),
    .Layer1_Int_7_2_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_2_V_V_read),
    .Layer1_Int_8_2_V_V_dout(Layer1_Int_8_2_V_V_dout),
    .Layer1_Int_8_2_V_V_empty_n(Layer1_Int_8_2_V_V_empty_n),
    .Layer1_Int_8_2_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_2_V_V_read),
    .Layer1_Int_9_2_V_V_dout(Layer1_Int_9_2_V_V_dout),
    .Layer1_Int_9_2_V_V_empty_n(Layer1_Int_9_2_V_V_empty_n),
    .Layer1_Int_9_2_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_2_V_V_read),
    .Layer1_Int_1_3_V_V_dout(Layer1_Int_1_3_V_V_dout),
    .Layer1_Int_1_3_V_V_empty_n(Layer1_Int_1_3_V_V_empty_n),
    .Layer1_Int_1_3_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_3_V_V_read),
    .Layer1_Int_2_3_V_V_dout(Layer1_Int_2_3_V_V_dout),
    .Layer1_Int_2_3_V_V_empty_n(Layer1_Int_2_3_V_V_empty_n),
    .Layer1_Int_2_3_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_3_V_V_read),
    .Layer1_Int_3_3_V_V_dout(Layer1_Int_3_3_V_V_dout),
    .Layer1_Int_3_3_V_V_empty_n(Layer1_Int_3_3_V_V_empty_n),
    .Layer1_Int_3_3_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_3_V_V_read),
    .Layer1_Int_4_3_V_V_dout(Layer1_Int_4_3_V_V_dout),
    .Layer1_Int_4_3_V_V_empty_n(Layer1_Int_4_3_V_V_empty_n),
    .Layer1_Int_4_3_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_3_V_V_read),
    .Layer1_Int_5_3_V_V_dout(Layer1_Int_5_3_V_V_dout),
    .Layer1_Int_5_3_V_V_empty_n(Layer1_Int_5_3_V_V_empty_n),
    .Layer1_Int_5_3_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_3_V_V_read),
    .Layer1_Int_6_3_V_V_dout(Layer1_Int_6_3_V_V_dout),
    .Layer1_Int_6_3_V_V_empty_n(Layer1_Int_6_3_V_V_empty_n),
    .Layer1_Int_6_3_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_3_V_V_read),
    .Layer1_Int_7_3_V_V_dout(Layer1_Int_7_3_V_V_dout),
    .Layer1_Int_7_3_V_V_empty_n(Layer1_Int_7_3_V_V_empty_n),
    .Layer1_Int_7_3_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_3_V_V_read),
    .Layer1_Int_8_3_V_V_dout(Layer1_Int_8_3_V_V_dout),
    .Layer1_Int_8_3_V_V_empty_n(Layer1_Int_8_3_V_V_empty_n),
    .Layer1_Int_8_3_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_3_V_V_read),
    .Layer1_Int_9_3_V_V_dout(Layer1_Int_9_3_V_V_dout),
    .Layer1_Int_9_3_V_V_empty_n(Layer1_Int_9_3_V_V_empty_n),
    .Layer1_Int_9_3_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_3_V_V_read),
    .Layer1_Int_1_4_V_V_dout(Layer1_Int_1_4_V_V_dout),
    .Layer1_Int_1_4_V_V_empty_n(Layer1_Int_1_4_V_V_empty_n),
    .Layer1_Int_1_4_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_4_V_V_read),
    .Layer1_Int_2_4_V_V_dout(Layer1_Int_2_4_V_V_dout),
    .Layer1_Int_2_4_V_V_empty_n(Layer1_Int_2_4_V_V_empty_n),
    .Layer1_Int_2_4_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_4_V_V_read),
    .Layer1_Int_3_4_V_V_dout(Layer1_Int_3_4_V_V_dout),
    .Layer1_Int_3_4_V_V_empty_n(Layer1_Int_3_4_V_V_empty_n),
    .Layer1_Int_3_4_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_4_V_V_read),
    .Layer1_Int_4_4_V_V_dout(Layer1_Int_4_4_V_V_dout),
    .Layer1_Int_4_4_V_V_empty_n(Layer1_Int_4_4_V_V_empty_n),
    .Layer1_Int_4_4_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_4_V_V_read),
    .Layer1_Int_5_4_V_V_dout(Layer1_Int_5_4_V_V_dout),
    .Layer1_Int_5_4_V_V_empty_n(Layer1_Int_5_4_V_V_empty_n),
    .Layer1_Int_5_4_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_4_V_V_read),
    .Layer1_Int_6_4_V_V_dout(Layer1_Int_6_4_V_V_dout),
    .Layer1_Int_6_4_V_V_empty_n(Layer1_Int_6_4_V_V_empty_n),
    .Layer1_Int_6_4_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_4_V_V_read),
    .Layer1_Int_7_4_V_V_dout(Layer1_Int_7_4_V_V_dout),
    .Layer1_Int_7_4_V_V_empty_n(Layer1_Int_7_4_V_V_empty_n),
    .Layer1_Int_7_4_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_4_V_V_read),
    .Layer1_Int_8_4_V_V_dout(Layer1_Int_8_4_V_V_dout),
    .Layer1_Int_8_4_V_V_empty_n(Layer1_Int_8_4_V_V_empty_n),
    .Layer1_Int_8_4_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_4_V_V_read),
    .Layer1_Int_9_4_V_V_dout(Layer1_Int_9_4_V_V_dout),
    .Layer1_Int_9_4_V_V_empty_n(Layer1_Int_9_4_V_V_empty_n),
    .Layer1_Int_9_4_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_4_V_V_read),
    .Layer1_Int_1_5_V_V_dout(Layer1_Int_1_5_V_V_dout),
    .Layer1_Int_1_5_V_V_empty_n(Layer1_Int_1_5_V_V_empty_n),
    .Layer1_Int_1_5_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_5_V_V_read),
    .Layer1_Int_2_5_V_V_dout(Layer1_Int_2_5_V_V_dout),
    .Layer1_Int_2_5_V_V_empty_n(Layer1_Int_2_5_V_V_empty_n),
    .Layer1_Int_2_5_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_5_V_V_read),
    .Layer1_Int_3_5_V_V_dout(Layer1_Int_3_5_V_V_dout),
    .Layer1_Int_3_5_V_V_empty_n(Layer1_Int_3_5_V_V_empty_n),
    .Layer1_Int_3_5_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_5_V_V_read),
    .Layer1_Int_4_5_V_V_dout(Layer1_Int_4_5_V_V_dout),
    .Layer1_Int_4_5_V_V_empty_n(Layer1_Int_4_5_V_V_empty_n),
    .Layer1_Int_4_5_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_5_V_V_read),
    .Layer1_Int_5_5_V_V_dout(Layer1_Int_5_5_V_V_dout),
    .Layer1_Int_5_5_V_V_empty_n(Layer1_Int_5_5_V_V_empty_n),
    .Layer1_Int_5_5_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_5_V_V_read),
    .Layer1_Int_6_5_V_V_dout(Layer1_Int_6_5_V_V_dout),
    .Layer1_Int_6_5_V_V_empty_n(Layer1_Int_6_5_V_V_empty_n),
    .Layer1_Int_6_5_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_5_V_V_read),
    .Layer1_Int_7_5_V_V_dout(Layer1_Int_7_5_V_V_dout),
    .Layer1_Int_7_5_V_V_empty_n(Layer1_Int_7_5_V_V_empty_n),
    .Layer1_Int_7_5_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_5_V_V_read),
    .Layer1_Int_8_5_V_V_dout(Layer1_Int_8_5_V_V_dout),
    .Layer1_Int_8_5_V_V_empty_n(Layer1_Int_8_5_V_V_empty_n),
    .Layer1_Int_8_5_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_5_V_V_read),
    .Layer1_Int_9_5_V_V_dout(Layer1_Int_9_5_V_V_dout),
    .Layer1_Int_9_5_V_V_empty_n(Layer1_Int_9_5_V_V_empty_n),
    .Layer1_Int_9_5_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_5_V_V_read),
    .Layer1_Int_1_6_V_V_dout(Layer1_Int_1_6_V_V_dout),
    .Layer1_Int_1_6_V_V_empty_n(Layer1_Int_1_6_V_V_empty_n),
    .Layer1_Int_1_6_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_6_V_V_read),
    .Layer1_Int_2_6_V_V_dout(Layer1_Int_2_6_V_V_dout),
    .Layer1_Int_2_6_V_V_empty_n(Layer1_Int_2_6_V_V_empty_n),
    .Layer1_Int_2_6_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_6_V_V_read),
    .Layer1_Int_3_6_V_V_dout(Layer1_Int_3_6_V_V_dout),
    .Layer1_Int_3_6_V_V_empty_n(Layer1_Int_3_6_V_V_empty_n),
    .Layer1_Int_3_6_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_6_V_V_read),
    .Layer1_Int_4_6_V_V_dout(Layer1_Int_4_6_V_V_dout),
    .Layer1_Int_4_6_V_V_empty_n(Layer1_Int_4_6_V_V_empty_n),
    .Layer1_Int_4_6_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_6_V_V_read),
    .Layer1_Int_5_6_V_V_dout(Layer1_Int_5_6_V_V_dout),
    .Layer1_Int_5_6_V_V_empty_n(Layer1_Int_5_6_V_V_empty_n),
    .Layer1_Int_5_6_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_6_V_V_read),
    .Layer1_Int_6_6_V_V_dout(Layer1_Int_6_6_V_V_dout),
    .Layer1_Int_6_6_V_V_empty_n(Layer1_Int_6_6_V_V_empty_n),
    .Layer1_Int_6_6_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_6_V_V_read),
    .Layer1_Int_7_6_V_V_dout(Layer1_Int_7_6_V_V_dout),
    .Layer1_Int_7_6_V_V_empty_n(Layer1_Int_7_6_V_V_empty_n),
    .Layer1_Int_7_6_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_6_V_V_read),
    .Layer1_Int_8_6_V_V_dout(Layer1_Int_8_6_V_V_dout),
    .Layer1_Int_8_6_V_V_empty_n(Layer1_Int_8_6_V_V_empty_n),
    .Layer1_Int_8_6_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_6_V_V_read),
    .Layer1_Int_9_6_V_V_dout(Layer1_Int_9_6_V_V_dout),
    .Layer1_Int_9_6_V_V_empty_n(Layer1_Int_9_6_V_V_empty_n),
    .Layer1_Int_9_6_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_6_V_V_read),
    .Layer1_Int_1_7_V_V_dout(Layer1_Int_1_7_V_V_dout),
    .Layer1_Int_1_7_V_V_empty_n(Layer1_Int_1_7_V_V_empty_n),
    .Layer1_Int_1_7_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_7_V_V_read),
    .Layer1_Int_2_7_V_V_dout(Layer1_Int_2_7_V_V_dout),
    .Layer1_Int_2_7_V_V_empty_n(Layer1_Int_2_7_V_V_empty_n),
    .Layer1_Int_2_7_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_7_V_V_read),
    .Layer1_Int_3_7_V_V_dout(Layer1_Int_3_7_V_V_dout),
    .Layer1_Int_3_7_V_V_empty_n(Layer1_Int_3_7_V_V_empty_n),
    .Layer1_Int_3_7_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_7_V_V_read),
    .Layer1_Int_4_7_V_V_dout(Layer1_Int_4_7_V_V_dout),
    .Layer1_Int_4_7_V_V_empty_n(Layer1_Int_4_7_V_V_empty_n),
    .Layer1_Int_4_7_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_7_V_V_read),
    .Layer1_Int_5_7_V_V_dout(Layer1_Int_5_7_V_V_dout),
    .Layer1_Int_5_7_V_V_empty_n(Layer1_Int_5_7_V_V_empty_n),
    .Layer1_Int_5_7_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_7_V_V_read),
    .Layer1_Int_6_7_V_V_dout(Layer1_Int_6_7_V_V_dout),
    .Layer1_Int_6_7_V_V_empty_n(Layer1_Int_6_7_V_V_empty_n),
    .Layer1_Int_6_7_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_7_V_V_read),
    .Layer1_Int_7_7_V_V_dout(Layer1_Int_7_7_V_V_dout),
    .Layer1_Int_7_7_V_V_empty_n(Layer1_Int_7_7_V_V_empty_n),
    .Layer1_Int_7_7_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_7_V_V_read),
    .Layer1_Int_8_7_V_V_dout(Layer1_Int_8_7_V_V_dout),
    .Layer1_Int_8_7_V_V_empty_n(Layer1_Int_8_7_V_V_empty_n),
    .Layer1_Int_8_7_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_7_V_V_read),
    .Layer1_Int_9_7_V_V_dout(Layer1_Int_9_7_V_V_dout),
    .Layer1_Int_9_7_V_V_empty_n(Layer1_Int_9_7_V_V_empty_n),
    .Layer1_Int_9_7_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_7_V_V_read),
    .Layer1_Int_1_8_V_V_dout(Layer1_Int_1_8_V_V_dout),
    .Layer1_Int_1_8_V_V_empty_n(Layer1_Int_1_8_V_V_empty_n),
    .Layer1_Int_1_8_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_8_V_V_read),
    .Layer1_Int_2_8_V_V_dout(Layer1_Int_2_8_V_V_dout),
    .Layer1_Int_2_8_V_V_empty_n(Layer1_Int_2_8_V_V_empty_n),
    .Layer1_Int_2_8_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_8_V_V_read),
    .Layer1_Int_3_8_V_V_dout(Layer1_Int_3_8_V_V_dout),
    .Layer1_Int_3_8_V_V_empty_n(Layer1_Int_3_8_V_V_empty_n),
    .Layer1_Int_3_8_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_8_V_V_read),
    .Layer1_Int_4_8_V_V_dout(Layer1_Int_4_8_V_V_dout),
    .Layer1_Int_4_8_V_V_empty_n(Layer1_Int_4_8_V_V_empty_n),
    .Layer1_Int_4_8_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_8_V_V_read),
    .Layer1_Int_5_8_V_V_dout(Layer1_Int_5_8_V_V_dout),
    .Layer1_Int_5_8_V_V_empty_n(Layer1_Int_5_8_V_V_empty_n),
    .Layer1_Int_5_8_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_8_V_V_read),
    .Layer1_Int_6_8_V_V_dout(Layer1_Int_6_8_V_V_dout),
    .Layer1_Int_6_8_V_V_empty_n(Layer1_Int_6_8_V_V_empty_n),
    .Layer1_Int_6_8_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_8_V_V_read),
    .Layer1_Int_7_8_V_V_dout(Layer1_Int_7_8_V_V_dout),
    .Layer1_Int_7_8_V_V_empty_n(Layer1_Int_7_8_V_V_empty_n),
    .Layer1_Int_7_8_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_8_V_V_read),
    .Layer1_Int_8_8_V_V_dout(Layer1_Int_8_8_V_V_dout),
    .Layer1_Int_8_8_V_V_empty_n(Layer1_Int_8_8_V_V_empty_n),
    .Layer1_Int_8_8_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_8_V_V_read),
    .Layer1_Int_9_8_V_V_dout(Layer1_Int_9_8_V_V_dout),
    .Layer1_Int_9_8_V_V_empty_n(Layer1_Int_9_8_V_V_empty_n),
    .Layer1_Int_9_8_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_8_V_V_read),
    .Layer1_Int_1_9_V_V_dout(Layer1_Int_1_9_V_V_dout),
    .Layer1_Int_1_9_V_V_empty_n(Layer1_Int_1_9_V_V_empty_n),
    .Layer1_Int_1_9_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_9_V_V_read),
    .Layer1_Int_2_9_V_V_dout(Layer1_Int_2_9_V_V_dout),
    .Layer1_Int_2_9_V_V_empty_n(Layer1_Int_2_9_V_V_empty_n),
    .Layer1_Int_2_9_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_9_V_V_read),
    .Layer1_Int_3_9_V_V_dout(Layer1_Int_3_9_V_V_dout),
    .Layer1_Int_3_9_V_V_empty_n(Layer1_Int_3_9_V_V_empty_n),
    .Layer1_Int_3_9_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_9_V_V_read),
    .Layer1_Int_4_9_V_V_dout(Layer1_Int_4_9_V_V_dout),
    .Layer1_Int_4_9_V_V_empty_n(Layer1_Int_4_9_V_V_empty_n),
    .Layer1_Int_4_9_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_9_V_V_read),
    .Layer1_Int_5_9_V_V_dout(Layer1_Int_5_9_V_V_dout),
    .Layer1_Int_5_9_V_V_empty_n(Layer1_Int_5_9_V_V_empty_n),
    .Layer1_Int_5_9_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_9_V_V_read),
    .Layer1_Int_6_9_V_V_dout(Layer1_Int_6_9_V_V_dout),
    .Layer1_Int_6_9_V_V_empty_n(Layer1_Int_6_9_V_V_empty_n),
    .Layer1_Int_6_9_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_9_V_V_read),
    .Layer1_Int_7_9_V_V_dout(Layer1_Int_7_9_V_V_dout),
    .Layer1_Int_7_9_V_V_empty_n(Layer1_Int_7_9_V_V_empty_n),
    .Layer1_Int_7_9_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_9_V_V_read),
    .Layer1_Int_8_9_V_V_dout(Layer1_Int_8_9_V_V_dout),
    .Layer1_Int_8_9_V_V_empty_n(Layer1_Int_8_9_V_V_empty_n),
    .Layer1_Int_8_9_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_9_V_V_read),
    .Layer1_Int_9_9_V_V_dout(Layer1_Int_9_9_V_V_dout),
    .Layer1_Int_9_9_V_V_empty_n(Layer1_Int_9_9_V_V_empty_n),
    .Layer1_Int_9_9_V_V_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_9_V_V_read),
    .Conv2_Inter_0_V_V_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_0_V_V_din),
    .Conv2_Inter_0_V_V_full_n(Conv2_Inter_0_V_V_full_n),
    .Conv2_Inter_0_V_V_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_0_V_V_write),
    .Conv2_Inter_1_V_V_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_1_V_V_din),
    .Conv2_Inter_1_V_V_full_n(Conv2_Inter_1_V_V_full_n),
    .Conv2_Inter_1_V_V_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_1_V_V_write),
    .Conv2_Inter_2_V_V_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_2_V_V_din),
    .Conv2_Inter_2_V_V_full_n(Conv2_Inter_2_V_V_full_n),
    .Conv2_Inter_2_V_V_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_2_V_V_write),
    .Conv2_Inter_3_V_V_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_3_V_V_din),
    .Conv2_Inter_3_V_V_full_n(Conv2_Inter_3_V_V_full_n),
    .Conv2_Inter_3_V_V_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_3_V_V_write),
    .Conv2_Inter_4_V_V_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_4_V_V_din),
    .Conv2_Inter_4_V_V_full_n(Conv2_Inter_4_V_V_full_n),
    .Conv2_Inter_4_V_V_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_4_V_V_write),
    .Conv2_Inter_5_V_V_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_5_V_V_din),
    .Conv2_Inter_5_V_V_full_n(Conv2_Inter_5_V_V_full_n),
    .Conv2_Inter_5_V_V_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_5_V_V_write),
    .Conv2_Inter_6_V_V_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_6_V_V_din),
    .Conv2_Inter_6_V_V_full_n(Conv2_Inter_6_V_V_full_n),
    .Conv2_Inter_6_V_V_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_6_V_V_write),
    .Conv2_Inter_7_V_V_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_7_V_V_din),
    .Conv2_Inter_7_V_V_full_n(Conv2_Inter_7_V_V_full_n),
    .Conv2_Inter_7_V_V_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_7_V_V_write),
    .Conv2_Inter_8_V_V_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_8_V_V_din),
    .Conv2_Inter_8_V_V_full_n(Conv2_Inter_8_V_V_full_n),
    .Conv2_Inter_8_V_V_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_8_V_V_write),
    .Conv2_Inter_9_V_V_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_9_V_V_din),
    .Conv2_Inter_9_V_V_full_n(Conv2_Inter_9_V_V_full_n),
    .Conv2_Inter_9_V_V_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_9_V_V_write)
);

Layer23_Maxpool_read Layer23_Maxpool_read_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Layer23_Maxpool_read_U0_ap_start),
    .ap_done(Layer23_Maxpool_read_U0_ap_done),
    .ap_continue(Layer23_Maxpool_read_U0_ap_continue),
    .ap_idle(Layer23_Maxpool_read_U0_ap_idle),
    .ap_ready(Layer23_Maxpool_read_U0_ap_ready),
    .src_0_V_V_dout(Conv2_Inter_0_V_V_dout),
    .src_0_V_V_empty_n(Conv2_Inter_0_V_V_empty_n),
    .src_0_V_V_read(Layer23_Maxpool_read_U0_src_0_V_V_read),
    .src_1_V_V_dout(Conv2_Inter_1_V_V_dout),
    .src_1_V_V_empty_n(Conv2_Inter_1_V_V_empty_n),
    .src_1_V_V_read(Layer23_Maxpool_read_U0_src_1_V_V_read),
    .src_2_V_V_dout(Conv2_Inter_2_V_V_dout),
    .src_2_V_V_empty_n(Conv2_Inter_2_V_V_empty_n),
    .src_2_V_V_read(Layer23_Maxpool_read_U0_src_2_V_V_read),
    .src_3_V_V_dout(Conv2_Inter_3_V_V_dout),
    .src_3_V_V_empty_n(Conv2_Inter_3_V_V_empty_n),
    .src_3_V_V_read(Layer23_Maxpool_read_U0_src_3_V_V_read),
    .src_4_V_V_dout(Conv2_Inter_4_V_V_dout),
    .src_4_V_V_empty_n(Conv2_Inter_4_V_V_empty_n),
    .src_4_V_V_read(Layer23_Maxpool_read_U0_src_4_V_V_read),
    .src_5_V_V_dout(Conv2_Inter_5_V_V_dout),
    .src_5_V_V_empty_n(Conv2_Inter_5_V_V_empty_n),
    .src_5_V_V_read(Layer23_Maxpool_read_U0_src_5_V_V_read),
    .src_6_V_V_dout(Conv2_Inter_6_V_V_dout),
    .src_6_V_V_empty_n(Conv2_Inter_6_V_V_empty_n),
    .src_6_V_V_read(Layer23_Maxpool_read_U0_src_6_V_V_read),
    .src_7_V_V_dout(Conv2_Inter_7_V_V_dout),
    .src_7_V_V_empty_n(Conv2_Inter_7_V_V_empty_n),
    .src_7_V_V_read(Layer23_Maxpool_read_U0_src_7_V_V_read),
    .src_8_V_V_dout(Conv2_Inter_8_V_V_dout),
    .src_8_V_V_empty_n(Conv2_Inter_8_V_V_empty_n),
    .src_8_V_V_read(Layer23_Maxpool_read_U0_src_8_V_V_read),
    .src_9_V_V_dout(Conv2_Inter_9_V_V_dout),
    .src_9_V_V_empty_n(Conv2_Inter_9_V_V_empty_n),
    .src_9_V_V_read(Layer23_Maxpool_read_U0_src_9_V_V_read),
    .saveValueLayer2_V_Addr_A(Layer23_Maxpool_read_U0_saveValueLayer2_V_Addr_A),
    .saveValueLayer2_V_EN_A(Layer23_Maxpool_read_U0_saveValueLayer2_V_EN_A),
    .saveValueLayer2_V_WEN_A(Layer23_Maxpool_read_U0_saveValueLayer2_V_WEN_A),
    .saveValueLayer2_V_Din_A(Layer23_Maxpool_read_U0_saveValueLayer2_V_Din_A),
    .saveValueLayer2_V_Dout_A(32'd0),
    .dst_V_din(Layer23_Maxpool_read_U0_dst_V_din),
    .dst_V_full_n(Layer2_Int_V_full_n),
    .dst_V_write(Layer23_Maxpool_read_U0_dst_V_write)
);

CNN_1D_Block_Layer2_s CNN_1D_Block_Layer2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(CNN_1D_Block_Layer2_U0_ap_start),
    .ap_done(CNN_1D_Block_Layer2_U0_ap_done),
    .ap_continue(CNN_1D_Block_Layer2_U0_ap_continue),
    .ap_idle(CNN_1D_Block_Layer2_U0_ap_idle),
    .ap_ready(CNN_1D_Block_Layer2_U0_ap_ready),
    .Layer3_Bias_V_Addr_A(CNN_1D_Block_Layer2_U0_Layer3_Bias_V_Addr_A),
    .Layer3_Bias_V_EN_A(CNN_1D_Block_Layer2_U0_Layer3_Bias_V_EN_A),
    .Layer3_Bias_V_WEN_A(CNN_1D_Block_Layer2_U0_Layer3_Bias_V_WEN_A),
    .Layer3_Bias_V_Din_A(CNN_1D_Block_Layer2_U0_Layer3_Bias_V_Din_A),
    .Layer3_Bias_V_Dout_A(Layer3_Bias_V_Dout_A),
    .sum_0_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_0_V_out_out_din),
    .sum_0_V_out_out_full_n(sum_0_V_loc_c_full_n),
    .sum_0_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_0_V_out_out_write),
    .sum_1_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_1_V_out_out_din),
    .sum_1_V_out_out_full_n(sum_1_V_loc_c_full_n),
    .sum_1_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_1_V_out_out_write),
    .sum_2_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_2_V_out_out_din),
    .sum_2_V_out_out_full_n(sum_2_V_loc_c_full_n),
    .sum_2_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_2_V_out_out_write),
    .sum_3_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_3_V_out_out_din),
    .sum_3_V_out_out_full_n(sum_3_V_loc_c_full_n),
    .sum_3_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_3_V_out_out_write),
    .sum_4_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_4_V_out_out_din),
    .sum_4_V_out_out_full_n(sum_4_V_loc_c_full_n),
    .sum_4_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_4_V_out_out_write),
    .sum_5_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_5_V_out_out_din),
    .sum_5_V_out_out_full_n(sum_5_V_loc_c_full_n),
    .sum_5_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_5_V_out_out_write),
    .sum_6_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_6_V_out_out_din),
    .sum_6_V_out_out_full_n(sum_6_V_loc_c_full_n),
    .sum_6_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_6_V_out_out_write),
    .sum_7_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_7_V_out_out_din),
    .sum_7_V_out_out_full_n(sum_7_V_loc_c_full_n),
    .sum_7_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_7_V_out_out_write),
    .sum_8_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_8_V_out_out_din),
    .sum_8_V_out_out_full_n(sum_8_V_loc_c_full_n),
    .sum_8_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_8_V_out_out_write),
    .sum_9_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_9_V_out_out_din),
    .sum_9_V_out_out_full_n(sum_9_V_loc_c_full_n),
    .sum_9_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_9_V_out_out_write),
    .sum_10_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_10_V_out_out_din),
    .sum_10_V_out_out_full_n(sum_10_V_loc_c_full_n),
    .sum_10_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_10_V_out_out_write),
    .sum_11_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_11_V_out_out_din),
    .sum_11_V_out_out_full_n(sum_11_V_loc_c_full_n),
    .sum_11_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_11_V_out_out_write),
    .sum_12_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_12_V_out_out_din),
    .sum_12_V_out_out_full_n(sum_12_V_loc_c_full_n),
    .sum_12_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_12_V_out_out_write),
    .sum_13_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_13_V_out_out_din),
    .sum_13_V_out_out_full_n(sum_13_V_loc_c_full_n),
    .sum_13_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_13_V_out_out_write),
    .sum_14_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_14_V_out_out_din),
    .sum_14_V_out_out_full_n(sum_14_V_loc_c_full_n),
    .sum_14_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_14_V_out_out_write),
    .sum_15_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_15_V_out_out_din),
    .sum_15_V_out_out_full_n(sum_15_V_loc_c_full_n),
    .sum_15_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_15_V_out_out_write),
    .sum_16_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_16_V_out_out_din),
    .sum_16_V_out_out_full_n(sum_16_V_loc_c_full_n),
    .sum_16_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_16_V_out_out_write),
    .sum_17_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_17_V_out_out_din),
    .sum_17_V_out_out_full_n(sum_17_V_loc_c_full_n),
    .sum_17_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_17_V_out_out_write),
    .sum_18_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_18_V_out_out_din),
    .sum_18_V_out_out_full_n(sum_18_V_loc_c_full_n),
    .sum_18_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_18_V_out_out_write),
    .sum_19_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_19_V_out_out_din),
    .sum_19_V_out_out_full_n(sum_19_V_loc_c_full_n),
    .sum_19_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_19_V_out_out_write),
    .sum_20_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_20_V_out_out_din),
    .sum_20_V_out_out_full_n(sum_20_V_loc_c_full_n),
    .sum_20_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_20_V_out_out_write),
    .sum_21_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_21_V_out_out_din),
    .sum_21_V_out_out_full_n(sum_21_V_loc_c_full_n),
    .sum_21_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_21_V_out_out_write),
    .sum_22_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_22_V_out_out_din),
    .sum_22_V_out_out_full_n(sum_22_V_loc_c_full_n),
    .sum_22_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_22_V_out_out_write),
    .sum_23_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_23_V_out_out_din),
    .sum_23_V_out_out_full_n(sum_23_V_loc_c_full_n),
    .sum_23_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_23_V_out_out_write),
    .sum_24_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_24_V_out_out_din),
    .sum_24_V_out_out_full_n(sum_24_V_loc_c_full_n),
    .sum_24_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_24_V_out_out_write),
    .sum_25_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_25_V_out_out_din),
    .sum_25_V_out_out_full_n(sum_25_V_loc_c_full_n),
    .sum_25_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_25_V_out_out_write),
    .sum_26_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_26_V_out_out_din),
    .sum_26_V_out_out_full_n(sum_26_V_loc_c_full_n),
    .sum_26_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_26_V_out_out_write),
    .sum_27_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_27_V_out_out_din),
    .sum_27_V_out_out_full_n(sum_27_V_loc_c_full_n),
    .sum_27_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_27_V_out_out_write),
    .sum_28_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_28_V_out_out_din),
    .sum_28_V_out_out_full_n(sum_28_V_loc_c_full_n),
    .sum_28_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_28_V_out_out_write),
    .sum_29_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_29_V_out_out_din),
    .sum_29_V_out_out_full_n(sum_29_V_loc_c_full_n),
    .sum_29_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_29_V_out_out_write),
    .sum_30_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_30_V_out_out_din),
    .sum_30_V_out_out_full_n(sum_30_V_loc_c_full_n),
    .sum_30_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_30_V_out_out_write),
    .sum_31_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_31_V_out_out_din),
    .sum_31_V_out_out_full_n(sum_31_V_loc_c_full_n),
    .sum_31_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_31_V_out_out_write),
    .sum_32_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_32_V_out_out_din),
    .sum_32_V_out_out_full_n(sum_32_V_loc_c_full_n),
    .sum_32_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_32_V_out_out_write),
    .sum_33_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_33_V_out_out_din),
    .sum_33_V_out_out_full_n(sum_33_V_loc_c_full_n),
    .sum_33_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_33_V_out_out_write),
    .sum_34_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_34_V_out_out_din),
    .sum_34_V_out_out_full_n(sum_34_V_loc_c_full_n),
    .sum_34_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_34_V_out_out_write),
    .sum_35_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_35_V_out_out_din),
    .sum_35_V_out_out_full_n(sum_35_V_loc_c_full_n),
    .sum_35_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_35_V_out_out_write),
    .sum_36_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_36_V_out_out_din),
    .sum_36_V_out_out_full_n(sum_36_V_loc_c_full_n),
    .sum_36_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_36_V_out_out_write),
    .sum_37_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_37_V_out_out_din),
    .sum_37_V_out_out_full_n(sum_37_V_loc_c_full_n),
    .sum_37_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_37_V_out_out_write),
    .sum_38_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_38_V_out_out_din),
    .sum_38_V_out_out_full_n(sum_38_V_loc_c_full_n),
    .sum_38_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_38_V_out_out_write),
    .sum_39_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_39_V_out_out_din),
    .sum_39_V_out_out_full_n(sum_39_V_loc_c_full_n),
    .sum_39_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_39_V_out_out_write),
    .sum_40_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_40_V_out_out_din),
    .sum_40_V_out_out_full_n(sum_40_V_loc_c_full_n),
    .sum_40_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_40_V_out_out_write),
    .sum_41_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_41_V_out_out_din),
    .sum_41_V_out_out_full_n(sum_41_V_loc_c_full_n),
    .sum_41_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_41_V_out_out_write),
    .sum_42_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_42_V_out_out_din),
    .sum_42_V_out_out_full_n(sum_42_V_loc_c_full_n),
    .sum_42_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_42_V_out_out_write),
    .sum_43_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_43_V_out_out_din),
    .sum_43_V_out_out_full_n(sum_43_V_loc_c_full_n),
    .sum_43_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_43_V_out_out_write),
    .sum_44_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_44_V_out_out_din),
    .sum_44_V_out_out_full_n(sum_44_V_loc_c_full_n),
    .sum_44_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_44_V_out_out_write),
    .sum_45_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_45_V_out_out_din),
    .sum_45_V_out_out_full_n(sum_45_V_loc_c_full_n),
    .sum_45_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_45_V_out_out_write),
    .sum_46_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_46_V_out_out_din),
    .sum_46_V_out_out_full_n(sum_46_V_loc_c_full_n),
    .sum_46_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_46_V_out_out_write),
    .sum_47_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_47_V_out_out_din),
    .sum_47_V_out_out_full_n(sum_47_V_loc_c_full_n),
    .sum_47_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_47_V_out_out_write),
    .sum_48_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_48_V_out_out_din),
    .sum_48_V_out_out_full_n(sum_48_V_loc_c_full_n),
    .sum_48_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_48_V_out_out_write),
    .sum_49_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_49_V_out_out_din),
    .sum_49_V_out_out_full_n(sum_49_V_loc_c_full_n),
    .sum_49_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_49_V_out_out_write),
    .sum_50_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_50_V_out_out_din),
    .sum_50_V_out_out_full_n(sum_50_V_loc_c_full_n),
    .sum_50_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_50_V_out_out_write),
    .sum_51_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_51_V_out_out_din),
    .sum_51_V_out_out_full_n(sum_51_V_loc_c_full_n),
    .sum_51_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_51_V_out_out_write),
    .sum_52_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_52_V_out_out_din),
    .sum_52_V_out_out_full_n(sum_52_V_loc_c_full_n),
    .sum_52_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_52_V_out_out_write),
    .sum_53_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_53_V_out_out_din),
    .sum_53_V_out_out_full_n(sum_53_V_loc_c_full_n),
    .sum_53_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_53_V_out_out_write),
    .sum_54_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_54_V_out_out_din),
    .sum_54_V_out_out_full_n(sum_54_V_loc_c_full_n),
    .sum_54_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_54_V_out_out_write),
    .sum_55_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_55_V_out_out_din),
    .sum_55_V_out_out_full_n(sum_55_V_loc_c_full_n),
    .sum_55_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_55_V_out_out_write),
    .sum_56_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_56_V_out_out_din),
    .sum_56_V_out_out_full_n(sum_56_V_loc_c_full_n),
    .sum_56_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_56_V_out_out_write),
    .sum_57_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_57_V_out_out_din),
    .sum_57_V_out_out_full_n(sum_57_V_loc_c_full_n),
    .sum_57_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_57_V_out_out_write),
    .sum_58_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_58_V_out_out_din),
    .sum_58_V_out_out_full_n(sum_58_V_loc_c_full_n),
    .sum_58_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_58_V_out_out_write),
    .sum_59_V_out_out_din(CNN_1D_Block_Layer2_U0_sum_59_V_out_out_din),
    .sum_59_V_out_out_full_n(sum_59_V_loc_c_full_n),
    .sum_59_V_out_out_write(CNN_1D_Block_Layer2_U0_sum_59_V_out_out_write)
);

CNN_1D_Loop_Loop_Mul CNN_1D_Loop_Loop_Mul_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(CNN_1D_Loop_Loop_Mul_U0_ap_start),
    .ap_done(CNN_1D_Loop_Loop_Mul_U0_ap_done),
    .ap_continue(CNN_1D_Loop_Loop_Mul_U0_ap_continue),
    .ap_idle(CNN_1D_Loop_Loop_Mul_U0_ap_idle),
    .ap_ready(CNN_1D_Loop_Loop_Mul_U0_ap_ready),
    .sum_59_V_loc_dout(sum_59_V_loc_c_dout),
    .sum_59_V_loc_empty_n(sum_59_V_loc_c_empty_n),
    .sum_59_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_59_V_loc_read),
    .sum_58_V_loc_dout(sum_58_V_loc_c_dout),
    .sum_58_V_loc_empty_n(sum_58_V_loc_c_empty_n),
    .sum_58_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_58_V_loc_read),
    .sum_57_V_loc_dout(sum_57_V_loc_c_dout),
    .sum_57_V_loc_empty_n(sum_57_V_loc_c_empty_n),
    .sum_57_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_57_V_loc_read),
    .sum_56_V_loc_dout(sum_56_V_loc_c_dout),
    .sum_56_V_loc_empty_n(sum_56_V_loc_c_empty_n),
    .sum_56_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_56_V_loc_read),
    .sum_55_V_loc_dout(sum_55_V_loc_c_dout),
    .sum_55_V_loc_empty_n(sum_55_V_loc_c_empty_n),
    .sum_55_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_55_V_loc_read),
    .sum_54_V_loc_dout(sum_54_V_loc_c_dout),
    .sum_54_V_loc_empty_n(sum_54_V_loc_c_empty_n),
    .sum_54_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_54_V_loc_read),
    .sum_53_V_loc_dout(sum_53_V_loc_c_dout),
    .sum_53_V_loc_empty_n(sum_53_V_loc_c_empty_n),
    .sum_53_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_53_V_loc_read),
    .sum_52_V_loc_dout(sum_52_V_loc_c_dout),
    .sum_52_V_loc_empty_n(sum_52_V_loc_c_empty_n),
    .sum_52_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_52_V_loc_read),
    .sum_51_V_loc_dout(sum_51_V_loc_c_dout),
    .sum_51_V_loc_empty_n(sum_51_V_loc_c_empty_n),
    .sum_51_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_51_V_loc_read),
    .sum_50_V_loc_dout(sum_50_V_loc_c_dout),
    .sum_50_V_loc_empty_n(sum_50_V_loc_c_empty_n),
    .sum_50_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_50_V_loc_read),
    .sum_49_V_loc_dout(sum_49_V_loc_c_dout),
    .sum_49_V_loc_empty_n(sum_49_V_loc_c_empty_n),
    .sum_49_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_49_V_loc_read),
    .sum_48_V_loc_dout(sum_48_V_loc_c_dout),
    .sum_48_V_loc_empty_n(sum_48_V_loc_c_empty_n),
    .sum_48_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_48_V_loc_read),
    .sum_47_V_loc_dout(sum_47_V_loc_c_dout),
    .sum_47_V_loc_empty_n(sum_47_V_loc_c_empty_n),
    .sum_47_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_47_V_loc_read),
    .sum_46_V_loc_dout(sum_46_V_loc_c_dout),
    .sum_46_V_loc_empty_n(sum_46_V_loc_c_empty_n),
    .sum_46_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_46_V_loc_read),
    .sum_45_V_loc_dout(sum_45_V_loc_c_dout),
    .sum_45_V_loc_empty_n(sum_45_V_loc_c_empty_n),
    .sum_45_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_45_V_loc_read),
    .sum_44_V_loc_dout(sum_44_V_loc_c_dout),
    .sum_44_V_loc_empty_n(sum_44_V_loc_c_empty_n),
    .sum_44_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_44_V_loc_read),
    .sum_43_V_loc_dout(sum_43_V_loc_c_dout),
    .sum_43_V_loc_empty_n(sum_43_V_loc_c_empty_n),
    .sum_43_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_43_V_loc_read),
    .sum_42_V_loc_dout(sum_42_V_loc_c_dout),
    .sum_42_V_loc_empty_n(sum_42_V_loc_c_empty_n),
    .sum_42_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_42_V_loc_read),
    .sum_41_V_loc_dout(sum_41_V_loc_c_dout),
    .sum_41_V_loc_empty_n(sum_41_V_loc_c_empty_n),
    .sum_41_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_41_V_loc_read),
    .sum_40_V_loc_dout(sum_40_V_loc_c_dout),
    .sum_40_V_loc_empty_n(sum_40_V_loc_c_empty_n),
    .sum_40_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_40_V_loc_read),
    .sum_39_V_loc_dout(sum_39_V_loc_c_dout),
    .sum_39_V_loc_empty_n(sum_39_V_loc_c_empty_n),
    .sum_39_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_39_V_loc_read),
    .sum_38_V_loc_dout(sum_38_V_loc_c_dout),
    .sum_38_V_loc_empty_n(sum_38_V_loc_c_empty_n),
    .sum_38_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_38_V_loc_read),
    .sum_37_V_loc_dout(sum_37_V_loc_c_dout),
    .sum_37_V_loc_empty_n(sum_37_V_loc_c_empty_n),
    .sum_37_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_37_V_loc_read),
    .sum_36_V_loc_dout(sum_36_V_loc_c_dout),
    .sum_36_V_loc_empty_n(sum_36_V_loc_c_empty_n),
    .sum_36_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_36_V_loc_read),
    .sum_35_V_loc_dout(sum_35_V_loc_c_dout),
    .sum_35_V_loc_empty_n(sum_35_V_loc_c_empty_n),
    .sum_35_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_35_V_loc_read),
    .sum_34_V_loc_dout(sum_34_V_loc_c_dout),
    .sum_34_V_loc_empty_n(sum_34_V_loc_c_empty_n),
    .sum_34_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_34_V_loc_read),
    .sum_33_V_loc_dout(sum_33_V_loc_c_dout),
    .sum_33_V_loc_empty_n(sum_33_V_loc_c_empty_n),
    .sum_33_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_33_V_loc_read),
    .sum_32_V_loc_dout(sum_32_V_loc_c_dout),
    .sum_32_V_loc_empty_n(sum_32_V_loc_c_empty_n),
    .sum_32_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_32_V_loc_read),
    .sum_31_V_loc_dout(sum_31_V_loc_c_dout),
    .sum_31_V_loc_empty_n(sum_31_V_loc_c_empty_n),
    .sum_31_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_31_V_loc_read),
    .sum_30_V_loc_dout(sum_30_V_loc_c_dout),
    .sum_30_V_loc_empty_n(sum_30_V_loc_c_empty_n),
    .sum_30_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_30_V_loc_read),
    .sum_29_V_loc_dout(sum_29_V_loc_c_dout),
    .sum_29_V_loc_empty_n(sum_29_V_loc_c_empty_n),
    .sum_29_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_29_V_loc_read),
    .sum_28_V_loc_dout(sum_28_V_loc_c_dout),
    .sum_28_V_loc_empty_n(sum_28_V_loc_c_empty_n),
    .sum_28_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_28_V_loc_read),
    .sum_27_V_loc_dout(sum_27_V_loc_c_dout),
    .sum_27_V_loc_empty_n(sum_27_V_loc_c_empty_n),
    .sum_27_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_27_V_loc_read),
    .sum_26_V_loc_dout(sum_26_V_loc_c_dout),
    .sum_26_V_loc_empty_n(sum_26_V_loc_c_empty_n),
    .sum_26_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_26_V_loc_read),
    .sum_25_V_loc_dout(sum_25_V_loc_c_dout),
    .sum_25_V_loc_empty_n(sum_25_V_loc_c_empty_n),
    .sum_25_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_25_V_loc_read),
    .sum_24_V_loc_dout(sum_24_V_loc_c_dout),
    .sum_24_V_loc_empty_n(sum_24_V_loc_c_empty_n),
    .sum_24_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_24_V_loc_read),
    .sum_23_V_loc_dout(sum_23_V_loc_c_dout),
    .sum_23_V_loc_empty_n(sum_23_V_loc_c_empty_n),
    .sum_23_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_23_V_loc_read),
    .sum_22_V_loc_dout(sum_22_V_loc_c_dout),
    .sum_22_V_loc_empty_n(sum_22_V_loc_c_empty_n),
    .sum_22_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_22_V_loc_read),
    .sum_21_V_loc_dout(sum_21_V_loc_c_dout),
    .sum_21_V_loc_empty_n(sum_21_V_loc_c_empty_n),
    .sum_21_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_21_V_loc_read),
    .sum_20_V_loc_dout(sum_20_V_loc_c_dout),
    .sum_20_V_loc_empty_n(sum_20_V_loc_c_empty_n),
    .sum_20_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_20_V_loc_read),
    .sum_19_V_loc_dout(sum_19_V_loc_c_dout),
    .sum_19_V_loc_empty_n(sum_19_V_loc_c_empty_n),
    .sum_19_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_19_V_loc_read),
    .sum_18_V_loc_dout(sum_18_V_loc_c_dout),
    .sum_18_V_loc_empty_n(sum_18_V_loc_c_empty_n),
    .sum_18_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_18_V_loc_read),
    .sum_17_V_loc_dout(sum_17_V_loc_c_dout),
    .sum_17_V_loc_empty_n(sum_17_V_loc_c_empty_n),
    .sum_17_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_17_V_loc_read),
    .sum_16_V_loc_dout(sum_16_V_loc_c_dout),
    .sum_16_V_loc_empty_n(sum_16_V_loc_c_empty_n),
    .sum_16_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_16_V_loc_read),
    .sum_15_V_loc_dout(sum_15_V_loc_c_dout),
    .sum_15_V_loc_empty_n(sum_15_V_loc_c_empty_n),
    .sum_15_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_15_V_loc_read),
    .sum_14_V_loc_dout(sum_14_V_loc_c_dout),
    .sum_14_V_loc_empty_n(sum_14_V_loc_c_empty_n),
    .sum_14_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_14_V_loc_read),
    .sum_13_V_loc_dout(sum_13_V_loc_c_dout),
    .sum_13_V_loc_empty_n(sum_13_V_loc_c_empty_n),
    .sum_13_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_13_V_loc_read),
    .sum_12_V_loc_dout(sum_12_V_loc_c_dout),
    .sum_12_V_loc_empty_n(sum_12_V_loc_c_empty_n),
    .sum_12_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_12_V_loc_read),
    .sum_11_V_loc_dout(sum_11_V_loc_c_dout),
    .sum_11_V_loc_empty_n(sum_11_V_loc_c_empty_n),
    .sum_11_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_11_V_loc_read),
    .sum_10_V_loc_dout(sum_10_V_loc_c_dout),
    .sum_10_V_loc_empty_n(sum_10_V_loc_c_empty_n),
    .sum_10_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_10_V_loc_read),
    .sum_9_V_loc_dout(sum_9_V_loc_c_dout),
    .sum_9_V_loc_empty_n(sum_9_V_loc_c_empty_n),
    .sum_9_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_9_V_loc_read),
    .sum_8_V_loc_dout(sum_8_V_loc_c_dout),
    .sum_8_V_loc_empty_n(sum_8_V_loc_c_empty_n),
    .sum_8_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_8_V_loc_read),
    .sum_7_V_loc_dout(sum_7_V_loc_c_dout),
    .sum_7_V_loc_empty_n(sum_7_V_loc_c_empty_n),
    .sum_7_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_7_V_loc_read),
    .sum_6_V_loc_dout(sum_6_V_loc_c_dout),
    .sum_6_V_loc_empty_n(sum_6_V_loc_c_empty_n),
    .sum_6_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_6_V_loc_read),
    .sum_5_V_loc_dout(sum_5_V_loc_c_dout),
    .sum_5_V_loc_empty_n(sum_5_V_loc_c_empty_n),
    .sum_5_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_5_V_loc_read),
    .sum_4_V_loc_dout(sum_4_V_loc_c_dout),
    .sum_4_V_loc_empty_n(sum_4_V_loc_c_empty_n),
    .sum_4_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_4_V_loc_read),
    .sum_3_V_loc_dout(sum_3_V_loc_c_dout),
    .sum_3_V_loc_empty_n(sum_3_V_loc_c_empty_n),
    .sum_3_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_3_V_loc_read),
    .sum_2_V_loc_dout(sum_2_V_loc_c_dout),
    .sum_2_V_loc_empty_n(sum_2_V_loc_c_empty_n),
    .sum_2_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_2_V_loc_read),
    .sum_1_V_loc_dout(sum_1_V_loc_c_dout),
    .sum_1_V_loc_empty_n(sum_1_V_loc_c_empty_n),
    .sum_1_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_1_V_loc_read),
    .sum_0_V_loc_dout(sum_0_V_loc_c_dout),
    .sum_0_V_loc_empty_n(sum_0_V_loc_c_empty_n),
    .sum_0_V_loc_read(CNN_1D_Loop_Loop_Mul_U0_sum_0_V_loc_read),
    .Layer2_Int_V_dout(Layer2_Int_V_dout),
    .Layer2_Int_V_empty_n(Layer2_Int_V_empty_n),
    .Layer2_Int_V_read(CNN_1D_Loop_Loop_Mul_U0_Layer2_Int_V_read),
    .Layer3_weightArray_0_V_Addr_A(CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_0_V_Addr_A),
    .Layer3_weightArray_0_V_EN_A(CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_0_V_EN_A),
    .Layer3_weightArray_0_V_WEN_A(CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_0_V_WEN_A),
    .Layer3_weightArray_0_V_Din_A(CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_0_V_Din_A),
    .Layer3_weightArray_0_V_Dout_A(Layer3_weightArray_0_Dout_A),
    .Layer3_weightArray_1_V_Addr_A(CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_1_V_Addr_A),
    .Layer3_weightArray_1_V_EN_A(CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_1_V_EN_A),
    .Layer3_weightArray_1_V_WEN_A(CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_1_V_WEN_A),
    .Layer3_weightArray_1_V_Din_A(CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_1_V_Din_A),
    .Layer3_weightArray_1_V_Dout_A(Layer3_weightArray_1_Dout_A),
    .Layer3_weightArray_2_V_Addr_A(CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_2_V_Addr_A),
    .Layer3_weightArray_2_V_EN_A(CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_2_V_EN_A),
    .Layer3_weightArray_2_V_WEN_A(CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_2_V_WEN_A),
    .Layer3_weightArray_2_V_Din_A(CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_2_V_Din_A),
    .Layer3_weightArray_2_V_Dout_A(Layer3_weightArray_2_Dout_A),
    .Layer3_weightArray_3_V_Addr_A(CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_3_V_Addr_A),
    .Layer3_weightArray_3_V_EN_A(CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_3_V_EN_A),
    .Layer3_weightArray_3_V_WEN_A(CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_3_V_WEN_A),
    .Layer3_weightArray_3_V_Din_A(CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_3_V_Din_A),
    .Layer3_weightArray_3_V_Dout_A(Layer3_weightArray_3_Dout_A),
    .ap_return_0(CNN_1D_Loop_Loop_Mul_U0_ap_return_0),
    .ap_return_1(CNN_1D_Loop_Loop_Mul_U0_ap_return_1),
    .ap_return_2(CNN_1D_Loop_Loop_Mul_U0_ap_return_2),
    .ap_return_3(CNN_1D_Loop_Loop_Mul_U0_ap_return_3),
    .ap_return_4(CNN_1D_Loop_Loop_Mul_U0_ap_return_4),
    .ap_return_5(CNN_1D_Loop_Loop_Mul_U0_ap_return_5),
    .ap_return_6(CNN_1D_Loop_Loop_Mul_U0_ap_return_6),
    .ap_return_7(CNN_1D_Loop_Loop_Mul_U0_ap_return_7),
    .ap_return_8(CNN_1D_Loop_Loop_Mul_U0_ap_return_8),
    .ap_return_9(CNN_1D_Loop_Loop_Mul_U0_ap_return_9),
    .ap_return_10(CNN_1D_Loop_Loop_Mul_U0_ap_return_10),
    .ap_return_11(CNN_1D_Loop_Loop_Mul_U0_ap_return_11),
    .ap_return_12(CNN_1D_Loop_Loop_Mul_U0_ap_return_12),
    .ap_return_13(CNN_1D_Loop_Loop_Mul_U0_ap_return_13),
    .ap_return_14(CNN_1D_Loop_Loop_Mul_U0_ap_return_14),
    .ap_return_15(CNN_1D_Loop_Loop_Mul_U0_ap_return_15),
    .ap_return_16(CNN_1D_Loop_Loop_Mul_U0_ap_return_16),
    .ap_return_17(CNN_1D_Loop_Loop_Mul_U0_ap_return_17),
    .ap_return_18(CNN_1D_Loop_Loop_Mul_U0_ap_return_18),
    .ap_return_19(CNN_1D_Loop_Loop_Mul_U0_ap_return_19),
    .ap_return_20(CNN_1D_Loop_Loop_Mul_U0_ap_return_20),
    .ap_return_21(CNN_1D_Loop_Loop_Mul_U0_ap_return_21),
    .ap_return_22(CNN_1D_Loop_Loop_Mul_U0_ap_return_22),
    .ap_return_23(CNN_1D_Loop_Loop_Mul_U0_ap_return_23),
    .ap_return_24(CNN_1D_Loop_Loop_Mul_U0_ap_return_24),
    .ap_return_25(CNN_1D_Loop_Loop_Mul_U0_ap_return_25),
    .ap_return_26(CNN_1D_Loop_Loop_Mul_U0_ap_return_26),
    .ap_return_27(CNN_1D_Loop_Loop_Mul_U0_ap_return_27),
    .ap_return_28(CNN_1D_Loop_Loop_Mul_U0_ap_return_28),
    .ap_return_29(CNN_1D_Loop_Loop_Mul_U0_ap_return_29),
    .ap_return_30(CNN_1D_Loop_Loop_Mul_U0_ap_return_30),
    .ap_return_31(CNN_1D_Loop_Loop_Mul_U0_ap_return_31),
    .ap_return_32(CNN_1D_Loop_Loop_Mul_U0_ap_return_32),
    .ap_return_33(CNN_1D_Loop_Loop_Mul_U0_ap_return_33),
    .ap_return_34(CNN_1D_Loop_Loop_Mul_U0_ap_return_34),
    .ap_return_35(CNN_1D_Loop_Loop_Mul_U0_ap_return_35),
    .ap_return_36(CNN_1D_Loop_Loop_Mul_U0_ap_return_36),
    .ap_return_37(CNN_1D_Loop_Loop_Mul_U0_ap_return_37),
    .ap_return_38(CNN_1D_Loop_Loop_Mul_U0_ap_return_38),
    .ap_return_39(CNN_1D_Loop_Loop_Mul_U0_ap_return_39),
    .ap_return_40(CNN_1D_Loop_Loop_Mul_U0_ap_return_40),
    .ap_return_41(CNN_1D_Loop_Loop_Mul_U0_ap_return_41),
    .ap_return_42(CNN_1D_Loop_Loop_Mul_U0_ap_return_42),
    .ap_return_43(CNN_1D_Loop_Loop_Mul_U0_ap_return_43),
    .ap_return_44(CNN_1D_Loop_Loop_Mul_U0_ap_return_44),
    .ap_return_45(CNN_1D_Loop_Loop_Mul_U0_ap_return_45),
    .ap_return_46(CNN_1D_Loop_Loop_Mul_U0_ap_return_46),
    .ap_return_47(CNN_1D_Loop_Loop_Mul_U0_ap_return_47),
    .ap_return_48(CNN_1D_Loop_Loop_Mul_U0_ap_return_48),
    .ap_return_49(CNN_1D_Loop_Loop_Mul_U0_ap_return_49),
    .ap_return_50(CNN_1D_Loop_Loop_Mul_U0_ap_return_50),
    .ap_return_51(CNN_1D_Loop_Loop_Mul_U0_ap_return_51),
    .ap_return_52(CNN_1D_Loop_Loop_Mul_U0_ap_return_52),
    .ap_return_53(CNN_1D_Loop_Loop_Mul_U0_ap_return_53),
    .ap_return_54(CNN_1D_Loop_Loop_Mul_U0_ap_return_54),
    .ap_return_55(CNN_1D_Loop_Loop_Mul_U0_ap_return_55),
    .ap_return_56(CNN_1D_Loop_Loop_Mul_U0_ap_return_56),
    .ap_return_57(CNN_1D_Loop_Loop_Mul_U0_ap_return_57),
    .ap_return_58(CNN_1D_Loop_Loop_Mul_U0_ap_return_58),
    .ap_return_59(CNN_1D_Loop_Loop_Mul_U0_ap_return_59),
    .ap_return_60(CNN_1D_Loop_Loop_Mul_U0_ap_return_60),
    .ap_return_61(CNN_1D_Loop_Loop_Mul_U0_ap_return_61),
    .ap_return_62(CNN_1D_Loop_Loop_Mul_U0_ap_return_62),
    .ap_return_63(CNN_1D_Loop_Loop_Mul_U0_ap_return_63),
    .ap_return_64(CNN_1D_Loop_Loop_Mul_U0_ap_return_64),
    .ap_return_65(CNN_1D_Loop_Loop_Mul_U0_ap_return_65),
    .ap_return_66(CNN_1D_Loop_Loop_Mul_U0_ap_return_66),
    .ap_return_67(CNN_1D_Loop_Loop_Mul_U0_ap_return_67),
    .ap_return_68(CNN_1D_Loop_Loop_Mul_U0_ap_return_68),
    .ap_return_69(CNN_1D_Loop_Loop_Mul_U0_ap_return_69),
    .ap_return_70(CNN_1D_Loop_Loop_Mul_U0_ap_return_70),
    .ap_return_71(CNN_1D_Loop_Loop_Mul_U0_ap_return_71),
    .ap_return_72(CNN_1D_Loop_Loop_Mul_U0_ap_return_72),
    .ap_return_73(CNN_1D_Loop_Loop_Mul_U0_ap_return_73),
    .ap_return_74(CNN_1D_Loop_Loop_Mul_U0_ap_return_74),
    .ap_return_75(CNN_1D_Loop_Loop_Mul_U0_ap_return_75),
    .ap_return_76(CNN_1D_Loop_Loop_Mul_U0_ap_return_76),
    .ap_return_77(CNN_1D_Loop_Loop_Mul_U0_ap_return_77),
    .ap_return_78(CNN_1D_Loop_Loop_Mul_U0_ap_return_78),
    .ap_return_79(CNN_1D_Loop_Loop_Mul_U0_ap_return_79),
    .ap_return_80(CNN_1D_Loop_Loop_Mul_U0_ap_return_80),
    .ap_return_81(CNN_1D_Loop_Loop_Mul_U0_ap_return_81),
    .ap_return_82(CNN_1D_Loop_Loop_Mul_U0_ap_return_82),
    .ap_return_83(CNN_1D_Loop_Loop_Mul_U0_ap_return_83),
    .ap_return_84(CNN_1D_Loop_Loop_Mul_U0_ap_return_84),
    .ap_return_85(CNN_1D_Loop_Loop_Mul_U0_ap_return_85),
    .ap_return_86(CNN_1D_Loop_Loop_Mul_U0_ap_return_86),
    .ap_return_87(CNN_1D_Loop_Loop_Mul_U0_ap_return_87),
    .ap_return_88(CNN_1D_Loop_Loop_Mul_U0_ap_return_88),
    .ap_return_89(CNN_1D_Loop_Loop_Mul_U0_ap_return_89),
    .ap_return_90(CNN_1D_Loop_Loop_Mul_U0_ap_return_90),
    .ap_return_91(CNN_1D_Loop_Loop_Mul_U0_ap_return_91),
    .ap_return_92(CNN_1D_Loop_Loop_Mul_U0_ap_return_92),
    .ap_return_93(CNN_1D_Loop_Loop_Mul_U0_ap_return_93),
    .ap_return_94(CNN_1D_Loop_Loop_Mul_U0_ap_return_94),
    .ap_return_95(CNN_1D_Loop_Loop_Mul_U0_ap_return_95),
    .ap_return_96(CNN_1D_Loop_Loop_Mul_U0_ap_return_96),
    .ap_return_97(CNN_1D_Loop_Loop_Mul_U0_ap_return_97),
    .ap_return_98(CNN_1D_Loop_Loop_Mul_U0_ap_return_98),
    .ap_return_99(CNN_1D_Loop_Loop_Mul_U0_ap_return_99),
    .ap_return_100(CNN_1D_Loop_Loop_Mul_U0_ap_return_100),
    .ap_return_101(CNN_1D_Loop_Loop_Mul_U0_ap_return_101),
    .ap_return_102(CNN_1D_Loop_Loop_Mul_U0_ap_return_102),
    .ap_return_103(CNN_1D_Loop_Loop_Mul_U0_ap_return_103),
    .ap_return_104(CNN_1D_Loop_Loop_Mul_U0_ap_return_104),
    .ap_return_105(CNN_1D_Loop_Loop_Mul_U0_ap_return_105),
    .ap_return_106(CNN_1D_Loop_Loop_Mul_U0_ap_return_106),
    .ap_return_107(CNN_1D_Loop_Loop_Mul_U0_ap_return_107),
    .ap_return_108(CNN_1D_Loop_Loop_Mul_U0_ap_return_108),
    .ap_return_109(CNN_1D_Loop_Loop_Mul_U0_ap_return_109),
    .ap_return_110(CNN_1D_Loop_Loop_Mul_U0_ap_return_110),
    .ap_return_111(CNN_1D_Loop_Loop_Mul_U0_ap_return_111),
    .ap_return_112(CNN_1D_Loop_Loop_Mul_U0_ap_return_112),
    .ap_return_113(CNN_1D_Loop_Loop_Mul_U0_ap_return_113),
    .ap_return_114(CNN_1D_Loop_Loop_Mul_U0_ap_return_114),
    .ap_return_115(CNN_1D_Loop_Loop_Mul_U0_ap_return_115),
    .ap_return_116(CNN_1D_Loop_Loop_Mul_U0_ap_return_116),
    .ap_return_117(CNN_1D_Loop_Loop_Mul_U0_ap_return_117),
    .ap_return_118(CNN_1D_Loop_Loop_Mul_U0_ap_return_118),
    .ap_return_119(CNN_1D_Loop_Loop_Mul_U0_ap_return_119)
);

CNN_1D_Block_prehea CNN_1D_Block_prehea_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(CNN_1D_Block_prehea_U0_ap_start),
    .ap_done(CNN_1D_Block_prehea_U0_ap_done),
    .ap_continue(CNN_1D_Block_prehea_U0_ap_continue),
    .ap_idle(CNN_1D_Block_prehea_U0_ap_idle),
    .ap_ready(CNN_1D_Block_prehea_U0_ap_ready),
    .p_read(sum_V_0_loc_channel_dout),
    .p_read1(sum_V_0_cast_loc_cha_dout),
    .Layer3_Int_V_address0(CNN_1D_Block_prehea_U0_Layer3_Int_V_address0),
    .Layer3_Int_V_ce0(CNN_1D_Block_prehea_U0_Layer3_Int_V_ce0),
    .Layer3_Int_V_we0(CNN_1D_Block_prehea_U0_Layer3_Int_V_we0),
    .Layer3_Int_V_d0(CNN_1D_Block_prehea_U0_Layer3_Int_V_d0),
    .saveValueLayer3_V_Addr_A(CNN_1D_Block_prehea_U0_saveValueLayer3_V_Addr_A),
    .saveValueLayer3_V_EN_A(CNN_1D_Block_prehea_U0_saveValueLayer3_V_EN_A),
    .saveValueLayer3_V_WEN_A(CNN_1D_Block_prehea_U0_saveValueLayer3_V_WEN_A),
    .saveValueLayer3_V_Din_A(CNN_1D_Block_prehea_U0_saveValueLayer3_V_Din_A),
    .saveValueLayer3_V_Dout_A(32'd0),
    .p_read2(sum_V_1_loc_channel_dout),
    .p_read3(sum_V_1_cast_loc_cha_dout),
    .p_read4(sum_V_2_loc_channel_dout),
    .p_read5(sum_V_2_cast_loc_cha_dout),
    .p_read6(sum_V_3_loc_channel_dout),
    .p_read7(sum_V_3_cast_loc_cha_dout),
    .p_read8(sum_V_4_loc_channel_dout),
    .p_read9(sum_V_4_cast_loc_cha_dout),
    .p_read10(sum_V_5_loc_channel_dout),
    .p_read11(sum_V_5_cast_loc_cha_dout),
    .p_read12(sum_V_6_loc_channel_dout),
    .p_read13(sum_V_6_cast_loc_cha_dout),
    .p_read14(sum_V_7_loc_channel_dout),
    .p_read15(sum_V_7_cast_loc_cha_dout),
    .p_read16(sum_V_8_loc_channel_dout),
    .p_read17(sum_V_8_cast_loc_cha_dout),
    .p_read18(sum_V_9_loc_channel_dout),
    .p_read19(sum_V_9_cast_loc_cha_dout),
    .p_read20(sum_V_10_loc_channel_dout),
    .p_read21(sum_V_10_cast_loc_ch_dout),
    .p_read22(sum_V_11_loc_channel_dout),
    .p_read23(sum_V_11_cast_loc_ch_dout),
    .p_read24(sum_V_12_loc_channel_dout),
    .p_read25(sum_V_12_cast_loc_ch_dout),
    .p_read26(sum_V_13_loc_channel_dout),
    .p_read27(sum_V_13_cast_loc_ch_dout),
    .p_read28(sum_V_14_loc_channel_dout),
    .p_read29(sum_V_14_cast_loc_ch_dout),
    .p_read30(sum_V_15_loc_channel_dout),
    .p_read31(sum_V_15_cast_loc_ch_dout),
    .p_read32(sum_V_16_loc_channel_dout),
    .p_read33(sum_V_16_cast_loc_ch_dout),
    .p_read34(sum_V_17_loc_channel_dout),
    .p_read35(sum_V_17_cast_loc_ch_dout),
    .p_read36(sum_V_18_loc_channel_dout),
    .p_read37(sum_V_18_cast_loc_ch_dout),
    .p_read38(sum_V_19_loc_channel_dout),
    .p_read39(sum_V_19_cast_loc_ch_dout),
    .p_read40(sum_V_20_loc_channel_dout),
    .p_read41(sum_V_20_cast_loc_ch_dout),
    .p_read42(sum_V_21_loc_channel_dout),
    .p_read43(sum_V_21_cast_loc_ch_dout),
    .p_read44(sum_V_22_loc_channel_dout),
    .p_read45(sum_V_22_cast_loc_ch_dout),
    .p_read46(sum_V_23_loc_channel_dout),
    .p_read47(sum_V_23_cast_loc_ch_dout),
    .p_read48(sum_V_24_loc_channel_dout),
    .p_read49(sum_V_24_cast_loc_ch_dout),
    .p_read50(sum_V_25_loc_channel_dout),
    .p_read51(sum_V_25_cast_loc_ch_dout),
    .p_read52(sum_V_26_loc_channel_dout),
    .p_read53(sum_V_26_cast_loc_ch_dout),
    .p_read54(sum_V_27_loc_channel_dout),
    .p_read55(sum_V_27_cast_loc_ch_dout),
    .p_read56(sum_V_28_loc_channel_dout),
    .p_read57(sum_V_28_cast_loc_ch_dout),
    .p_read58(sum_V_29_loc_channel_dout),
    .p_read59(sum_V_29_cast_loc_ch_dout),
    .p_read60(sum_V_30_loc_channel_dout),
    .p_read61(sum_V_30_cast_loc_ch_dout),
    .p_read62(sum_V_31_loc_channel_dout),
    .p_read63(sum_V_31_cast_loc_ch_dout),
    .p_read64(sum_V_32_loc_channel_dout),
    .p_read65(sum_V_32_cast_loc_ch_dout),
    .p_read66(sum_V_33_loc_channel_dout),
    .p_read67(sum_V_33_cast_loc_ch_dout),
    .p_read68(sum_V_34_loc_channel_dout),
    .p_read69(sum_V_34_cast_loc_ch_dout),
    .p_read70(sum_V_35_loc_channel_dout),
    .p_read71(sum_V_35_cast_loc_ch_dout),
    .p_read72(sum_V_36_loc_channel_dout),
    .p_read73(sum_V_36_cast_loc_ch_dout),
    .p_read74(sum_V_37_loc_channel_dout),
    .p_read75(sum_V_37_cast_loc_ch_dout),
    .p_read76(sum_V_38_loc_channel_dout),
    .p_read77(sum_V_38_cast_loc_ch_dout),
    .p_read78(sum_V_39_loc_channel_dout),
    .p_read79(sum_V_39_cast_loc_ch_dout),
    .p_read80(sum_V_40_loc_channel_dout),
    .p_read81(sum_V_40_cast_loc_ch_dout),
    .p_read82(sum_V_41_loc_channel_dout),
    .p_read83(sum_V_41_cast_loc_ch_dout),
    .p_read84(sum_V_42_loc_channel_dout),
    .p_read85(sum_V_42_cast_loc_ch_dout),
    .p_read86(sum_V_43_loc_channel_dout),
    .p_read87(sum_V_43_cast_loc_ch_dout),
    .p_read88(sum_V_44_loc_channel_dout),
    .p_read89(sum_V_44_cast_loc_ch_dout),
    .p_read90(sum_V_45_loc_channel_dout),
    .p_read91(sum_V_45_cast_loc_ch_dout),
    .p_read92(sum_V_46_loc_channel_dout),
    .p_read93(sum_V_46_cast_loc_ch_dout),
    .p_read94(sum_V_47_loc_channel_dout),
    .p_read95(sum_V_47_cast_loc_ch_dout),
    .p_read96(sum_V_48_loc_channel_dout),
    .p_read97(sum_V_48_cast_loc_ch_dout),
    .p_read98(sum_V_49_loc_channel_dout),
    .p_read99(sum_V_49_cast_loc_ch_dout),
    .p_read100(sum_V_50_loc_channel_dout),
    .p_read101(sum_V_50_cast_loc_ch_dout),
    .p_read102(sum_V_51_loc_channel_dout),
    .p_read103(sum_V_51_cast_loc_ch_dout),
    .p_read104(sum_V_52_loc_channel_dout),
    .p_read105(sum_V_52_cast_loc_ch_dout),
    .p_read106(sum_V_53_loc_channel_dout),
    .p_read107(sum_V_53_cast_loc_ch_dout),
    .p_read108(sum_V_54_loc_channel_dout),
    .p_read109(sum_V_54_cast_loc_ch_dout),
    .p_read110(sum_V_55_loc_channel_dout),
    .p_read111(sum_V_55_cast_loc_ch_dout),
    .p_read112(sum_V_56_loc_channel_dout),
    .p_read113(sum_V_56_cast_loc_ch_dout),
    .p_read114(sum_V_57_loc_channel_dout),
    .p_read115(sum_V_57_cast_loc_ch_dout),
    .p_read116(sum_V_58_loc_channel_dout),
    .p_read117(sum_V_58_cast_loc_ch_dout),
    .p_read118(sum_V_59_loc_channel_dout),
    .p_read119(sum_V_59_cast_loc_ch_dout)
);

Layer4_Dense Layer4_Dense_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Layer4_Dense_U0_ap_start),
    .ap_done(Layer4_Dense_U0_ap_done),
    .ap_continue(Layer4_Dense_U0_ap_continue),
    .ap_idle(Layer4_Dense_U0_ap_idle),
    .ap_ready(Layer4_Dense_U0_ap_ready),
    .src_V_address0(Layer4_Dense_U0_src_V_address0),
    .src_V_ce0(Layer4_Dense_U0_src_V_ce0),
    .src_V_q0(Layer3_Int_V_t_q0),
    .weight_V_Addr_A(Layer4_Dense_U0_weight_V_Addr_A),
    .weight_V_EN_A(Layer4_Dense_U0_weight_V_EN_A),
    .weight_V_WEN_A(Layer4_Dense_U0_weight_V_WEN_A),
    .weight_V_Din_A(Layer4_Dense_U0_weight_V_Din_A),
    .weight_V_Dout_A(Layer4_weightArray_V_Dout_A),
    .Bias_V_Addr_A(Layer4_Dense_U0_Bias_V_Addr_A),
    .Bias_V_EN_A(Layer4_Dense_U0_Bias_V_EN_A),
    .Bias_V_WEN_A(Layer4_Dense_U0_Bias_V_WEN_A),
    .Bias_V_Din_A(Layer4_Dense_U0_Bias_V_Din_A),
    .Bias_V_Dout_A(Layer4_Bias_V_Dout_A),
    .dst_V_address0(Layer4_Dense_U0_dst_V_address0),
    .dst_V_ce0(Layer4_Dense_U0_dst_V_ce0),
    .dst_V_we0(Layer4_Dense_U0_dst_V_we0),
    .dst_V_d0(Layer4_Dense_U0_dst_V_d0),
    .dst_V_offset_dout(src_V_offset_c74_dout),
    .dst_V_offset_empty_n(src_V_offset_c74_empty_n),
    .dst_V_offset_read(Layer4_Dense_U0_dst_V_offset_read)
);

fifo_w8_d1_A src_V_offset_c2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_entry11_U0_src_V_offset_out_din),
    .if_full_n(src_V_offset_c2_full_n),
    .if_write(CNN_1D_entry11_U0_src_V_offset_out_write),
    .if_dout(src_V_offset_c2_dout),
    .if_empty_n(src_V_offset_c2_empty_n),
    .if_read(CNN_1D_entry142_U0_src_V_offset_read)
);

fifo_w8_d1_A src_V_offset_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_entry142_U0_src_V_offset_out_din),
    .if_full_n(src_V_offset_c_full_n),
    .if_write(CNN_1D_entry142_U0_src_V_offset_out_write),
    .if_dout(src_V_offset_c_dout),
    .if_empty_n(src_V_offset_c_empty_n),
    .if_read(Layer1_ReadPadding_U0_src_V_offset_read)
);

fifo_w18_d210_A intermediate_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer1_ReadPadding_U0_dst_0_V_V_din),
    .if_full_n(intermediate_0_V_V_full_n),
    .if_write(Layer1_ReadPadding_U0_dst_0_V_V_write),
    .if_dout(intermediate_0_V_V_dout),
    .if_empty_n(intermediate_0_V_V_empty_n),
    .if_read(CNN_1D_Loop_Loop_Con_U0_intermediate_0_V_V_read)
);

fifo_w18_d210_A intermediate_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer1_ReadPadding_U0_dst_1_V_V_din),
    .if_full_n(intermediate_1_V_V_full_n),
    .if_write(Layer1_ReadPadding_U0_dst_1_V_V_write),
    .if_dout(intermediate_1_V_V_dout),
    .if_empty_n(intermediate_1_V_V_empty_n),
    .if_read(CNN_1D_Loop_Loop_Con_U0_intermediate_1_V_V_read)
);

fifo_w18_d210_A intermediate_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer1_ReadPadding_U0_dst_2_V_V_din),
    .if_full_n(intermediate_2_V_V_full_n),
    .if_write(Layer1_ReadPadding_U0_dst_2_V_V_write),
    .if_dout(intermediate_2_V_V_dout),
    .if_empty_n(intermediate_2_V_V_empty_n),
    .if_read(CNN_1D_Loop_Loop_Con_U0_intermediate_2_V_V_read)
);

fifo_w18_d210_A intermediate_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer1_ReadPadding_U0_dst_3_V_V_din),
    .if_full_n(intermediate_3_V_V_full_n),
    .if_write(Layer1_ReadPadding_U0_dst_3_V_V_write),
    .if_dout(intermediate_3_V_V_dout),
    .if_empty_n(intermediate_3_V_V_empty_n),
    .if_read(CNN_1D_Loop_Loop_Con_U0_intermediate_3_V_V_read)
);

fifo_w18_d210_A intermediate_4_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer1_ReadPadding_U0_dst_4_V_V_din),
    .if_full_n(intermediate_4_V_V_full_n),
    .if_write(Layer1_ReadPadding_U0_dst_4_V_V_write),
    .if_dout(intermediate_4_V_V_dout),
    .if_empty_n(intermediate_4_V_V_empty_n),
    .if_read(CNN_1D_Loop_Loop_Con_U0_intermediate_4_V_V_read)
);

fifo_w18_d210_A intermediate_5_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer1_ReadPadding_U0_dst_5_V_V_din),
    .if_full_n(intermediate_5_V_V_full_n),
    .if_write(Layer1_ReadPadding_U0_dst_5_V_V_write),
    .if_dout(intermediate_5_V_V_dout),
    .if_empty_n(intermediate_5_V_V_empty_n),
    .if_read(CNN_1D_Loop_Loop_Con_U0_intermediate_5_V_V_read)
);

fifo_w18_d210_A intermediate_6_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer1_ReadPadding_U0_dst_6_V_V_din),
    .if_full_n(intermediate_6_V_V_full_n),
    .if_write(Layer1_ReadPadding_U0_dst_6_V_V_write),
    .if_dout(intermediate_6_V_V_dout),
    .if_empty_n(intermediate_6_V_V_empty_n),
    .if_read(CNN_1D_Loop_Loop_Con_U0_intermediate_6_V_V_read)
);

fifo_w18_d210_A intermediate_7_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer1_ReadPadding_U0_dst_7_V_V_din),
    .if_full_n(intermediate_7_V_V_full_n),
    .if_write(Layer1_ReadPadding_U0_dst_7_V_V_write),
    .if_dout(intermediate_7_V_V_dout),
    .if_empty_n(intermediate_7_V_V_empty_n),
    .if_read(CNN_1D_Loop_Loop_Con_U0_intermediate_7_V_V_read)
);

fifo_w18_d210_A intermediate_8_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer1_ReadPadding_U0_dst_8_V_V_din),
    .if_full_n(intermediate_8_V_V_full_n),
    .if_write(Layer1_ReadPadding_U0_dst_8_V_V_write),
    .if_dout(intermediate_8_V_V_dout),
    .if_empty_n(intermediate_8_V_V_empty_n),
    .if_read(CNN_1D_Loop_Loop_Con_U0_intermediate_8_V_V_read)
);

fifo_w18_d210_A intermediate_9_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer1_ReadPadding_U0_dst_9_V_V_din),
    .if_full_n(intermediate_9_V_V_full_n),
    .if_write(Layer1_ReadPadding_U0_dst_9_V_V_write),
    .if_dout(intermediate_9_V_V_dout),
    .if_empty_n(intermediate_9_V_V_empty_n),
    .if_read(CNN_1D_Loop_Loop_Con_U0_intermediate_9_V_V_read)
);

fifo_w8_d7_A src_V_offset_c74_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer1_ReadPadding_U0_src_V_offset_out_din),
    .if_full_n(src_V_offset_c74_full_n),
    .if_write(Layer1_ReadPadding_U0_src_V_offset_out_write),
    .if_dout(src_V_offset_c74_dout),
    .if_empty_n(src_V_offset_c74_empty_n),
    .if_read(Layer4_Dense_U0_dst_V_offset_read)
);

fifo_w18_d192_A maxpool_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Con_U0_maxpool_0_V_V_din),
    .if_full_n(maxpool_0_V_V_full_n),
    .if_write(CNN_1D_Loop_Loop_Con_U0_maxpool_0_V_V_write),
    .if_dout(maxpool_0_V_V_dout),
    .if_empty_n(maxpool_0_V_V_empty_n),
    .if_read(Layer12_Maxpool_read_U0_src_0_V_V_read)
);

fifo_w18_d192_A maxpool_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Con_U0_maxpool_1_V_V_din),
    .if_full_n(maxpool_1_V_V_full_n),
    .if_write(CNN_1D_Loop_Loop_Con_U0_maxpool_1_V_V_write),
    .if_dout(maxpool_1_V_V_dout),
    .if_empty_n(maxpool_1_V_V_empty_n),
    .if_read(Layer12_Maxpool_read_U0_src_1_V_V_read)
);

fifo_w18_d192_A maxpool_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Con_U0_maxpool_2_V_V_din),
    .if_full_n(maxpool_2_V_V_full_n),
    .if_write(CNN_1D_Loop_Loop_Con_U0_maxpool_2_V_V_write),
    .if_dout(maxpool_2_V_V_dout),
    .if_empty_n(maxpool_2_V_V_empty_n),
    .if_read(Layer12_Maxpool_read_U0_src_2_V_V_read)
);

fifo_w18_d192_A maxpool_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Con_U0_maxpool_3_V_V_din),
    .if_full_n(maxpool_3_V_V_full_n),
    .if_write(CNN_1D_Loop_Loop_Con_U0_maxpool_3_V_V_write),
    .if_dout(maxpool_3_V_V_dout),
    .if_empty_n(maxpool_3_V_V_empty_n),
    .if_read(Layer12_Maxpool_read_U0_src_3_V_V_read)
);

fifo_w18_d192_A maxpool_4_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Con_U0_maxpool_4_V_V_din),
    .if_full_n(maxpool_4_V_V_full_n),
    .if_write(CNN_1D_Loop_Loop_Con_U0_maxpool_4_V_V_write),
    .if_dout(maxpool_4_V_V_dout),
    .if_empty_n(maxpool_4_V_V_empty_n),
    .if_read(Layer12_Maxpool_read_U0_src_4_V_V_read)
);

fifo_w18_d192_A maxpool_5_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Con_U0_maxpool_5_V_V_din),
    .if_full_n(maxpool_5_V_V_full_n),
    .if_write(CNN_1D_Loop_Loop_Con_U0_maxpool_5_V_V_write),
    .if_dout(maxpool_5_V_V_dout),
    .if_empty_n(maxpool_5_V_V_empty_n),
    .if_read(Layer12_Maxpool_read_U0_src_5_V_V_read)
);

fifo_w18_d192_A maxpool_6_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Con_U0_maxpool_6_V_V_din),
    .if_full_n(maxpool_6_V_V_full_n),
    .if_write(CNN_1D_Loop_Loop_Con_U0_maxpool_6_V_V_write),
    .if_dout(maxpool_6_V_V_dout),
    .if_empty_n(maxpool_6_V_V_empty_n),
    .if_read(Layer12_Maxpool_read_U0_src_6_V_V_read)
);

fifo_w18_d192_A maxpool_7_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Con_U0_maxpool_7_V_V_din),
    .if_full_n(maxpool_7_V_V_full_n),
    .if_write(CNN_1D_Loop_Loop_Con_U0_maxpool_7_V_V_write),
    .if_dout(maxpool_7_V_V_dout),
    .if_empty_n(maxpool_7_V_V_empty_n),
    .if_read(Layer12_Maxpool_read_U0_src_7_V_V_read)
);

fifo_w18_d192_A maxpool_8_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Con_U0_maxpool_8_V_V_din),
    .if_full_n(maxpool_8_V_V_full_n),
    .if_write(CNN_1D_Loop_Loop_Con_U0_maxpool_8_V_V_write),
    .if_dout(maxpool_8_V_V_dout),
    .if_empty_n(maxpool_8_V_V_empty_n),
    .if_read(Layer12_Maxpool_read_U0_src_8_V_V_read)
);

fifo_w18_d192_A maxpool_9_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Con_U0_maxpool_9_V_V_din),
    .if_full_n(maxpool_9_V_V_full_n),
    .if_write(CNN_1D_Loop_Loop_Con_U0_maxpool_9_V_V_write),
    .if_dout(maxpool_9_V_V_dout),
    .if_empty_n(maxpool_9_V_V_empty_n),
    .if_read(Layer12_Maxpool_read_U0_src_9_V_V_read)
);

fifo_w18_d210_A Layer1_Int_0_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_0_0_V_V_din),
    .if_full_n(Layer1_Int_0_0_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_0_0_V_V_write),
    .if_dout(Layer1_Int_0_0_V_V_dout),
    .if_empty_n(Layer1_Int_0_0_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_0_V_V_read)
);

fifo_w18_d210_A Layer1_Int_0_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_0_1_V_V_din),
    .if_full_n(Layer1_Int_0_1_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_0_1_V_V_write),
    .if_dout(Layer1_Int_0_1_V_V_dout),
    .if_empty_n(Layer1_Int_0_1_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_1_V_V_read)
);

fifo_w18_d210_A Layer1_Int_0_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_0_2_V_V_din),
    .if_full_n(Layer1_Int_0_2_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_0_2_V_V_write),
    .if_dout(Layer1_Int_0_2_V_V_dout),
    .if_empty_n(Layer1_Int_0_2_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_2_V_V_read)
);

fifo_w18_d210_A Layer1_Int_0_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_0_3_V_V_din),
    .if_full_n(Layer1_Int_0_3_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_0_3_V_V_write),
    .if_dout(Layer1_Int_0_3_V_V_dout),
    .if_empty_n(Layer1_Int_0_3_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_3_V_V_read)
);

fifo_w18_d210_A Layer1_Int_0_4_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_0_4_V_V_din),
    .if_full_n(Layer1_Int_0_4_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_0_4_V_V_write),
    .if_dout(Layer1_Int_0_4_V_V_dout),
    .if_empty_n(Layer1_Int_0_4_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_4_V_V_read)
);

fifo_w18_d210_A Layer1_Int_0_5_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_0_5_V_V_din),
    .if_full_n(Layer1_Int_0_5_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_0_5_V_V_write),
    .if_dout(Layer1_Int_0_5_V_V_dout),
    .if_empty_n(Layer1_Int_0_5_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_5_V_V_read)
);

fifo_w18_d210_A Layer1_Int_0_6_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_0_6_V_V_din),
    .if_full_n(Layer1_Int_0_6_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_0_6_V_V_write),
    .if_dout(Layer1_Int_0_6_V_V_dout),
    .if_empty_n(Layer1_Int_0_6_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_6_V_V_read)
);

fifo_w18_d210_A Layer1_Int_0_7_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_0_7_V_V_din),
    .if_full_n(Layer1_Int_0_7_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_0_7_V_V_write),
    .if_dout(Layer1_Int_0_7_V_V_dout),
    .if_empty_n(Layer1_Int_0_7_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_7_V_V_read)
);

fifo_w18_d210_A Layer1_Int_0_8_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_0_8_V_V_din),
    .if_full_n(Layer1_Int_0_8_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_0_8_V_V_write),
    .if_dout(Layer1_Int_0_8_V_V_dout),
    .if_empty_n(Layer1_Int_0_8_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_8_V_V_read)
);

fifo_w18_d210_A Layer1_Int_0_9_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_0_9_V_V_din),
    .if_full_n(Layer1_Int_0_9_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_0_9_V_V_write),
    .if_dout(Layer1_Int_0_9_V_V_dout),
    .if_empty_n(Layer1_Int_0_9_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_0_9_V_V_read)
);

fifo_w18_d210_A Layer1_Int_1_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_1_0_V_V_din),
    .if_full_n(Layer1_Int_1_0_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_1_0_V_V_write),
    .if_dout(Layer1_Int_1_0_V_V_dout),
    .if_empty_n(Layer1_Int_1_0_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_0_V_V_read)
);

fifo_w18_d210_A Layer1_Int_1_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_1_1_V_V_din),
    .if_full_n(Layer1_Int_1_1_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_1_1_V_V_write),
    .if_dout(Layer1_Int_1_1_V_V_dout),
    .if_empty_n(Layer1_Int_1_1_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_1_V_V_read)
);

fifo_w18_d210_A Layer1_Int_1_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_1_2_V_V_din),
    .if_full_n(Layer1_Int_1_2_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_1_2_V_V_write),
    .if_dout(Layer1_Int_1_2_V_V_dout),
    .if_empty_n(Layer1_Int_1_2_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_2_V_V_read)
);

fifo_w18_d210_A Layer1_Int_1_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_1_3_V_V_din),
    .if_full_n(Layer1_Int_1_3_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_1_3_V_V_write),
    .if_dout(Layer1_Int_1_3_V_V_dout),
    .if_empty_n(Layer1_Int_1_3_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_3_V_V_read)
);

fifo_w18_d210_A Layer1_Int_1_4_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_1_4_V_V_din),
    .if_full_n(Layer1_Int_1_4_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_1_4_V_V_write),
    .if_dout(Layer1_Int_1_4_V_V_dout),
    .if_empty_n(Layer1_Int_1_4_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_4_V_V_read)
);

fifo_w18_d210_A Layer1_Int_1_5_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_1_5_V_V_din),
    .if_full_n(Layer1_Int_1_5_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_1_5_V_V_write),
    .if_dout(Layer1_Int_1_5_V_V_dout),
    .if_empty_n(Layer1_Int_1_5_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_5_V_V_read)
);

fifo_w18_d210_A Layer1_Int_1_6_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_1_6_V_V_din),
    .if_full_n(Layer1_Int_1_6_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_1_6_V_V_write),
    .if_dout(Layer1_Int_1_6_V_V_dout),
    .if_empty_n(Layer1_Int_1_6_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_6_V_V_read)
);

fifo_w18_d210_A Layer1_Int_1_7_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_1_7_V_V_din),
    .if_full_n(Layer1_Int_1_7_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_1_7_V_V_write),
    .if_dout(Layer1_Int_1_7_V_V_dout),
    .if_empty_n(Layer1_Int_1_7_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_7_V_V_read)
);

fifo_w18_d210_A Layer1_Int_1_8_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_1_8_V_V_din),
    .if_full_n(Layer1_Int_1_8_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_1_8_V_V_write),
    .if_dout(Layer1_Int_1_8_V_V_dout),
    .if_empty_n(Layer1_Int_1_8_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_8_V_V_read)
);

fifo_w18_d210_A Layer1_Int_1_9_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_1_9_V_V_din),
    .if_full_n(Layer1_Int_1_9_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_1_9_V_V_write),
    .if_dout(Layer1_Int_1_9_V_V_dout),
    .if_empty_n(Layer1_Int_1_9_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_1_9_V_V_read)
);

fifo_w18_d210_A Layer1_Int_2_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_2_0_V_V_din),
    .if_full_n(Layer1_Int_2_0_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_2_0_V_V_write),
    .if_dout(Layer1_Int_2_0_V_V_dout),
    .if_empty_n(Layer1_Int_2_0_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_0_V_V_read)
);

fifo_w18_d210_A Layer1_Int_2_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_2_1_V_V_din),
    .if_full_n(Layer1_Int_2_1_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_2_1_V_V_write),
    .if_dout(Layer1_Int_2_1_V_V_dout),
    .if_empty_n(Layer1_Int_2_1_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_1_V_V_read)
);

fifo_w18_d210_A Layer1_Int_2_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_2_2_V_V_din),
    .if_full_n(Layer1_Int_2_2_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_2_2_V_V_write),
    .if_dout(Layer1_Int_2_2_V_V_dout),
    .if_empty_n(Layer1_Int_2_2_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_2_V_V_read)
);

fifo_w18_d210_A Layer1_Int_2_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_2_3_V_V_din),
    .if_full_n(Layer1_Int_2_3_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_2_3_V_V_write),
    .if_dout(Layer1_Int_2_3_V_V_dout),
    .if_empty_n(Layer1_Int_2_3_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_3_V_V_read)
);

fifo_w18_d210_A Layer1_Int_2_4_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_2_4_V_V_din),
    .if_full_n(Layer1_Int_2_4_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_2_4_V_V_write),
    .if_dout(Layer1_Int_2_4_V_V_dout),
    .if_empty_n(Layer1_Int_2_4_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_4_V_V_read)
);

fifo_w18_d210_A Layer1_Int_2_5_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_2_5_V_V_din),
    .if_full_n(Layer1_Int_2_5_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_2_5_V_V_write),
    .if_dout(Layer1_Int_2_5_V_V_dout),
    .if_empty_n(Layer1_Int_2_5_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_5_V_V_read)
);

fifo_w18_d210_A Layer1_Int_2_6_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_2_6_V_V_din),
    .if_full_n(Layer1_Int_2_6_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_2_6_V_V_write),
    .if_dout(Layer1_Int_2_6_V_V_dout),
    .if_empty_n(Layer1_Int_2_6_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_6_V_V_read)
);

fifo_w18_d210_A Layer1_Int_2_7_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_2_7_V_V_din),
    .if_full_n(Layer1_Int_2_7_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_2_7_V_V_write),
    .if_dout(Layer1_Int_2_7_V_V_dout),
    .if_empty_n(Layer1_Int_2_7_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_7_V_V_read)
);

fifo_w18_d210_A Layer1_Int_2_8_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_2_8_V_V_din),
    .if_full_n(Layer1_Int_2_8_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_2_8_V_V_write),
    .if_dout(Layer1_Int_2_8_V_V_dout),
    .if_empty_n(Layer1_Int_2_8_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_8_V_V_read)
);

fifo_w18_d210_A Layer1_Int_2_9_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_2_9_V_V_din),
    .if_full_n(Layer1_Int_2_9_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_2_9_V_V_write),
    .if_dout(Layer1_Int_2_9_V_V_dout),
    .if_empty_n(Layer1_Int_2_9_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_2_9_V_V_read)
);

fifo_w18_d210_A Layer1_Int_3_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_3_0_V_V_din),
    .if_full_n(Layer1_Int_3_0_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_3_0_V_V_write),
    .if_dout(Layer1_Int_3_0_V_V_dout),
    .if_empty_n(Layer1_Int_3_0_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_0_V_V_read)
);

fifo_w18_d210_A Layer1_Int_3_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_3_1_V_V_din),
    .if_full_n(Layer1_Int_3_1_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_3_1_V_V_write),
    .if_dout(Layer1_Int_3_1_V_V_dout),
    .if_empty_n(Layer1_Int_3_1_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_1_V_V_read)
);

fifo_w18_d210_A Layer1_Int_3_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_3_2_V_V_din),
    .if_full_n(Layer1_Int_3_2_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_3_2_V_V_write),
    .if_dout(Layer1_Int_3_2_V_V_dout),
    .if_empty_n(Layer1_Int_3_2_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_2_V_V_read)
);

fifo_w18_d210_A Layer1_Int_3_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_3_3_V_V_din),
    .if_full_n(Layer1_Int_3_3_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_3_3_V_V_write),
    .if_dout(Layer1_Int_3_3_V_V_dout),
    .if_empty_n(Layer1_Int_3_3_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_3_V_V_read)
);

fifo_w18_d210_A Layer1_Int_3_4_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_3_4_V_V_din),
    .if_full_n(Layer1_Int_3_4_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_3_4_V_V_write),
    .if_dout(Layer1_Int_3_4_V_V_dout),
    .if_empty_n(Layer1_Int_3_4_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_4_V_V_read)
);

fifo_w18_d210_A Layer1_Int_3_5_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_3_5_V_V_din),
    .if_full_n(Layer1_Int_3_5_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_3_5_V_V_write),
    .if_dout(Layer1_Int_3_5_V_V_dout),
    .if_empty_n(Layer1_Int_3_5_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_5_V_V_read)
);

fifo_w18_d210_A Layer1_Int_3_6_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_3_6_V_V_din),
    .if_full_n(Layer1_Int_3_6_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_3_6_V_V_write),
    .if_dout(Layer1_Int_3_6_V_V_dout),
    .if_empty_n(Layer1_Int_3_6_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_6_V_V_read)
);

fifo_w18_d210_A Layer1_Int_3_7_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_3_7_V_V_din),
    .if_full_n(Layer1_Int_3_7_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_3_7_V_V_write),
    .if_dout(Layer1_Int_3_7_V_V_dout),
    .if_empty_n(Layer1_Int_3_7_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_7_V_V_read)
);

fifo_w18_d210_A Layer1_Int_3_8_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_3_8_V_V_din),
    .if_full_n(Layer1_Int_3_8_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_3_8_V_V_write),
    .if_dout(Layer1_Int_3_8_V_V_dout),
    .if_empty_n(Layer1_Int_3_8_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_8_V_V_read)
);

fifo_w18_d210_A Layer1_Int_3_9_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_3_9_V_V_din),
    .if_full_n(Layer1_Int_3_9_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_3_9_V_V_write),
    .if_dout(Layer1_Int_3_9_V_V_dout),
    .if_empty_n(Layer1_Int_3_9_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_3_9_V_V_read)
);

fifo_w18_d210_A Layer1_Int_4_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_4_0_V_V_din),
    .if_full_n(Layer1_Int_4_0_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_4_0_V_V_write),
    .if_dout(Layer1_Int_4_0_V_V_dout),
    .if_empty_n(Layer1_Int_4_0_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_0_V_V_read)
);

fifo_w18_d210_A Layer1_Int_4_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_4_1_V_V_din),
    .if_full_n(Layer1_Int_4_1_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_4_1_V_V_write),
    .if_dout(Layer1_Int_4_1_V_V_dout),
    .if_empty_n(Layer1_Int_4_1_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_1_V_V_read)
);

fifo_w18_d210_A Layer1_Int_4_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_4_2_V_V_din),
    .if_full_n(Layer1_Int_4_2_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_4_2_V_V_write),
    .if_dout(Layer1_Int_4_2_V_V_dout),
    .if_empty_n(Layer1_Int_4_2_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_2_V_V_read)
);

fifo_w18_d210_A Layer1_Int_4_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_4_3_V_V_din),
    .if_full_n(Layer1_Int_4_3_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_4_3_V_V_write),
    .if_dout(Layer1_Int_4_3_V_V_dout),
    .if_empty_n(Layer1_Int_4_3_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_3_V_V_read)
);

fifo_w18_d210_A Layer1_Int_4_4_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_4_4_V_V_din),
    .if_full_n(Layer1_Int_4_4_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_4_4_V_V_write),
    .if_dout(Layer1_Int_4_4_V_V_dout),
    .if_empty_n(Layer1_Int_4_4_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_4_V_V_read)
);

fifo_w18_d210_A Layer1_Int_4_5_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_4_5_V_V_din),
    .if_full_n(Layer1_Int_4_5_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_4_5_V_V_write),
    .if_dout(Layer1_Int_4_5_V_V_dout),
    .if_empty_n(Layer1_Int_4_5_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_5_V_V_read)
);

fifo_w18_d210_A Layer1_Int_4_6_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_4_6_V_V_din),
    .if_full_n(Layer1_Int_4_6_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_4_6_V_V_write),
    .if_dout(Layer1_Int_4_6_V_V_dout),
    .if_empty_n(Layer1_Int_4_6_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_6_V_V_read)
);

fifo_w18_d210_A Layer1_Int_4_7_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_4_7_V_V_din),
    .if_full_n(Layer1_Int_4_7_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_4_7_V_V_write),
    .if_dout(Layer1_Int_4_7_V_V_dout),
    .if_empty_n(Layer1_Int_4_7_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_7_V_V_read)
);

fifo_w18_d210_A Layer1_Int_4_8_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_4_8_V_V_din),
    .if_full_n(Layer1_Int_4_8_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_4_8_V_V_write),
    .if_dout(Layer1_Int_4_8_V_V_dout),
    .if_empty_n(Layer1_Int_4_8_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_8_V_V_read)
);

fifo_w18_d210_A Layer1_Int_4_9_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_4_9_V_V_din),
    .if_full_n(Layer1_Int_4_9_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_4_9_V_V_write),
    .if_dout(Layer1_Int_4_9_V_V_dout),
    .if_empty_n(Layer1_Int_4_9_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_4_9_V_V_read)
);

fifo_w18_d210_A Layer1_Int_5_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_5_0_V_V_din),
    .if_full_n(Layer1_Int_5_0_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_5_0_V_V_write),
    .if_dout(Layer1_Int_5_0_V_V_dout),
    .if_empty_n(Layer1_Int_5_0_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_0_V_V_read)
);

fifo_w18_d210_A Layer1_Int_5_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_5_1_V_V_din),
    .if_full_n(Layer1_Int_5_1_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_5_1_V_V_write),
    .if_dout(Layer1_Int_5_1_V_V_dout),
    .if_empty_n(Layer1_Int_5_1_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_1_V_V_read)
);

fifo_w18_d210_A Layer1_Int_5_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_5_2_V_V_din),
    .if_full_n(Layer1_Int_5_2_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_5_2_V_V_write),
    .if_dout(Layer1_Int_5_2_V_V_dout),
    .if_empty_n(Layer1_Int_5_2_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_2_V_V_read)
);

fifo_w18_d210_A Layer1_Int_5_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_5_3_V_V_din),
    .if_full_n(Layer1_Int_5_3_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_5_3_V_V_write),
    .if_dout(Layer1_Int_5_3_V_V_dout),
    .if_empty_n(Layer1_Int_5_3_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_3_V_V_read)
);

fifo_w18_d210_A Layer1_Int_5_4_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_5_4_V_V_din),
    .if_full_n(Layer1_Int_5_4_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_5_4_V_V_write),
    .if_dout(Layer1_Int_5_4_V_V_dout),
    .if_empty_n(Layer1_Int_5_4_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_4_V_V_read)
);

fifo_w18_d210_A Layer1_Int_5_5_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_5_5_V_V_din),
    .if_full_n(Layer1_Int_5_5_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_5_5_V_V_write),
    .if_dout(Layer1_Int_5_5_V_V_dout),
    .if_empty_n(Layer1_Int_5_5_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_5_V_V_read)
);

fifo_w18_d210_A Layer1_Int_5_6_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_5_6_V_V_din),
    .if_full_n(Layer1_Int_5_6_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_5_6_V_V_write),
    .if_dout(Layer1_Int_5_6_V_V_dout),
    .if_empty_n(Layer1_Int_5_6_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_6_V_V_read)
);

fifo_w18_d210_A Layer1_Int_5_7_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_5_7_V_V_din),
    .if_full_n(Layer1_Int_5_7_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_5_7_V_V_write),
    .if_dout(Layer1_Int_5_7_V_V_dout),
    .if_empty_n(Layer1_Int_5_7_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_7_V_V_read)
);

fifo_w18_d210_A Layer1_Int_5_8_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_5_8_V_V_din),
    .if_full_n(Layer1_Int_5_8_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_5_8_V_V_write),
    .if_dout(Layer1_Int_5_8_V_V_dout),
    .if_empty_n(Layer1_Int_5_8_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_8_V_V_read)
);

fifo_w18_d210_A Layer1_Int_5_9_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_5_9_V_V_din),
    .if_full_n(Layer1_Int_5_9_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_5_9_V_V_write),
    .if_dout(Layer1_Int_5_9_V_V_dout),
    .if_empty_n(Layer1_Int_5_9_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_5_9_V_V_read)
);

fifo_w18_d210_A Layer1_Int_6_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_6_0_V_V_din),
    .if_full_n(Layer1_Int_6_0_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_6_0_V_V_write),
    .if_dout(Layer1_Int_6_0_V_V_dout),
    .if_empty_n(Layer1_Int_6_0_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_0_V_V_read)
);

fifo_w18_d210_A Layer1_Int_6_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_6_1_V_V_din),
    .if_full_n(Layer1_Int_6_1_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_6_1_V_V_write),
    .if_dout(Layer1_Int_6_1_V_V_dout),
    .if_empty_n(Layer1_Int_6_1_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_1_V_V_read)
);

fifo_w18_d210_A Layer1_Int_6_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_6_2_V_V_din),
    .if_full_n(Layer1_Int_6_2_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_6_2_V_V_write),
    .if_dout(Layer1_Int_6_2_V_V_dout),
    .if_empty_n(Layer1_Int_6_2_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_2_V_V_read)
);

fifo_w18_d210_A Layer1_Int_6_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_6_3_V_V_din),
    .if_full_n(Layer1_Int_6_3_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_6_3_V_V_write),
    .if_dout(Layer1_Int_6_3_V_V_dout),
    .if_empty_n(Layer1_Int_6_3_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_3_V_V_read)
);

fifo_w18_d210_A Layer1_Int_6_4_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_6_4_V_V_din),
    .if_full_n(Layer1_Int_6_4_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_6_4_V_V_write),
    .if_dout(Layer1_Int_6_4_V_V_dout),
    .if_empty_n(Layer1_Int_6_4_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_4_V_V_read)
);

fifo_w18_d210_A Layer1_Int_6_5_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_6_5_V_V_din),
    .if_full_n(Layer1_Int_6_5_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_6_5_V_V_write),
    .if_dout(Layer1_Int_6_5_V_V_dout),
    .if_empty_n(Layer1_Int_6_5_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_5_V_V_read)
);

fifo_w18_d210_A Layer1_Int_6_6_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_6_6_V_V_din),
    .if_full_n(Layer1_Int_6_6_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_6_6_V_V_write),
    .if_dout(Layer1_Int_6_6_V_V_dout),
    .if_empty_n(Layer1_Int_6_6_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_6_V_V_read)
);

fifo_w18_d210_A Layer1_Int_6_7_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_6_7_V_V_din),
    .if_full_n(Layer1_Int_6_7_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_6_7_V_V_write),
    .if_dout(Layer1_Int_6_7_V_V_dout),
    .if_empty_n(Layer1_Int_6_7_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_7_V_V_read)
);

fifo_w18_d210_A Layer1_Int_6_8_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_6_8_V_V_din),
    .if_full_n(Layer1_Int_6_8_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_6_8_V_V_write),
    .if_dout(Layer1_Int_6_8_V_V_dout),
    .if_empty_n(Layer1_Int_6_8_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_8_V_V_read)
);

fifo_w18_d210_A Layer1_Int_6_9_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_6_9_V_V_din),
    .if_full_n(Layer1_Int_6_9_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_6_9_V_V_write),
    .if_dout(Layer1_Int_6_9_V_V_dout),
    .if_empty_n(Layer1_Int_6_9_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_6_9_V_V_read)
);

fifo_w18_d210_A Layer1_Int_7_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_7_0_V_V_din),
    .if_full_n(Layer1_Int_7_0_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_7_0_V_V_write),
    .if_dout(Layer1_Int_7_0_V_V_dout),
    .if_empty_n(Layer1_Int_7_0_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_0_V_V_read)
);

fifo_w18_d210_A Layer1_Int_7_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_7_1_V_V_din),
    .if_full_n(Layer1_Int_7_1_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_7_1_V_V_write),
    .if_dout(Layer1_Int_7_1_V_V_dout),
    .if_empty_n(Layer1_Int_7_1_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_1_V_V_read)
);

fifo_w18_d210_A Layer1_Int_7_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_7_2_V_V_din),
    .if_full_n(Layer1_Int_7_2_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_7_2_V_V_write),
    .if_dout(Layer1_Int_7_2_V_V_dout),
    .if_empty_n(Layer1_Int_7_2_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_2_V_V_read)
);

fifo_w18_d210_A Layer1_Int_7_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_7_3_V_V_din),
    .if_full_n(Layer1_Int_7_3_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_7_3_V_V_write),
    .if_dout(Layer1_Int_7_3_V_V_dout),
    .if_empty_n(Layer1_Int_7_3_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_3_V_V_read)
);

fifo_w18_d210_A Layer1_Int_7_4_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_7_4_V_V_din),
    .if_full_n(Layer1_Int_7_4_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_7_4_V_V_write),
    .if_dout(Layer1_Int_7_4_V_V_dout),
    .if_empty_n(Layer1_Int_7_4_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_4_V_V_read)
);

fifo_w18_d210_A Layer1_Int_7_5_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_7_5_V_V_din),
    .if_full_n(Layer1_Int_7_5_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_7_5_V_V_write),
    .if_dout(Layer1_Int_7_5_V_V_dout),
    .if_empty_n(Layer1_Int_7_5_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_5_V_V_read)
);

fifo_w18_d210_A Layer1_Int_7_6_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_7_6_V_V_din),
    .if_full_n(Layer1_Int_7_6_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_7_6_V_V_write),
    .if_dout(Layer1_Int_7_6_V_V_dout),
    .if_empty_n(Layer1_Int_7_6_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_6_V_V_read)
);

fifo_w18_d210_A Layer1_Int_7_7_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_7_7_V_V_din),
    .if_full_n(Layer1_Int_7_7_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_7_7_V_V_write),
    .if_dout(Layer1_Int_7_7_V_V_dout),
    .if_empty_n(Layer1_Int_7_7_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_7_V_V_read)
);

fifo_w18_d210_A Layer1_Int_7_8_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_7_8_V_V_din),
    .if_full_n(Layer1_Int_7_8_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_7_8_V_V_write),
    .if_dout(Layer1_Int_7_8_V_V_dout),
    .if_empty_n(Layer1_Int_7_8_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_8_V_V_read)
);

fifo_w18_d210_A Layer1_Int_7_9_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_7_9_V_V_din),
    .if_full_n(Layer1_Int_7_9_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_7_9_V_V_write),
    .if_dout(Layer1_Int_7_9_V_V_dout),
    .if_empty_n(Layer1_Int_7_9_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_7_9_V_V_read)
);

fifo_w18_d210_A Layer1_Int_8_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_8_0_V_V_din),
    .if_full_n(Layer1_Int_8_0_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_8_0_V_V_write),
    .if_dout(Layer1_Int_8_0_V_V_dout),
    .if_empty_n(Layer1_Int_8_0_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_0_V_V_read)
);

fifo_w18_d210_A Layer1_Int_8_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_8_1_V_V_din),
    .if_full_n(Layer1_Int_8_1_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_8_1_V_V_write),
    .if_dout(Layer1_Int_8_1_V_V_dout),
    .if_empty_n(Layer1_Int_8_1_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_1_V_V_read)
);

fifo_w18_d210_A Layer1_Int_8_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_8_2_V_V_din),
    .if_full_n(Layer1_Int_8_2_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_8_2_V_V_write),
    .if_dout(Layer1_Int_8_2_V_V_dout),
    .if_empty_n(Layer1_Int_8_2_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_2_V_V_read)
);

fifo_w18_d210_A Layer1_Int_8_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_8_3_V_V_din),
    .if_full_n(Layer1_Int_8_3_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_8_3_V_V_write),
    .if_dout(Layer1_Int_8_3_V_V_dout),
    .if_empty_n(Layer1_Int_8_3_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_3_V_V_read)
);

fifo_w18_d210_A Layer1_Int_8_4_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_8_4_V_V_din),
    .if_full_n(Layer1_Int_8_4_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_8_4_V_V_write),
    .if_dout(Layer1_Int_8_4_V_V_dout),
    .if_empty_n(Layer1_Int_8_4_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_4_V_V_read)
);

fifo_w18_d210_A Layer1_Int_8_5_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_8_5_V_V_din),
    .if_full_n(Layer1_Int_8_5_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_8_5_V_V_write),
    .if_dout(Layer1_Int_8_5_V_V_dout),
    .if_empty_n(Layer1_Int_8_5_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_5_V_V_read)
);

fifo_w18_d210_A Layer1_Int_8_6_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_8_6_V_V_din),
    .if_full_n(Layer1_Int_8_6_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_8_6_V_V_write),
    .if_dout(Layer1_Int_8_6_V_V_dout),
    .if_empty_n(Layer1_Int_8_6_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_6_V_V_read)
);

fifo_w18_d210_A Layer1_Int_8_7_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_8_7_V_V_din),
    .if_full_n(Layer1_Int_8_7_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_8_7_V_V_write),
    .if_dout(Layer1_Int_8_7_V_V_dout),
    .if_empty_n(Layer1_Int_8_7_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_7_V_V_read)
);

fifo_w18_d210_A Layer1_Int_8_8_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_8_8_V_V_din),
    .if_full_n(Layer1_Int_8_8_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_8_8_V_V_write),
    .if_dout(Layer1_Int_8_8_V_V_dout),
    .if_empty_n(Layer1_Int_8_8_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_8_V_V_read)
);

fifo_w18_d210_A Layer1_Int_8_9_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_8_9_V_V_din),
    .if_full_n(Layer1_Int_8_9_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_8_9_V_V_write),
    .if_dout(Layer1_Int_8_9_V_V_dout),
    .if_empty_n(Layer1_Int_8_9_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_8_9_V_V_read)
);

fifo_w18_d210_A Layer1_Int_9_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_9_0_V_V_din),
    .if_full_n(Layer1_Int_9_0_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_9_0_V_V_write),
    .if_dout(Layer1_Int_9_0_V_V_dout),
    .if_empty_n(Layer1_Int_9_0_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_0_V_V_read)
);

fifo_w18_d210_A Layer1_Int_9_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_9_1_V_V_din),
    .if_full_n(Layer1_Int_9_1_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_9_1_V_V_write),
    .if_dout(Layer1_Int_9_1_V_V_dout),
    .if_empty_n(Layer1_Int_9_1_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_1_V_V_read)
);

fifo_w18_d210_A Layer1_Int_9_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_9_2_V_V_din),
    .if_full_n(Layer1_Int_9_2_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_9_2_V_V_write),
    .if_dout(Layer1_Int_9_2_V_V_dout),
    .if_empty_n(Layer1_Int_9_2_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_2_V_V_read)
);

fifo_w18_d210_A Layer1_Int_9_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_9_3_V_V_din),
    .if_full_n(Layer1_Int_9_3_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_9_3_V_V_write),
    .if_dout(Layer1_Int_9_3_V_V_dout),
    .if_empty_n(Layer1_Int_9_3_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_3_V_V_read)
);

fifo_w18_d210_A Layer1_Int_9_4_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_9_4_V_V_din),
    .if_full_n(Layer1_Int_9_4_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_9_4_V_V_write),
    .if_dout(Layer1_Int_9_4_V_V_dout),
    .if_empty_n(Layer1_Int_9_4_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_4_V_V_read)
);

fifo_w18_d210_A Layer1_Int_9_5_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_9_5_V_V_din),
    .if_full_n(Layer1_Int_9_5_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_9_5_V_V_write),
    .if_dout(Layer1_Int_9_5_V_V_dout),
    .if_empty_n(Layer1_Int_9_5_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_5_V_V_read)
);

fifo_w18_d210_A Layer1_Int_9_6_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_9_6_V_V_din),
    .if_full_n(Layer1_Int_9_6_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_9_6_V_V_write),
    .if_dout(Layer1_Int_9_6_V_V_dout),
    .if_empty_n(Layer1_Int_9_6_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_6_V_V_read)
);

fifo_w18_d210_A Layer1_Int_9_7_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_9_7_V_V_din),
    .if_full_n(Layer1_Int_9_7_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_9_7_V_V_write),
    .if_dout(Layer1_Int_9_7_V_V_dout),
    .if_empty_n(Layer1_Int_9_7_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_7_V_V_read)
);

fifo_w18_d210_A Layer1_Int_9_8_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_9_8_V_V_din),
    .if_full_n(Layer1_Int_9_8_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_9_8_V_V_write),
    .if_dout(Layer1_Int_9_8_V_V_dout),
    .if_empty_n(Layer1_Int_9_8_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_8_V_V_read)
);

fifo_w18_d210_A Layer1_Int_9_9_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer12_Maxpool_read_U0_dst_9_9_V_V_din),
    .if_full_n(Layer1_Int_9_9_V_V_full_n),
    .if_write(Layer12_Maxpool_read_U0_dst_9_9_V_V_write),
    .if_dout(Layer1_Int_9_9_V_V_dout),
    .if_empty_n(Layer1_Int_9_9_V_V_empty_n),
    .if_read(CNN_1D_Loop_2_proc14_U0_Layer1_Int_9_9_V_V_read)
);

fifo_w18_d104_A Conv2_Inter_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_0_V_V_din),
    .if_full_n(Conv2_Inter_0_V_V_full_n),
    .if_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_0_V_V_write),
    .if_dout(Conv2_Inter_0_V_V_dout),
    .if_empty_n(Conv2_Inter_0_V_V_empty_n),
    .if_read(Layer23_Maxpool_read_U0_src_0_V_V_read)
);

fifo_w18_d104_A Conv2_Inter_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_1_V_V_din),
    .if_full_n(Conv2_Inter_1_V_V_full_n),
    .if_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_1_V_V_write),
    .if_dout(Conv2_Inter_1_V_V_dout),
    .if_empty_n(Conv2_Inter_1_V_V_empty_n),
    .if_read(Layer23_Maxpool_read_U0_src_1_V_V_read)
);

fifo_w18_d104_A Conv2_Inter_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_2_V_V_din),
    .if_full_n(Conv2_Inter_2_V_V_full_n),
    .if_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_2_V_V_write),
    .if_dout(Conv2_Inter_2_V_V_dout),
    .if_empty_n(Conv2_Inter_2_V_V_empty_n),
    .if_read(Layer23_Maxpool_read_U0_src_2_V_V_read)
);

fifo_w18_d104_A Conv2_Inter_3_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_3_V_V_din),
    .if_full_n(Conv2_Inter_3_V_V_full_n),
    .if_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_3_V_V_write),
    .if_dout(Conv2_Inter_3_V_V_dout),
    .if_empty_n(Conv2_Inter_3_V_V_empty_n),
    .if_read(Layer23_Maxpool_read_U0_src_3_V_V_read)
);

fifo_w18_d104_A Conv2_Inter_4_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_4_V_V_din),
    .if_full_n(Conv2_Inter_4_V_V_full_n),
    .if_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_4_V_V_write),
    .if_dout(Conv2_Inter_4_V_V_dout),
    .if_empty_n(Conv2_Inter_4_V_V_empty_n),
    .if_read(Layer23_Maxpool_read_U0_src_4_V_V_read)
);

fifo_w18_d104_A Conv2_Inter_5_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_5_V_V_din),
    .if_full_n(Conv2_Inter_5_V_V_full_n),
    .if_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_5_V_V_write),
    .if_dout(Conv2_Inter_5_V_V_dout),
    .if_empty_n(Conv2_Inter_5_V_V_empty_n),
    .if_read(Layer23_Maxpool_read_U0_src_5_V_V_read)
);

fifo_w18_d104_A Conv2_Inter_6_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_6_V_V_din),
    .if_full_n(Conv2_Inter_6_V_V_full_n),
    .if_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_6_V_V_write),
    .if_dout(Conv2_Inter_6_V_V_dout),
    .if_empty_n(Conv2_Inter_6_V_V_empty_n),
    .if_read(Layer23_Maxpool_read_U0_src_6_V_V_read)
);

fifo_w18_d104_A Conv2_Inter_7_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_7_V_V_din),
    .if_full_n(Conv2_Inter_7_V_V_full_n),
    .if_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_7_V_V_write),
    .if_dout(Conv2_Inter_7_V_V_dout),
    .if_empty_n(Conv2_Inter_7_V_V_empty_n),
    .if_read(Layer23_Maxpool_read_U0_src_7_V_V_read)
);

fifo_w18_d104_A Conv2_Inter_8_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_8_V_V_din),
    .if_full_n(Conv2_Inter_8_V_V_full_n),
    .if_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_8_V_V_write),
    .if_dout(Conv2_Inter_8_V_V_dout),
    .if_empty_n(Conv2_Inter_8_V_V_empty_n),
    .if_read(Layer23_Maxpool_read_U0_src_8_V_V_read)
);

fifo_w18_d104_A Conv2_Inter_9_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_9_V_V_din),
    .if_full_n(Conv2_Inter_9_V_V_full_n),
    .if_write(CNN_1D_Loop_2_proc14_U0_Conv2_Inter_9_V_V_write),
    .if_dout(Conv2_Inter_9_V_V_dout),
    .if_empty_n(Conv2_Inter_9_V_V_empty_n),
    .if_read(Layer23_Maxpool_read_U0_src_9_V_V_read)
);

fifo_w18_d104_A Layer2_Int_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Layer23_Maxpool_read_U0_dst_V_din),
    .if_full_n(Layer2_Int_V_full_n),
    .if_write(Layer23_Maxpool_read_U0_dst_V_write),
    .if_dout(Layer2_Int_V_dout),
    .if_empty_n(Layer2_Int_V_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_Layer2_Int_V_read)
);

fifo_w18_d5_A sum_0_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_0_V_out_out_din),
    .if_full_n(sum_0_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_0_V_out_out_write),
    .if_dout(sum_0_V_loc_c_dout),
    .if_empty_n(sum_0_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_0_V_loc_read)
);

fifo_w18_d5_A sum_1_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_1_V_out_out_din),
    .if_full_n(sum_1_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_1_V_out_out_write),
    .if_dout(sum_1_V_loc_c_dout),
    .if_empty_n(sum_1_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_1_V_loc_read)
);

fifo_w18_d5_A sum_2_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_2_V_out_out_din),
    .if_full_n(sum_2_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_2_V_out_out_write),
    .if_dout(sum_2_V_loc_c_dout),
    .if_empty_n(sum_2_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_2_V_loc_read)
);

fifo_w18_d5_A sum_3_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_3_V_out_out_din),
    .if_full_n(sum_3_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_3_V_out_out_write),
    .if_dout(sum_3_V_loc_c_dout),
    .if_empty_n(sum_3_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_3_V_loc_read)
);

fifo_w18_d5_A sum_4_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_4_V_out_out_din),
    .if_full_n(sum_4_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_4_V_out_out_write),
    .if_dout(sum_4_V_loc_c_dout),
    .if_empty_n(sum_4_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_4_V_loc_read)
);

fifo_w18_d5_A sum_5_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_5_V_out_out_din),
    .if_full_n(sum_5_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_5_V_out_out_write),
    .if_dout(sum_5_V_loc_c_dout),
    .if_empty_n(sum_5_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_5_V_loc_read)
);

fifo_w18_d5_A sum_6_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_6_V_out_out_din),
    .if_full_n(sum_6_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_6_V_out_out_write),
    .if_dout(sum_6_V_loc_c_dout),
    .if_empty_n(sum_6_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_6_V_loc_read)
);

fifo_w18_d5_A sum_7_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_7_V_out_out_din),
    .if_full_n(sum_7_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_7_V_out_out_write),
    .if_dout(sum_7_V_loc_c_dout),
    .if_empty_n(sum_7_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_7_V_loc_read)
);

fifo_w18_d5_A sum_8_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_8_V_out_out_din),
    .if_full_n(sum_8_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_8_V_out_out_write),
    .if_dout(sum_8_V_loc_c_dout),
    .if_empty_n(sum_8_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_8_V_loc_read)
);

fifo_w18_d5_A sum_9_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_9_V_out_out_din),
    .if_full_n(sum_9_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_9_V_out_out_write),
    .if_dout(sum_9_V_loc_c_dout),
    .if_empty_n(sum_9_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_9_V_loc_read)
);

fifo_w18_d5_A sum_10_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_10_V_out_out_din),
    .if_full_n(sum_10_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_10_V_out_out_write),
    .if_dout(sum_10_V_loc_c_dout),
    .if_empty_n(sum_10_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_10_V_loc_read)
);

fifo_w18_d5_A sum_11_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_11_V_out_out_din),
    .if_full_n(sum_11_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_11_V_out_out_write),
    .if_dout(sum_11_V_loc_c_dout),
    .if_empty_n(sum_11_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_11_V_loc_read)
);

fifo_w18_d5_A sum_12_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_12_V_out_out_din),
    .if_full_n(sum_12_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_12_V_out_out_write),
    .if_dout(sum_12_V_loc_c_dout),
    .if_empty_n(sum_12_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_12_V_loc_read)
);

fifo_w18_d5_A sum_13_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_13_V_out_out_din),
    .if_full_n(sum_13_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_13_V_out_out_write),
    .if_dout(sum_13_V_loc_c_dout),
    .if_empty_n(sum_13_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_13_V_loc_read)
);

fifo_w18_d5_A sum_14_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_14_V_out_out_din),
    .if_full_n(sum_14_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_14_V_out_out_write),
    .if_dout(sum_14_V_loc_c_dout),
    .if_empty_n(sum_14_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_14_V_loc_read)
);

fifo_w18_d5_A sum_15_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_15_V_out_out_din),
    .if_full_n(sum_15_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_15_V_out_out_write),
    .if_dout(sum_15_V_loc_c_dout),
    .if_empty_n(sum_15_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_15_V_loc_read)
);

fifo_w18_d5_A sum_16_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_16_V_out_out_din),
    .if_full_n(sum_16_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_16_V_out_out_write),
    .if_dout(sum_16_V_loc_c_dout),
    .if_empty_n(sum_16_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_16_V_loc_read)
);

fifo_w18_d5_A sum_17_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_17_V_out_out_din),
    .if_full_n(sum_17_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_17_V_out_out_write),
    .if_dout(sum_17_V_loc_c_dout),
    .if_empty_n(sum_17_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_17_V_loc_read)
);

fifo_w18_d5_A sum_18_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_18_V_out_out_din),
    .if_full_n(sum_18_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_18_V_out_out_write),
    .if_dout(sum_18_V_loc_c_dout),
    .if_empty_n(sum_18_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_18_V_loc_read)
);

fifo_w18_d5_A sum_19_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_19_V_out_out_din),
    .if_full_n(sum_19_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_19_V_out_out_write),
    .if_dout(sum_19_V_loc_c_dout),
    .if_empty_n(sum_19_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_19_V_loc_read)
);

fifo_w18_d5_A sum_20_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_20_V_out_out_din),
    .if_full_n(sum_20_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_20_V_out_out_write),
    .if_dout(sum_20_V_loc_c_dout),
    .if_empty_n(sum_20_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_20_V_loc_read)
);

fifo_w18_d5_A sum_21_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_21_V_out_out_din),
    .if_full_n(sum_21_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_21_V_out_out_write),
    .if_dout(sum_21_V_loc_c_dout),
    .if_empty_n(sum_21_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_21_V_loc_read)
);

fifo_w18_d5_A sum_22_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_22_V_out_out_din),
    .if_full_n(sum_22_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_22_V_out_out_write),
    .if_dout(sum_22_V_loc_c_dout),
    .if_empty_n(sum_22_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_22_V_loc_read)
);

fifo_w18_d5_A sum_23_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_23_V_out_out_din),
    .if_full_n(sum_23_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_23_V_out_out_write),
    .if_dout(sum_23_V_loc_c_dout),
    .if_empty_n(sum_23_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_23_V_loc_read)
);

fifo_w18_d5_A sum_24_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_24_V_out_out_din),
    .if_full_n(sum_24_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_24_V_out_out_write),
    .if_dout(sum_24_V_loc_c_dout),
    .if_empty_n(sum_24_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_24_V_loc_read)
);

fifo_w18_d5_A sum_25_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_25_V_out_out_din),
    .if_full_n(sum_25_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_25_V_out_out_write),
    .if_dout(sum_25_V_loc_c_dout),
    .if_empty_n(sum_25_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_25_V_loc_read)
);

fifo_w18_d5_A sum_26_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_26_V_out_out_din),
    .if_full_n(sum_26_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_26_V_out_out_write),
    .if_dout(sum_26_V_loc_c_dout),
    .if_empty_n(sum_26_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_26_V_loc_read)
);

fifo_w18_d5_A sum_27_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_27_V_out_out_din),
    .if_full_n(sum_27_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_27_V_out_out_write),
    .if_dout(sum_27_V_loc_c_dout),
    .if_empty_n(sum_27_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_27_V_loc_read)
);

fifo_w18_d5_A sum_28_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_28_V_out_out_din),
    .if_full_n(sum_28_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_28_V_out_out_write),
    .if_dout(sum_28_V_loc_c_dout),
    .if_empty_n(sum_28_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_28_V_loc_read)
);

fifo_w18_d5_A sum_29_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_29_V_out_out_din),
    .if_full_n(sum_29_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_29_V_out_out_write),
    .if_dout(sum_29_V_loc_c_dout),
    .if_empty_n(sum_29_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_29_V_loc_read)
);

fifo_w18_d5_A sum_30_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_30_V_out_out_din),
    .if_full_n(sum_30_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_30_V_out_out_write),
    .if_dout(sum_30_V_loc_c_dout),
    .if_empty_n(sum_30_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_30_V_loc_read)
);

fifo_w18_d5_A sum_31_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_31_V_out_out_din),
    .if_full_n(sum_31_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_31_V_out_out_write),
    .if_dout(sum_31_V_loc_c_dout),
    .if_empty_n(sum_31_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_31_V_loc_read)
);

fifo_w18_d5_A sum_32_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_32_V_out_out_din),
    .if_full_n(sum_32_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_32_V_out_out_write),
    .if_dout(sum_32_V_loc_c_dout),
    .if_empty_n(sum_32_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_32_V_loc_read)
);

fifo_w18_d5_A sum_33_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_33_V_out_out_din),
    .if_full_n(sum_33_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_33_V_out_out_write),
    .if_dout(sum_33_V_loc_c_dout),
    .if_empty_n(sum_33_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_33_V_loc_read)
);

fifo_w18_d5_A sum_34_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_34_V_out_out_din),
    .if_full_n(sum_34_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_34_V_out_out_write),
    .if_dout(sum_34_V_loc_c_dout),
    .if_empty_n(sum_34_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_34_V_loc_read)
);

fifo_w18_d5_A sum_35_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_35_V_out_out_din),
    .if_full_n(sum_35_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_35_V_out_out_write),
    .if_dout(sum_35_V_loc_c_dout),
    .if_empty_n(sum_35_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_35_V_loc_read)
);

fifo_w18_d5_A sum_36_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_36_V_out_out_din),
    .if_full_n(sum_36_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_36_V_out_out_write),
    .if_dout(sum_36_V_loc_c_dout),
    .if_empty_n(sum_36_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_36_V_loc_read)
);

fifo_w18_d5_A sum_37_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_37_V_out_out_din),
    .if_full_n(sum_37_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_37_V_out_out_write),
    .if_dout(sum_37_V_loc_c_dout),
    .if_empty_n(sum_37_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_37_V_loc_read)
);

fifo_w18_d5_A sum_38_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_38_V_out_out_din),
    .if_full_n(sum_38_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_38_V_out_out_write),
    .if_dout(sum_38_V_loc_c_dout),
    .if_empty_n(sum_38_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_38_V_loc_read)
);

fifo_w18_d5_A sum_39_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_39_V_out_out_din),
    .if_full_n(sum_39_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_39_V_out_out_write),
    .if_dout(sum_39_V_loc_c_dout),
    .if_empty_n(sum_39_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_39_V_loc_read)
);

fifo_w18_d5_A sum_40_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_40_V_out_out_din),
    .if_full_n(sum_40_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_40_V_out_out_write),
    .if_dout(sum_40_V_loc_c_dout),
    .if_empty_n(sum_40_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_40_V_loc_read)
);

fifo_w18_d5_A sum_41_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_41_V_out_out_din),
    .if_full_n(sum_41_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_41_V_out_out_write),
    .if_dout(sum_41_V_loc_c_dout),
    .if_empty_n(sum_41_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_41_V_loc_read)
);

fifo_w18_d5_A sum_42_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_42_V_out_out_din),
    .if_full_n(sum_42_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_42_V_out_out_write),
    .if_dout(sum_42_V_loc_c_dout),
    .if_empty_n(sum_42_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_42_V_loc_read)
);

fifo_w18_d5_A sum_43_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_43_V_out_out_din),
    .if_full_n(sum_43_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_43_V_out_out_write),
    .if_dout(sum_43_V_loc_c_dout),
    .if_empty_n(sum_43_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_43_V_loc_read)
);

fifo_w18_d5_A sum_44_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_44_V_out_out_din),
    .if_full_n(sum_44_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_44_V_out_out_write),
    .if_dout(sum_44_V_loc_c_dout),
    .if_empty_n(sum_44_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_44_V_loc_read)
);

fifo_w18_d5_A sum_45_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_45_V_out_out_din),
    .if_full_n(sum_45_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_45_V_out_out_write),
    .if_dout(sum_45_V_loc_c_dout),
    .if_empty_n(sum_45_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_45_V_loc_read)
);

fifo_w18_d5_A sum_46_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_46_V_out_out_din),
    .if_full_n(sum_46_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_46_V_out_out_write),
    .if_dout(sum_46_V_loc_c_dout),
    .if_empty_n(sum_46_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_46_V_loc_read)
);

fifo_w18_d5_A sum_47_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_47_V_out_out_din),
    .if_full_n(sum_47_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_47_V_out_out_write),
    .if_dout(sum_47_V_loc_c_dout),
    .if_empty_n(sum_47_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_47_V_loc_read)
);

fifo_w18_d5_A sum_48_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_48_V_out_out_din),
    .if_full_n(sum_48_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_48_V_out_out_write),
    .if_dout(sum_48_V_loc_c_dout),
    .if_empty_n(sum_48_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_48_V_loc_read)
);

fifo_w18_d5_A sum_49_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_49_V_out_out_din),
    .if_full_n(sum_49_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_49_V_out_out_write),
    .if_dout(sum_49_V_loc_c_dout),
    .if_empty_n(sum_49_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_49_V_loc_read)
);

fifo_w18_d5_A sum_50_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_50_V_out_out_din),
    .if_full_n(sum_50_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_50_V_out_out_write),
    .if_dout(sum_50_V_loc_c_dout),
    .if_empty_n(sum_50_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_50_V_loc_read)
);

fifo_w18_d5_A sum_51_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_51_V_out_out_din),
    .if_full_n(sum_51_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_51_V_out_out_write),
    .if_dout(sum_51_V_loc_c_dout),
    .if_empty_n(sum_51_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_51_V_loc_read)
);

fifo_w18_d5_A sum_52_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_52_V_out_out_din),
    .if_full_n(sum_52_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_52_V_out_out_write),
    .if_dout(sum_52_V_loc_c_dout),
    .if_empty_n(sum_52_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_52_V_loc_read)
);

fifo_w18_d5_A sum_53_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_53_V_out_out_din),
    .if_full_n(sum_53_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_53_V_out_out_write),
    .if_dout(sum_53_V_loc_c_dout),
    .if_empty_n(sum_53_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_53_V_loc_read)
);

fifo_w18_d5_A sum_54_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_54_V_out_out_din),
    .if_full_n(sum_54_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_54_V_out_out_write),
    .if_dout(sum_54_V_loc_c_dout),
    .if_empty_n(sum_54_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_54_V_loc_read)
);

fifo_w18_d5_A sum_55_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_55_V_out_out_din),
    .if_full_n(sum_55_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_55_V_out_out_write),
    .if_dout(sum_55_V_loc_c_dout),
    .if_empty_n(sum_55_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_55_V_loc_read)
);

fifo_w18_d5_A sum_56_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_56_V_out_out_din),
    .if_full_n(sum_56_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_56_V_out_out_write),
    .if_dout(sum_56_V_loc_c_dout),
    .if_empty_n(sum_56_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_56_V_loc_read)
);

fifo_w18_d5_A sum_57_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_57_V_out_out_din),
    .if_full_n(sum_57_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_57_V_out_out_write),
    .if_dout(sum_57_V_loc_c_dout),
    .if_empty_n(sum_57_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_57_V_loc_read)
);

fifo_w18_d5_A sum_58_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_58_V_out_out_din),
    .if_full_n(sum_58_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_58_V_out_out_write),
    .if_dout(sum_58_V_loc_c_dout),
    .if_empty_n(sum_58_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_58_V_loc_read)
);

fifo_w18_d5_A sum_59_V_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Block_Layer2_U0_sum_59_V_out_out_din),
    .if_full_n(sum_59_V_loc_c_full_n),
    .if_write(CNN_1D_Block_Layer2_U0_sum_59_V_out_out_write),
    .if_dout(sum_59_V_loc_c_dout),
    .if_empty_n(sum_59_V_loc_c_empty_n),
    .if_read(CNN_1D_Loop_Loop_Mul_U0_sum_59_V_loc_read)
);

fifo_w18_d2_A sum_V_59_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_0),
    .if_full_n(sum_V_59_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_59_loc_channel),
    .if_dout(sum_V_59_loc_channel_dout),
    .if_empty_n(sum_V_59_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_58_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_1),
    .if_full_n(sum_V_58_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_58_loc_channel),
    .if_dout(sum_V_58_loc_channel_dout),
    .if_empty_n(sum_V_58_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_57_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_2),
    .if_full_n(sum_V_57_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_57_loc_channel),
    .if_dout(sum_V_57_loc_channel_dout),
    .if_empty_n(sum_V_57_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_56_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_3),
    .if_full_n(sum_V_56_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_56_loc_channel),
    .if_dout(sum_V_56_loc_channel_dout),
    .if_empty_n(sum_V_56_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_55_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_4),
    .if_full_n(sum_V_55_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_55_loc_channel),
    .if_dout(sum_V_55_loc_channel_dout),
    .if_empty_n(sum_V_55_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_54_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_5),
    .if_full_n(sum_V_54_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_54_loc_channel),
    .if_dout(sum_V_54_loc_channel_dout),
    .if_empty_n(sum_V_54_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_53_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_6),
    .if_full_n(sum_V_53_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_53_loc_channel),
    .if_dout(sum_V_53_loc_channel_dout),
    .if_empty_n(sum_V_53_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_52_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_7),
    .if_full_n(sum_V_52_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_52_loc_channel),
    .if_dout(sum_V_52_loc_channel_dout),
    .if_empty_n(sum_V_52_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_51_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_8),
    .if_full_n(sum_V_51_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_51_loc_channel),
    .if_dout(sum_V_51_loc_channel_dout),
    .if_empty_n(sum_V_51_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_50_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_9),
    .if_full_n(sum_V_50_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_50_loc_channel),
    .if_dout(sum_V_50_loc_channel_dout),
    .if_empty_n(sum_V_50_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_49_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_10),
    .if_full_n(sum_V_49_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_49_loc_channel),
    .if_dout(sum_V_49_loc_channel_dout),
    .if_empty_n(sum_V_49_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_48_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_11),
    .if_full_n(sum_V_48_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_48_loc_channel),
    .if_dout(sum_V_48_loc_channel_dout),
    .if_empty_n(sum_V_48_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_47_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_12),
    .if_full_n(sum_V_47_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_47_loc_channel),
    .if_dout(sum_V_47_loc_channel_dout),
    .if_empty_n(sum_V_47_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_46_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_13),
    .if_full_n(sum_V_46_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_46_loc_channel),
    .if_dout(sum_V_46_loc_channel_dout),
    .if_empty_n(sum_V_46_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_45_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_14),
    .if_full_n(sum_V_45_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_45_loc_channel),
    .if_dout(sum_V_45_loc_channel_dout),
    .if_empty_n(sum_V_45_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_44_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_15),
    .if_full_n(sum_V_44_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_44_loc_channel),
    .if_dout(sum_V_44_loc_channel_dout),
    .if_empty_n(sum_V_44_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_43_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_16),
    .if_full_n(sum_V_43_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_43_loc_channel),
    .if_dout(sum_V_43_loc_channel_dout),
    .if_empty_n(sum_V_43_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_42_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_17),
    .if_full_n(sum_V_42_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_42_loc_channel),
    .if_dout(sum_V_42_loc_channel_dout),
    .if_empty_n(sum_V_42_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_41_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_18),
    .if_full_n(sum_V_41_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_41_loc_channel),
    .if_dout(sum_V_41_loc_channel_dout),
    .if_empty_n(sum_V_41_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_40_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_19),
    .if_full_n(sum_V_40_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_40_loc_channel),
    .if_dout(sum_V_40_loc_channel_dout),
    .if_empty_n(sum_V_40_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_39_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_20),
    .if_full_n(sum_V_39_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_39_loc_channel),
    .if_dout(sum_V_39_loc_channel_dout),
    .if_empty_n(sum_V_39_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_38_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_21),
    .if_full_n(sum_V_38_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_38_loc_channel),
    .if_dout(sum_V_38_loc_channel_dout),
    .if_empty_n(sum_V_38_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_37_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_22),
    .if_full_n(sum_V_37_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_37_loc_channel),
    .if_dout(sum_V_37_loc_channel_dout),
    .if_empty_n(sum_V_37_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_36_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_23),
    .if_full_n(sum_V_36_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_36_loc_channel),
    .if_dout(sum_V_36_loc_channel_dout),
    .if_empty_n(sum_V_36_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_35_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_24),
    .if_full_n(sum_V_35_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_35_loc_channel),
    .if_dout(sum_V_35_loc_channel_dout),
    .if_empty_n(sum_V_35_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_34_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_25),
    .if_full_n(sum_V_34_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_34_loc_channel),
    .if_dout(sum_V_34_loc_channel_dout),
    .if_empty_n(sum_V_34_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_33_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_26),
    .if_full_n(sum_V_33_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_33_loc_channel),
    .if_dout(sum_V_33_loc_channel_dout),
    .if_empty_n(sum_V_33_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_32_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_27),
    .if_full_n(sum_V_32_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_32_loc_channel),
    .if_dout(sum_V_32_loc_channel_dout),
    .if_empty_n(sum_V_32_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_31_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_28),
    .if_full_n(sum_V_31_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_31_loc_channel),
    .if_dout(sum_V_31_loc_channel_dout),
    .if_empty_n(sum_V_31_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_30_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_29),
    .if_full_n(sum_V_30_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_30_loc_channel),
    .if_dout(sum_V_30_loc_channel_dout),
    .if_empty_n(sum_V_30_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_29_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_30),
    .if_full_n(sum_V_29_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_29_loc_channel),
    .if_dout(sum_V_29_loc_channel_dout),
    .if_empty_n(sum_V_29_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_28_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_31),
    .if_full_n(sum_V_28_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_28_loc_channel),
    .if_dout(sum_V_28_loc_channel_dout),
    .if_empty_n(sum_V_28_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_27_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_32),
    .if_full_n(sum_V_27_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_27_loc_channel),
    .if_dout(sum_V_27_loc_channel_dout),
    .if_empty_n(sum_V_27_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_26_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_33),
    .if_full_n(sum_V_26_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_26_loc_channel),
    .if_dout(sum_V_26_loc_channel_dout),
    .if_empty_n(sum_V_26_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_25_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_34),
    .if_full_n(sum_V_25_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_25_loc_channel),
    .if_dout(sum_V_25_loc_channel_dout),
    .if_empty_n(sum_V_25_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_24_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_35),
    .if_full_n(sum_V_24_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_24_loc_channel),
    .if_dout(sum_V_24_loc_channel_dout),
    .if_empty_n(sum_V_24_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_23_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_36),
    .if_full_n(sum_V_23_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_23_loc_channel),
    .if_dout(sum_V_23_loc_channel_dout),
    .if_empty_n(sum_V_23_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_22_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_37),
    .if_full_n(sum_V_22_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_22_loc_channel),
    .if_dout(sum_V_22_loc_channel_dout),
    .if_empty_n(sum_V_22_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_21_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_38),
    .if_full_n(sum_V_21_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_21_loc_channel),
    .if_dout(sum_V_21_loc_channel_dout),
    .if_empty_n(sum_V_21_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_20_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_39),
    .if_full_n(sum_V_20_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_20_loc_channel),
    .if_dout(sum_V_20_loc_channel_dout),
    .if_empty_n(sum_V_20_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_19_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_40),
    .if_full_n(sum_V_19_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_19_loc_channel),
    .if_dout(sum_V_19_loc_channel_dout),
    .if_empty_n(sum_V_19_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_18_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_41),
    .if_full_n(sum_V_18_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_18_loc_channel),
    .if_dout(sum_V_18_loc_channel_dout),
    .if_empty_n(sum_V_18_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_17_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_42),
    .if_full_n(sum_V_17_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_17_loc_channel),
    .if_dout(sum_V_17_loc_channel_dout),
    .if_empty_n(sum_V_17_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_16_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_43),
    .if_full_n(sum_V_16_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_16_loc_channel),
    .if_dout(sum_V_16_loc_channel_dout),
    .if_empty_n(sum_V_16_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_15_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_44),
    .if_full_n(sum_V_15_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_15_loc_channel),
    .if_dout(sum_V_15_loc_channel_dout),
    .if_empty_n(sum_V_15_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_14_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_45),
    .if_full_n(sum_V_14_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_14_loc_channel),
    .if_dout(sum_V_14_loc_channel_dout),
    .if_empty_n(sum_V_14_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_13_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_46),
    .if_full_n(sum_V_13_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_13_loc_channel),
    .if_dout(sum_V_13_loc_channel_dout),
    .if_empty_n(sum_V_13_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_12_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_47),
    .if_full_n(sum_V_12_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_12_loc_channel),
    .if_dout(sum_V_12_loc_channel_dout),
    .if_empty_n(sum_V_12_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_11_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_48),
    .if_full_n(sum_V_11_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_11_loc_channel),
    .if_dout(sum_V_11_loc_channel_dout),
    .if_empty_n(sum_V_11_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_10_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_49),
    .if_full_n(sum_V_10_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_10_loc_channel),
    .if_dout(sum_V_10_loc_channel_dout),
    .if_empty_n(sum_V_10_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_9_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_50),
    .if_full_n(sum_V_9_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_9_loc_channel),
    .if_dout(sum_V_9_loc_channel_dout),
    .if_empty_n(sum_V_9_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_8_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_51),
    .if_full_n(sum_V_8_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_8_loc_channel),
    .if_dout(sum_V_8_loc_channel_dout),
    .if_empty_n(sum_V_8_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_7_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_52),
    .if_full_n(sum_V_7_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_7_loc_channel),
    .if_dout(sum_V_7_loc_channel_dout),
    .if_empty_n(sum_V_7_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_6_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_53),
    .if_full_n(sum_V_6_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_6_loc_channel),
    .if_dout(sum_V_6_loc_channel_dout),
    .if_empty_n(sum_V_6_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_5_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_54),
    .if_full_n(sum_V_5_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_5_loc_channel),
    .if_dout(sum_V_5_loc_channel_dout),
    .if_empty_n(sum_V_5_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_4_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_55),
    .if_full_n(sum_V_4_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_4_loc_channel),
    .if_dout(sum_V_4_loc_channel_dout),
    .if_empty_n(sum_V_4_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_3_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_56),
    .if_full_n(sum_V_3_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_3_loc_channel),
    .if_dout(sum_V_3_loc_channel_dout),
    .if_empty_n(sum_V_3_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_2_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_57),
    .if_full_n(sum_V_2_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_2_loc_channel),
    .if_dout(sum_V_2_loc_channel_dout),
    .if_empty_n(sum_V_2_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_1_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_58),
    .if_full_n(sum_V_1_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_1_loc_channel),
    .if_dout(sum_V_1_loc_channel_dout),
    .if_empty_n(sum_V_1_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w18_d2_A sum_V_0_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_59),
    .if_full_n(sum_V_0_loc_channel_full_n),
    .if_write(ap_channel_done_sum_V_0_loc_channel),
    .if_dout(sum_V_0_loc_channel_dout),
    .if_empty_n(sum_V_0_loc_channel_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_0_cast_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_60),
    .if_full_n(sum_V_0_cast_loc_cha_full_n),
    .if_write(ap_channel_done_sum_V_0_cast_loc_cha),
    .if_dout(sum_V_0_cast_loc_cha_dout),
    .if_empty_n(sum_V_0_cast_loc_cha_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_1_cast_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_61),
    .if_full_n(sum_V_1_cast_loc_cha_full_n),
    .if_write(ap_channel_done_sum_V_1_cast_loc_cha),
    .if_dout(sum_V_1_cast_loc_cha_dout),
    .if_empty_n(sum_V_1_cast_loc_cha_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_2_cast_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_62),
    .if_full_n(sum_V_2_cast_loc_cha_full_n),
    .if_write(ap_channel_done_sum_V_2_cast_loc_cha),
    .if_dout(sum_V_2_cast_loc_cha_dout),
    .if_empty_n(sum_V_2_cast_loc_cha_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_3_cast_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_63),
    .if_full_n(sum_V_3_cast_loc_cha_full_n),
    .if_write(ap_channel_done_sum_V_3_cast_loc_cha),
    .if_dout(sum_V_3_cast_loc_cha_dout),
    .if_empty_n(sum_V_3_cast_loc_cha_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_4_cast_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_64),
    .if_full_n(sum_V_4_cast_loc_cha_full_n),
    .if_write(ap_channel_done_sum_V_4_cast_loc_cha),
    .if_dout(sum_V_4_cast_loc_cha_dout),
    .if_empty_n(sum_V_4_cast_loc_cha_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_5_cast_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_65),
    .if_full_n(sum_V_5_cast_loc_cha_full_n),
    .if_write(ap_channel_done_sum_V_5_cast_loc_cha),
    .if_dout(sum_V_5_cast_loc_cha_dout),
    .if_empty_n(sum_V_5_cast_loc_cha_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_6_cast_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_66),
    .if_full_n(sum_V_6_cast_loc_cha_full_n),
    .if_write(ap_channel_done_sum_V_6_cast_loc_cha),
    .if_dout(sum_V_6_cast_loc_cha_dout),
    .if_empty_n(sum_V_6_cast_loc_cha_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_7_cast_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_67),
    .if_full_n(sum_V_7_cast_loc_cha_full_n),
    .if_write(ap_channel_done_sum_V_7_cast_loc_cha),
    .if_dout(sum_V_7_cast_loc_cha_dout),
    .if_empty_n(sum_V_7_cast_loc_cha_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_8_cast_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_68),
    .if_full_n(sum_V_8_cast_loc_cha_full_n),
    .if_write(ap_channel_done_sum_V_8_cast_loc_cha),
    .if_dout(sum_V_8_cast_loc_cha_dout),
    .if_empty_n(sum_V_8_cast_loc_cha_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_9_cast_loc_cha_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_69),
    .if_full_n(sum_V_9_cast_loc_cha_full_n),
    .if_write(ap_channel_done_sum_V_9_cast_loc_cha),
    .if_dout(sum_V_9_cast_loc_cha_dout),
    .if_empty_n(sum_V_9_cast_loc_cha_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_10_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_70),
    .if_full_n(sum_V_10_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_10_cast_loc_ch),
    .if_dout(sum_V_10_cast_loc_ch_dout),
    .if_empty_n(sum_V_10_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_11_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_71),
    .if_full_n(sum_V_11_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_11_cast_loc_ch),
    .if_dout(sum_V_11_cast_loc_ch_dout),
    .if_empty_n(sum_V_11_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_12_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_72),
    .if_full_n(sum_V_12_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_12_cast_loc_ch),
    .if_dout(sum_V_12_cast_loc_ch_dout),
    .if_empty_n(sum_V_12_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_13_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_73),
    .if_full_n(sum_V_13_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_13_cast_loc_ch),
    .if_dout(sum_V_13_cast_loc_ch_dout),
    .if_empty_n(sum_V_13_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_14_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_74),
    .if_full_n(sum_V_14_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_14_cast_loc_ch),
    .if_dout(sum_V_14_cast_loc_ch_dout),
    .if_empty_n(sum_V_14_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_15_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_75),
    .if_full_n(sum_V_15_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_15_cast_loc_ch),
    .if_dout(sum_V_15_cast_loc_ch_dout),
    .if_empty_n(sum_V_15_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_16_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_76),
    .if_full_n(sum_V_16_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_16_cast_loc_ch),
    .if_dout(sum_V_16_cast_loc_ch_dout),
    .if_empty_n(sum_V_16_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_17_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_77),
    .if_full_n(sum_V_17_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_17_cast_loc_ch),
    .if_dout(sum_V_17_cast_loc_ch_dout),
    .if_empty_n(sum_V_17_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_18_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_78),
    .if_full_n(sum_V_18_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_18_cast_loc_ch),
    .if_dout(sum_V_18_cast_loc_ch_dout),
    .if_empty_n(sum_V_18_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_19_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_79),
    .if_full_n(sum_V_19_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_19_cast_loc_ch),
    .if_dout(sum_V_19_cast_loc_ch_dout),
    .if_empty_n(sum_V_19_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_20_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_80),
    .if_full_n(sum_V_20_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_20_cast_loc_ch),
    .if_dout(sum_V_20_cast_loc_ch_dout),
    .if_empty_n(sum_V_20_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_21_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_81),
    .if_full_n(sum_V_21_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_21_cast_loc_ch),
    .if_dout(sum_V_21_cast_loc_ch_dout),
    .if_empty_n(sum_V_21_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_22_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_82),
    .if_full_n(sum_V_22_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_22_cast_loc_ch),
    .if_dout(sum_V_22_cast_loc_ch_dout),
    .if_empty_n(sum_V_22_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_23_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_83),
    .if_full_n(sum_V_23_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_23_cast_loc_ch),
    .if_dout(sum_V_23_cast_loc_ch_dout),
    .if_empty_n(sum_V_23_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_24_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_84),
    .if_full_n(sum_V_24_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_24_cast_loc_ch),
    .if_dout(sum_V_24_cast_loc_ch_dout),
    .if_empty_n(sum_V_24_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_25_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_85),
    .if_full_n(sum_V_25_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_25_cast_loc_ch),
    .if_dout(sum_V_25_cast_loc_ch_dout),
    .if_empty_n(sum_V_25_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_26_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_86),
    .if_full_n(sum_V_26_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_26_cast_loc_ch),
    .if_dout(sum_V_26_cast_loc_ch_dout),
    .if_empty_n(sum_V_26_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_27_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_87),
    .if_full_n(sum_V_27_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_27_cast_loc_ch),
    .if_dout(sum_V_27_cast_loc_ch_dout),
    .if_empty_n(sum_V_27_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_28_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_88),
    .if_full_n(sum_V_28_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_28_cast_loc_ch),
    .if_dout(sum_V_28_cast_loc_ch_dout),
    .if_empty_n(sum_V_28_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_29_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_89),
    .if_full_n(sum_V_29_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_29_cast_loc_ch),
    .if_dout(sum_V_29_cast_loc_ch_dout),
    .if_empty_n(sum_V_29_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_30_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_90),
    .if_full_n(sum_V_30_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_30_cast_loc_ch),
    .if_dout(sum_V_30_cast_loc_ch_dout),
    .if_empty_n(sum_V_30_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_31_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_91),
    .if_full_n(sum_V_31_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_31_cast_loc_ch),
    .if_dout(sum_V_31_cast_loc_ch_dout),
    .if_empty_n(sum_V_31_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_32_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_92),
    .if_full_n(sum_V_32_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_32_cast_loc_ch),
    .if_dout(sum_V_32_cast_loc_ch_dout),
    .if_empty_n(sum_V_32_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_33_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_93),
    .if_full_n(sum_V_33_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_33_cast_loc_ch),
    .if_dout(sum_V_33_cast_loc_ch_dout),
    .if_empty_n(sum_V_33_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_34_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_94),
    .if_full_n(sum_V_34_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_34_cast_loc_ch),
    .if_dout(sum_V_34_cast_loc_ch_dout),
    .if_empty_n(sum_V_34_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_35_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_95),
    .if_full_n(sum_V_35_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_35_cast_loc_ch),
    .if_dout(sum_V_35_cast_loc_ch_dout),
    .if_empty_n(sum_V_35_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_36_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_96),
    .if_full_n(sum_V_36_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_36_cast_loc_ch),
    .if_dout(sum_V_36_cast_loc_ch_dout),
    .if_empty_n(sum_V_36_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_37_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_97),
    .if_full_n(sum_V_37_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_37_cast_loc_ch),
    .if_dout(sum_V_37_cast_loc_ch_dout),
    .if_empty_n(sum_V_37_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_38_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_98),
    .if_full_n(sum_V_38_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_38_cast_loc_ch),
    .if_dout(sum_V_38_cast_loc_ch_dout),
    .if_empty_n(sum_V_38_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_39_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_99),
    .if_full_n(sum_V_39_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_39_cast_loc_ch),
    .if_dout(sum_V_39_cast_loc_ch_dout),
    .if_empty_n(sum_V_39_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_40_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_100),
    .if_full_n(sum_V_40_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_40_cast_loc_ch),
    .if_dout(sum_V_40_cast_loc_ch_dout),
    .if_empty_n(sum_V_40_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_41_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_101),
    .if_full_n(sum_V_41_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_41_cast_loc_ch),
    .if_dout(sum_V_41_cast_loc_ch_dout),
    .if_empty_n(sum_V_41_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_42_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_102),
    .if_full_n(sum_V_42_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_42_cast_loc_ch),
    .if_dout(sum_V_42_cast_loc_ch_dout),
    .if_empty_n(sum_V_42_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_43_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_103),
    .if_full_n(sum_V_43_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_43_cast_loc_ch),
    .if_dout(sum_V_43_cast_loc_ch_dout),
    .if_empty_n(sum_V_43_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_44_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_104),
    .if_full_n(sum_V_44_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_44_cast_loc_ch),
    .if_dout(sum_V_44_cast_loc_ch_dout),
    .if_empty_n(sum_V_44_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_45_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_105),
    .if_full_n(sum_V_45_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_45_cast_loc_ch),
    .if_dout(sum_V_45_cast_loc_ch_dout),
    .if_empty_n(sum_V_45_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_46_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_106),
    .if_full_n(sum_V_46_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_46_cast_loc_ch),
    .if_dout(sum_V_46_cast_loc_ch_dout),
    .if_empty_n(sum_V_46_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_47_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_107),
    .if_full_n(sum_V_47_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_47_cast_loc_ch),
    .if_dout(sum_V_47_cast_loc_ch_dout),
    .if_empty_n(sum_V_47_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_48_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_108),
    .if_full_n(sum_V_48_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_48_cast_loc_ch),
    .if_dout(sum_V_48_cast_loc_ch_dout),
    .if_empty_n(sum_V_48_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_49_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_109),
    .if_full_n(sum_V_49_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_49_cast_loc_ch),
    .if_dout(sum_V_49_cast_loc_ch_dout),
    .if_empty_n(sum_V_49_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_50_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_110),
    .if_full_n(sum_V_50_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_50_cast_loc_ch),
    .if_dout(sum_V_50_cast_loc_ch_dout),
    .if_empty_n(sum_V_50_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_51_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_111),
    .if_full_n(sum_V_51_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_51_cast_loc_ch),
    .if_dout(sum_V_51_cast_loc_ch_dout),
    .if_empty_n(sum_V_51_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_52_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_112),
    .if_full_n(sum_V_52_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_52_cast_loc_ch),
    .if_dout(sum_V_52_cast_loc_ch_dout),
    .if_empty_n(sum_V_52_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_53_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_113),
    .if_full_n(sum_V_53_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_53_cast_loc_ch),
    .if_dout(sum_V_53_cast_loc_ch_dout),
    .if_empty_n(sum_V_53_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_54_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_114),
    .if_full_n(sum_V_54_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_54_cast_loc_ch),
    .if_dout(sum_V_54_cast_loc_ch_dout),
    .if_empty_n(sum_V_54_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_55_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_115),
    .if_full_n(sum_V_55_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_55_cast_loc_ch),
    .if_dout(sum_V_55_cast_loc_ch_dout),
    .if_empty_n(sum_V_55_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_56_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_116),
    .if_full_n(sum_V_56_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_56_cast_loc_ch),
    .if_dout(sum_V_56_cast_loc_ch_dout),
    .if_empty_n(sum_V_56_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_57_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_117),
    .if_full_n(sum_V_57_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_57_cast_loc_ch),
    .if_dout(sum_V_57_cast_loc_ch_dout),
    .if_empty_n(sum_V_57_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_58_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_118),
    .if_full_n(sum_V_58_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_58_cast_loc_ch),
    .if_dout(sum_V_58_cast_loc_ch_dout),
    .if_empty_n(sum_V_58_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

fifo_w17_d2_A sum_V_59_cast_loc_ch_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(CNN_1D_Loop_Loop_Mul_U0_ap_return_119),
    .if_full_n(sum_V_59_cast_loc_ch_full_n),
    .if_write(ap_channel_done_sum_V_59_cast_loc_ch),
    .if_dout(sum_V_59_cast_loc_ch_dout),
    .if_empty_n(sum_V_59_cast_loc_ch_empty_n),
    .if_read(CNN_1D_Block_prehea_U0_ap_ready)
);

start_for_CNN_1D_jbC start_for_CNN_1D_jbC_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_CNN_1D_entry142_U0_din),
    .if_full_n(start_for_CNN_1D_entry142_U0_full_n),
    .if_write(CNN_1D_entry11_U0_start_write),
    .if_dout(start_for_CNN_1D_entry142_U0_dout),
    .if_empty_n(start_for_CNN_1D_entry142_U0_empty_n),
    .if_read(CNN_1D_entry142_U0_ap_ready)
);

start_for_Layer12kbM start_for_Layer12kbM_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Layer12_Maxpool_read_U0_din),
    .if_full_n(start_for_Layer12_Maxpool_read_U0_full_n),
    .if_write(CNN_1D_Loop_Loop_Con_U0_start_write),
    .if_dout(start_for_Layer12_Maxpool_read_U0_dout),
    .if_empty_n(start_for_Layer12_Maxpool_read_U0_empty_n),
    .if_read(Layer12_Maxpool_read_U0_ap_ready)
);

start_for_Layer23lbW start_for_Layer23lbW_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Layer23_Maxpool_read_U0_din),
    .if_full_n(start_for_Layer23_Maxpool_read_U0_full_n),
    .if_write(CNN_1D_Loop_2_proc14_U0_start_write),
    .if_dout(start_for_Layer23_Maxpool_read_U0_dout),
    .if_empty_n(start_for_Layer23_Maxpool_read_U0_empty_n),
    .if_read(Layer23_Maxpool_read_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_CNN_1D_Block_Layer2_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_CNN_1D_Block_Layer2_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_CNN_1D_Block_Layer2_U0_ap_ready <= ap_sync_CNN_1D_Block_Layer2_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_CNN_1D_Loop_2_proc14_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_CNN_1D_Loop_2_proc14_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_CNN_1D_Loop_2_proc14_U0_ap_ready <= ap_sync_CNN_1D_Loop_2_proc14_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_CNN_1D_Loop_Loop_Con_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_CNN_1D_Loop_Loop_Con_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_CNN_1D_Loop_Loop_Con_U0_ap_ready <= ap_sync_CNN_1D_Loop_Loop_Con_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_CNN_1D_Loop_Loop_Mul_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_CNN_1D_Loop_Loop_Mul_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_CNN_1D_Loop_Loop_Mul_U0_ap_ready <= ap_sync_CNN_1D_Loop_Loop_Mul_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_CNN_1D_entry11_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_CNN_1D_entry11_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_CNN_1D_entry11_U0_ap_ready <= ap_sync_CNN_1D_entry11_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Layer1_ReadPadding_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Layer1_ReadPadding_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Layer1_ReadPadding_U0_ap_ready <= ap_sync_Layer1_ReadPadding_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Layer4_Dense_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Layer4_Dense_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Layer4_Dense_U0_ap_ready <= ap_sync_Layer4_Dense_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_0_cast_loc_cha <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_0_cast_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_0_cast_loc_cha <= ap_sync_channel_write_sum_V_0_cast_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_0_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_0_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_0_loc_channel <= ap_sync_channel_write_sum_V_0_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_10_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_10_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_10_cast_loc_ch <= ap_sync_channel_write_sum_V_10_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_10_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_10_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_10_loc_channel <= ap_sync_channel_write_sum_V_10_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_11_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_11_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_11_cast_loc_ch <= ap_sync_channel_write_sum_V_11_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_11_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_11_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_11_loc_channel <= ap_sync_channel_write_sum_V_11_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_12_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_12_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_12_cast_loc_ch <= ap_sync_channel_write_sum_V_12_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_12_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_12_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_12_loc_channel <= ap_sync_channel_write_sum_V_12_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_13_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_13_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_13_cast_loc_ch <= ap_sync_channel_write_sum_V_13_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_13_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_13_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_13_loc_channel <= ap_sync_channel_write_sum_V_13_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_14_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_14_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_14_cast_loc_ch <= ap_sync_channel_write_sum_V_14_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_14_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_14_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_14_loc_channel <= ap_sync_channel_write_sum_V_14_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_15_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_15_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_15_cast_loc_ch <= ap_sync_channel_write_sum_V_15_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_15_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_15_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_15_loc_channel <= ap_sync_channel_write_sum_V_15_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_16_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_16_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_16_cast_loc_ch <= ap_sync_channel_write_sum_V_16_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_16_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_16_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_16_loc_channel <= ap_sync_channel_write_sum_V_16_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_17_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_17_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_17_cast_loc_ch <= ap_sync_channel_write_sum_V_17_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_17_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_17_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_17_loc_channel <= ap_sync_channel_write_sum_V_17_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_18_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_18_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_18_cast_loc_ch <= ap_sync_channel_write_sum_V_18_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_18_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_18_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_18_loc_channel <= ap_sync_channel_write_sum_V_18_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_19_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_19_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_19_cast_loc_ch <= ap_sync_channel_write_sum_V_19_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_19_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_19_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_19_loc_channel <= ap_sync_channel_write_sum_V_19_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_1_cast_loc_cha <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_1_cast_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_1_cast_loc_cha <= ap_sync_channel_write_sum_V_1_cast_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_1_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_1_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_1_loc_channel <= ap_sync_channel_write_sum_V_1_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_20_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_20_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_20_cast_loc_ch <= ap_sync_channel_write_sum_V_20_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_20_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_20_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_20_loc_channel <= ap_sync_channel_write_sum_V_20_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_21_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_21_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_21_cast_loc_ch <= ap_sync_channel_write_sum_V_21_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_21_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_21_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_21_loc_channel <= ap_sync_channel_write_sum_V_21_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_22_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_22_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_22_cast_loc_ch <= ap_sync_channel_write_sum_V_22_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_22_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_22_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_22_loc_channel <= ap_sync_channel_write_sum_V_22_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_23_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_23_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_23_cast_loc_ch <= ap_sync_channel_write_sum_V_23_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_23_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_23_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_23_loc_channel <= ap_sync_channel_write_sum_V_23_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_24_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_24_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_24_cast_loc_ch <= ap_sync_channel_write_sum_V_24_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_24_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_24_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_24_loc_channel <= ap_sync_channel_write_sum_V_24_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_25_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_25_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_25_cast_loc_ch <= ap_sync_channel_write_sum_V_25_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_25_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_25_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_25_loc_channel <= ap_sync_channel_write_sum_V_25_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_26_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_26_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_26_cast_loc_ch <= ap_sync_channel_write_sum_V_26_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_26_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_26_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_26_loc_channel <= ap_sync_channel_write_sum_V_26_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_27_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_27_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_27_cast_loc_ch <= ap_sync_channel_write_sum_V_27_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_27_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_27_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_27_loc_channel <= ap_sync_channel_write_sum_V_27_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_28_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_28_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_28_cast_loc_ch <= ap_sync_channel_write_sum_V_28_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_28_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_28_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_28_loc_channel <= ap_sync_channel_write_sum_V_28_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_29_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_29_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_29_cast_loc_ch <= ap_sync_channel_write_sum_V_29_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_29_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_29_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_29_loc_channel <= ap_sync_channel_write_sum_V_29_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_2_cast_loc_cha <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_2_cast_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_2_cast_loc_cha <= ap_sync_channel_write_sum_V_2_cast_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_2_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_2_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_2_loc_channel <= ap_sync_channel_write_sum_V_2_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_30_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_30_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_30_cast_loc_ch <= ap_sync_channel_write_sum_V_30_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_30_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_30_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_30_loc_channel <= ap_sync_channel_write_sum_V_30_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_31_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_31_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_31_cast_loc_ch <= ap_sync_channel_write_sum_V_31_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_31_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_31_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_31_loc_channel <= ap_sync_channel_write_sum_V_31_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_32_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_32_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_32_cast_loc_ch <= ap_sync_channel_write_sum_V_32_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_32_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_32_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_32_loc_channel <= ap_sync_channel_write_sum_V_32_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_33_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_33_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_33_cast_loc_ch <= ap_sync_channel_write_sum_V_33_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_33_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_33_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_33_loc_channel <= ap_sync_channel_write_sum_V_33_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_34_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_34_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_34_cast_loc_ch <= ap_sync_channel_write_sum_V_34_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_34_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_34_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_34_loc_channel <= ap_sync_channel_write_sum_V_34_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_35_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_35_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_35_cast_loc_ch <= ap_sync_channel_write_sum_V_35_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_35_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_35_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_35_loc_channel <= ap_sync_channel_write_sum_V_35_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_36_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_36_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_36_cast_loc_ch <= ap_sync_channel_write_sum_V_36_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_36_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_36_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_36_loc_channel <= ap_sync_channel_write_sum_V_36_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_37_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_37_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_37_cast_loc_ch <= ap_sync_channel_write_sum_V_37_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_37_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_37_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_37_loc_channel <= ap_sync_channel_write_sum_V_37_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_38_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_38_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_38_cast_loc_ch <= ap_sync_channel_write_sum_V_38_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_38_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_38_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_38_loc_channel <= ap_sync_channel_write_sum_V_38_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_39_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_39_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_39_cast_loc_ch <= ap_sync_channel_write_sum_V_39_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_39_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_39_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_39_loc_channel <= ap_sync_channel_write_sum_V_39_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_3_cast_loc_cha <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_3_cast_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_3_cast_loc_cha <= ap_sync_channel_write_sum_V_3_cast_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_3_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_3_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_3_loc_channel <= ap_sync_channel_write_sum_V_3_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_40_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_40_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_40_cast_loc_ch <= ap_sync_channel_write_sum_V_40_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_40_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_40_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_40_loc_channel <= ap_sync_channel_write_sum_V_40_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_41_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_41_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_41_cast_loc_ch <= ap_sync_channel_write_sum_V_41_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_41_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_41_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_41_loc_channel <= ap_sync_channel_write_sum_V_41_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_42_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_42_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_42_cast_loc_ch <= ap_sync_channel_write_sum_V_42_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_42_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_42_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_42_loc_channel <= ap_sync_channel_write_sum_V_42_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_43_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_43_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_43_cast_loc_ch <= ap_sync_channel_write_sum_V_43_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_43_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_43_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_43_loc_channel <= ap_sync_channel_write_sum_V_43_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_44_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_44_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_44_cast_loc_ch <= ap_sync_channel_write_sum_V_44_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_44_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_44_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_44_loc_channel <= ap_sync_channel_write_sum_V_44_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_45_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_45_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_45_cast_loc_ch <= ap_sync_channel_write_sum_V_45_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_45_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_45_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_45_loc_channel <= ap_sync_channel_write_sum_V_45_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_46_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_46_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_46_cast_loc_ch <= ap_sync_channel_write_sum_V_46_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_46_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_46_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_46_loc_channel <= ap_sync_channel_write_sum_V_46_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_47_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_47_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_47_cast_loc_ch <= ap_sync_channel_write_sum_V_47_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_47_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_47_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_47_loc_channel <= ap_sync_channel_write_sum_V_47_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_48_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_48_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_48_cast_loc_ch <= ap_sync_channel_write_sum_V_48_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_48_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_48_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_48_loc_channel <= ap_sync_channel_write_sum_V_48_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_49_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_49_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_49_cast_loc_ch <= ap_sync_channel_write_sum_V_49_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_49_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_49_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_49_loc_channel <= ap_sync_channel_write_sum_V_49_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_4_cast_loc_cha <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_4_cast_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_4_cast_loc_cha <= ap_sync_channel_write_sum_V_4_cast_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_4_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_4_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_4_loc_channel <= ap_sync_channel_write_sum_V_4_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_50_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_50_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_50_cast_loc_ch <= ap_sync_channel_write_sum_V_50_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_50_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_50_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_50_loc_channel <= ap_sync_channel_write_sum_V_50_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_51_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_51_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_51_cast_loc_ch <= ap_sync_channel_write_sum_V_51_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_51_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_51_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_51_loc_channel <= ap_sync_channel_write_sum_V_51_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_52_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_52_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_52_cast_loc_ch <= ap_sync_channel_write_sum_V_52_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_52_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_52_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_52_loc_channel <= ap_sync_channel_write_sum_V_52_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_53_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_53_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_53_cast_loc_ch <= ap_sync_channel_write_sum_V_53_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_53_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_53_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_53_loc_channel <= ap_sync_channel_write_sum_V_53_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_54_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_54_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_54_cast_loc_ch <= ap_sync_channel_write_sum_V_54_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_54_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_54_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_54_loc_channel <= ap_sync_channel_write_sum_V_54_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_55_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_55_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_55_cast_loc_ch <= ap_sync_channel_write_sum_V_55_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_55_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_55_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_55_loc_channel <= ap_sync_channel_write_sum_V_55_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_56_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_56_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_56_cast_loc_ch <= ap_sync_channel_write_sum_V_56_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_56_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_56_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_56_loc_channel <= ap_sync_channel_write_sum_V_56_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_57_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_57_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_57_cast_loc_ch <= ap_sync_channel_write_sum_V_57_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_57_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_57_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_57_loc_channel <= ap_sync_channel_write_sum_V_57_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_58_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_58_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_58_cast_loc_ch <= ap_sync_channel_write_sum_V_58_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_58_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_58_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_58_loc_channel <= ap_sync_channel_write_sum_V_58_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_59_cast_loc_ch <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_59_cast_loc_ch <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_59_cast_loc_ch <= ap_sync_channel_write_sum_V_59_cast_loc_ch;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_59_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_59_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_59_loc_channel <= ap_sync_channel_write_sum_V_59_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_5_cast_loc_cha <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_5_cast_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_5_cast_loc_cha <= ap_sync_channel_write_sum_V_5_cast_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_5_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_5_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_5_loc_channel <= ap_sync_channel_write_sum_V_5_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_6_cast_loc_cha <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_6_cast_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_6_cast_loc_cha <= ap_sync_channel_write_sum_V_6_cast_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_6_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_6_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_6_loc_channel <= ap_sync_channel_write_sum_V_6_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_7_cast_loc_cha <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_7_cast_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_7_cast_loc_cha <= ap_sync_channel_write_sum_V_7_cast_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_7_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_7_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_7_loc_channel <= ap_sync_channel_write_sum_V_7_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_8_cast_loc_cha <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_8_cast_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_8_cast_loc_cha <= ap_sync_channel_write_sum_V_8_cast_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_8_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_8_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_8_loc_channel <= ap_sync_channel_write_sum_V_8_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_9_cast_loc_cha <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_9_cast_loc_cha <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_9_cast_loc_cha <= ap_sync_channel_write_sum_V_9_cast_loc_cha;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_sum_V_9_loc_channel <= 1'b0;
    end else begin
        if (((CNN_1D_Loop_Loop_Mul_U0_ap_done & CNN_1D_Loop_Loop_Mul_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_sum_V_9_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_sum_V_9_loc_channel <= ap_sync_channel_write_sum_V_9_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == CNN_1D_Block_Layer2_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        CNN_1D_Block_Layer2_U0_ap_ready_count <= (CNN_1D_Block_Layer2_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == CNN_1D_Block_Layer2_U0_ap_ready))) begin
        CNN_1D_Block_Layer2_U0_ap_ready_count <= (CNN_1D_Block_Layer2_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == CNN_1D_Loop_2_proc14_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        CNN_1D_Loop_2_proc14_U0_ap_ready_count <= (CNN_1D_Loop_2_proc14_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == CNN_1D_Loop_2_proc14_U0_ap_ready))) begin
        CNN_1D_Loop_2_proc14_U0_ap_ready_count <= (CNN_1D_Loop_2_proc14_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == CNN_1D_Loop_Loop_Con_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        CNN_1D_Loop_Loop_Con_U0_ap_ready_count <= (CNN_1D_Loop_Loop_Con_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == CNN_1D_Loop_Loop_Con_U0_ap_ready))) begin
        CNN_1D_Loop_Loop_Con_U0_ap_ready_count <= (CNN_1D_Loop_Loop_Con_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == CNN_1D_Loop_Loop_Mul_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        CNN_1D_Loop_Loop_Mul_U0_ap_ready_count <= (CNN_1D_Loop_Loop_Mul_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == CNN_1D_Loop_Loop_Mul_U0_ap_ready))) begin
        CNN_1D_Loop_Loop_Mul_U0_ap_ready_count <= (CNN_1D_Loop_Loop_Mul_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == CNN_1D_entry11_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        CNN_1D_entry11_U0_ap_ready_count <= (CNN_1D_entry11_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == CNN_1D_entry11_U0_ap_ready))) begin
        CNN_1D_entry11_U0_ap_ready_count <= (CNN_1D_entry11_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == Layer1_ReadPadding_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        Layer1_ReadPadding_U0_ap_ready_count <= (Layer1_ReadPadding_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == Layer1_ReadPadding_U0_ap_ready))) begin
        Layer1_ReadPadding_U0_ap_ready_count <= (Layer1_ReadPadding_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == Layer4_Dense_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        Layer4_Dense_U0_ap_ready_count <= (Layer4_Dense_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == Layer4_Dense_U0_ap_ready))) begin
        Layer4_Dense_U0_ap_ready_count <= (Layer4_Dense_U0_ap_ready_count + 2'd1);
    end
end

assign CNN_1D_Block_Layer2_U0_ap_continue = 1'b1;

assign CNN_1D_Block_Layer2_U0_ap_start = ((ap_sync_reg_CNN_1D_Block_Layer2_U0_ap_ready ^ 1'b1) & ap_start);

assign CNN_1D_Block_Layer2_U0_start_full_n = 1'b1;

assign CNN_1D_Block_Layer2_U0_start_write = 1'b0;

assign CNN_1D_Block_prehea_U0_Layer3_Int_V_full_n = Layer3_Int_V_i_full_n;

assign CNN_1D_Block_prehea_U0_ap_continue = Layer3_Int_V_i_full_n;

assign CNN_1D_Block_prehea_U0_ap_start = (sum_V_9_loc_channel_empty_n & sum_V_9_cast_loc_cha_empty_n & sum_V_8_loc_channel_empty_n & sum_V_8_cast_loc_cha_empty_n & sum_V_7_loc_channel_empty_n & sum_V_7_cast_loc_cha_empty_n & sum_V_6_loc_channel_empty_n & sum_V_6_cast_loc_cha_empty_n & sum_V_5_loc_channel_empty_n & sum_V_5_cast_loc_cha_empty_n & sum_V_59_loc_channel_empty_n & sum_V_59_cast_loc_ch_empty_n & sum_V_58_loc_channel_empty_n & sum_V_58_cast_loc_ch_empty_n & sum_V_57_loc_channel_empty_n & sum_V_57_cast_loc_ch_empty_n & sum_V_56_loc_channel_empty_n & sum_V_56_cast_loc_ch_empty_n & sum_V_55_loc_channel_empty_n & sum_V_55_cast_loc_ch_empty_n & sum_V_54_loc_channel_empty_n & sum_V_54_cast_loc_ch_empty_n & sum_V_53_loc_channel_empty_n & sum_V_53_cast_loc_ch_empty_n & sum_V_52_loc_channel_empty_n & sum_V_52_cast_loc_ch_empty_n & sum_V_51_loc_channel_empty_n & sum_V_51_cast_loc_ch_empty_n & sum_V_50_loc_channel_empty_n & sum_V_50_cast_loc_ch_empty_n & sum_V_4_loc_channel_empty_n & sum_V_4_cast_loc_cha_empty_n & sum_V_49_loc_channel_empty_n & sum_V_49_cast_loc_ch_empty_n & sum_V_48_loc_channel_empty_n & sum_V_48_cast_loc_ch_empty_n & sum_V_47_loc_channel_empty_n & sum_V_47_cast_loc_ch_empty_n & sum_V_46_loc_channel_empty_n & sum_V_46_cast_loc_ch_empty_n & sum_V_45_loc_channel_empty_n & sum_V_45_cast_loc_ch_empty_n & sum_V_44_loc_channel_empty_n & sum_V_44_cast_loc_ch_empty_n & sum_V_43_loc_channel_empty_n & sum_V_43_cast_loc_ch_empty_n & sum_V_42_loc_channel_empty_n & sum_V_42_cast_loc_ch_empty_n & sum_V_41_loc_channel_empty_n & sum_V_41_cast_loc_ch_empty_n & sum_V_40_loc_channel_empty_n & sum_V_40_cast_loc_ch_empty_n & sum_V_3_loc_channel_empty_n & sum_V_3_cast_loc_cha_empty_n & sum_V_39_loc_channel_empty_n & sum_V_39_cast_loc_ch_empty_n & sum_V_38_loc_channel_empty_n & sum_V_38_cast_loc_ch_empty_n & sum_V_37_loc_channel_empty_n & sum_V_37_cast_loc_ch_empty_n & sum_V_36_loc_channel_empty_n & sum_V_36_cast_loc_ch_empty_n & sum_V_35_loc_channel_empty_n & sum_V_35_cast_loc_ch_empty_n & sum_V_34_loc_channel_empty_n & sum_V_34_cast_loc_ch_empty_n & sum_V_33_loc_channel_empty_n & sum_V_33_cast_loc_ch_empty_n & sum_V_32_loc_channel_empty_n & sum_V_32_cast_loc_ch_empty_n & sum_V_31_loc_channel_empty_n & sum_V_31_cast_loc_ch_empty_n & sum_V_30_loc_channel_empty_n & sum_V_30_cast_loc_ch_empty_n & sum_V_2_loc_channel_empty_n & sum_V_2_cast_loc_cha_empty_n & sum_V_29_loc_channel_empty_n & sum_V_29_cast_loc_ch_empty_n & sum_V_28_loc_channel_empty_n & sum_V_28_cast_loc_ch_empty_n & sum_V_27_loc_channel_empty_n & sum_V_27_cast_loc_ch_empty_n & sum_V_26_loc_channel_empty_n & sum_V_26_cast_loc_ch_empty_n & sum_V_25_loc_channel_empty_n & sum_V_25_cast_loc_ch_empty_n & sum_V_24_loc_channel_empty_n & sum_V_24_cast_loc_ch_empty_n & sum_V_23_loc_channel_empty_n & sum_V_23_cast_loc_ch_empty_n & sum_V_22_loc_channel_empty_n & sum_V_22_cast_loc_ch_empty_n & sum_V_21_loc_channel_empty_n & sum_V_21_cast_loc_ch_empty_n & sum_V_20_loc_channel_empty_n & sum_V_20_cast_loc_ch_empty_n & sum_V_1_loc_channel_empty_n & sum_V_1_cast_loc_cha_empty_n & sum_V_19_loc_channel_empty_n & sum_V_19_cast_loc_ch_empty_n & sum_V_18_loc_channel_empty_n & sum_V_18_cast_loc_ch_empty_n & sum_V_17_loc_channel_empty_n & sum_V_17_cast_loc_ch_empty_n & sum_V_16_loc_channel_empty_n & sum_V_16_cast_loc_ch_empty_n & sum_V_15_loc_channel_empty_n & sum_V_15_cast_loc_ch_empty_n & sum_V_14_loc_channel_empty_n & sum_V_14_cast_loc_ch_empty_n & sum_V_13_loc_channel_empty_n & sum_V_13_cast_loc_ch_empty_n & sum_V_12_loc_channel_empty_n & sum_V_12_cast_loc_ch_empty_n & sum_V_11_loc_channel_empty_n & sum_V_11_cast_loc_ch_empty_n & sum_V_10_loc_channel_empty_n & sum_V_10_cast_loc_ch_empty_n & sum_V_0_loc_channel_empty_n & sum_V_0_cast_loc_cha_empty_n);

assign CNN_1D_Block_prehea_U0_start_full_n = 1'b1;

assign CNN_1D_Block_prehea_U0_start_write = 1'b0;

assign CNN_1D_Loop_2_proc14_U0_ap_continue = 1'b1;

assign CNN_1D_Loop_2_proc14_U0_ap_start = ((ap_sync_reg_CNN_1D_Loop_2_proc14_U0_ap_ready ^ 1'b1) & ap_start);

assign CNN_1D_Loop_Loop_Con_U0_ap_continue = 1'b1;

assign CNN_1D_Loop_Loop_Con_U0_ap_start = ((ap_sync_reg_CNN_1D_Loop_Loop_Con_U0_ap_ready ^ 1'b1) & ap_start);

assign CNN_1D_Loop_Loop_Mul_U0_ap_continue = (ap_sync_channel_write_sum_V_9_loc_channel & ap_sync_channel_write_sum_V_9_cast_loc_cha & ap_sync_channel_write_sum_V_8_loc_channel & ap_sync_channel_write_sum_V_8_cast_loc_cha & ap_sync_channel_write_sum_V_7_loc_channel & ap_sync_channel_write_sum_V_7_cast_loc_cha & ap_sync_channel_write_sum_V_6_loc_channel & ap_sync_channel_write_sum_V_6_cast_loc_cha & ap_sync_channel_write_sum_V_5_loc_channel & ap_sync_channel_write_sum_V_5_cast_loc_cha & ap_sync_channel_write_sum_V_59_loc_channel & ap_sync_channel_write_sum_V_59_cast_loc_ch & ap_sync_channel_write_sum_V_58_loc_channel & ap_sync_channel_write_sum_V_58_cast_loc_ch & ap_sync_channel_write_sum_V_57_loc_channel & ap_sync_channel_write_sum_V_57_cast_loc_ch & ap_sync_channel_write_sum_V_56_loc_channel & ap_sync_channel_write_sum_V_56_cast_loc_ch & ap_sync_channel_write_sum_V_55_loc_channel & ap_sync_channel_write_sum_V_55_cast_loc_ch & ap_sync_channel_write_sum_V_54_loc_channel & ap_sync_channel_write_sum_V_54_cast_loc_ch & ap_sync_channel_write_sum_V_53_loc_channel & ap_sync_channel_write_sum_V_53_cast_loc_ch & ap_sync_channel_write_sum_V_52_loc_channel & ap_sync_channel_write_sum_V_52_cast_loc_ch & ap_sync_channel_write_sum_V_51_loc_channel & ap_sync_channel_write_sum_V_51_cast_loc_ch & ap_sync_channel_write_sum_V_50_loc_channel & ap_sync_channel_write_sum_V_50_cast_loc_ch & ap_sync_channel_write_sum_V_4_loc_channel & ap_sync_channel_write_sum_V_4_cast_loc_cha & ap_sync_channel_write_sum_V_49_loc_channel & ap_sync_channel_write_sum_V_49_cast_loc_ch & ap_sync_channel_write_sum_V_48_loc_channel & ap_sync_channel_write_sum_V_48_cast_loc_ch & ap_sync_channel_write_sum_V_47_loc_channel & ap_sync_channel_write_sum_V_47_cast_loc_ch & ap_sync_channel_write_sum_V_46_loc_channel & ap_sync_channel_write_sum_V_46_cast_loc_ch & ap_sync_channel_write_sum_V_45_loc_channel & ap_sync_channel_write_sum_V_45_cast_loc_ch & ap_sync_channel_write_sum_V_44_loc_channel & ap_sync_channel_write_sum_V_44_cast_loc_ch & ap_sync_channel_write_sum_V_43_loc_channel & ap_sync_channel_write_sum_V_43_cast_loc_ch & ap_sync_channel_write_sum_V_42_loc_channel & ap_sync_channel_write_sum_V_42_cast_loc_ch & ap_sync_channel_write_sum_V_41_loc_channel & ap_sync_channel_write_sum_V_41_cast_loc_ch & ap_sync_channel_write_sum_V_40_loc_channel & ap_sync_channel_write_sum_V_40_cast_loc_ch & ap_sync_channel_write_sum_V_3_loc_channel & ap_sync_channel_write_sum_V_3_cast_loc_cha & ap_sync_channel_write_sum_V_39_loc_channel & ap_sync_channel_write_sum_V_39_cast_loc_ch & ap_sync_channel_write_sum_V_38_loc_channel & ap_sync_channel_write_sum_V_38_cast_loc_ch & ap_sync_channel_write_sum_V_37_loc_channel & ap_sync_channel_write_sum_V_37_cast_loc_ch & ap_sync_channel_write_sum_V_36_loc_channel & ap_sync_channel_write_sum_V_36_cast_loc_ch & ap_sync_channel_write_sum_V_35_loc_channel & ap_sync_channel_write_sum_V_35_cast_loc_ch & ap_sync_channel_write_sum_V_34_loc_channel & ap_sync_channel_write_sum_V_34_cast_loc_ch & ap_sync_channel_write_sum_V_33_loc_channel & ap_sync_channel_write_sum_V_33_cast_loc_ch & ap_sync_channel_write_sum_V_32_loc_channel & ap_sync_channel_write_sum_V_32_cast_loc_ch & ap_sync_channel_write_sum_V_31_loc_channel & ap_sync_channel_write_sum_V_31_cast_loc_ch & ap_sync_channel_write_sum_V_30_loc_channel & ap_sync_channel_write_sum_V_30_cast_loc_ch & ap_sync_channel_write_sum_V_2_loc_channel & ap_sync_channel_write_sum_V_2_cast_loc_cha & ap_sync_channel_write_sum_V_29_loc_channel & ap_sync_channel_write_sum_V_29_cast_loc_ch & ap_sync_channel_write_sum_V_28_loc_channel & ap_sync_channel_write_sum_V_28_cast_loc_ch & ap_sync_channel_write_sum_V_27_loc_channel & ap_sync_channel_write_sum_V_27_cast_loc_ch & ap_sync_channel_write_sum_V_26_loc_channel & ap_sync_channel_write_sum_V_26_cast_loc_ch & ap_sync_channel_write_sum_V_25_loc_channel & ap_sync_channel_write_sum_V_25_cast_loc_ch & ap_sync_channel_write_sum_V_24_loc_channel & ap_sync_channel_write_sum_V_24_cast_loc_ch & ap_sync_channel_write_sum_V_23_loc_channel & ap_sync_channel_write_sum_V_23_cast_loc_ch & ap_sync_channel_write_sum_V_22_loc_channel & ap_sync_channel_write_sum_V_22_cast_loc_ch & ap_sync_channel_write_sum_V_21_loc_channel & ap_sync_channel_write_sum_V_21_cast_loc_ch & ap_sync_channel_write_sum_V_20_loc_channel & ap_sync_channel_write_sum_V_20_cast_loc_ch & ap_sync_channel_write_sum_V_1_loc_channel & ap_sync_channel_write_sum_V_1_cast_loc_cha & ap_sync_channel_write_sum_V_19_loc_channel & ap_sync_channel_write_sum_V_19_cast_loc_ch & ap_sync_channel_write_sum_V_18_loc_channel & ap_sync_channel_write_sum_V_18_cast_loc_ch & ap_sync_channel_write_sum_V_17_loc_channel & ap_sync_channel_write_sum_V_17_cast_loc_ch & ap_sync_channel_write_sum_V_16_loc_channel & ap_sync_channel_write_sum_V_16_cast_loc_ch & ap_sync_channel_write_sum_V_15_loc_channel & ap_sync_channel_write_sum_V_15_cast_loc_ch & ap_sync_channel_write_sum_V_14_loc_channel & ap_sync_channel_write_sum_V_14_cast_loc_ch & ap_sync_channel_write_sum_V_13_loc_channel & ap_sync_channel_write_sum_V_13_cast_loc_ch & ap_sync_channel_write_sum_V_12_loc_channel & ap_sync_channel_write_sum_V_12_cast_loc_ch & ap_sync_channel_write_sum_V_11_loc_channel & ap_sync_channel_write_sum_V_11_cast_loc_ch & ap_sync_channel_write_sum_V_10_loc_channel & ap_sync_channel_write_sum_V_10_cast_loc_ch & ap_sync_channel_write_sum_V_0_loc_channel & ap_sync_channel_write_sum_V_0_cast_loc_cha);

assign CNN_1D_Loop_Loop_Mul_U0_ap_start = ((ap_sync_reg_CNN_1D_Loop_Loop_Mul_U0_ap_ready ^ 1'b1) & ap_start);

assign CNN_1D_Loop_Loop_Mul_U0_start_full_n = 1'b1;

assign CNN_1D_Loop_Loop_Mul_U0_start_write = 1'b0;

assign CNN_1D_entry11_U0_ap_continue = 1'b1;

assign CNN_1D_entry11_U0_ap_start = ((ap_sync_reg_CNN_1D_entry11_U0_ap_ready ^ 1'b1) & ap_start);

assign CNN_1D_entry142_U0_ap_continue = 1'b1;

assign CNN_1D_entry142_U0_ap_start = start_for_CNN_1D_entry142_U0_empty_n;

assign CNN_1D_entry142_U0_start_full_n = 1'b1;

assign CNN_1D_entry142_U0_start_write = 1'b0;

assign Layer12_Maxpool_read_U0_ap_continue = ap_sync_continue;

assign Layer12_Maxpool_read_U0_ap_start = start_for_Layer12_Maxpool_read_U0_empty_n;

assign Layer12_Maxpool_read_U0_start_full_n = 1'b1;

assign Layer12_Maxpool_read_U0_start_write = 1'b0;

assign Layer1_BiasArray_V_Addr_A = CNN_1D_Loop_Loop_Con_U0_Layer1_BiasArray_V_Addr_A;

assign Layer1_BiasArray_V_Din_A = 32'd0;

assign Layer1_BiasArray_V_EN_A = CNN_1D_Loop_Loop_Con_U0_Layer1_BiasArray_V_EN_A;

assign Layer1_BiasArray_V_WEN_A = 1'b0;

assign Layer1_ReadPadding_U0_ap_continue = 1'b1;

assign Layer1_ReadPadding_U0_ap_start = ((ap_sync_reg_Layer1_ReadPadding_U0_ap_ready ^ 1'b1) & ap_start);

assign Layer1_ReadPadding_U0_start_full_n = 1'b1;

assign Layer1_ReadPadding_U0_start_write = 1'b0;

assign Layer1_WeightArray_V_Addr_A = CNN_1D_Loop_Loop_Con_U0_Layer1_WeightArray_V_Addr_A;

assign Layer1_WeightArray_V_Din_A = 32'd0;

assign Layer1_WeightArray_V_EN_A = CNN_1D_Loop_Loop_Con_U0_Layer1_WeightArray_V_EN_A;

assign Layer1_WeightArray_V_WEN_A = 1'b0;

assign Layer23_Maxpool_read_U0_ap_continue = ap_sync_continue;

assign Layer23_Maxpool_read_U0_ap_start = start_for_Layer23_Maxpool_read_U0_empty_n;

assign Layer23_Maxpool_read_U0_start_full_n = 1'b1;

assign Layer23_Maxpool_read_U0_start_write = 1'b0;

assign Layer2_BiasArray_V_Addr_A = CNN_1D_Loop_2_proc14_U0_Layer2_BiasArray_V_Addr_A;

assign Layer2_BiasArray_V_Din_A = 32'd0;

assign Layer2_BiasArray_V_EN_A = CNN_1D_Loop_2_proc14_U0_Layer2_BiasArray_V_EN_A;

assign Layer2_BiasArray_V_WEN_A = 1'b0;

assign Layer2_WeightMatrix_s_Addr_A = CNN_1D_Loop_2_proc14_U0_Layer2_WeightMatrix_V_Addr_A;

assign Layer2_WeightMatrix_s_Din_A = 32'd0;

assign Layer2_WeightMatrix_s_EN_A = CNN_1D_Loop_2_proc14_U0_Layer2_WeightMatrix_V_EN_A;

assign Layer2_WeightMatrix_s_WEN_A = 1'b0;

assign Layer3_Bias_V_Addr_A = CNN_1D_Block_Layer2_U0_Layer3_Bias_V_Addr_A;

assign Layer3_Bias_V_Din_A = 32'd0;

assign Layer3_Bias_V_EN_A = CNN_1D_Block_Layer2_U0_Layer3_Bias_V_EN_A;

assign Layer3_Bias_V_WEN_A = 1'b0;

assign Layer3_weightArray_0_Addr_A = CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_0_V_Addr_A;

assign Layer3_weightArray_0_Din_A = 32'd0;

assign Layer3_weightArray_0_EN_A = CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_0_V_EN_A;

assign Layer3_weightArray_0_WEN_A = 1'b0;

assign Layer3_weightArray_1_Addr_A = CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_1_V_Addr_A;

assign Layer3_weightArray_1_Din_A = 32'd0;

assign Layer3_weightArray_1_EN_A = CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_1_V_EN_A;

assign Layer3_weightArray_1_WEN_A = 1'b0;

assign Layer3_weightArray_2_Addr_A = CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_2_V_Addr_A;

assign Layer3_weightArray_2_Din_A = 32'd0;

assign Layer3_weightArray_2_EN_A = CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_2_V_EN_A;

assign Layer3_weightArray_2_WEN_A = 1'b0;

assign Layer3_weightArray_3_Addr_A = CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_3_V_Addr_A;

assign Layer3_weightArray_3_Din_A = 32'd0;

assign Layer3_weightArray_3_EN_A = CNN_1D_Loop_Loop_Mul_U0_Layer3_weightArray_3_V_EN_A;

assign Layer3_weightArray_3_WEN_A = 1'b0;

assign Layer4_Bias_V_Addr_A = Layer4_Dense_U0_Bias_V_Addr_A;

assign Layer4_Bias_V_Din_A = 32'd0;

assign Layer4_Bias_V_EN_A = Layer4_Dense_U0_Bias_V_EN_A;

assign Layer4_Bias_V_WEN_A = 1'b0;

assign Layer4_Dense_U0_ap_continue = ap_sync_continue;

assign Layer4_Dense_U0_ap_start = ((ap_sync_reg_Layer4_Dense_U0_ap_ready ^ 1'b1) & ap_start & Layer3_Int_V_t_empty_n);

assign Layer4_Dense_U0_start_full_n = 1'b1;

assign Layer4_Dense_U0_start_write = 1'b0;

assign Layer4_weightArray_V_Addr_A = Layer4_Dense_U0_weight_V_Addr_A;

assign Layer4_weightArray_V_Din_A = 32'd0;

assign Layer4_weightArray_V_EN_A = Layer4_Dense_U0_weight_V_EN_A;

assign Layer4_weightArray_V_WEN_A = 1'b0;

assign ap_channel_done_Layer3_Int_V = CNN_1D_Block_prehea_U0_ap_done;

assign ap_channel_done_sum_V_0_cast_loc_cha = ((ap_sync_reg_channel_write_sum_V_0_cast_loc_cha ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_0_loc_channel = ((ap_sync_reg_channel_write_sum_V_0_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_10_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_10_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_10_loc_channel = ((ap_sync_reg_channel_write_sum_V_10_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_11_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_11_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_11_loc_channel = ((ap_sync_reg_channel_write_sum_V_11_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_12_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_12_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_12_loc_channel = ((ap_sync_reg_channel_write_sum_V_12_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_13_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_13_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_13_loc_channel = ((ap_sync_reg_channel_write_sum_V_13_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_14_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_14_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_14_loc_channel = ((ap_sync_reg_channel_write_sum_V_14_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_15_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_15_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_15_loc_channel = ((ap_sync_reg_channel_write_sum_V_15_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_16_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_16_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_16_loc_channel = ((ap_sync_reg_channel_write_sum_V_16_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_17_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_17_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_17_loc_channel = ((ap_sync_reg_channel_write_sum_V_17_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_18_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_18_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_18_loc_channel = ((ap_sync_reg_channel_write_sum_V_18_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_19_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_19_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_19_loc_channel = ((ap_sync_reg_channel_write_sum_V_19_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_1_cast_loc_cha = ((ap_sync_reg_channel_write_sum_V_1_cast_loc_cha ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_1_loc_channel = ((ap_sync_reg_channel_write_sum_V_1_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_20_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_20_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_20_loc_channel = ((ap_sync_reg_channel_write_sum_V_20_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_21_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_21_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_21_loc_channel = ((ap_sync_reg_channel_write_sum_V_21_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_22_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_22_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_22_loc_channel = ((ap_sync_reg_channel_write_sum_V_22_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_23_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_23_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_23_loc_channel = ((ap_sync_reg_channel_write_sum_V_23_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_24_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_24_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_24_loc_channel = ((ap_sync_reg_channel_write_sum_V_24_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_25_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_25_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_25_loc_channel = ((ap_sync_reg_channel_write_sum_V_25_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_26_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_26_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_26_loc_channel = ((ap_sync_reg_channel_write_sum_V_26_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_27_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_27_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_27_loc_channel = ((ap_sync_reg_channel_write_sum_V_27_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_28_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_28_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_28_loc_channel = ((ap_sync_reg_channel_write_sum_V_28_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_29_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_29_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_29_loc_channel = ((ap_sync_reg_channel_write_sum_V_29_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_2_cast_loc_cha = ((ap_sync_reg_channel_write_sum_V_2_cast_loc_cha ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_2_loc_channel = ((ap_sync_reg_channel_write_sum_V_2_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_30_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_30_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_30_loc_channel = ((ap_sync_reg_channel_write_sum_V_30_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_31_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_31_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_31_loc_channel = ((ap_sync_reg_channel_write_sum_V_31_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_32_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_32_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_32_loc_channel = ((ap_sync_reg_channel_write_sum_V_32_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_33_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_33_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_33_loc_channel = ((ap_sync_reg_channel_write_sum_V_33_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_34_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_34_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_34_loc_channel = ((ap_sync_reg_channel_write_sum_V_34_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_35_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_35_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_35_loc_channel = ((ap_sync_reg_channel_write_sum_V_35_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_36_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_36_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_36_loc_channel = ((ap_sync_reg_channel_write_sum_V_36_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_37_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_37_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_37_loc_channel = ((ap_sync_reg_channel_write_sum_V_37_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_38_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_38_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_38_loc_channel = ((ap_sync_reg_channel_write_sum_V_38_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_39_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_39_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_39_loc_channel = ((ap_sync_reg_channel_write_sum_V_39_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_3_cast_loc_cha = ((ap_sync_reg_channel_write_sum_V_3_cast_loc_cha ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_3_loc_channel = ((ap_sync_reg_channel_write_sum_V_3_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_40_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_40_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_40_loc_channel = ((ap_sync_reg_channel_write_sum_V_40_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_41_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_41_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_41_loc_channel = ((ap_sync_reg_channel_write_sum_V_41_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_42_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_42_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_42_loc_channel = ((ap_sync_reg_channel_write_sum_V_42_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_43_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_43_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_43_loc_channel = ((ap_sync_reg_channel_write_sum_V_43_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_44_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_44_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_44_loc_channel = ((ap_sync_reg_channel_write_sum_V_44_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_45_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_45_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_45_loc_channel = ((ap_sync_reg_channel_write_sum_V_45_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_46_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_46_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_46_loc_channel = ((ap_sync_reg_channel_write_sum_V_46_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_47_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_47_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_47_loc_channel = ((ap_sync_reg_channel_write_sum_V_47_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_48_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_48_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_48_loc_channel = ((ap_sync_reg_channel_write_sum_V_48_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_49_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_49_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_49_loc_channel = ((ap_sync_reg_channel_write_sum_V_49_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_4_cast_loc_cha = ((ap_sync_reg_channel_write_sum_V_4_cast_loc_cha ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_4_loc_channel = ((ap_sync_reg_channel_write_sum_V_4_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_50_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_50_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_50_loc_channel = ((ap_sync_reg_channel_write_sum_V_50_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_51_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_51_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_51_loc_channel = ((ap_sync_reg_channel_write_sum_V_51_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_52_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_52_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_52_loc_channel = ((ap_sync_reg_channel_write_sum_V_52_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_53_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_53_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_53_loc_channel = ((ap_sync_reg_channel_write_sum_V_53_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_54_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_54_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_54_loc_channel = ((ap_sync_reg_channel_write_sum_V_54_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_55_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_55_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_55_loc_channel = ((ap_sync_reg_channel_write_sum_V_55_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_56_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_56_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_56_loc_channel = ((ap_sync_reg_channel_write_sum_V_56_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_57_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_57_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_57_loc_channel = ((ap_sync_reg_channel_write_sum_V_57_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_58_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_58_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_58_loc_channel = ((ap_sync_reg_channel_write_sum_V_58_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_59_cast_loc_ch = ((ap_sync_reg_channel_write_sum_V_59_cast_loc_ch ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_59_loc_channel = ((ap_sync_reg_channel_write_sum_V_59_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_5_cast_loc_cha = ((ap_sync_reg_channel_write_sum_V_5_cast_loc_cha ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_5_loc_channel = ((ap_sync_reg_channel_write_sum_V_5_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_6_cast_loc_cha = ((ap_sync_reg_channel_write_sum_V_6_cast_loc_cha ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_6_loc_channel = ((ap_sync_reg_channel_write_sum_V_6_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_7_cast_loc_cha = ((ap_sync_reg_channel_write_sum_V_7_cast_loc_cha ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_7_loc_channel = ((ap_sync_reg_channel_write_sum_V_7_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_8_cast_loc_cha = ((ap_sync_reg_channel_write_sum_V_8_cast_loc_cha ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_8_loc_channel = ((ap_sync_reg_channel_write_sum_V_8_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_9_cast_loc_cha = ((ap_sync_reg_channel_write_sum_V_9_cast_loc_cha ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_channel_done_sum_V_9_loc_channel = ((ap_sync_reg_channel_write_sum_V_9_loc_channel ^ 1'b1) & CNN_1D_Loop_Loop_Mul_U0_ap_done);

assign ap_done = ap_sync_done;

assign ap_idle = ((sum_V_59_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_58_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_57_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_56_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_55_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_54_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_53_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_52_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_51_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_50_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_49_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_48_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_47_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_46_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_45_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_44_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_43_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_42_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_41_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_40_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_39_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_38_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_37_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_36_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_35_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_34_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_33_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_32_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_31_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_30_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_29_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_28_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_27_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_26_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_25_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_24_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_23_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_22_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_21_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_20_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_19_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_18_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_17_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_16_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_15_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_14_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_13_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_12_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_11_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_10_cast_loc_ch_empty_n ^ 1'b1) & (sum_V_9_cast_loc_cha_empty_n ^ 1'b1) & (sum_V_8_cast_loc_cha_empty_n ^ 1'b1) & (sum_V_7_cast_loc_cha_empty_n ^ 1'b1) & (sum_V_6_cast_loc_cha_empty_n ^ 1'b1) & (sum_V_5_cast_loc_cha_empty_n ^ 1'b1) & (sum_V_4_cast_loc_cha_empty_n ^ 1'b1) & (sum_V_3_cast_loc_cha_empty_n ^ 1'b1) & (sum_V_2_cast_loc_cha_empty_n ^ 1'b1) & (sum_V_1_cast_loc_cha_empty_n ^ 1'b1) & (sum_V_0_cast_loc_cha_empty_n ^ 1'b1) & (sum_V_0_loc_channel_empty_n ^ 1'b1) & (sum_V_1_loc_channel_empty_n ^ 1'b1) & (sum_V_2_loc_channel_empty_n ^ 1'b1) & (sum_V_3_loc_channel_empty_n ^ 1'b1) & (sum_V_4_loc_channel_empty_n ^ 1'b1) & (sum_V_5_loc_channel_empty_n ^ 1'b1) & (sum_V_6_loc_channel_empty_n ^ 1'b1) & (sum_V_7_loc_channel_empty_n ^ 1'b1) & (sum_V_8_loc_channel_empty_n ^ 1'b1) & (sum_V_9_loc_channel_empty_n ^ 1'b1) & (sum_V_10_loc_channel_empty_n ^ 1'b1) & (sum_V_11_loc_channel_empty_n ^ 1'b1) & (sum_V_12_loc_channel_empty_n ^ 1'b1) & (sum_V_13_loc_channel_empty_n ^ 1'b1) & (sum_V_14_loc_channel_empty_n ^ 1'b1) & (sum_V_15_loc_channel_empty_n ^ 1'b1) & (sum_V_16_loc_channel_empty_n ^ 1'b1) & (sum_V_17_loc_channel_empty_n ^ 1'b1) & (sum_V_18_loc_channel_empty_n ^ 1'b1) & (sum_V_19_loc_channel_empty_n ^ 1'b1) & (sum_V_20_loc_channel_empty_n ^ 1'b1) & (sum_V_21_loc_channel_empty_n ^ 1'b1) & (sum_V_22_loc_channel_empty_n ^ 1'b1) & (sum_V_23_loc_channel_empty_n ^ 1'b1) & (sum_V_24_loc_channel_empty_n ^ 1'b1) & (sum_V_25_loc_channel_empty_n ^ 1'b1) & (sum_V_26_loc_channel_empty_n ^ 1'b1) & (sum_V_27_loc_channel_empty_n ^ 1'b1) & (sum_V_28_loc_channel_empty_n ^ 1'b1) & (sum_V_29_loc_channel_empty_n ^ 1'b1) & (sum_V_30_loc_channel_empty_n ^ 1'b1) & (sum_V_31_loc_channel_empty_n ^ 1'b1) & (sum_V_32_loc_channel_empty_n ^ 1'b1) & (sum_V_33_loc_channel_empty_n ^ 1'b1) & (sum_V_34_loc_channel_empty_n ^ 1'b1) & (sum_V_35_loc_channel_empty_n ^ 1'b1) & (sum_V_36_loc_channel_empty_n ^ 1'b1) & (sum_V_37_loc_channel_empty_n ^ 1'b1) & (sum_V_38_loc_channel_empty_n ^ 1'b1) & (sum_V_39_loc_channel_empty_n ^ 1'b1) & (sum_V_40_loc_channel_empty_n ^ 1'b1) & (sum_V_41_loc_channel_empty_n ^ 1'b1) & (sum_V_42_loc_channel_empty_n ^ 1'b1) & (sum_V_43_loc_channel_empty_n ^ 1'b1) & (sum_V_44_loc_channel_empty_n ^ 1'b1) & (sum_V_45_loc_channel_empty_n ^ 1'b1) & (sum_V_46_loc_channel_empty_n ^ 1'b1) & (sum_V_47_loc_channel_empty_n ^ 1'b1) & (sum_V_48_loc_channel_empty_n ^ 1'b1) & (sum_V_49_loc_channel_empty_n ^ 1'b1) & (sum_V_50_loc_channel_empty_n ^ 1'b1) & (sum_V_51_loc_channel_empty_n ^ 1'b1) & (sum_V_52_loc_channel_empty_n ^ 1'b1) & (sum_V_53_loc_channel_empty_n ^ 1'b1) & (sum_V_54_loc_channel_empty_n ^ 1'b1) & (sum_V_55_loc_channel_empty_n ^ 1'b1) & (sum_V_56_loc_channel_empty_n ^ 1'b1) & (sum_V_57_loc_channel_empty_n ^ 1'b1) & (sum_V_58_loc_channel_empty_n ^ 1'b1) & (sum_V_59_loc_channel_empty_n ^ 1'b1) & (1'b1 ^ Layer3_Int_V_t_empty_n) & Layer4_Dense_U0_ap_idle & Layer23_Maxpool_read_U0_ap_idle & Layer1_ReadPadding_U0_ap_idle & Layer12_Maxpool_read_U0_ap_idle & CNN_1D_entry142_U0_ap_idle & CNN_1D_entry11_U0_ap_idle & CNN_1D_Loop_Loop_Mul_U0_ap_idle & CNN_1D_Loop_Loop_Con_U0_ap_idle & CNN_1D_Loop_2_proc14_U0_ap_idle & CNN_1D_Block_prehea_U0_ap_idle & CNN_1D_Block_Layer2_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_CNN_1D_Block_Layer2_U0_ap_ready = (ap_sync_reg_CNN_1D_Block_Layer2_U0_ap_ready | CNN_1D_Block_Layer2_U0_ap_ready);

assign ap_sync_CNN_1D_Loop_2_proc14_U0_ap_ready = (ap_sync_reg_CNN_1D_Loop_2_proc14_U0_ap_ready | CNN_1D_Loop_2_proc14_U0_ap_ready);

assign ap_sync_CNN_1D_Loop_Loop_Con_U0_ap_ready = (ap_sync_reg_CNN_1D_Loop_Loop_Con_U0_ap_ready | CNN_1D_Loop_Loop_Con_U0_ap_ready);

assign ap_sync_CNN_1D_Loop_Loop_Mul_U0_ap_ready = (ap_sync_reg_CNN_1D_Loop_Loop_Mul_U0_ap_ready | CNN_1D_Loop_Loop_Mul_U0_ap_ready);

assign ap_sync_CNN_1D_entry11_U0_ap_ready = (ap_sync_reg_CNN_1D_entry11_U0_ap_ready | CNN_1D_entry11_U0_ap_ready);

assign ap_sync_Layer1_ReadPadding_U0_ap_ready = (ap_sync_reg_Layer1_ReadPadding_U0_ap_ready | Layer1_ReadPadding_U0_ap_ready);

assign ap_sync_Layer4_Dense_U0_ap_ready = (ap_sync_reg_Layer4_Dense_U0_ap_ready | Layer4_Dense_U0_ap_ready);

assign ap_sync_channel_write_sum_V_0_cast_loc_cha = ((sum_V_0_cast_loc_cha_full_n & ap_channel_done_sum_V_0_cast_loc_cha) | ap_sync_reg_channel_write_sum_V_0_cast_loc_cha);

assign ap_sync_channel_write_sum_V_0_loc_channel = ((sum_V_0_loc_channel_full_n & ap_channel_done_sum_V_0_loc_channel) | ap_sync_reg_channel_write_sum_V_0_loc_channel);

assign ap_sync_channel_write_sum_V_10_cast_loc_ch = ((sum_V_10_cast_loc_ch_full_n & ap_channel_done_sum_V_10_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_10_cast_loc_ch);

assign ap_sync_channel_write_sum_V_10_loc_channel = ((sum_V_10_loc_channel_full_n & ap_channel_done_sum_V_10_loc_channel) | ap_sync_reg_channel_write_sum_V_10_loc_channel);

assign ap_sync_channel_write_sum_V_11_cast_loc_ch = ((sum_V_11_cast_loc_ch_full_n & ap_channel_done_sum_V_11_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_11_cast_loc_ch);

assign ap_sync_channel_write_sum_V_11_loc_channel = ((sum_V_11_loc_channel_full_n & ap_channel_done_sum_V_11_loc_channel) | ap_sync_reg_channel_write_sum_V_11_loc_channel);

assign ap_sync_channel_write_sum_V_12_cast_loc_ch = ((sum_V_12_cast_loc_ch_full_n & ap_channel_done_sum_V_12_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_12_cast_loc_ch);

assign ap_sync_channel_write_sum_V_12_loc_channel = ((sum_V_12_loc_channel_full_n & ap_channel_done_sum_V_12_loc_channel) | ap_sync_reg_channel_write_sum_V_12_loc_channel);

assign ap_sync_channel_write_sum_V_13_cast_loc_ch = ((sum_V_13_cast_loc_ch_full_n & ap_channel_done_sum_V_13_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_13_cast_loc_ch);

assign ap_sync_channel_write_sum_V_13_loc_channel = ((sum_V_13_loc_channel_full_n & ap_channel_done_sum_V_13_loc_channel) | ap_sync_reg_channel_write_sum_V_13_loc_channel);

assign ap_sync_channel_write_sum_V_14_cast_loc_ch = ((sum_V_14_cast_loc_ch_full_n & ap_channel_done_sum_V_14_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_14_cast_loc_ch);

assign ap_sync_channel_write_sum_V_14_loc_channel = ((sum_V_14_loc_channel_full_n & ap_channel_done_sum_V_14_loc_channel) | ap_sync_reg_channel_write_sum_V_14_loc_channel);

assign ap_sync_channel_write_sum_V_15_cast_loc_ch = ((sum_V_15_cast_loc_ch_full_n & ap_channel_done_sum_V_15_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_15_cast_loc_ch);

assign ap_sync_channel_write_sum_V_15_loc_channel = ((sum_V_15_loc_channel_full_n & ap_channel_done_sum_V_15_loc_channel) | ap_sync_reg_channel_write_sum_V_15_loc_channel);

assign ap_sync_channel_write_sum_V_16_cast_loc_ch = ((sum_V_16_cast_loc_ch_full_n & ap_channel_done_sum_V_16_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_16_cast_loc_ch);

assign ap_sync_channel_write_sum_V_16_loc_channel = ((sum_V_16_loc_channel_full_n & ap_channel_done_sum_V_16_loc_channel) | ap_sync_reg_channel_write_sum_V_16_loc_channel);

assign ap_sync_channel_write_sum_V_17_cast_loc_ch = ((sum_V_17_cast_loc_ch_full_n & ap_channel_done_sum_V_17_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_17_cast_loc_ch);

assign ap_sync_channel_write_sum_V_17_loc_channel = ((sum_V_17_loc_channel_full_n & ap_channel_done_sum_V_17_loc_channel) | ap_sync_reg_channel_write_sum_V_17_loc_channel);

assign ap_sync_channel_write_sum_V_18_cast_loc_ch = ((sum_V_18_cast_loc_ch_full_n & ap_channel_done_sum_V_18_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_18_cast_loc_ch);

assign ap_sync_channel_write_sum_V_18_loc_channel = ((sum_V_18_loc_channel_full_n & ap_channel_done_sum_V_18_loc_channel) | ap_sync_reg_channel_write_sum_V_18_loc_channel);

assign ap_sync_channel_write_sum_V_19_cast_loc_ch = ((sum_V_19_cast_loc_ch_full_n & ap_channel_done_sum_V_19_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_19_cast_loc_ch);

assign ap_sync_channel_write_sum_V_19_loc_channel = ((sum_V_19_loc_channel_full_n & ap_channel_done_sum_V_19_loc_channel) | ap_sync_reg_channel_write_sum_V_19_loc_channel);

assign ap_sync_channel_write_sum_V_1_cast_loc_cha = ((sum_V_1_cast_loc_cha_full_n & ap_channel_done_sum_V_1_cast_loc_cha) | ap_sync_reg_channel_write_sum_V_1_cast_loc_cha);

assign ap_sync_channel_write_sum_V_1_loc_channel = ((sum_V_1_loc_channel_full_n & ap_channel_done_sum_V_1_loc_channel) | ap_sync_reg_channel_write_sum_V_1_loc_channel);

assign ap_sync_channel_write_sum_V_20_cast_loc_ch = ((sum_V_20_cast_loc_ch_full_n & ap_channel_done_sum_V_20_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_20_cast_loc_ch);

assign ap_sync_channel_write_sum_V_20_loc_channel = ((sum_V_20_loc_channel_full_n & ap_channel_done_sum_V_20_loc_channel) | ap_sync_reg_channel_write_sum_V_20_loc_channel);

assign ap_sync_channel_write_sum_V_21_cast_loc_ch = ((sum_V_21_cast_loc_ch_full_n & ap_channel_done_sum_V_21_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_21_cast_loc_ch);

assign ap_sync_channel_write_sum_V_21_loc_channel = ((sum_V_21_loc_channel_full_n & ap_channel_done_sum_V_21_loc_channel) | ap_sync_reg_channel_write_sum_V_21_loc_channel);

assign ap_sync_channel_write_sum_V_22_cast_loc_ch = ((sum_V_22_cast_loc_ch_full_n & ap_channel_done_sum_V_22_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_22_cast_loc_ch);

assign ap_sync_channel_write_sum_V_22_loc_channel = ((sum_V_22_loc_channel_full_n & ap_channel_done_sum_V_22_loc_channel) | ap_sync_reg_channel_write_sum_V_22_loc_channel);

assign ap_sync_channel_write_sum_V_23_cast_loc_ch = ((sum_V_23_cast_loc_ch_full_n & ap_channel_done_sum_V_23_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_23_cast_loc_ch);

assign ap_sync_channel_write_sum_V_23_loc_channel = ((sum_V_23_loc_channel_full_n & ap_channel_done_sum_V_23_loc_channel) | ap_sync_reg_channel_write_sum_V_23_loc_channel);

assign ap_sync_channel_write_sum_V_24_cast_loc_ch = ((sum_V_24_cast_loc_ch_full_n & ap_channel_done_sum_V_24_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_24_cast_loc_ch);

assign ap_sync_channel_write_sum_V_24_loc_channel = ((sum_V_24_loc_channel_full_n & ap_channel_done_sum_V_24_loc_channel) | ap_sync_reg_channel_write_sum_V_24_loc_channel);

assign ap_sync_channel_write_sum_V_25_cast_loc_ch = ((sum_V_25_cast_loc_ch_full_n & ap_channel_done_sum_V_25_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_25_cast_loc_ch);

assign ap_sync_channel_write_sum_V_25_loc_channel = ((sum_V_25_loc_channel_full_n & ap_channel_done_sum_V_25_loc_channel) | ap_sync_reg_channel_write_sum_V_25_loc_channel);

assign ap_sync_channel_write_sum_V_26_cast_loc_ch = ((sum_V_26_cast_loc_ch_full_n & ap_channel_done_sum_V_26_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_26_cast_loc_ch);

assign ap_sync_channel_write_sum_V_26_loc_channel = ((sum_V_26_loc_channel_full_n & ap_channel_done_sum_V_26_loc_channel) | ap_sync_reg_channel_write_sum_V_26_loc_channel);

assign ap_sync_channel_write_sum_V_27_cast_loc_ch = ((sum_V_27_cast_loc_ch_full_n & ap_channel_done_sum_V_27_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_27_cast_loc_ch);

assign ap_sync_channel_write_sum_V_27_loc_channel = ((sum_V_27_loc_channel_full_n & ap_channel_done_sum_V_27_loc_channel) | ap_sync_reg_channel_write_sum_V_27_loc_channel);

assign ap_sync_channel_write_sum_V_28_cast_loc_ch = ((sum_V_28_cast_loc_ch_full_n & ap_channel_done_sum_V_28_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_28_cast_loc_ch);

assign ap_sync_channel_write_sum_V_28_loc_channel = ((sum_V_28_loc_channel_full_n & ap_channel_done_sum_V_28_loc_channel) | ap_sync_reg_channel_write_sum_V_28_loc_channel);

assign ap_sync_channel_write_sum_V_29_cast_loc_ch = ((sum_V_29_cast_loc_ch_full_n & ap_channel_done_sum_V_29_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_29_cast_loc_ch);

assign ap_sync_channel_write_sum_V_29_loc_channel = ((sum_V_29_loc_channel_full_n & ap_channel_done_sum_V_29_loc_channel) | ap_sync_reg_channel_write_sum_V_29_loc_channel);

assign ap_sync_channel_write_sum_V_2_cast_loc_cha = ((sum_V_2_cast_loc_cha_full_n & ap_channel_done_sum_V_2_cast_loc_cha) | ap_sync_reg_channel_write_sum_V_2_cast_loc_cha);

assign ap_sync_channel_write_sum_V_2_loc_channel = ((sum_V_2_loc_channel_full_n & ap_channel_done_sum_V_2_loc_channel) | ap_sync_reg_channel_write_sum_V_2_loc_channel);

assign ap_sync_channel_write_sum_V_30_cast_loc_ch = ((sum_V_30_cast_loc_ch_full_n & ap_channel_done_sum_V_30_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_30_cast_loc_ch);

assign ap_sync_channel_write_sum_V_30_loc_channel = ((sum_V_30_loc_channel_full_n & ap_channel_done_sum_V_30_loc_channel) | ap_sync_reg_channel_write_sum_V_30_loc_channel);

assign ap_sync_channel_write_sum_V_31_cast_loc_ch = ((sum_V_31_cast_loc_ch_full_n & ap_channel_done_sum_V_31_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_31_cast_loc_ch);

assign ap_sync_channel_write_sum_V_31_loc_channel = ((sum_V_31_loc_channel_full_n & ap_channel_done_sum_V_31_loc_channel) | ap_sync_reg_channel_write_sum_V_31_loc_channel);

assign ap_sync_channel_write_sum_V_32_cast_loc_ch = ((sum_V_32_cast_loc_ch_full_n & ap_channel_done_sum_V_32_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_32_cast_loc_ch);

assign ap_sync_channel_write_sum_V_32_loc_channel = ((sum_V_32_loc_channel_full_n & ap_channel_done_sum_V_32_loc_channel) | ap_sync_reg_channel_write_sum_V_32_loc_channel);

assign ap_sync_channel_write_sum_V_33_cast_loc_ch = ((sum_V_33_cast_loc_ch_full_n & ap_channel_done_sum_V_33_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_33_cast_loc_ch);

assign ap_sync_channel_write_sum_V_33_loc_channel = ((sum_V_33_loc_channel_full_n & ap_channel_done_sum_V_33_loc_channel) | ap_sync_reg_channel_write_sum_V_33_loc_channel);

assign ap_sync_channel_write_sum_V_34_cast_loc_ch = ((sum_V_34_cast_loc_ch_full_n & ap_channel_done_sum_V_34_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_34_cast_loc_ch);

assign ap_sync_channel_write_sum_V_34_loc_channel = ((sum_V_34_loc_channel_full_n & ap_channel_done_sum_V_34_loc_channel) | ap_sync_reg_channel_write_sum_V_34_loc_channel);

assign ap_sync_channel_write_sum_V_35_cast_loc_ch = ((sum_V_35_cast_loc_ch_full_n & ap_channel_done_sum_V_35_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_35_cast_loc_ch);

assign ap_sync_channel_write_sum_V_35_loc_channel = ((sum_V_35_loc_channel_full_n & ap_channel_done_sum_V_35_loc_channel) | ap_sync_reg_channel_write_sum_V_35_loc_channel);

assign ap_sync_channel_write_sum_V_36_cast_loc_ch = ((sum_V_36_cast_loc_ch_full_n & ap_channel_done_sum_V_36_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_36_cast_loc_ch);

assign ap_sync_channel_write_sum_V_36_loc_channel = ((sum_V_36_loc_channel_full_n & ap_channel_done_sum_V_36_loc_channel) | ap_sync_reg_channel_write_sum_V_36_loc_channel);

assign ap_sync_channel_write_sum_V_37_cast_loc_ch = ((sum_V_37_cast_loc_ch_full_n & ap_channel_done_sum_V_37_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_37_cast_loc_ch);

assign ap_sync_channel_write_sum_V_37_loc_channel = ((sum_V_37_loc_channel_full_n & ap_channel_done_sum_V_37_loc_channel) | ap_sync_reg_channel_write_sum_V_37_loc_channel);

assign ap_sync_channel_write_sum_V_38_cast_loc_ch = ((sum_V_38_cast_loc_ch_full_n & ap_channel_done_sum_V_38_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_38_cast_loc_ch);

assign ap_sync_channel_write_sum_V_38_loc_channel = ((sum_V_38_loc_channel_full_n & ap_channel_done_sum_V_38_loc_channel) | ap_sync_reg_channel_write_sum_V_38_loc_channel);

assign ap_sync_channel_write_sum_V_39_cast_loc_ch = ((sum_V_39_cast_loc_ch_full_n & ap_channel_done_sum_V_39_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_39_cast_loc_ch);

assign ap_sync_channel_write_sum_V_39_loc_channel = ((sum_V_39_loc_channel_full_n & ap_channel_done_sum_V_39_loc_channel) | ap_sync_reg_channel_write_sum_V_39_loc_channel);

assign ap_sync_channel_write_sum_V_3_cast_loc_cha = ((sum_V_3_cast_loc_cha_full_n & ap_channel_done_sum_V_3_cast_loc_cha) | ap_sync_reg_channel_write_sum_V_3_cast_loc_cha);

assign ap_sync_channel_write_sum_V_3_loc_channel = ((sum_V_3_loc_channel_full_n & ap_channel_done_sum_V_3_loc_channel) | ap_sync_reg_channel_write_sum_V_3_loc_channel);

assign ap_sync_channel_write_sum_V_40_cast_loc_ch = ((sum_V_40_cast_loc_ch_full_n & ap_channel_done_sum_V_40_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_40_cast_loc_ch);

assign ap_sync_channel_write_sum_V_40_loc_channel = ((sum_V_40_loc_channel_full_n & ap_channel_done_sum_V_40_loc_channel) | ap_sync_reg_channel_write_sum_V_40_loc_channel);

assign ap_sync_channel_write_sum_V_41_cast_loc_ch = ((sum_V_41_cast_loc_ch_full_n & ap_channel_done_sum_V_41_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_41_cast_loc_ch);

assign ap_sync_channel_write_sum_V_41_loc_channel = ((sum_V_41_loc_channel_full_n & ap_channel_done_sum_V_41_loc_channel) | ap_sync_reg_channel_write_sum_V_41_loc_channel);

assign ap_sync_channel_write_sum_V_42_cast_loc_ch = ((sum_V_42_cast_loc_ch_full_n & ap_channel_done_sum_V_42_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_42_cast_loc_ch);

assign ap_sync_channel_write_sum_V_42_loc_channel = ((sum_V_42_loc_channel_full_n & ap_channel_done_sum_V_42_loc_channel) | ap_sync_reg_channel_write_sum_V_42_loc_channel);

assign ap_sync_channel_write_sum_V_43_cast_loc_ch = ((sum_V_43_cast_loc_ch_full_n & ap_channel_done_sum_V_43_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_43_cast_loc_ch);

assign ap_sync_channel_write_sum_V_43_loc_channel = ((sum_V_43_loc_channel_full_n & ap_channel_done_sum_V_43_loc_channel) | ap_sync_reg_channel_write_sum_V_43_loc_channel);

assign ap_sync_channel_write_sum_V_44_cast_loc_ch = ((sum_V_44_cast_loc_ch_full_n & ap_channel_done_sum_V_44_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_44_cast_loc_ch);

assign ap_sync_channel_write_sum_V_44_loc_channel = ((sum_V_44_loc_channel_full_n & ap_channel_done_sum_V_44_loc_channel) | ap_sync_reg_channel_write_sum_V_44_loc_channel);

assign ap_sync_channel_write_sum_V_45_cast_loc_ch = ((sum_V_45_cast_loc_ch_full_n & ap_channel_done_sum_V_45_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_45_cast_loc_ch);

assign ap_sync_channel_write_sum_V_45_loc_channel = ((sum_V_45_loc_channel_full_n & ap_channel_done_sum_V_45_loc_channel) | ap_sync_reg_channel_write_sum_V_45_loc_channel);

assign ap_sync_channel_write_sum_V_46_cast_loc_ch = ((sum_V_46_cast_loc_ch_full_n & ap_channel_done_sum_V_46_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_46_cast_loc_ch);

assign ap_sync_channel_write_sum_V_46_loc_channel = ((sum_V_46_loc_channel_full_n & ap_channel_done_sum_V_46_loc_channel) | ap_sync_reg_channel_write_sum_V_46_loc_channel);

assign ap_sync_channel_write_sum_V_47_cast_loc_ch = ((sum_V_47_cast_loc_ch_full_n & ap_channel_done_sum_V_47_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_47_cast_loc_ch);

assign ap_sync_channel_write_sum_V_47_loc_channel = ((sum_V_47_loc_channel_full_n & ap_channel_done_sum_V_47_loc_channel) | ap_sync_reg_channel_write_sum_V_47_loc_channel);

assign ap_sync_channel_write_sum_V_48_cast_loc_ch = ((sum_V_48_cast_loc_ch_full_n & ap_channel_done_sum_V_48_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_48_cast_loc_ch);

assign ap_sync_channel_write_sum_V_48_loc_channel = ((sum_V_48_loc_channel_full_n & ap_channel_done_sum_V_48_loc_channel) | ap_sync_reg_channel_write_sum_V_48_loc_channel);

assign ap_sync_channel_write_sum_V_49_cast_loc_ch = ((sum_V_49_cast_loc_ch_full_n & ap_channel_done_sum_V_49_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_49_cast_loc_ch);

assign ap_sync_channel_write_sum_V_49_loc_channel = ((sum_V_49_loc_channel_full_n & ap_channel_done_sum_V_49_loc_channel) | ap_sync_reg_channel_write_sum_V_49_loc_channel);

assign ap_sync_channel_write_sum_V_4_cast_loc_cha = ((sum_V_4_cast_loc_cha_full_n & ap_channel_done_sum_V_4_cast_loc_cha) | ap_sync_reg_channel_write_sum_V_4_cast_loc_cha);

assign ap_sync_channel_write_sum_V_4_loc_channel = ((sum_V_4_loc_channel_full_n & ap_channel_done_sum_V_4_loc_channel) | ap_sync_reg_channel_write_sum_V_4_loc_channel);

assign ap_sync_channel_write_sum_V_50_cast_loc_ch = ((sum_V_50_cast_loc_ch_full_n & ap_channel_done_sum_V_50_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_50_cast_loc_ch);

assign ap_sync_channel_write_sum_V_50_loc_channel = ((sum_V_50_loc_channel_full_n & ap_channel_done_sum_V_50_loc_channel) | ap_sync_reg_channel_write_sum_V_50_loc_channel);

assign ap_sync_channel_write_sum_V_51_cast_loc_ch = ((sum_V_51_cast_loc_ch_full_n & ap_channel_done_sum_V_51_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_51_cast_loc_ch);

assign ap_sync_channel_write_sum_V_51_loc_channel = ((sum_V_51_loc_channel_full_n & ap_channel_done_sum_V_51_loc_channel) | ap_sync_reg_channel_write_sum_V_51_loc_channel);

assign ap_sync_channel_write_sum_V_52_cast_loc_ch = ((sum_V_52_cast_loc_ch_full_n & ap_channel_done_sum_V_52_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_52_cast_loc_ch);

assign ap_sync_channel_write_sum_V_52_loc_channel = ((sum_V_52_loc_channel_full_n & ap_channel_done_sum_V_52_loc_channel) | ap_sync_reg_channel_write_sum_V_52_loc_channel);

assign ap_sync_channel_write_sum_V_53_cast_loc_ch = ((sum_V_53_cast_loc_ch_full_n & ap_channel_done_sum_V_53_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_53_cast_loc_ch);

assign ap_sync_channel_write_sum_V_53_loc_channel = ((sum_V_53_loc_channel_full_n & ap_channel_done_sum_V_53_loc_channel) | ap_sync_reg_channel_write_sum_V_53_loc_channel);

assign ap_sync_channel_write_sum_V_54_cast_loc_ch = ((sum_V_54_cast_loc_ch_full_n & ap_channel_done_sum_V_54_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_54_cast_loc_ch);

assign ap_sync_channel_write_sum_V_54_loc_channel = ((sum_V_54_loc_channel_full_n & ap_channel_done_sum_V_54_loc_channel) | ap_sync_reg_channel_write_sum_V_54_loc_channel);

assign ap_sync_channel_write_sum_V_55_cast_loc_ch = ((sum_V_55_cast_loc_ch_full_n & ap_channel_done_sum_V_55_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_55_cast_loc_ch);

assign ap_sync_channel_write_sum_V_55_loc_channel = ((sum_V_55_loc_channel_full_n & ap_channel_done_sum_V_55_loc_channel) | ap_sync_reg_channel_write_sum_V_55_loc_channel);

assign ap_sync_channel_write_sum_V_56_cast_loc_ch = ((sum_V_56_cast_loc_ch_full_n & ap_channel_done_sum_V_56_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_56_cast_loc_ch);

assign ap_sync_channel_write_sum_V_56_loc_channel = ((sum_V_56_loc_channel_full_n & ap_channel_done_sum_V_56_loc_channel) | ap_sync_reg_channel_write_sum_V_56_loc_channel);

assign ap_sync_channel_write_sum_V_57_cast_loc_ch = ((sum_V_57_cast_loc_ch_full_n & ap_channel_done_sum_V_57_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_57_cast_loc_ch);

assign ap_sync_channel_write_sum_V_57_loc_channel = ((sum_V_57_loc_channel_full_n & ap_channel_done_sum_V_57_loc_channel) | ap_sync_reg_channel_write_sum_V_57_loc_channel);

assign ap_sync_channel_write_sum_V_58_cast_loc_ch = ((sum_V_58_cast_loc_ch_full_n & ap_channel_done_sum_V_58_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_58_cast_loc_ch);

assign ap_sync_channel_write_sum_V_58_loc_channel = ((sum_V_58_loc_channel_full_n & ap_channel_done_sum_V_58_loc_channel) | ap_sync_reg_channel_write_sum_V_58_loc_channel);

assign ap_sync_channel_write_sum_V_59_cast_loc_ch = ((sum_V_59_cast_loc_ch_full_n & ap_channel_done_sum_V_59_cast_loc_ch) | ap_sync_reg_channel_write_sum_V_59_cast_loc_ch);

assign ap_sync_channel_write_sum_V_59_loc_channel = ((sum_V_59_loc_channel_full_n & ap_channel_done_sum_V_59_loc_channel) | ap_sync_reg_channel_write_sum_V_59_loc_channel);

assign ap_sync_channel_write_sum_V_5_cast_loc_cha = ((sum_V_5_cast_loc_cha_full_n & ap_channel_done_sum_V_5_cast_loc_cha) | ap_sync_reg_channel_write_sum_V_5_cast_loc_cha);

assign ap_sync_channel_write_sum_V_5_loc_channel = ((sum_V_5_loc_channel_full_n & ap_channel_done_sum_V_5_loc_channel) | ap_sync_reg_channel_write_sum_V_5_loc_channel);

assign ap_sync_channel_write_sum_V_6_cast_loc_cha = ((sum_V_6_cast_loc_cha_full_n & ap_channel_done_sum_V_6_cast_loc_cha) | ap_sync_reg_channel_write_sum_V_6_cast_loc_cha);

assign ap_sync_channel_write_sum_V_6_loc_channel = ((sum_V_6_loc_channel_full_n & ap_channel_done_sum_V_6_loc_channel) | ap_sync_reg_channel_write_sum_V_6_loc_channel);

assign ap_sync_channel_write_sum_V_7_cast_loc_cha = ((sum_V_7_cast_loc_cha_full_n & ap_channel_done_sum_V_7_cast_loc_cha) | ap_sync_reg_channel_write_sum_V_7_cast_loc_cha);

assign ap_sync_channel_write_sum_V_7_loc_channel = ((sum_V_7_loc_channel_full_n & ap_channel_done_sum_V_7_loc_channel) | ap_sync_reg_channel_write_sum_V_7_loc_channel);

assign ap_sync_channel_write_sum_V_8_cast_loc_cha = ((sum_V_8_cast_loc_cha_full_n & ap_channel_done_sum_V_8_cast_loc_cha) | ap_sync_reg_channel_write_sum_V_8_cast_loc_cha);

assign ap_sync_channel_write_sum_V_8_loc_channel = ((sum_V_8_loc_channel_full_n & ap_channel_done_sum_V_8_loc_channel) | ap_sync_reg_channel_write_sum_V_8_loc_channel);

assign ap_sync_channel_write_sum_V_9_cast_loc_cha = ((sum_V_9_cast_loc_cha_full_n & ap_channel_done_sum_V_9_cast_loc_cha) | ap_sync_reg_channel_write_sum_V_9_cast_loc_cha);

assign ap_sync_channel_write_sum_V_9_loc_channel = ((sum_V_9_loc_channel_full_n & ap_channel_done_sum_V_9_loc_channel) | ap_sync_reg_channel_write_sum_V_9_loc_channel);

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (Layer4_Dense_U0_ap_done & Layer23_Maxpool_read_U0_ap_done & Layer12_Maxpool_read_U0_ap_done);

assign ap_sync_ready = (ap_sync_Layer4_Dense_U0_ap_ready & ap_sync_Layer1_ReadPadding_U0_ap_ready & ap_sync_CNN_1D_entry11_U0_ap_ready & ap_sync_CNN_1D_Loop_Loop_Mul_U0_ap_ready & ap_sync_CNN_1D_Loop_Loop_Con_U0_ap_ready & ap_sync_CNN_1D_Loop_2_proc14_U0_ap_ready & ap_sync_CNN_1D_Block_Layer2_U0_ap_ready);

assign dst_V_address0 = Layer4_Dense_U0_dst_V_address0;

assign dst_V_ce0 = Layer4_Dense_U0_dst_V_ce0;

assign dst_V_d0 = Layer4_Dense_U0_dst_V_d0;

assign dst_V_we0 = Layer4_Dense_U0_dst_V_we0;

assign saveValueLayer1_V_Addr_A = Layer12_Maxpool_read_U0_saveValueLayer1_V_Addr_A;

assign saveValueLayer1_V_Din_A = Layer12_Maxpool_read_U0_saveValueLayer1_V_Din_A;

assign saveValueLayer1_V_EN_A = Layer12_Maxpool_read_U0_saveValueLayer1_V_EN_A;

assign saveValueLayer1_V_WEN_A = Layer12_Maxpool_read_U0_saveValueLayer1_V_WEN_A;

assign saveValueLayer2_V_Addr_A = Layer23_Maxpool_read_U0_saveValueLayer2_V_Addr_A;

assign saveValueLayer2_V_Din_A = Layer23_Maxpool_read_U0_saveValueLayer2_V_Din_A;

assign saveValueLayer2_V_EN_A = Layer23_Maxpool_read_U0_saveValueLayer2_V_EN_A;

assign saveValueLayer2_V_WEN_A = Layer23_Maxpool_read_U0_saveValueLayer2_V_WEN_A;

assign saveValueLayer3_V_Addr_A = CNN_1D_Block_prehea_U0_saveValueLayer3_V_Addr_A;

assign saveValueLayer3_V_Din_A = CNN_1D_Block_prehea_U0_saveValueLayer3_V_Din_A;

assign saveValueLayer3_V_EN_A = CNN_1D_Block_prehea_U0_saveValueLayer3_V_EN_A;

assign saveValueLayer3_V_WEN_A = CNN_1D_Block_prehea_U0_saveValueLayer3_V_WEN_A;

assign src_V_address0 = Layer1_ReadPadding_U0_src_V_address0;

assign src_V_ce0 = Layer1_ReadPadding_U0_src_V_ce0;

assign src_V_d0 = 18'd0;

assign src_V_we0 = 1'b0;

assign start_for_CNN_1D_entry142_U0_din = 1'b1;

assign start_for_Layer12_Maxpool_read_U0_din = 1'b1;

assign start_for_Layer23_Maxpool_read_U0_din = 1'b1;

endmodule //CNN_1D
