module led(clk,txstate,send_rate,rec_rate);
input clk,txstate,send_rate,rec_rate;
output [3:0]led;
always@(clk)
begin
	if(txstate)
	begin
		led[0] <= 0;
		led[1] <= 1;
	end
	else
	begin
		led[0] <= 1;
		led[1] <= 0;
	end
	if(send_rate)
		led[2] <= 0;
	else
		led[2] <= 1;
	if(rec_rate)
		led[3] <= 0;
	else
		led[3] <= 1;
end
endmodule
