

================================================================
== Vitis HLS Report for 'straightLineProjectorFromLayerIJtoK'
================================================================
* Date:           Sun Jul  7 14:41:57 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.35>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k"   --->   Operation 13 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %j"   --->   Operation 14 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 15 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%z_j_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_j"   --->   Operation 16 'read' 'z_j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%z_i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_i"   --->   Operation 17 'read' 'z_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i32 %j_read"   --->   Operation 18 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.49ns)   --->   "%icmp_ln118 = icmp_eq  i3 %i_read, i3 0" [patchMaker.cpp:118]   --->   Operation 19 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.57ns)   --->   "%add_ln124 = add i3 %i_read, i3 7" [patchMaker.cpp:124]   --->   Operation 20 'add' 'add_ln124' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i3 %add_ln124" [patchMaker.cpp:124]   --->   Operation 21 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%radii_addr = getelementptr i25 %radii, i64 0, i64 %zext_ln124" [patchMaker.cpp:124]   --->   Operation 22 'getelementptr' 'radii_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.69ns)   --->   "%radius_i = load i3 %radii_addr" [patchMaker.cpp:124]   --->   Operation 23 'load' 'radius_i' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%icmp_ln126 = icmp_eq  i32 %j_read, i32 0" [patchMaker.cpp:126]   --->   Operation 24 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.57ns)   --->   "%add_ln132 = add i3 %empty, i3 7" [patchMaker.cpp:132]   --->   Operation 25 'add' 'add_ln132' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i3 %add_ln132" [patchMaker.cpp:132]   --->   Operation 26 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%radii_addr_1 = getelementptr i25 %radii, i64 0, i64 %zext_ln132" [patchMaker.cpp:132]   --->   Operation 27 'getelementptr' 'radii_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.69ns)   --->   "%radius_j = load i3 %radii_addr_1" [patchMaker.cpp:132]   --->   Operation 28 'load' 'radius_j' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 29 [1/1] (0.49ns)   --->   "%icmp_ln134 = icmp_eq  i3 %k_read, i3 0" [patchMaker.cpp:134]   --->   Operation 29 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.57ns)   --->   "%add_ln140 = add i3 %k_read, i3 7" [patchMaker.cpp:140]   --->   Operation 30 'add' 'add_ln140' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i3 %add_ln140" [patchMaker.cpp:140]   --->   Operation 31 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%radii_addr_2 = getelementptr i25 %radii, i64 0, i64 %zext_ln140" [patchMaker.cpp:140]   --->   Operation 32 'getelementptr' 'radii_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.69ns)   --->   "%radius_k = load i3 %radii_addr_2" [patchMaker.cpp:140]   --->   Operation 33 'load' 'radius_k' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 34 [2/2] (4.35ns)   --->   "%conv2 = sitofp i64 %z_j_read" [patchMaker.cpp:145]   --->   Operation 34 'sitofp' 'conv2' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 35 [2/2] (4.35ns)   --->   "%conv3 = sitofp i64 %z_i_read" [patchMaker.cpp:145]   --->   Operation 35 'sitofp' 'conv3' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.24>
ST_2 : Operation 36 [1/2] (0.69ns)   --->   "%radius_i = load i3 %radii_addr" [patchMaker.cpp:124]   --->   Operation 36 'load' 'radius_i' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 37 [1/1] (0.35ns)   --->   "%radius_i_1 = select i1 %icmp_ln118, i25 0, i25 %radius_i" [patchMaker.cpp:118]   --->   Operation 37 'select' 'radius_i_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i25 %radius_i_1" [patchMaker.cpp:114]   --->   Operation 38 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (0.69ns)   --->   "%radius_j = load i3 %radii_addr_1" [patchMaker.cpp:132]   --->   Operation 39 'load' 'radius_j' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sub_ln143_1)   --->   "%radius_j_1 = select i1 %icmp_ln126, i25 0, i25 %radius_j" [patchMaker.cpp:126]   --->   Operation 40 'select' 'radius_j_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node sub_ln143_1)   --->   "%zext_ln115 = zext i25 %radius_j_1" [patchMaker.cpp:115]   --->   Operation 41 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (0.69ns)   --->   "%radius_k = load i3 %radii_addr_2" [patchMaker.cpp:140]   --->   Operation 42 'load' 'radius_k' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node sub_ln143)   --->   "%radius_k_1 = select i1 %icmp_ln134, i25 0, i25 %radius_k" [patchMaker.cpp:134]   --->   Operation 43 'select' 'radius_k_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node sub_ln143)   --->   "%zext_ln116 = zext i25 %radius_k_1" [patchMaker.cpp:116]   --->   Operation 44 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub_ln143 = sub i26 %zext_ln116, i26 %zext_ln114" [patchMaker.cpp:143]   --->   Operation 45 'sub' 'sub_ln143' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i26 %sub_ln143" [patchMaker.cpp:143]   --->   Operation 46 'sext' 'sext_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (4.35ns)   --->   "%conv = sitofp i32 %sext_ln143" [patchMaker.cpp:143]   --->   Operation 47 'sitofp' 'conv' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.83ns) (out node of the LUT)   --->   "%sub_ln143_1 = sub i26 %zext_ln115, i26 %zext_ln114" [patchMaker.cpp:143]   --->   Operation 48 'sub' 'sub_ln143_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln143_1 = sext i26 %sub_ln143_1" [patchMaker.cpp:143]   --->   Operation 49 'sext' 'sext_ln143_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (4.35ns)   --->   "%conv1 = sitofp i32 %sext_ln143_1" [patchMaker.cpp:143]   --->   Operation 50 'sitofp' 'conv1' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 51 [1/2] (4.35ns)   --->   "%conv2 = sitofp i64 %z_j_read" [patchMaker.cpp:145]   --->   Operation 51 'sitofp' 'conv2' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (4.35ns)   --->   "%conv3 = sitofp i64 %z_i_read" [patchMaker.cpp:145]   --->   Operation 52 'sitofp' 'conv3' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 53 [1/2] (4.35ns)   --->   "%conv = sitofp i32 %sext_ln143" [patchMaker.cpp:143]   --->   Operation 53 'sitofp' 'conv' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 54 [1/2] (4.35ns)   --->   "%conv1 = sitofp i32 %sext_ln143_1" [patchMaker.cpp:143]   --->   Operation 54 'sitofp' 'conv1' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.06>
ST_4 : Operation 55 [6/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:143]   --->   Operation 55 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.06>
ST_5 : Operation 56 [5/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:143]   --->   Operation 56 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.06>
ST_6 : Operation 57 [4/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:143]   --->   Operation 57 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.06>
ST_7 : Operation 58 [3/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:143]   --->   Operation 58 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.06>
ST_8 : Operation 59 [2/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:143]   --->   Operation 59 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.06>
ST_9 : Operation 60 [1/6] (7.06ns)   --->   "%radii_leverArmF = fdiv i32 %conv, i32 %conv1" [patchMaker.cpp:143]   --->   Operation 60 'fdiv' 'radii_leverArmF' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.90>
ST_10 : Operation 61 [2/2] (4.90ns)   --->   "%dc = fmul i32 %conv2, i32 %radii_leverArmF" [patchMaker.cpp:145]   --->   Operation 61 'fmul' 'dc' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [2/2] (4.90ns)   --->   "%dc_1 = fmul i32 %conv3, i32 %radii_leverArmF" [patchMaker.cpp:145]   --->   Operation 62 'fmul' 'dc_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.90>
ST_11 : Operation 63 [1/2] (4.90ns)   --->   "%dc = fmul i32 %conv2, i32 %radii_leverArmF" [patchMaker.cpp:145]   --->   Operation 63 'fmul' 'dc' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [1/2] (4.90ns)   --->   "%dc_1 = fmul i32 %conv3, i32 %radii_leverArmF" [patchMaker.cpp:145]   --->   Operation 64 'fmul' 'dc_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.46>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 65 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 66 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 67 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i32 %data_V"   --->   Operation 68 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_10, i1 0"   --->   Operation 69 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 70 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_9" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 71 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.70ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 72 'add' 'add_ln341' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 73 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.70ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_9"   --->   Operation 74 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 75 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 76 'select' 'ush' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 77 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 78 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 79 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 80 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 81 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 82 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_1, i32 24, i32 87"   --->   Operation 83 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_1"   --->   Operation 84 'select' 'val' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (1.14ns)   --->   "%result_V_2 = sub i64 0, i64 %val"   --->   Operation 85 'sub' 'result_V_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.41ns)   --->   "%result_V = select i1 %p_Result_s, i64 %result_V_2, i64 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 86 'select' 'result_V' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %dc_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 87 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_1, i32 31"   --->   Operation 88 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 89 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i32 %data_V_1"   --->   Operation 90 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_12, i1 0"   --->   Operation 91 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 92 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln341_1 = zext i8 %tmp_11" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 93 'zext' 'zext_ln341_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.70ns)   --->   "%add_ln341_1 = add i9 %zext_ln341_1, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 94 'add' 'add_ln341_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_1, i32 8"   --->   Operation 95 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.70ns)   --->   "%sub_ln1311_1 = sub i8 127, i8 %tmp_11"   --->   Operation 96 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i8 %sub_ln1311_1"   --->   Operation 97 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.30ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_1, i9 %add_ln341_1"   --->   Operation 98 'select' 'ush_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i26_cast_cast_cast = sext i9 %ush_1"   --->   Operation 99 'sext' 'sh_prom_i_i_i_i_i26_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i26_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i26_cast_cast_cast"   --->   Operation 100 'zext' 'sh_prom_i_i_i_i_i26_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i111 %zext_ln15_1, i111 %sh_prom_i_i_i_i_i26_cast_cast_cast_cast"   --->   Operation 101 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i111 %zext_ln15_1, i111 %sh_prom_i_i_i_i_i26_cast_cast_cast_cast"   --->   Operation 102 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V_2, i32 24"   --->   Operation 103 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_8"   --->   Operation 104 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_3, i32 24, i32 87"   --->   Operation 105 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (1.05ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i64 %zext_ln662_1, i64 %tmp_6"   --->   Operation 106 'select' 'val_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (1.14ns)   --->   "%result_V_6 = sub i64 0, i64 %val_1"   --->   Operation 107 'sub' 'result_V_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.41ns)   --->   "%result_V_7 = select i1 %p_Result_1, i64 %result_V_6, i64 %val_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 108 'select' 'result_V_7' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145 = add i64 %result_V, i64 %z_i_read" [patchMaker.cpp:145]   --->   Operation 109 'add' 'add_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 110 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%sub_ln145 = sub i64 %add_ln145, i64 %result_V_7" [patchMaker.cpp:145]   --->   Operation 110 'sub' 'sub_ln145' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln145 = ret i64 %sub_ln145" [patchMaker.cpp:145]   --->   Operation 111 'ret' 'ret_ln145' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.35ns
The critical path consists of the following:
	wire read on port 'z_j' [11]  (0 ns)
	'sitofp' operation ('conv2', patchMaker.cpp:145) [42]  (4.35 ns)

 <State 2>: 6.24ns
The critical path consists of the following:
	'load' operation ('radius_i', patchMaker.cpp:124) on array 'radii' [18]  (0.699 ns)
	'select' operation ('radius_i', patchMaker.cpp:118) [19]  (0.352 ns)
	'sub' operation ('sub_ln143', patchMaker.cpp:143) [35]  (0.838 ns)
	'sitofp' operation ('conv', patchMaker.cpp:143) [37]  (4.35 ns)

 <State 3>: 4.35ns
The critical path consists of the following:
	'sitofp' operation ('conv', patchMaker.cpp:143) [37]  (4.35 ns)

 <State 4>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:143) [41]  (7.07 ns)

 <State 5>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:143) [41]  (7.07 ns)

 <State 6>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:143) [41]  (7.07 ns)

 <State 7>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:143) [41]  (7.07 ns)

 <State 8>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:143) [41]  (7.07 ns)

 <State 9>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('radii_leverArmF', patchMaker.cpp:143) [41]  (7.07 ns)

 <State 10>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('x', patchMaker.cpp:145) [43]  (4.9 ns)

 <State 11>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('x', patchMaker.cpp:145) [43]  (4.9 ns)

 <State 12>: 4.46ns
The critical path consists of the following:
	'sub' operation ('sub_ln1311') [53]  (0.705 ns)
	'select' operation ('ush') [55]  (0.303 ns)
	'lshr' operation ('r.V') [58]  (0 ns)
	'select' operation ('val') [63]  (1.05 ns)
	'sub' operation ('result.V') [64]  (1.15 ns)
	'select' operation ('result.V', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [65]  (0.411 ns)
	'add' operation ('add_ln145', patchMaker.cpp:145) [90]  (0 ns)
	'sub' operation ('sub_ln145', patchMaker.cpp:145) [91]  (0.843 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
