DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "Chronometer_test"
duName "coilControl_tester"
elements [
(GiElement
name "amplitudeBitNb"
type "positive"
value "amplitudeBitNb"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
]
mwi 0
uid 1774,0
)
(Instance
name "I_DUT"
duLibraryName "Chronometer"
duName "coilControl"
elements [
(GiElement
name "amplitudeBitNb"
type "positive"
value "amplitudeBitNb"
)
]
mwi 0
uid 2276,0
)
]
libraryRefs [
"ieee"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\did-chrono\\Prefs\\..\\Chronometer_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\did-chrono\\Prefs\\..\\Chronometer_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\did-chrono\\Prefs\\..\\Chronometer_test\\hds\\coil@control_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\did-chrono\\Prefs\\..\\Chronometer_test\\hds\\coil@control_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\did-chrono\\Prefs\\..\\Chronometer_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\did-chrono\\Prefs\\..\\Chronometer_test\\hds\\coil@control_tb"
)
(vvPair
variable "d_logical"
value "C:\\dev\\did-chrono\\Prefs\\..\\Chronometer_test\\hds\\coilControl_tb"
)
(vvPair
variable "date"
value "13.03.2023"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "13"
)
(vvPair
variable "entity_name"
value "coilControl_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "13.03.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "14:04:19"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Chronometer_test"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\Syslo\\Chronometer\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/$DESIGN_NAME/Chronometer_test/work"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "coilControl_tb"
)
(vvPair
variable "month"
value "mars"
)
(vvPair
variable "month_long"
value "mars"
)
(vvPair
variable "p"
value "C:\\dev\\did-chrono\\Prefs\\..\\Chronometer_test\\hds\\coil@control_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\did-chrono\\Prefs\\..\\Chronometer_test\\hds\\coilControl_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\Kart\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:04:19"
)
(vvPair
variable "unit"
value "coilControl_tb"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Net
uid 1315,0
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 1,0
)
declText (MLText
uid 1316,0
va (VaSet
isHidden 1
)
xt "-5000,34200,11600,35400"
st "SIGNAL reset     : std_ulogic"
)
)
*2 (Net
uid 1325,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
declText (MLText
uid 1326,0
va (VaSet
isHidden 1
)
xt "-5000,28200,11700,29400"
st "SIGNAL clock     : std_ulogic"
)
)
*3 (Grouping
uid 1487,0
optionalChildren [
*4 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,60000,66000,62000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,60400,62600,61600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "15000,60000,41000,62000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "21150,60300,34850,61700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "20000,66000,41000,68000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "20200,66400,38600,67600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "41000,60000,47000,62000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "41200,60400,45900,61600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "20000,62000,41000,64000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "20200,62400,35400,63600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "15000,62000,20000,64000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "15200,62400,18600,63600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "15000,64000,20000,66000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "15200,64400,18600,65600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "41000,62000,66000,68000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "41200,62200,55300,63400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*12 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "20000,64000,41000,66000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "20200,64400,39300,65600"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "15000,66000,20000,68000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "15200,66400,19500,67600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "15000,60000,66000,68000"
)
oxt "13000,22000,64000,30000"
)
*14 (Blk
uid 1774,0
shape (Rectangle
uid 1775,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "4000,48000,66000,56000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1776,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*15 (Text
uid 1777,0
va (VaSet
font "Verdana,12,1"
)
xt "3600,55900,17400,57300"
st "Chronometer_test"
blo "3600,57100"
tm "BdLibraryNameMgr"
)
*16 (Text
uid 1778,0
va (VaSet
font "Verdana,12,1"
)
xt "3600,57200,17300,58600"
st "coilControl_tester"
blo "3600,58400"
tm "BlkNameMgr"
)
*17 (Text
uid 1779,0
va (VaSet
font "Verdana,12,1"
)
xt "3600,58500,9900,59900"
st "I_tester"
blo "3600,59700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1780,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1781,0
text (MLText
uid 1782,0
va (VaSet
)
xt "-6000,60600,20700,63000"
st "amplitudeBitNb = amplitudeBitNb    ( positive )  
clockFrequency = clockFrequency    ( real     )  "
)
header ""
)
elements [
(GiElement
name "amplitudeBitNb"
type "positive"
value "amplitudeBitNb"
)
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
]
)
)
*18 (Net
uid 1963,0
decl (Decl
n "en"
t "std_ulogic"
o 7
suid 3,0
)
declText (MLText
uid 1964,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12800,1000"
st "SIGNAL en        : std_ulogic"
)
)
*19 (Net
uid 1971,0
decl (Decl
n "direction"
t "std_ulogic"
o 6
suid 4,0
)
declText (MLText
uid 1972,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,13100,1000"
st "SIGNAL direction : std_ulogic"
)
)
*20 (Net
uid 1979,0
decl (Decl
n "coil4"
t "std_uLogic"
o 5
suid 5,0
)
declText (MLText
uid 1980,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12900,1000"
st "SIGNAL coil4     : std_uLogic"
)
)
*21 (Net
uid 1987,0
decl (Decl
n "coil3"
t "std_uLogic"
o 4
suid 6,0
)
declText (MLText
uid 1988,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12900,1000"
st "SIGNAL coil3     : std_uLogic"
)
)
*22 (Net
uid 1995,0
decl (Decl
n "coil2"
t "std_uLogic"
o 3
suid 7,0
)
declText (MLText
uid 1996,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12900,1000"
st "SIGNAL coil2     : std_uLogic"
)
)
*23 (Net
uid 2003,0
decl (Decl
n "coil1"
t "std_ulogic"
o 2
suid 8,0
)
declText (MLText
uid 2004,0
va (VaSet
isHidden 1
font "Verdana,8,0"
)
xt "0,0,12700,1000"
st "SIGNAL coil1     : std_ulogic"
)
)
*24 (SaComponent
uid 2276,0
optionalChildren [
*25 (CptPort
uid 2232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,35625,28000,36375"
)
tg (CPTG
uid 2234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2235,0
va (VaSet
)
xt "29000,35500,32400,36700"
st "clock"
blo "29000,36500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*26 (CptPort
uid 2236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,25625,44750,26375"
)
tg (CPTG
uid 2238,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2239,0
va (VaSet
)
xt "39800,25500,43000,26700"
st "coil1"
ju 2
blo "43000,26500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil1"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*27 (CptPort
uid 2240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,27625,44750,28375"
)
tg (CPTG
uid 2242,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2243,0
va (VaSet
)
xt "39800,27500,43000,28700"
st "coil2"
ju 2
blo "43000,28500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil2"
t "std_uLogic"
o 4
suid 3,0
)
)
)
*28 (CptPort
uid 2244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,29625,44750,30375"
)
tg (CPTG
uid 2246,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2247,0
va (VaSet
)
xt "39800,29500,43000,30700"
st "coil3"
ju 2
blo "43000,30500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil3"
t "std_uLogic"
o 5
suid 4,0
)
)
)
*29 (CptPort
uid 2248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,31625,44750,32375"
)
tg (CPTG
uid 2250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2251,0
va (VaSet
)
xt "39800,31500,43000,32700"
st "coil4"
ju 2
blo "43000,32500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "coil4"
t "std_uLogic"
o 6
suid 5,0
)
)
)
*30 (CptPort
uid 2252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,25625,28000,26375"
)
tg (CPTG
uid 2254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2255,0
va (VaSet
)
xt "29000,25500,34100,26700"
st "direction"
blo "29000,26500"
)
)
thePort (LogicalPort
decl (Decl
n "direction"
t "std_ulogic"
o 2
suid 6,0
)
)
)
*31 (CptPort
uid 2256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,27625,28000,28375"
)
tg (CPTG
uid 2258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2259,0
va (VaSet
)
xt "29000,27500,33200,28700"
st "enStep"
blo "29000,28500"
)
)
thePort (LogicalPort
decl (Decl
n "enStep"
t "std_ulogic"
o 2
suid 7,0
)
)
)
*32 (CptPort
uid 2260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,37625,28000,38375"
)
tg (CPTG
uid 2262,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2263,0
va (VaSet
)
xt "29000,37500,32300,38700"
st "reset"
blo "29000,38500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 1
suid 8,0
)
)
)
*33 (CptPort
uid 2264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,29625,28000,30375"
)
tg (CPTG
uid 2266,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2267,0
va (VaSet
)
xt "29000,29400,34600,30600"
st "amplitude"
blo "29000,30400"
)
)
thePort (LogicalPort
decl (Decl
n "amplitude"
t "unsigned"
b "(amplitudeBitNb-1 downto 0)"
o 9
suid 2009,0
)
)
)
*34 (CptPort
uid 2268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27250,31625,28000,32375"
)
tg (CPTG
uid 2270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2271,0
va (VaSet
)
xt "29000,31400,33200,32600"
st "enPwm"
blo "29000,32400"
)
)
thePort (LogicalPort
decl (Decl
n "enPwm"
t "std_ulogic"
o 10
suid 2010,0
)
)
)
*35 (CptPort
uid 2272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,35625,44750,36375"
)
tg (CPTG
uid 2274,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2275,0
va (VaSet
)
xt "40100,35550,43000,36750"
st "pwm"
ju 2
blo "43000,36550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pwm"
t "std_uLogic"
o 11
suid 2011,0
)
)
)
]
shape (Rectangle
uid 2277,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "28000,22000,44000,40000"
)
oxt "36000,8000,52000,26000"
ttg (MlTextGroup
uid 2278,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*36 (Text
uid 2279,0
va (VaSet
font "Verdana,9,1"
)
xt "28100,40000,35700,41200"
st "Chronometer"
blo "28100,41000"
tm "BdLibraryNameMgr"
)
*37 (Text
uid 2280,0
va (VaSet
font "Verdana,9,1"
)
xt "28100,40900,34600,42100"
st "coilControl"
blo "28100,41900"
tm "CptNameMgr"
)
*38 (Text
uid 2281,0
va (VaSet
font "Verdana,9,1"
)
xt "28100,41800,31800,43000"
st "I_DUT"
blo "28100,42800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2282,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2283,0
text (MLText
uid 2284,0
va (VaSet
)
xt "28000,44400,54700,45600"
st "amplitudeBitNb = amplitudeBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "amplitudeBitNb"
type "positive"
value "amplitudeBitNb"
)
]
)
connectByName 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*39 (Net
uid 2285,0
decl (Decl
n "amplitude"
t "unsigned"
b "(amplitudeBitNb-1 downto 0)"
o 9
suid 9,0
)
declText (MLText
uid 2286,0
va (VaSet
isHidden 1
)
xt "0,0,32200,1200"
st "SIGNAL amplitude : unsigned(amplitudeBitNb-1 downto 0)"
)
)
*40 (Net
uid 2293,0
decl (Decl
n "enPwm"
t "std_ulogic"
o 10
suid 10,0
)
declText (MLText
uid 2294,0
va (VaSet
isHidden 1
)
xt "0,0,17500,1200"
st "SIGNAL enPwm     : std_ulogic"
)
)
*41 (Net
uid 2305,0
decl (Decl
n "pwm"
t "std_uLogic"
o 11
suid 11,0
)
declText (MLText
uid 2306,0
va (VaSet
isHidden 1
)
xt "0,0,17100,1200"
st "SIGNAL pwm       : std_uLogic"
)
)
*42 (Wire
uid 1317,0
shape (OrthoPolyLine
uid 1318,0
va (VaSet
vasetType 3
)
xt "24000,38000,27250,48000"
pts [
"27250,38000"
"24000,38000"
"24000,48000"
]
)
start &32
end &14
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1322,0
va (VaSet
font "Verdana,12,0"
)
xt "24000,36600,28100,38000"
st "reset"
blo "24000,37800"
tm "WireNameMgr"
)
)
on &1
)
*43 (Wire
uid 1327,0
shape (OrthoPolyLine
uid 1328,0
va (VaSet
vasetType 3
)
xt "22000,36000,27250,48000"
pts [
"27250,36000"
"22000,36000"
"22000,48000"
]
)
start &25
end &14
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1331,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1332,0
va (VaSet
font "Verdana,12,0"
)
xt "24000,34600,27800,36000"
st "clock"
blo "24000,35800"
tm "WireNameMgr"
)
)
on &2
)
*44 (Wire
uid 1965,0
shape (OrthoPolyLine
uid 1966,0
va (VaSet
vasetType 3
)
xt "14000,28000,27250,48000"
pts [
"27250,28000"
"14000,28000"
"14000,48000"
]
)
start &31
end &14
ss 0
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 1969,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1970,0
va (VaSet
font "Verdana,12,0"
)
xt "24250,26600,26650,28000"
st "en"
blo "24250,27800"
tm "WireNameMgr"
)
)
on &18
)
*45 (Wire
uid 1973,0
shape (OrthoPolyLine
uid 1974,0
va (VaSet
vasetType 3
)
xt "12000,26000,27250,48000"
pts [
"27250,26000"
"12000,26000"
"12000,48000"
]
)
start &30
end &14
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 1977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1978,0
va (VaSet
font "Verdana,12,0"
)
xt "21250,24600,27450,26000"
st "direction"
blo "21250,25800"
tm "WireNameMgr"
)
)
on &19
)
*46 (Wire
uid 1981,0
shape (OrthoPolyLine
uid 1982,0
va (VaSet
vasetType 3
)
xt "44750,32000,52000,48000"
pts [
"44750,32000"
"52000,32000"
"52000,48000"
]
)
start &29
end &14
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1985,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1986,0
va (VaSet
font "Verdana,12,0"
)
xt "46750,30600,50350,32000"
st "coil4"
blo "46750,31800"
tm "WireNameMgr"
)
)
on &20
)
*47 (Wire
uid 1989,0
shape (OrthoPolyLine
uid 1990,0
va (VaSet
vasetType 3
)
xt "44750,30000,54000,48000"
pts [
"44750,30000"
"54000,30000"
"54000,48000"
]
)
start &28
end &14
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1994,0
va (VaSet
font "Verdana,12,0"
)
xt "46750,28600,50350,30000"
st "coil3"
blo "46750,29800"
tm "WireNameMgr"
)
)
on &21
)
*48 (Wire
uid 1997,0
shape (OrthoPolyLine
uid 1998,0
va (VaSet
vasetType 3
)
xt "44750,28000,56000,48000"
pts [
"44750,28000"
"56000,28000"
"56000,48000"
]
)
start &27
end &14
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2002,0
va (VaSet
font "Verdana,12,0"
)
xt "46750,26600,50350,28000"
st "coil2"
blo "46750,27800"
tm "WireNameMgr"
)
)
on &22
)
*49 (Wire
uid 2005,0
shape (OrthoPolyLine
uid 2006,0
va (VaSet
vasetType 3
)
xt "44750,26000,58000,48000"
pts [
"44750,26000"
"58000,26000"
"58000,48000"
]
)
start &26
end &14
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2010,0
va (VaSet
font "Verdana,12,0"
)
xt "46750,24600,50350,26000"
st "coil1"
blo "46750,25800"
tm "WireNameMgr"
)
)
on &23
)
*50 (Wire
uid 2287,0
shape (OrthoPolyLine
uid 2288,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,30000,27250,48000"
pts [
"27250,30000"
"16000,30000"
"16000,48000"
]
)
start &33
end &14
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2292,0
va (VaSet
font "Verdana,12,0"
)
xt "20250,28700,27250,30100"
st "amplitude"
blo "20250,29900"
tm "WireNameMgr"
)
)
on &39
)
*51 (Wire
uid 2295,0
shape (OrthoPolyLine
uid 2296,0
va (VaSet
vasetType 3
)
xt "18000,32000,27250,48000"
pts [
"27250,32000"
"18000,32000"
"18000,48000"
]
)
start &34
end &14
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2300,0
va (VaSet
font "Verdana,12,0"
)
xt "22250,30700,27650,32100"
st "enPwm"
blo "22250,31900"
tm "WireNameMgr"
)
)
on &40
)
*52 (Wire
uid 2307,0
shape (OrthoPolyLine
uid 2308,0
va (VaSet
vasetType 3
)
xt "44750,36000,48000,48000"
pts [
"44750,36000"
"48000,36000"
"48000,48000"
]
)
start &35
end &14
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2312,0
va (VaSet
font "Verdana,12,0"
)
xt "46750,34700,50550,36100"
st "pwm"
blo "46750,35900"
tm "WireNameMgr"
)
)
on &41
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *53 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*54 (Text
uid 1297,0
va (VaSet
font "Verdana,12,0"
)
xt "-7000,19600,2500,21000"
st "Package List"
blo "-7000,20800"
)
*55 (MLText
uid 1298,0
va (VaSet
)
xt "-7000,21000,10500,24600"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*56 (Text
uid 191,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*57 (Text
uid 192,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*58 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*59 (Text
uid 194,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*60 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*61 (Text
uid 196,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*62 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1048"
viewArea "-8072,18527,87462,69312"
cachedDiagramExtent "-7000,0,66000,68000"
pageSetupInfo (PageSetupInfo
ptrCmd "Generic PostScript Printer,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 1077
paperHeight 761
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 1077
windowsPaperHeight 761
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 2449,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3300,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
va (VaSet
font "Verdana,12,1"
)
xt "1500,2550,7900,3950"
st "<library>"
blo "1500,3750"
tm "BdLibraryNameMgr"
)
*64 (Text
va (VaSet
font "Verdana,12,1"
)
xt "1500,3950,7000,5350"
st "<block>"
blo "1500,5150"
tm "BlkNameMgr"
)
*65 (Text
va (VaSet
font "Verdana,12,1"
)
xt "1500,5350,3000,6750"
st "I0"
blo "1500,6550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*66 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*67 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*68 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*70 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*71 (Text
va (VaSet
)
xt "-350,4550,250,5550"
st "I0"
blo "-350,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*73 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*74 (Text
va (VaSet
)
xt "-850,4550,-250,5550"
st "I0"
blo "-850,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*76 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*77 (Text
va (VaSet
)
xt "-1600,4550,-1000,5550"
st "I0"
blo "-1600,5350"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
va (VaSet
)
xt "2950,3400,4150,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*79 (Text
va (VaSet
)
xt "2950,4400,3350,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,5100,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "Verdana,12,0"
)
xt "0,1400,1800,2800"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "Verdana,12,0"
)
xt "0,0,5900,1400"
st "Auto list"
)
second (MLText
va (VaSet
font "Verdana,12,0"
)
xt "0,1400,11800,2800"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,18500,-200"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*81 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1400,11000,-200"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
)
xt "200,300,600,1300"
st "1"
blo "200,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
va (VaSet
font "Verdana,9,1"
)
xt "11800,20000,22600,21200"
st "Frame Declarations"
blo "11800,21000"
)
*83 (MLText
va (VaSet
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,2600,2150"
st "Port"
blo "0,1950"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,10,1"
)
xt "-7000,25800,1600,27000"
st "Declarations"
blo "-7000,26800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "-7000,27000,-2800,28200"
st "Ports:"
blo "-7000,28000"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,10,1"
)
xt "-7000,27000,-1000,28200"
st "Pre User:"
blo "-7000,28000"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-5000,28200,19900,31800"
st "constant amplitudeBitNb : positive := 8;
constant clockFrequency: real := 60.0E6;
--constant clockFrequency: real := 66.0E6;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "-7000,27000,4000,28200"
st "Diagram Signals:"
blo "-7000,28000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "-7000,27000,300,28200"
st "Post User:"
blo "-7000,28000"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-5000,41400,-5000,41400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 11,0
usingSuid 1
emptyRow *84 (LEmptyRow
)
uid 2044,0
optionalChildren [
*85 (RefLabelRowHdr
)
*86 (TitleRowHdr
)
*87 (FilterRowHdr
)
*88 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*89 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*90 (GroupColHdr
tm "GroupColHdrMgr"
)
*91 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*92 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*93 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*94 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*95 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*96 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*97 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 1,0
)
)
uid 2027,0
)
*98 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
uid 2029,0
)
*99 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "en"
t "std_ulogic"
o 7
suid 3,0
)
)
uid 2031,0
)
*100 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "direction"
t "std_ulogic"
o 6
suid 4,0
)
)
uid 2033,0
)
*101 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil4"
t "std_uLogic"
o 5
suid 5,0
)
)
uid 2035,0
)
*102 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil3"
t "std_uLogic"
o 4
suid 6,0
)
)
uid 2037,0
)
*103 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil2"
t "std_uLogic"
o 3
suid 7,0
)
)
uid 2039,0
)
*104 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "coil1"
t "std_ulogic"
o 2
suid 8,0
)
)
uid 2041,0
)
*105 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "amplitude"
t "unsigned"
b "(amplitudeBitNb-1 downto 0)"
o 9
suid 9,0
)
)
uid 2301,0
)
*106 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enPwm"
t "std_ulogic"
o 10
suid 10,0
)
)
uid 2303,0
)
*107 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pwm"
t "std_uLogic"
o 11
suid 11,0
)
)
uid 2313,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2057,0
optionalChildren [
*108 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *109 (MRCItem
litem &84
pos 11
dimension 20
)
uid 2059,0
optionalChildren [
*110 (MRCItem
litem &85
pos 0
dimension 20
uid 2060,0
)
*111 (MRCItem
litem &86
pos 1
dimension 23
uid 2061,0
)
*112 (MRCItem
litem &87
pos 2
hidden 1
dimension 20
uid 2062,0
)
*113 (MRCItem
litem &97
pos 0
dimension 20
uid 2028,0
)
*114 (MRCItem
litem &98
pos 1
dimension 20
uid 2030,0
)
*115 (MRCItem
litem &99
pos 2
dimension 20
uid 2032,0
)
*116 (MRCItem
litem &100
pos 3
dimension 20
uid 2034,0
)
*117 (MRCItem
litem &101
pos 4
dimension 20
uid 2036,0
)
*118 (MRCItem
litem &102
pos 5
dimension 20
uid 2038,0
)
*119 (MRCItem
litem &103
pos 6
dimension 20
uid 2040,0
)
*120 (MRCItem
litem &104
pos 7
dimension 20
uid 2042,0
)
*121 (MRCItem
litem &105
pos 8
dimension 20
uid 2302,0
)
*122 (MRCItem
litem &106
pos 9
dimension 20
uid 2304,0
)
*123 (MRCItem
litem &107
pos 10
dimension 20
uid 2314,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 2063,0
optionalChildren [
*124 (MRCItem
litem &88
pos 0
dimension 20
uid 2064,0
)
*125 (MRCItem
litem &90
pos 1
dimension 50
uid 2065,0
)
*126 (MRCItem
litem &91
pos 2
dimension 100
uid 2066,0
)
*127 (MRCItem
litem &92
pos 3
dimension 50
uid 2067,0
)
*128 (MRCItem
litem &93
pos 4
dimension 100
uid 2068,0
)
*129 (MRCItem
litem &94
pos 5
dimension 100
uid 2069,0
)
*130 (MRCItem
litem &95
pos 6
dimension 50
uid 2070,0
)
*131 (MRCItem
litem &96
pos 7
dimension 80
uid 2071,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 2058,0
vaOverrides [
]
)
]
)
uid 2043,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *132 (LEmptyRow
)
uid 2073,0
optionalChildren [
*133 (RefLabelRowHdr
)
*134 (TitleRowHdr
)
*135 (FilterRowHdr
)
*136 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*137 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*138 (GroupColHdr
tm "GroupColHdrMgr"
)
*139 (NameColHdr
tm "GenericNameColHdrMgr"
)
*140 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*141 (InitColHdr
tm "GenericValueColHdrMgr"
)
*142 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*143 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 2085,0
optionalChildren [
*144 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *145 (MRCItem
litem &132
pos 0
dimension 20
)
uid 2087,0
optionalChildren [
*146 (MRCItem
litem &133
pos 0
dimension 20
uid 2088,0
)
*147 (MRCItem
litem &134
pos 1
dimension 23
uid 2089,0
)
*148 (MRCItem
litem &135
pos 2
hidden 1
dimension 20
uid 2090,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 2091,0
optionalChildren [
*149 (MRCItem
litem &136
pos 0
dimension 20
uid 2092,0
)
*150 (MRCItem
litem &138
pos 1
dimension 50
uid 2093,0
)
*151 (MRCItem
litem &139
pos 2
dimension 100
uid 2094,0
)
*152 (MRCItem
litem &140
pos 3
dimension 100
uid 2095,0
)
*153 (MRCItem
litem &141
pos 4
dimension 50
uid 2096,0
)
*154 (MRCItem
litem &142
pos 5
dimension 50
uid 2097,0
)
*155 (MRCItem
litem &143
pos 6
dimension 80
uid 2098,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 2086,0
vaOverrides [
]
)
]
)
uid 2072,0
type 1
)
activeModelName "BlockDiag"
)
