{"Source Block": ["oh/memory/hdl/fifo_full_block.v@87:101@HdlStmProcess", "       wr_fifo_full <= 1'b0;\n     else\n       wr_fifo_full <=wr_fifo_full_next;\n\n\n   always @ (posedge wr_clk or posedge reset)\n     if(reset)\n       wr_fifo_progfull <= 1'b0;\n     else\n       wr_fifo_progfull <=wr_fifo_progfull_next;\n\nendmodule // fifo_full_block\n\n   \n\t\t \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[94, "       wr_fifo_progfull <= 1'b0;\n"], [96, "       wr_fifo_progfull <=wr_fifo_progfull_next;\n"]], "Add": [[94, "       wr_fifo_prog_full <= 1'b0;\n"], [96, "       wr_fifo_prog_full <=wr_fifo_prog_full_next;\n"]]}}