# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AXI_SPI.srcs/sources_1/new/SPI_MASTER_BLOCK.vhd" \
"../../../../AXI_SPI.srcs/sim_1/new/SPI_MASTER_BLOCK_TEST_BENCH.vhd" \

# Do not sort compile order
nosort
