{"Source Block": ["hdl/library/util_adc_pack/util_adc_pack.v@143:153@HdlIdDef", "  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_7_r;\n\n  assign dsync        = dvalid;\n\n"], "Clone Blocks": [["hdl/library/util_adc_pack/util_adc_pack.v@138:148", "  reg  [7:0]      en4 = 0;\n  reg  [(DATA_WIDTH * CHANNELS - 1):0]    ddata = 0;\n  reg             dvalid = 0;\n  reg             chan_valid = 0;\n  reg             chan_valid_d1 = 0;\n  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@139:149", "  reg  [(DATA_WIDTH * CHANNELS - 1):0]    ddata = 0;\n  reg             dvalid = 0;\n  reg             chan_valid = 0;\n  reg             chan_valid_d1 = 0;\n  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@144:154", "  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_7_r;\n\n  assign dsync        = dvalid;\n\n  always @(posedge clk)\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@137:147", "  reg  [7:0]      en2 = 0;\n  reg  [7:0]      en4 = 0;\n  reg  [(DATA_WIDTH * CHANNELS - 1):0]    ddata = 0;\n  reg             dvalid = 0;\n  reg             chan_valid = 0;\n  reg             chan_valid_d1 = 0;\n  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@141:151", "  reg             chan_valid = 0;\n  reg             chan_valid_d1 = 0;\n  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_7_r;\n\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@140:150", "  reg             dvalid = 0;\n  reg             chan_valid = 0;\n  reg             chan_valid_d1 = 0;\n  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_7_r;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@142:152", "  reg             chan_valid_d1 = 0;\n  reg  [(DATA_WIDTH-1):0]     chan_data_0_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_1_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_7_r;\n\n  assign dsync        = dvalid;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@145:155", "  reg  [(DATA_WIDTH-1):0]     chan_data_2_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_3_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_4_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_7_r;\n\n  assign dsync        = dvalid;\n\n  always @(posedge clk)\n  begin\n"]], "Diff Content": {"Delete": [[148, "  reg  [(DATA_WIDTH-1):0]     chan_data_5_r;\n"]], "Add": []}}