
final_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008260  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000025fc  080083f0  080083f0  000093f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a9ec  0800a9ec  0000c0fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a9ec  0800a9ec  0000b9ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a9f4  0800a9f4  0000c0fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a9f4  0800a9f4  0000b9f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a9f8  0800a9f8  0000b9f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000fc  20000000  0800a9fc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000768  200000fc  0800aaf8  0000c0fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000864  0800aaf8  0000c864  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c0fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001504a  00000000  00000000  0000c12c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031c5  00000000  00000000  00021176  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001208  00000000  00000000  00024340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dd8  00000000  00000000  00025548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002856d  00000000  00000000  00026320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016e52  00000000  00000000  0004e88d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1036  00000000  00000000  000656df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00156715  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005718  00000000  00000000  00156758  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0015be70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000fc 	.word	0x200000fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080083d8 	.word	0x080083d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000100 	.word	0x20000100
 80001cc:	080083d8 	.word	0x080083d8

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <__io_putchar>:
void DisplayTerminalPrompt(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80005d4:	1d39      	adds	r1, r7, #4
 80005d6:	f04f 33ff 	mov.w	r3, #4294967295
 80005da:	2201      	movs	r2, #1
 80005dc:	4803      	ldr	r0, [pc, #12]	@ (80005ec <__io_putchar+0x20>)
 80005de:	f004 ff95 	bl	800550c <HAL_UART_Transmit>
    return ch;
 80005e2:	687b      	ldr	r3, [r7, #4]
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	200001d0 	.word	0x200001d0

080005f0 <Flash_SaveAccounts>:
    {0, 1, 0, 88}  // Bƒôben 3
};

//Obs≈Çuga pamiƒôci flash
bool Flash_SaveAccounts(void)
{
 80005f0:	b590      	push	{r4, r7, lr}
 80005f2:	b089      	sub	sp, #36	@ 0x24
 80005f4:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 80005f6:	f002 fb69 	bl	8002ccc <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef erase = {
 80005fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000668 <Flash_SaveAccounts+0x78>)
 80005fc:	1d3c      	adds	r4, r7, #4
 80005fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000600:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        .Page      = FLASH_ACCOUNTS_PAGE,
        .NbPages   = 1
    };

    uint32_t error;
    if (HAL_FLASHEx_Erase(&erase, &error) != HAL_OK)
 8000604:	463a      	mov	r2, r7
 8000606:	1d3b      	adds	r3, r7, #4
 8000608:	4611      	mov	r1, r2
 800060a:	4618      	mov	r0, r3
 800060c:	f002 fc42 	bl	8002e94 <HAL_FLASHEx_Erase>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <Flash_SaveAccounts+0x2a>
        return false;
 8000616:	2300      	movs	r3, #0
 8000618:	e021      	b.n	800065e <Flash_SaveAccounts+0x6e>

    uint64_t *src = (uint64_t *)accounts;
 800061a:	4b14      	ldr	r3, [pc, #80]	@ (800066c <Flash_SaveAccounts+0x7c>)
 800061c:	617b      	str	r3, [r7, #20]
    uint32_t addr = FLASH_ACCOUNTS_ADDR;
 800061e:	4b14      	ldr	r3, [pc, #80]	@ (8000670 <Flash_SaveAccounts+0x80>)
 8000620:	61fb      	str	r3, [r7, #28]

    for (int i = 0; i < (sizeof(accounts) / 8); i++)
 8000622:	2300      	movs	r3, #0
 8000624:	61bb      	str	r3, [r7, #24]
 8000626:	e014      	b.n	8000652 <Flash_SaveAccounts+0x62>
    {
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, src[i]) != HAL_OK)
 8000628:	69bb      	ldr	r3, [r7, #24]
 800062a:	00db      	lsls	r3, r3, #3
 800062c:	697a      	ldr	r2, [r7, #20]
 800062e:	4413      	add	r3, r2
 8000630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000634:	69f9      	ldr	r1, [r7, #28]
 8000636:	2000      	movs	r0, #0
 8000638:	f002 fadc 	bl	8002bf4 <HAL_FLASH_Program>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <Flash_SaveAccounts+0x56>
            return false;
 8000642:	2300      	movs	r3, #0
 8000644:	e00b      	b.n	800065e <Flash_SaveAccounts+0x6e>

        addr += 8;
 8000646:	69fb      	ldr	r3, [r7, #28]
 8000648:	3308      	adds	r3, #8
 800064a:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < (sizeof(accounts) / 8); i++)
 800064c:	69bb      	ldr	r3, [r7, #24]
 800064e:	3301      	adds	r3, #1
 8000650:	61bb      	str	r3, [r7, #24]
 8000652:	69bb      	ldr	r3, [r7, #24]
 8000654:	2b08      	cmp	r3, #8
 8000656:	d9e7      	bls.n	8000628 <Flash_SaveAccounts+0x38>
    }

    HAL_FLASH_Lock();
 8000658:	f002 fb5a 	bl	8002d10 <HAL_FLASH_Lock>
    return true;
 800065c:	2301      	movs	r3, #1
}
 800065e:	4618      	mov	r0, r3
 8000660:	3724      	adds	r7, #36	@ 0x24
 8000662:	46bd      	mov	sp, r7
 8000664:	bd90      	pop	{r4, r7, pc}
 8000666:	bf00      	nop
 8000668:	080083f0 	.word	0x080083f0
 800066c:	20000258 	.word	0x20000258
 8000670:	080ff800 	.word	0x080ff800

08000674 <Account_Create>:

bool Account_Create(const char *name)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b084      	sub	sp, #16
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < MAX_ACCOUNTS; i++)
 800067c:	2300      	movs	r3, #0
 800067e:	60fb      	str	r3, [r7, #12]
 8000680:	e027      	b.n	80006d2 <Account_Create+0x5e>
    {
        if (accounts[i].username[0] == '\0')
 8000682:	4918      	ldr	r1, [pc, #96]	@ (80006e4 <Account_Create+0x70>)
 8000684:	68fa      	ldr	r2, [r7, #12]
 8000686:	4613      	mov	r3, r2
 8000688:	005b      	lsls	r3, r3, #1
 800068a:	4413      	add	r3, r2
 800068c:	00db      	lsls	r3, r3, #3
 800068e:	440b      	add	r3, r1
 8000690:	3304      	adds	r3, #4
 8000692:	781b      	ldrb	r3, [r3, #0]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d119      	bne.n	80006cc <Account_Create+0x58>
        {
            strncpy(accounts[i].username, name, 15);
 8000698:	68fa      	ldr	r2, [r7, #12]
 800069a:	4613      	mov	r3, r2
 800069c:	005b      	lsls	r3, r3, #1
 800069e:	4413      	add	r3, r2
 80006a0:	00db      	lsls	r3, r3, #3
 80006a2:	4a10      	ldr	r2, [pc, #64]	@ (80006e4 <Account_Create+0x70>)
 80006a4:	4413      	add	r3, r2
 80006a6:	3304      	adds	r3, #4
 80006a8:	220f      	movs	r2, #15
 80006aa:	6879      	ldr	r1, [r7, #4]
 80006ac:	4618      	mov	r0, r3
 80006ae:	f006 ff91 	bl	80075d4 <strncpy>
            accounts[i].credit = 100;
 80006b2:	490c      	ldr	r1, [pc, #48]	@ (80006e4 <Account_Create+0x70>)
 80006b4:	68fa      	ldr	r2, [r7, #12]
 80006b6:	4613      	mov	r3, r2
 80006b8:	005b      	lsls	r3, r3, #1
 80006ba:	4413      	add	r3, r2
 80006bc:	00db      	lsls	r3, r3, #3
 80006be:	440b      	add	r3, r1
 80006c0:	2264      	movs	r2, #100	@ 0x64
 80006c2:	601a      	str	r2, [r3, #0]
            return Flash_SaveAccounts();
 80006c4:	f7ff ff94 	bl	80005f0 <Flash_SaveAccounts>
 80006c8:	4603      	mov	r3, r0
 80006ca:	e006      	b.n	80006da <Account_Create+0x66>
    for (int i = 0; i < MAX_ACCOUNTS; i++)
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	3301      	adds	r3, #1
 80006d0:	60fb      	str	r3, [r7, #12]
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	2b02      	cmp	r3, #2
 80006d6:	ddd4      	ble.n	8000682 <Account_Create+0xe>
        }
    }
    return false; // full
 80006d8:	2300      	movs	r3, #0
}
 80006da:	4618      	mov	r0, r3
 80006dc:	3710      	adds	r7, #16
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20000258 	.word	0x20000258

080006e8 <Account_Login>:

int Account_Login(const char *name)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < MAX_ACCOUNTS; i++)
 80006f0:	2300      	movs	r3, #0
 80006f2:	60fb      	str	r3, [r7, #12]
 80006f4:	e013      	b.n	800071e <Account_Login+0x36>
    {
        if (strcmp(accounts[i].username, name) == 0)
 80006f6:	68fa      	ldr	r2, [r7, #12]
 80006f8:	4613      	mov	r3, r2
 80006fa:	005b      	lsls	r3, r3, #1
 80006fc:	4413      	add	r3, r2
 80006fe:	00db      	lsls	r3, r3, #3
 8000700:	4a0b      	ldr	r2, [pc, #44]	@ (8000730 <Account_Login+0x48>)
 8000702:	4413      	add	r3, r2
 8000704:	3304      	adds	r3, #4
 8000706:	6879      	ldr	r1, [r7, #4]
 8000708:	4618      	mov	r0, r3
 800070a:	f7ff fd61 	bl	80001d0 <strcmp>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d101      	bne.n	8000718 <Account_Login+0x30>
            return i;
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	e007      	b.n	8000728 <Account_Login+0x40>
    for (int i = 0; i < MAX_ACCOUNTS; i++)
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	3301      	adds	r3, #1
 800071c:	60fb      	str	r3, [r7, #12]
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	2b02      	cmp	r3, #2
 8000722:	dde8      	ble.n	80006f6 <Account_Login+0xe>
    }
    return -1;
 8000724:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000728:	4618      	mov	r0, r3
 800072a:	3710      	adds	r7, #16
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	20000258 	.word	0x20000258

08000734 <SaveActiveUser>:

static void SaveActiveUser(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
    if (active_user >= 0)
 8000738:	4b09      	ldr	r3, [pc, #36]	@ (8000760 <SaveActiveUser+0x2c>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	2b00      	cmp	r3, #0
 800073e:	db0c      	blt.n	800075a <SaveActiveUser+0x26>
    {
        accounts[active_user].credit = credits;
 8000740:	4b07      	ldr	r3, [pc, #28]	@ (8000760 <SaveActiveUser+0x2c>)
 8000742:	681a      	ldr	r2, [r3, #0]
 8000744:	4b07      	ldr	r3, [pc, #28]	@ (8000764 <SaveActiveUser+0x30>)
 8000746:	6819      	ldr	r1, [r3, #0]
 8000748:	4807      	ldr	r0, [pc, #28]	@ (8000768 <SaveActiveUser+0x34>)
 800074a:	4613      	mov	r3, r2
 800074c:	005b      	lsls	r3, r3, #1
 800074e:	4413      	add	r3, r2
 8000750:	00db      	lsls	r3, r3, #3
 8000752:	4403      	add	r3, r0
 8000754:	6019      	str	r1, [r3, #0]
        Flash_SaveAccounts();
 8000756:	f7ff ff4b 	bl	80005f0 <Flash_SaveAccounts>
    }
}
 800075a:	bf00      	nop
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	20000000 	.word	0x20000000
 8000764:	20000004 	.word	0x20000004
 8000768:	20000258 	.word	0x20000258

0800076c <IsLoggedIn>:

static bool IsLoggedIn(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
    if (active_user < 0)
 8000770:	4b05      	ldr	r3, [pc, #20]	@ (8000788 <IsLoggedIn+0x1c>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	2b00      	cmp	r3, #0
 8000776:	da04      	bge.n	8000782 <IsLoggedIn+0x16>
    {
        printf("Not logged in. Use: login <name>\r\n");
 8000778:	4804      	ldr	r0, [pc, #16]	@ (800078c <IsLoggedIn+0x20>)
 800077a:	f006 fd41 	bl	8007200 <puts>
        return false;
 800077e:	2300      	movs	r3, #0
 8000780:	e000      	b.n	8000784 <IsLoggedIn+0x18>
    }
    return true;
 8000782:	2301      	movs	r3, #1
}
 8000784:	4618      	mov	r0, r3
 8000786:	bd80      	pop	{r7, pc}
 8000788:	20000000 	.word	0x20000000
 800078c:	08008400 	.word	0x08008400

08000790 <Flash_LoadAccounts>:

void Flash_LoadAccounts(void)
{
 8000790:	b4b0      	push	{r4, r5, r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
    const account_t *flash = (const account_t *)FLASH_ACCOUNTS_ADDR;
 8000796:	4b24      	ldr	r3, [pc, #144]	@ (8000828 <Flash_LoadAccounts+0x98>)
 8000798:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < MAX_ACCOUNTS; i++)
 800079a:	2300      	movs	r3, #0
 800079c:	607b      	str	r3, [r7, #4]
 800079e:	e039      	b.n	8000814 <Flash_LoadAccounts+0x84>
    {
    	if ((uint32_t)flash[i].credit == 0xFFFFFFFF)
 80007a0:	687a      	ldr	r2, [r7, #4]
 80007a2:	4613      	mov	r3, r2
 80007a4:	005b      	lsls	r3, r3, #1
 80007a6:	4413      	add	r3, r2
 80007a8:	00db      	lsls	r3, r3, #3
 80007aa:	461a      	mov	r2, r3
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	4413      	add	r3, r2
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007b6:	d113      	bne.n	80007e0 <Flash_LoadAccounts+0x50>
    	{
    	    accounts[i].credit = 0;
 80007b8:	491c      	ldr	r1, [pc, #112]	@ (800082c <Flash_LoadAccounts+0x9c>)
 80007ba:	687a      	ldr	r2, [r7, #4]
 80007bc:	4613      	mov	r3, r2
 80007be:	005b      	lsls	r3, r3, #1
 80007c0:	4413      	add	r3, r2
 80007c2:	00db      	lsls	r3, r3, #3
 80007c4:	440b      	add	r3, r1
 80007c6:	2200      	movs	r2, #0
 80007c8:	601a      	str	r2, [r3, #0]
    	    accounts[i].username[0] = '\0';
 80007ca:	4918      	ldr	r1, [pc, #96]	@ (800082c <Flash_LoadAccounts+0x9c>)
 80007cc:	687a      	ldr	r2, [r7, #4]
 80007ce:	4613      	mov	r3, r2
 80007d0:	005b      	lsls	r3, r3, #1
 80007d2:	4413      	add	r3, r2
 80007d4:	00db      	lsls	r3, r3, #3
 80007d6:	440b      	add	r3, r1
 80007d8:	3304      	adds	r3, #4
 80007da:	2200      	movs	r2, #0
 80007dc:	701a      	strb	r2, [r3, #0]
 80007de:	e016      	b.n	800080e <Flash_LoadAccounts+0x7e>
    	}
    	else
    	{
    	    accounts[i] = flash[i];
 80007e0:	687a      	ldr	r2, [r7, #4]
 80007e2:	4613      	mov	r3, r2
 80007e4:	005b      	lsls	r3, r3, #1
 80007e6:	4413      	add	r3, r2
 80007e8:	00db      	lsls	r3, r3, #3
 80007ea:	461a      	mov	r2, r3
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	1898      	adds	r0, r3, r2
 80007f0:	490e      	ldr	r1, [pc, #56]	@ (800082c <Flash_LoadAccounts+0x9c>)
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	4613      	mov	r3, r2
 80007f6:	005b      	lsls	r3, r3, #1
 80007f8:	4413      	add	r3, r2
 80007fa:	00db      	lsls	r3, r3, #3
 80007fc:	440b      	add	r3, r1
 80007fe:	461c      	mov	r4, r3
 8000800:	4605      	mov	r5, r0
 8000802:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000804:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000806:	e895 0003 	ldmia.w	r5, {r0, r1}
 800080a:	e884 0003 	stmia.w	r4, {r0, r1}
    for (int i = 0; i < MAX_ACCOUNTS; i++)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	3301      	adds	r3, #1
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	2b02      	cmp	r3, #2
 8000818:	ddc2      	ble.n	80007a0 <Flash_LoadAccounts+0x10>
    	}
    }
}
 800081a:	bf00      	nop
 800081c:	bf00      	nop
 800081e:	370c      	adds	r7, #12
 8000820:	46bd      	mov	sp, r7
 8000822:	bcb0      	pop	{r4, r5, r7}
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	080ff800 	.word	0x080ff800
 800082c:	20000258 	.word	0x20000258

08000830 <DisplayTerminalPrompt>:

void DisplayTerminalPrompt(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
    printf("ùì¨ùì™ùìºùì≤ùì∑ùì∏@ùìíùì™ùìºùì≤ùì∑ùì∏ùìûùì¢:~$ ");
 8000834:	4805      	ldr	r0, [pc, #20]	@ (800084c <DisplayTerminalPrompt+0x1c>)
 8000836:	f006 fc7b 	bl	8007130 <iprintf>
    fflush(stdout);
 800083a:	4b05      	ldr	r3, [pc, #20]	@ (8000850 <DisplayTerminalPrompt+0x20>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	689b      	ldr	r3, [r3, #8]
 8000840:	4618      	mov	r0, r3
 8000842:	f006 fb9f 	bl	8006f84 <fflush>
}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	08008424 	.word	0x08008424
 8000850:	200000ac 	.word	0x200000ac

08000854 <CheckCommand>:



//Parser komend
bool CheckCommand(const char* cmd)
{
 8000854:	b590      	push	{r4, r7, lr}
 8000856:	b089      	sub	sp, #36	@ 0x24
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
    /* ---------------- HELP ---------------- */
    if(strcmp(cmd, "help") == 0)
 800085c:	49a5      	ldr	r1, [pc, #660]	@ (8000af4 <CheckCommand+0x2a0>)
 800085e:	6878      	ldr	r0, [r7, #4]
 8000860:	f7ff fcb6 	bl	80001d0 <strcmp>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d104      	bne.n	8000874 <CheckCommand+0x20>
    {
        printf(
 800086a:	48a3      	ldr	r0, [pc, #652]	@ (8000af8 <CheckCommand+0x2a4>)
 800086c:	f006 fcc8 	bl	8007200 <puts>
            " whoami              - show user\r\n"
            " balance             - show credits\r\n"
            " deposit <num>       - add credits\r\n"
            " withdraw <num>      - remove credits\r\n"
        );
        return true;
 8000870:	2301      	movs	r3, #1
 8000872:	e17c      	b.n	8000b6e <CheckCommand+0x31a>
    }
    /* ---------------- USERS LIST ---------------- */
    if(strcmp(cmd, "users") == 0)
 8000874:	49a1      	ldr	r1, [pc, #644]	@ (8000afc <CheckCommand+0x2a8>)
 8000876:	6878      	ldr	r0, [r7, #4]
 8000878:	f7ff fcaa 	bl	80001d0 <strcmp>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d12b      	bne.n	80008da <CheckCommand+0x86>
    {
        for(uint32_t i = 0; i < MAX_ACCOUNTS; i++)
 8000882:	2300      	movs	r3, #0
 8000884:	61fb      	str	r3, [r7, #28]
 8000886:	e023      	b.n	80008d0 <CheckCommand+0x7c>
        {
            if(accounts[i].username[0])
 8000888:	499d      	ldr	r1, [pc, #628]	@ (8000b00 <CheckCommand+0x2ac>)
 800088a:	69fa      	ldr	r2, [r7, #28]
 800088c:	4613      	mov	r3, r2
 800088e:	005b      	lsls	r3, r3, #1
 8000890:	4413      	add	r3, r2
 8000892:	00db      	lsls	r3, r3, #3
 8000894:	440b      	add	r3, r1
 8000896:	3304      	adds	r3, #4
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	2b00      	cmp	r3, #0
 800089c:	d015      	beq.n	80008ca <CheckCommand+0x76>
                printf("%ld. %s (%ld)\r\n", i+1, accounts[i].username, accounts[i].credit);
 800089e:	69fb      	ldr	r3, [r7, #28]
 80008a0:	1c59      	adds	r1, r3, #1
 80008a2:	69fa      	ldr	r2, [r7, #28]
 80008a4:	4613      	mov	r3, r2
 80008a6:	005b      	lsls	r3, r3, #1
 80008a8:	4413      	add	r3, r2
 80008aa:	00db      	lsls	r3, r3, #3
 80008ac:	4a94      	ldr	r2, [pc, #592]	@ (8000b00 <CheckCommand+0x2ac>)
 80008ae:	4413      	add	r3, r2
 80008b0:	1d18      	adds	r0, r3, #4
 80008b2:	4c93      	ldr	r4, [pc, #588]	@ (8000b00 <CheckCommand+0x2ac>)
 80008b4:	69fa      	ldr	r2, [r7, #28]
 80008b6:	4613      	mov	r3, r2
 80008b8:	005b      	lsls	r3, r3, #1
 80008ba:	4413      	add	r3, r2
 80008bc:	00db      	lsls	r3, r3, #3
 80008be:	4423      	add	r3, r4
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	4602      	mov	r2, r0
 80008c4:	488f      	ldr	r0, [pc, #572]	@ (8000b04 <CheckCommand+0x2b0>)
 80008c6:	f006 fc33 	bl	8007130 <iprintf>
        for(uint32_t i = 0; i < MAX_ACCOUNTS; i++)
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	3301      	adds	r3, #1
 80008ce:	61fb      	str	r3, [r7, #28]
 80008d0:	69fb      	ldr	r3, [r7, #28]
 80008d2:	2b02      	cmp	r3, #2
 80008d4:	d9d8      	bls.n	8000888 <CheckCommand+0x34>
        }
        return true;
 80008d6:	2301      	movs	r3, #1
 80008d8:	e149      	b.n	8000b6e <CheckCommand+0x31a>
    }
    /* ---------------- CREATE ---------------- */
    if(strncmp(cmd, "create ", 7) == 0)
 80008da:	2207      	movs	r2, #7
 80008dc:	498a      	ldr	r1, [pc, #552]	@ (8000b08 <CheckCommand+0x2b4>)
 80008de:	6878      	ldr	r0, [r7, #4]
 80008e0:	f006 fe66 	bl	80075b0 <strncmp>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d121      	bne.n	800092e <CheckCommand+0xda>
    {
        const char *name = cmd + 7;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	3307      	adds	r3, #7
 80008ee:	60bb      	str	r3, [r7, #8]
        if(strlen(name) == 0 || strlen(name) >= 16)
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d005      	beq.n	8000904 <CheckCommand+0xb0>
 80008f8:	68b8      	ldr	r0, [r7, #8]
 80008fa:	f7ff fc73 	bl	80001e4 <strlen>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b0f      	cmp	r3, #15
 8000902:	d904      	bls.n	800090e <CheckCommand+0xba>
        {
            printf("Invalid username\r\n");
 8000904:	4881      	ldr	r0, [pc, #516]	@ (8000b0c <CheckCommand+0x2b8>)
 8000906:	f006 fc7b 	bl	8007200 <puts>
            return true;
 800090a:	2301      	movs	r3, #1
 800090c:	e12f      	b.n	8000b6e <CheckCommand+0x31a>
        }
        if(Account_Create(name))
 800090e:	68b8      	ldr	r0, [r7, #8]
 8000910:	f7ff feb0 	bl	8000674 <Account_Create>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d004      	beq.n	8000924 <CheckCommand+0xd0>
            printf("Account created: %s\r\n", name);
 800091a:	68b9      	ldr	r1, [r7, #8]
 800091c:	487c      	ldr	r0, [pc, #496]	@ (8000b10 <CheckCommand+0x2bc>)
 800091e:	f006 fc07 	bl	8007130 <iprintf>
 8000922:	e002      	b.n	800092a <CheckCommand+0xd6>
        else
            printf("Account list full\r\n");
 8000924:	487b      	ldr	r0, [pc, #492]	@ (8000b14 <CheckCommand+0x2c0>)
 8000926:	f006 fc6b 	bl	8007200 <puts>

        return true;
 800092a:	2301      	movs	r3, #1
 800092c:	e11f      	b.n	8000b6e <CheckCommand+0x31a>
    }
    /* ---------------- LOGIN ---------------- */
    if(strncmp(cmd, "login ", 6) == 0)
 800092e:	2206      	movs	r2, #6
 8000930:	4979      	ldr	r1, [pc, #484]	@ (8000b18 <CheckCommand+0x2c4>)
 8000932:	6878      	ldr	r0, [r7, #4]
 8000934:	f006 fe3c 	bl	80075b0 <strncmp>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d12e      	bne.n	800099c <CheckCommand+0x148>
    {
        const char *name = cmd + 6;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	3306      	adds	r3, #6
 8000942:	613b      	str	r3, [r7, #16]
        int idx = Account_Login(name);
 8000944:	6938      	ldr	r0, [r7, #16]
 8000946:	f7ff fecf 	bl	80006e8 <Account_Login>
 800094a:	60f8      	str	r0, [r7, #12]

        if(idx < 0)
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	2b00      	cmp	r3, #0
 8000950:	da04      	bge.n	800095c <CheckCommand+0x108>
        {
            printf("User not found\r\n");
 8000952:	4872      	ldr	r0, [pc, #456]	@ (8000b1c <CheckCommand+0x2c8>)
 8000954:	f006 fc54 	bl	8007200 <puts>
            return true;
 8000958:	2301      	movs	r3, #1
 800095a:	e108      	b.n	8000b6e <CheckCommand+0x31a>
        }

        active_user = idx;
 800095c:	4a70      	ldr	r2, [pc, #448]	@ (8000b20 <CheckCommand+0x2cc>)
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	6013      	str	r3, [r2, #0]
        credits = accounts[idx].credit;
 8000962:	4967      	ldr	r1, [pc, #412]	@ (8000b00 <CheckCommand+0x2ac>)
 8000964:	68fa      	ldr	r2, [r7, #12]
 8000966:	4613      	mov	r3, r2
 8000968:	005b      	lsls	r3, r3, #1
 800096a:	4413      	add	r3, r2
 800096c:	00db      	lsls	r3, r3, #3
 800096e:	440b      	add	r3, r1
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	4a6c      	ldr	r2, [pc, #432]	@ (8000b24 <CheckCommand+0x2d0>)
 8000974:	6013      	str	r3, [r2, #0]
        strncpy(user_name, accounts[idx].username, 16);
 8000976:	68fa      	ldr	r2, [r7, #12]
 8000978:	4613      	mov	r3, r2
 800097a:	005b      	lsls	r3, r3, #1
 800097c:	4413      	add	r3, r2
 800097e:	00db      	lsls	r3, r3, #3
 8000980:	4a5f      	ldr	r2, [pc, #380]	@ (8000b00 <CheckCommand+0x2ac>)
 8000982:	4413      	add	r3, r2
 8000984:	3304      	adds	r3, #4
 8000986:	2210      	movs	r2, #16
 8000988:	4619      	mov	r1, r3
 800098a:	4867      	ldr	r0, [pc, #412]	@ (8000b28 <CheckCommand+0x2d4>)
 800098c:	f006 fe22 	bl	80075d4 <strncpy>

        printf("Logged in as %s\r\n", user_name);
 8000990:	4965      	ldr	r1, [pc, #404]	@ (8000b28 <CheckCommand+0x2d4>)
 8000992:	4866      	ldr	r0, [pc, #408]	@ (8000b2c <CheckCommand+0x2d8>)
 8000994:	f006 fbcc 	bl	8007130 <iprintf>
        return true;
 8000998:	2301      	movs	r3, #1
 800099a:	e0e8      	b.n	8000b6e <CheckCommand+0x31a>
    }

    /* ---------------- LOGOUT ---------------- */
    if(strcmp(cmd, "logout") == 0)
 800099c:	4964      	ldr	r1, [pc, #400]	@ (8000b30 <CheckCommand+0x2dc>)
 800099e:	6878      	ldr	r0, [r7, #4]
 80009a0:	f7ff fc16 	bl	80001d0 <strcmp>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d11a      	bne.n	80009e0 <CheckCommand+0x18c>
    {
        if(IsLoggedIn())
 80009aa:	f7ff fedf 	bl	800076c <IsLoggedIn>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d013      	beq.n	80009dc <CheckCommand+0x188>
        {
            SaveActiveUser();
 80009b4:	f7ff febe 	bl	8000734 <SaveActiveUser>
            printf("Logged out: %s\r\n", user_name);
 80009b8:	495b      	ldr	r1, [pc, #364]	@ (8000b28 <CheckCommand+0x2d4>)
 80009ba:	485e      	ldr	r0, [pc, #376]	@ (8000b34 <CheckCommand+0x2e0>)
 80009bc:	f006 fbb8 	bl	8007130 <iprintf>
            active_user = -1;
 80009c0:	4b57      	ldr	r3, [pc, #348]	@ (8000b20 <CheckCommand+0x2cc>)
 80009c2:	f04f 32ff 	mov.w	r2, #4294967295
 80009c6:	601a      	str	r2, [r3, #0]
            credits = 0;
 80009c8:	4b56      	ldr	r3, [pc, #344]	@ (8000b24 <CheckCommand+0x2d0>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	601a      	str	r2, [r3, #0]
            strcpy(user_name, "guest");
 80009ce:	4b56      	ldr	r3, [pc, #344]	@ (8000b28 <CheckCommand+0x2d4>)
 80009d0:	4a59      	ldr	r2, [pc, #356]	@ (8000b38 <CheckCommand+0x2e4>)
 80009d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009d6:	6018      	str	r0, [r3, #0]
 80009d8:	3304      	adds	r3, #4
 80009da:	8019      	strh	r1, [r3, #0]
        }
        return true;
 80009dc:	2301      	movs	r3, #1
 80009de:	e0c6      	b.n	8000b6e <CheckCommand+0x31a>
    }

    /* ---------------- WHOAMI ---------------- */
    if(strcmp(cmd, "whoami") == 0)
 80009e0:	4956      	ldr	r1, [pc, #344]	@ (8000b3c <CheckCommand+0x2e8>)
 80009e2:	6878      	ldr	r0, [r7, #4]
 80009e4:	f7ff fbf4 	bl	80001d0 <strcmp>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d10d      	bne.n	8000a0a <CheckCommand+0x1b6>
    {
        if(active_user >= 0)
 80009ee:	4b4c      	ldr	r3, [pc, #304]	@ (8000b20 <CheckCommand+0x2cc>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	db04      	blt.n	8000a00 <CheckCommand+0x1ac>
            printf("%s\r\n", user_name);
 80009f6:	494c      	ldr	r1, [pc, #304]	@ (8000b28 <CheckCommand+0x2d4>)
 80009f8:	4851      	ldr	r0, [pc, #324]	@ (8000b40 <CheckCommand+0x2ec>)
 80009fa:	f006 fb99 	bl	8007130 <iprintf>
 80009fe:	e002      	b.n	8000a06 <CheckCommand+0x1b2>
        else
            printf("guest\r\n");
 8000a00:	4850      	ldr	r0, [pc, #320]	@ (8000b44 <CheckCommand+0x2f0>)
 8000a02:	f006 fbfd 	bl	8007200 <puts>
        return true;
 8000a06:	2301      	movs	r3, #1
 8000a08:	e0b1      	b.n	8000b6e <CheckCommand+0x31a>
    }

    /* ---------------- BALANCE ---------------- */
    if(strcmp(cmd, "balance") == 0)
 8000a0a:	494f      	ldr	r1, [pc, #316]	@ (8000b48 <CheckCommand+0x2f4>)
 8000a0c:	6878      	ldr	r0, [r7, #4]
 8000a0e:	f7ff fbdf 	bl	80001d0 <strcmp>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d10c      	bne.n	8000a32 <CheckCommand+0x1de>
    {
        if(IsLoggedIn())
 8000a18:	f7ff fea8 	bl	800076c <IsLoggedIn>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d005      	beq.n	8000a2e <CheckCommand+0x1da>
            printf("Balance: %d\r\n", credits);
 8000a22:	4b40      	ldr	r3, [pc, #256]	@ (8000b24 <CheckCommand+0x2d0>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4619      	mov	r1, r3
 8000a28:	4848      	ldr	r0, [pc, #288]	@ (8000b4c <CheckCommand+0x2f8>)
 8000a2a:	f006 fb81 	bl	8007130 <iprintf>
        return true;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	e09d      	b.n	8000b6e <CheckCommand+0x31a>
    }

    /* ---------------- DEPOSIT ---------------- */
    if(strncmp(cmd, "deposit ", 8) == 0)
 8000a32:	2208      	movs	r2, #8
 8000a34:	4946      	ldr	r1, [pc, #280]	@ (8000b50 <CheckCommand+0x2fc>)
 8000a36:	6878      	ldr	r0, [r7, #4]
 8000a38:	f006 fdba 	bl	80075b0 <strncmp>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d125      	bne.n	8000a8e <CheckCommand+0x23a>
    {
        if(!IsLoggedIn()) return true;
 8000a42:	f7ff fe93 	bl	800076c <IsLoggedIn>
 8000a46:	4603      	mov	r3, r0
 8000a48:	f083 0301 	eor.w	r3, r3, #1
 8000a4c:	b2db      	uxtb	r3, r3
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <CheckCommand+0x202>
 8000a52:	2301      	movs	r3, #1
 8000a54:	e08b      	b.n	8000b6e <CheckCommand+0x31a>

        int amount = atoi(cmd + 8);
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	3308      	adds	r3, #8
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f006 f8f2 	bl	8006c44 <atoi>
 8000a60:	6178      	str	r0, [r7, #20]
        if(amount <= 0)
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	dc04      	bgt.n	8000a72 <CheckCommand+0x21e>
        {
            printf("Invalid amount\r\n");
 8000a68:	483a      	ldr	r0, [pc, #232]	@ (8000b54 <CheckCommand+0x300>)
 8000a6a:	f006 fbc9 	bl	8007200 <puts>
            return true;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	e07d      	b.n	8000b6e <CheckCommand+0x31a>
        }
        credits += amount;
 8000a72:	4b2c      	ldr	r3, [pc, #176]	@ (8000b24 <CheckCommand+0x2d0>)
 8000a74:	681a      	ldr	r2, [r3, #0]
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	4413      	add	r3, r2
 8000a7a:	4a2a      	ldr	r2, [pc, #168]	@ (8000b24 <CheckCommand+0x2d0>)
 8000a7c:	6013      	str	r3, [r2, #0]
        printf("Deposited %d\r\n", amount);
 8000a7e:	6979      	ldr	r1, [r7, #20]
 8000a80:	4835      	ldr	r0, [pc, #212]	@ (8000b58 <CheckCommand+0x304>)
 8000a82:	f006 fb55 	bl	8007130 <iprintf>
        SaveActiveUser();
 8000a86:	f7ff fe55 	bl	8000734 <SaveActiveUser>
        return true;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	e06f      	b.n	8000b6e <CheckCommand+0x31a>
    }

    /* ---------------- WITHDRAW ---------------- */
    if(strncmp(cmd, "withdraw ", 9) == 0)
 8000a8e:	2209      	movs	r2, #9
 8000a90:	4932      	ldr	r1, [pc, #200]	@ (8000b5c <CheckCommand+0x308>)
 8000a92:	6878      	ldr	r0, [r7, #4]
 8000a94:	f006 fd8c 	bl	80075b0 <strncmp>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d162      	bne.n	8000b64 <CheckCommand+0x310>
    {
        if(!IsLoggedIn()) return true;
 8000a9e:	f7ff fe65 	bl	800076c <IsLoggedIn>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	f083 0301 	eor.w	r3, r3, #1
 8000aa8:	b2db      	uxtb	r3, r3
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <CheckCommand+0x25e>
 8000aae:	2301      	movs	r3, #1
 8000ab0:	e05d      	b.n	8000b6e <CheckCommand+0x31a>

        int amount = atoi(cmd + 9);
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	3309      	adds	r3, #9
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f006 f8c4 	bl	8006c44 <atoi>
 8000abc:	61b8      	str	r0, [r7, #24]
        if(amount <= 0 || amount > credits)
 8000abe:	69bb      	ldr	r3, [r7, #24]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	dd04      	ble.n	8000ace <CheckCommand+0x27a>
 8000ac4:	4b17      	ldr	r3, [pc, #92]	@ (8000b24 <CheckCommand+0x2d0>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	69ba      	ldr	r2, [r7, #24]
 8000aca:	429a      	cmp	r2, r3
 8000acc:	dd04      	ble.n	8000ad8 <CheckCommand+0x284>
        {
            printf("Invalid amount\r\n");
 8000ace:	4821      	ldr	r0, [pc, #132]	@ (8000b54 <CheckCommand+0x300>)
 8000ad0:	f006 fb96 	bl	8007200 <puts>
            return true;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	e04a      	b.n	8000b6e <CheckCommand+0x31a>
        }

        credits -= amount;
 8000ad8:	4b12      	ldr	r3, [pc, #72]	@ (8000b24 <CheckCommand+0x2d0>)
 8000ada:	681a      	ldr	r2, [r3, #0]
 8000adc:	69bb      	ldr	r3, [r7, #24]
 8000ade:	1ad3      	subs	r3, r2, r3
 8000ae0:	4a10      	ldr	r2, [pc, #64]	@ (8000b24 <CheckCommand+0x2d0>)
 8000ae2:	6013      	str	r3, [r2, #0]
        printf("Withdrawn %d\r\n", amount);
 8000ae4:	69b9      	ldr	r1, [r7, #24]
 8000ae6:	481e      	ldr	r0, [pc, #120]	@ (8000b60 <CheckCommand+0x30c>)
 8000ae8:	f006 fb22 	bl	8007130 <iprintf>
        SaveActiveUser();
 8000aec:	f7ff fe22 	bl	8000734 <SaveActiveUser>
        return true;
 8000af0:	2301      	movs	r3, #1
 8000af2:	e03c      	b.n	8000b6e <CheckCommand+0x31a>
 8000af4:	08008464 	.word	0x08008464
 8000af8:	0800846c 	.word	0x0800846c
 8000afc:	0800859c 	.word	0x0800859c
 8000b00:	20000258 	.word	0x20000258
 8000b04:	080085a4 	.word	0x080085a4
 8000b08:	080085b4 	.word	0x080085b4
 8000b0c:	080085bc 	.word	0x080085bc
 8000b10:	080085d0 	.word	0x080085d0
 8000b14:	080085e8 	.word	0x080085e8
 8000b18:	080085fc 	.word	0x080085fc
 8000b1c:	08008604 	.word	0x08008604
 8000b20:	20000000 	.word	0x20000000
 8000b24:	20000004 	.word	0x20000004
 8000b28:	200002a0 	.word	0x200002a0
 8000b2c:	08008614 	.word	0x08008614
 8000b30:	08008628 	.word	0x08008628
 8000b34:	08008630 	.word	0x08008630
 8000b38:	08008644 	.word	0x08008644
 8000b3c:	0800864c 	.word	0x0800864c
 8000b40:	08008654 	.word	0x08008654
 8000b44:	0800865c 	.word	0x0800865c
 8000b48:	08008664 	.word	0x08008664
 8000b4c:	0800866c 	.word	0x0800866c
 8000b50:	0800867c 	.word	0x0800867c
 8000b54:	08008688 	.word	0x08008688
 8000b58:	08008698 	.word	0x08008698
 8000b5c:	080086a8 	.word	0x080086a8
 8000b60:	080086b4 	.word	0x080086b4
    }

    /* ---------------- UNKNOWN ---------------- */
    printf("Command not found: '%s'\r\n", cmd);
 8000b64:	6879      	ldr	r1, [r7, #4]
 8000b66:	4804      	ldr	r0, [pc, #16]	@ (8000b78 <CheckCommand+0x324>)
 8000b68:	f006 fae2 	bl	8007130 <iprintf>
    return false;
 8000b6c:	2300      	movs	r3, #0
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3724      	adds	r7, #36	@ 0x24
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd90      	pop	{r4, r7, pc}
 8000b76:	bf00      	nop
 8000b78:	080086c4 	.word	0x080086c4

08000b7c <DrawMenuLine>:


// Funkcja do zaznaczenia wybranej opcji w menu
void DrawMenuLine(int y, int index, char* text){
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b086      	sub	sp, #24
 8000b80:	af02      	add	r7, sp, #8
 8000b82:	60f8      	str	r0, [r7, #12]
 8000b84:	60b9      	str	r1, [r7, #8]
 8000b86:	607a      	str	r2, [r7, #4]
	if(menu_position == index){
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <DrawMenuLine+0x7c>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	68ba      	ldr	r2, [r7, #8]
 8000b8e:	429a      	cmp	r2, r3
 8000b90:	d120      	bne.n	8000bd4 <DrawMenuLine+0x58>
		ssd1306_FillRectangle(0, 1, 128, 10, White);
 8000b92:	2301      	movs	r3, #1
 8000b94:	9300      	str	r3, [sp, #0]
 8000b96:	230a      	movs	r3, #10
 8000b98:	2280      	movs	r2, #128	@ 0x80
 8000b9a:	2101      	movs	r1, #1
 8000b9c:	2000      	movs	r0, #0
 8000b9e:	f001 fab2 	bl	8002106 <ssd1306_FillRectangle>
		ssd1306_SetCursor(20, 2);
 8000ba2:	2102      	movs	r1, #2
 8000ba4:	2014      	movs	r0, #20
 8000ba6:	f001 f9f3 	bl	8001f90 <ssd1306_SetCursor>
		ssd1306_WriteString("LITTLE LAS VEGAS", Font_6x8, Black);
 8000baa:	4b14      	ldr	r3, [pc, #80]	@ (8000bfc <DrawMenuLine+0x80>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	9200      	str	r2, [sp, #0]
 8000bb0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bb2:	4813      	ldr	r0, [pc, #76]	@ (8000c00 <DrawMenuLine+0x84>)
 8000bb4:	f001 f9c6 	bl	8001f44 <ssd1306_WriteString>

		ssd1306_SetCursor(10, y);
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	200a      	movs	r0, #10
 8000bc0:	f001 f9e6 	bl	8001f90 <ssd1306_SetCursor>

		ssd1306_WriteString(text, Font_6x8, Black);
 8000bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8000bfc <DrawMenuLine+0x80>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	9200      	str	r2, [sp, #0]
 8000bca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f001 f9b9 	bl	8001f44 <ssd1306_WriteString>
	}else{
		ssd1306_SetCursor(10, y);

		ssd1306_WriteString(text, Font_6x8, White);
	}
}
 8000bd2:	e00c      	b.n	8000bee <DrawMenuLine+0x72>
		ssd1306_SetCursor(10, y);
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	4619      	mov	r1, r3
 8000bda:	200a      	movs	r0, #10
 8000bdc:	f001 f9d8 	bl	8001f90 <ssd1306_SetCursor>
		ssd1306_WriteString(text, Font_6x8, White);
 8000be0:	4b06      	ldr	r3, [pc, #24]	@ (8000bfc <DrawMenuLine+0x80>)
 8000be2:	2201      	movs	r2, #1
 8000be4:	9200      	str	r2, [sp, #0]
 8000be6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	f001 f9ab 	bl	8001f44 <ssd1306_WriteString>
}
 8000bee:	bf00      	nop
 8000bf0:	3710      	adds	r7, #16
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	200002cc 	.word	0x200002cc
 8000bfc:	0800a420 	.word	0x0800a420
 8000c00:	080086e0 	.word	0x080086e0

08000c04 <HAL_GPIO_EXTI_Callback>:

//Obs≈Çuga przerwa≈Ñ
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == B1_Pin)
 8000c0e:	88fb      	ldrh	r3, [r7, #6]
 8000c10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000c14:	d165      	bne.n	8000ce2 <HAL_GPIO_EXTI_Callback+0xde>
    {
        static uint32_t last_click = 0;

        static uint8_t rng_initialized = 0;

        if(HAL_GetTick() - last_click < 500) return;
 8000c16:	f001 fe2d 	bl	8002874 <HAL_GetTick>
 8000c1a:	4602      	mov	r2, r0
 8000c1c:	4b32      	ldr	r3, [pc, #200]	@ (8000ce8 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000c26:	d35b      	bcc.n	8000ce0 <HAL_GPIO_EXTI_Callback+0xdc>
        last_click = HAL_GetTick();
 8000c28:	f001 fe24 	bl	8002874 <HAL_GetTick>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	4a2e      	ldr	r2, [pc, #184]	@ (8000ce8 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000c30:	6013      	str	r3, [r2, #0]

        if(rng_initialized == 0) {
 8000c32:	4b2e      	ldr	r3, [pc, #184]	@ (8000cec <HAL_GPIO_EXTI_Callback+0xe8>)
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d108      	bne.n	8000c4c <HAL_GPIO_EXTI_Callback+0x48>
            srand(HAL_GetTick());
 8000c3a:	f001 fe1b 	bl	8002874 <HAL_GetTick>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	4618      	mov	r0, r3
 8000c42:	f006 f803 	bl	8006c4c <srand>
            rng_initialized = 1;
 8000c46:	4b29      	ldr	r3, [pc, #164]	@ (8000cec <HAL_GPIO_EXTI_Callback+0xe8>)
 8000c48:	2201      	movs	r2, #1
 8000c4a:	701a      	strb	r2, [r3, #0]
        }

        if(currentState == STATE_GAME && game_active == 0){
 8000c4c:	4b28      	ldr	r3, [pc, #160]	@ (8000cf0 <HAL_GPIO_EXTI_Callback+0xec>)
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d145      	bne.n	8000ce2 <HAL_GPIO_EXTI_Callback+0xde>
 8000c56:	4b27      	ldr	r3, [pc, #156]	@ (8000cf4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000c58:	781b      	ldrb	r3, [r3, #0]
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d140      	bne.n	8000ce2 <HAL_GPIO_EXTI_Callback+0xde>
            if(credits > 0){
 8000c60:	4b25      	ldr	r3, [pc, #148]	@ (8000cf8 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	dd37      	ble.n	8000cd8 <HAL_GPIO_EXTI_Callback+0xd4>
                credits--;
 8000c68:	4b23      	ldr	r3, [pc, #140]	@ (8000cf8 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	3b01      	subs	r3, #1
 8000c6e:	4a22      	ldr	r2, [pc, #136]	@ (8000cf8 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000c70:	6013      	str	r3, [r2, #0]

                if(active_user >= 0) {
 8000c72:	4b22      	ldr	r3, [pc, #136]	@ (8000cfc <HAL_GPIO_EXTI_Callback+0xf8>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	db01      	blt.n	8000c7e <HAL_GPIO_EXTI_Callback+0x7a>
                	SaveActiveUser();
 8000c7a:	f7ff fd5b 	bl	8000734 <SaveActiveUser>
                }

                no_money = 0;
 8000c7e:	4b20      	ldr	r3, [pc, #128]	@ (8000d00 <HAL_GPIO_EXTI_Callback+0xfc>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	701a      	strb	r2, [r3, #0]
                game_active = 1;
 8000c84:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf4 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000c86:	2201      	movs	r2, #1
 8000c88:	701a      	strb	r2, [r3, #0]

                for(int i=0; i<3; i++){
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60fb      	str	r3, [r7, #12]
 8000c8e:	e007      	b.n	8000ca0 <HAL_GPIO_EXTI_Callback+0x9c>
                    reel_state[i] = 1;
 8000c90:	4a1c      	ldr	r2, [pc, #112]	@ (8000d04 <HAL_GPIO_EXTI_Callback+0x100>)
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	2101      	movs	r1, #1
 8000c96:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                for(int i=0; i<3; i++){
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	2b02      	cmp	r3, #2
 8000ca4:	ddf4      	ble.n	8000c90 <HAL_GPIO_EXTI_Callback+0x8c>
                }

                start_time = HAL_GetTick();
 8000ca6:	f001 fde5 	bl	8002874 <HAL_GetTick>
 8000caa:	4603      	mov	r3, r0
 8000cac:	4a16      	ldr	r2, [pc, #88]	@ (8000d08 <HAL_GPIO_EXTI_Callback+0x104>)
 8000cae:	6013      	str	r3, [r2, #0]

                duration = (rand() % 4000) + 3000;
 8000cb0:	f005 fffa 	bl	8006ca8 <rand>
 8000cb4:	4602      	mov	r2, r0
 8000cb6:	4b15      	ldr	r3, [pc, #84]	@ (8000d0c <HAL_GPIO_EXTI_Callback+0x108>)
 8000cb8:	fb83 1302 	smull	r1, r3, r3, r2
 8000cbc:	1219      	asrs	r1, r3, #8
 8000cbe:	17d3      	asrs	r3, r2, #31
 8000cc0:	1acb      	subs	r3, r1, r3
 8000cc2:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8000cc6:	fb01 f303 	mul.w	r3, r1, r3
 8000cca:	1ad3      	subs	r3, r2, r3
 8000ccc:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d10 <HAL_GPIO_EXTI_Callback+0x10c>)
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	e004      	b.n	8000ce2 <HAL_GPIO_EXTI_Callback+0xde>
            } else {
                no_money = 1;
 8000cd8:	4b09      	ldr	r3, [pc, #36]	@ (8000d00 <HAL_GPIO_EXTI_Callback+0xfc>)
 8000cda:	2201      	movs	r2, #1
 8000cdc:	701a      	strb	r2, [r3, #0]
 8000cde:	e000      	b.n	8000ce2 <HAL_GPIO_EXTI_Callback+0xde>
        if(HAL_GetTick() - last_click < 500) return;
 8000ce0:	bf00      	nop
            }
        }
    }
}
 8000ce2:	3710      	adds	r7, #16
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	20000300 	.word	0x20000300
 8000cec:	20000304 	.word	0x20000304
 8000cf0:	200002c9 	.word	0x200002c9
 8000cf4:	200002bc 	.word	0x200002bc
 8000cf8:	20000004 	.word	0x20000004
 8000cfc:	20000000 	.word	0x20000000
 8000d00:	200002c8 	.word	0x200002c8
 8000d04:	200002b0 	.word	0x200002b0
 8000d08:	200002c0 	.word	0x200002c0
 8000d0c:	10624dd3 	.word	0x10624dd3
 8000d10:	200002c4 	.word	0x200002c4

08000d14 <HAL_UART_RxCpltCallback>:

static uint8_t esc_ignore = 0;

//PRZERWANIE OD UART (Sterowanie)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a79      	ldr	r2, [pc, #484]	@ (8000f08 <HAL_UART_RxCpltCallback+0x1f4>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	f040 80ec 	bne.w	8000f00 <HAL_UART_RxCpltCallback+0x1ec>
    {
        char c = (char)rx_data[0];
 8000d28:	4b78      	ldr	r3, [pc, #480]	@ (8000f0c <HAL_UART_RxCpltCallback+0x1f8>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	73bb      	strb	r3, [r7, #14]

        if (esc_ignore) {
 8000d2e:	4b78      	ldr	r3, [pc, #480]	@ (8000f10 <HAL_UART_RxCpltCallback+0x1fc>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d00e      	beq.n	8000d54 <HAL_UART_RxCpltCallback+0x40>
            if (c >= 'A' && c <= 'Z') esc_ignore = 0;
 8000d36:	7bbb      	ldrb	r3, [r7, #14]
 8000d38:	2b40      	cmp	r3, #64	@ 0x40
 8000d3a:	d905      	bls.n	8000d48 <HAL_UART_RxCpltCallback+0x34>
 8000d3c:	7bbb      	ldrb	r3, [r7, #14]
 8000d3e:	2b5a      	cmp	r3, #90	@ 0x5a
 8000d40:	d802      	bhi.n	8000d48 <HAL_UART_RxCpltCallback+0x34>
 8000d42:	4b73      	ldr	r3, [pc, #460]	@ (8000f10 <HAL_UART_RxCpltCallback+0x1fc>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	701a      	strb	r2, [r3, #0]
            HAL_UART_Receive_IT(&huart2, rx_data, 1);
 8000d48:	2201      	movs	r2, #1
 8000d4a:	4970      	ldr	r1, [pc, #448]	@ (8000f0c <HAL_UART_RxCpltCallback+0x1f8>)
 8000d4c:	4871      	ldr	r0, [pc, #452]	@ (8000f14 <HAL_UART_RxCpltCallback+0x200>)
 8000d4e:	f004 fc67 	bl	8005620 <HAL_UART_Receive_IT>
            return;
 8000d52:	e0d5      	b.n	8000f00 <HAL_UART_RxCpltCallback+0x1ec>
        }
        if (c == 0x1B) {
 8000d54:	7bbb      	ldrb	r3, [r7, #14]
 8000d56:	2b1b      	cmp	r3, #27
 8000d58:	d108      	bne.n	8000d6c <HAL_UART_RxCpltCallback+0x58>
            esc_ignore = 1;
 8000d5a:	4b6d      	ldr	r3, [pc, #436]	@ (8000f10 <HAL_UART_RxCpltCallback+0x1fc>)
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	701a      	strb	r2, [r3, #0]
            HAL_UART_Receive_IT(&huart2, rx_data, 1);
 8000d60:	2201      	movs	r2, #1
 8000d62:	496a      	ldr	r1, [pc, #424]	@ (8000f0c <HAL_UART_RxCpltCallback+0x1f8>)
 8000d64:	486b      	ldr	r0, [pc, #428]	@ (8000f14 <HAL_UART_RxCpltCallback+0x200>)
 8000d66:	f004 fc5b 	bl	8005620 <HAL_UART_Receive_IT>
            return;
 8000d6a:	e0c9      	b.n	8000f00 <HAL_UART_RxCpltCallback+0x1ec>
        }

        uint8_t is_nav_command = 0;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	73fb      	strb	r3, [r7, #15]

        // 1. STEROWANIE MENU
        if (cmd_index == 0) {
 8000d70:	4b69      	ldr	r3, [pc, #420]	@ (8000f18 <HAL_UART_RxCpltCallback+0x204>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	b2db      	uxtb	r3, r3
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d15c      	bne.n	8000e34 <HAL_UART_RxCpltCallback+0x120>
            if (c == 'q') {
 8000d7a:	7bbb      	ldrb	r3, [r7, #14]
 8000d7c:	2b71      	cmp	r3, #113	@ 0x71
 8000d7e:	d108      	bne.n	8000d92 <HAL_UART_RxCpltCallback+0x7e>
                currentState = STATE_MENU;
 8000d80:	4b66      	ldr	r3, [pc, #408]	@ (8000f1c <HAL_UART_RxCpltCallback+0x208>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	701a      	strb	r2, [r3, #0]
                game_active = 0;
 8000d86:	4b66      	ldr	r3, [pc, #408]	@ (8000f20 <HAL_UART_RxCpltCallback+0x20c>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	701a      	strb	r2, [r3, #0]
                is_nav_command = 1;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	73fb      	strb	r3, [r7, #15]
 8000d90:	e050      	b.n	8000e34 <HAL_UART_RxCpltCallback+0x120>
            }
            else if (currentState == STATE_MENU) {
 8000d92:	4b62      	ldr	r3, [pc, #392]	@ (8000f1c <HAL_UART_RxCpltCallback+0x208>)
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d14b      	bne.n	8000e34 <HAL_UART_RxCpltCallback+0x120>
                if (c == 'a') {
 8000d9c:	7bbb      	ldrb	r3, [r7, #14]
 8000d9e:	2b61      	cmp	r3, #97	@ 0x61
 8000da0:	d10e      	bne.n	8000dc0 <HAL_UART_RxCpltCallback+0xac>
                    menu_position--;
 8000da2:	4b60      	ldr	r3, [pc, #384]	@ (8000f24 <HAL_UART_RxCpltCallback+0x210>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	3b01      	subs	r3, #1
 8000da8:	4a5e      	ldr	r2, [pc, #376]	@ (8000f24 <HAL_UART_RxCpltCallback+0x210>)
 8000daa:	6013      	str	r3, [r2, #0]
                    if(menu_position < 0) menu_position = 3;
 8000dac:	4b5d      	ldr	r3, [pc, #372]	@ (8000f24 <HAL_UART_RxCpltCallback+0x210>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	da02      	bge.n	8000dba <HAL_UART_RxCpltCallback+0xa6>
 8000db4:	4b5b      	ldr	r3, [pc, #364]	@ (8000f24 <HAL_UART_RxCpltCallback+0x210>)
 8000db6:	2203      	movs	r2, #3
 8000db8:	601a      	str	r2, [r3, #0]
                    is_nav_command = 1;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	73fb      	strb	r3, [r7, #15]
 8000dbe:	e039      	b.n	8000e34 <HAL_UART_RxCpltCallback+0x120>
                }
                else if (c == 'd') {
 8000dc0:	7bbb      	ldrb	r3, [r7, #14]
 8000dc2:	2b64      	cmp	r3, #100	@ 0x64
 8000dc4:	d10e      	bne.n	8000de4 <HAL_UART_RxCpltCallback+0xd0>
                    menu_position++;
 8000dc6:	4b57      	ldr	r3, [pc, #348]	@ (8000f24 <HAL_UART_RxCpltCallback+0x210>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	3301      	adds	r3, #1
 8000dcc:	4a55      	ldr	r2, [pc, #340]	@ (8000f24 <HAL_UART_RxCpltCallback+0x210>)
 8000dce:	6013      	str	r3, [r2, #0]
                    if(menu_position > 3) menu_position = 0;
 8000dd0:	4b54      	ldr	r3, [pc, #336]	@ (8000f24 <HAL_UART_RxCpltCallback+0x210>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	2b03      	cmp	r3, #3
 8000dd6:	dd02      	ble.n	8000dde <HAL_UART_RxCpltCallback+0xca>
 8000dd8:	4b52      	ldr	r3, [pc, #328]	@ (8000f24 <HAL_UART_RxCpltCallback+0x210>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
                    is_nav_command = 1;
 8000dde:	2301      	movs	r3, #1
 8000de0:	73fb      	strb	r3, [r7, #15]
 8000de2:	e027      	b.n	8000e34 <HAL_UART_RxCpltCallback+0x120>
                }
                else if (c == 'e' || c == '\r') {
 8000de4:	7bbb      	ldrb	r3, [r7, #14]
 8000de6:	2b65      	cmp	r3, #101	@ 0x65
 8000de8:	d002      	beq.n	8000df0 <HAL_UART_RxCpltCallback+0xdc>
 8000dea:	7bbb      	ldrb	r3, [r7, #14]
 8000dec:	2b0d      	cmp	r3, #13
 8000dee:	d121      	bne.n	8000e34 <HAL_UART_RxCpltCallback+0x120>
                    switch(menu_position) {
 8000df0:	4b4c      	ldr	r3, [pc, #304]	@ (8000f24 <HAL_UART_RxCpltCallback+0x210>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	2b03      	cmp	r3, #3
 8000df6:	d81b      	bhi.n	8000e30 <HAL_UART_RxCpltCallback+0x11c>
 8000df8:	a201      	add	r2, pc, #4	@ (adr r2, 8000e00 <HAL_UART_RxCpltCallback+0xec>)
 8000dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dfe:	bf00      	nop
 8000e00:	08000e11 	.word	0x08000e11
 8000e04:	08000e19 	.word	0x08000e19
 8000e08:	08000e21 	.word	0x08000e21
 8000e0c:	08000e29 	.word	0x08000e29
                        case 0: currentState = STATE_GAME; break;
 8000e10:	4b42      	ldr	r3, [pc, #264]	@ (8000f1c <HAL_UART_RxCpltCallback+0x208>)
 8000e12:	2201      	movs	r2, #1
 8000e14:	701a      	strb	r2, [r3, #0]
 8000e16:	e00b      	b.n	8000e30 <HAL_UART_RxCpltCallback+0x11c>
                        case 1: currentState = STATE_AUTHORS; break;
 8000e18:	4b40      	ldr	r3, [pc, #256]	@ (8000f1c <HAL_UART_RxCpltCallback+0x208>)
 8000e1a:	2202      	movs	r2, #2
 8000e1c:	701a      	strb	r2, [r3, #0]
 8000e1e:	e007      	b.n	8000e30 <HAL_UART_RxCpltCallback+0x11c>
                        case 2: currentState = STATE_DESC; break;
 8000e20:	4b3e      	ldr	r3, [pc, #248]	@ (8000f1c <HAL_UART_RxCpltCallback+0x208>)
 8000e22:	2203      	movs	r2, #3
 8000e24:	701a      	strb	r2, [r3, #0]
 8000e26:	e003      	b.n	8000e30 <HAL_UART_RxCpltCallback+0x11c>
                        case 3: currentState = STATE_HIGHSCORES; break;
 8000e28:	4b3c      	ldr	r3, [pc, #240]	@ (8000f1c <HAL_UART_RxCpltCallback+0x208>)
 8000e2a:	2204      	movs	r2, #4
 8000e2c:	701a      	strb	r2, [r3, #0]
 8000e2e:	bf00      	nop
                    }
                    is_nav_command = 1;
 8000e30:	2301      	movs	r3, #1
 8000e32:	73fb      	strb	r3, [r7, #15]
                }
            }
        }

        // 2. Terminal
        if (is_nav_command == 0)
 8000e34:	7bfb      	ldrb	r3, [r7, #15]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d15d      	bne.n	8000ef6 <HAL_UART_RxCpltCallback+0x1e2>
        {
            // ENTER
            if (c == '\r' || c == '\n') {
 8000e3a:	7bbb      	ldrb	r3, [r7, #14]
 8000e3c:	2b0d      	cmp	r3, #13
 8000e3e:	d002      	beq.n	8000e46 <HAL_UART_RxCpltCallback+0x132>
 8000e40:	7bbb      	ldrb	r3, [r7, #14]
 8000e42:	2b0a      	cmp	r3, #10
 8000e44:	d11d      	bne.n	8000e82 <HAL_UART_RxCpltCallback+0x16e>
                HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n", 2, 10);
 8000e46:	230a      	movs	r3, #10
 8000e48:	2202      	movs	r2, #2
 8000e4a:	4937      	ldr	r1, [pc, #220]	@ (8000f28 <HAL_UART_RxCpltCallback+0x214>)
 8000e4c:	4831      	ldr	r0, [pc, #196]	@ (8000f14 <HAL_UART_RxCpltCallback+0x200>)
 8000e4e:	f004 fb5d 	bl	800550c <HAL_UART_Transmit>

                cmd_buffer[cmd_index] = '\0';
 8000e52:	4b31      	ldr	r3, [pc, #196]	@ (8000f18 <HAL_UART_RxCpltCallback+0x204>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	461a      	mov	r2, r3
 8000e5a:	4b34      	ldr	r3, [pc, #208]	@ (8000f2c <HAL_UART_RxCpltCallback+0x218>)
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	5499      	strb	r1, [r3, r2]
                if (cmd_index > 0) {
 8000e60:	4b2d      	ldr	r3, [pc, #180]	@ (8000f18 <HAL_UART_RxCpltCallback+0x204>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d005      	beq.n	8000e76 <HAL_UART_RxCpltCallback+0x162>
                    CheckCommand(cmd_buffer);
 8000e6a:	4830      	ldr	r0, [pc, #192]	@ (8000f2c <HAL_UART_RxCpltCallback+0x218>)
 8000e6c:	f7ff fcf2 	bl	8000854 <CheckCommand>
                    DisplayTerminalPrompt();
 8000e70:	f7ff fcde 	bl	8000830 <DisplayTerminalPrompt>
 8000e74:	e001      	b.n	8000e7a <HAL_UART_RxCpltCallback+0x166>
                } else {
                    DisplayTerminalPrompt();
 8000e76:	f7ff fcdb 	bl	8000830 <DisplayTerminalPrompt>
                }
                cmd_index = 0;
 8000e7a:	4b27      	ldr	r3, [pc, #156]	@ (8000f18 <HAL_UART_RxCpltCallback+0x204>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	701a      	strb	r2, [r3, #0]
 8000e80:	e039      	b.n	8000ef6 <HAL_UART_RxCpltCallback+0x1e2>
            }
            else if (c == 0x08 || c == 127) {
 8000e82:	7bbb      	ldrb	r3, [r7, #14]
 8000e84:	2b08      	cmp	r3, #8
 8000e86:	d002      	beq.n	8000e8e <HAL_UART_RxCpltCallback+0x17a>
 8000e88:	7bbb      	ldrb	r3, [r7, #14]
 8000e8a:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e8c:	d11c      	bne.n	8000ec8 <HAL_UART_RxCpltCallback+0x1b4>
                if (cmd_index > 0) {
 8000e8e:	4b22      	ldr	r3, [pc, #136]	@ (8000f18 <HAL_UART_RxCpltCallback+0x204>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d02e      	beq.n	8000ef6 <HAL_UART_RxCpltCallback+0x1e2>
                    cmd_index--;
 8000e98:	4b1f      	ldr	r3, [pc, #124]	@ (8000f18 <HAL_UART_RxCpltCallback+0x204>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	3b01      	subs	r3, #1
 8000ea0:	b2da      	uxtb	r2, r3
 8000ea2:	4b1d      	ldr	r3, [pc, #116]	@ (8000f18 <HAL_UART_RxCpltCallback+0x204>)
 8000ea4:	701a      	strb	r2, [r3, #0]
                    uint8_t erase_seq[] = {0x08, ' ', 0x08};
 8000ea6:	4a22      	ldr	r2, [pc, #136]	@ (8000f30 <HAL_UART_RxCpltCallback+0x21c>)
 8000ea8:	f107 0308 	add.w	r3, r7, #8
 8000eac:	6812      	ldr	r2, [r2, #0]
 8000eae:	4611      	mov	r1, r2
 8000eb0:	8019      	strh	r1, [r3, #0]
 8000eb2:	3302      	adds	r3, #2
 8000eb4:	0c12      	lsrs	r2, r2, #16
 8000eb6:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Transmit(&huart2, erase_seq, 3, 10);
 8000eb8:	f107 0108 	add.w	r1, r7, #8
 8000ebc:	230a      	movs	r3, #10
 8000ebe:	2203      	movs	r2, #3
 8000ec0:	4814      	ldr	r0, [pc, #80]	@ (8000f14 <HAL_UART_RxCpltCallback+0x200>)
 8000ec2:	f004 fb23 	bl	800550c <HAL_UART_Transmit>
                if (cmd_index > 0) {
 8000ec6:	e016      	b.n	8000ef6 <HAL_UART_RxCpltCallback+0x1e2>
                }
            }
            else {
                if (cmd_index < CMD_BUF_SIZE) {
 8000ec8:	4b13      	ldr	r3, [pc, #76]	@ (8000f18 <HAL_UART_RxCpltCallback+0x204>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	2b27      	cmp	r3, #39	@ 0x27
 8000ed0:	d811      	bhi.n	8000ef6 <HAL_UART_RxCpltCallback+0x1e2>
                    cmd_buffer[cmd_index++] = c;
 8000ed2:	4b11      	ldr	r3, [pc, #68]	@ (8000f18 <HAL_UART_RxCpltCallback+0x204>)
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	1c5a      	adds	r2, r3, #1
 8000eda:	b2d1      	uxtb	r1, r2
 8000edc:	4a0e      	ldr	r2, [pc, #56]	@ (8000f18 <HAL_UART_RxCpltCallback+0x204>)
 8000ede:	7011      	strb	r1, [r2, #0]
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	7bb9      	ldrb	r1, [r7, #14]
 8000ee4:	4b11      	ldr	r3, [pc, #68]	@ (8000f2c <HAL_UART_RxCpltCallback+0x218>)
 8000ee6:	5499      	strb	r1, [r3, r2]
                    HAL_UART_Transmit(&huart2, (uint8_t*)&c, 1, 10);
 8000ee8:	f107 010e 	add.w	r1, r7, #14
 8000eec:	230a      	movs	r3, #10
 8000eee:	2201      	movs	r2, #1
 8000ef0:	4808      	ldr	r0, [pc, #32]	@ (8000f14 <HAL_UART_RxCpltCallback+0x200>)
 8000ef2:	f004 fb0b 	bl	800550c <HAL_UART_Transmit>
                }
            }
        }
        HAL_UART_Receive_IT(&huart2, rx_data, 1);
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	4904      	ldr	r1, [pc, #16]	@ (8000f0c <HAL_UART_RxCpltCallback+0x1f8>)
 8000efa:	4806      	ldr	r0, [pc, #24]	@ (8000f14 <HAL_UART_RxCpltCallback+0x200>)
 8000efc:	f004 fb90 	bl	8005620 <HAL_UART_Receive_IT>
    }
}
 8000f00:	3710      	adds	r7, #16
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	40004400 	.word	0x40004400
 8000f0c:	200002d0 	.word	0x200002d0
 8000f10:	200002fe 	.word	0x200002fe
 8000f14:	200001d0 	.word	0x200001d0
 8000f18:	200002fd 	.word	0x200002fd
 8000f1c:	200002c9 	.word	0x200002c9
 8000f20:	200002bc 	.word	0x200002bc
 8000f24:	200002cc 	.word	0x200002cc
 8000f28:	080086f4 	.word	0x080086f4
 8000f2c:	200002d4 	.word	0x200002d4
 8000f30:	080086f8 	.word	0x080086f8

08000f34 <SetDisplayInverse>:

// Funkcja do odwracania kolor√≥w (Inwersja)
void SetDisplayInverse(uint8_t inverse) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	71fb      	strb	r3, [r7, #7]
    if (inverse) {
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d003      	beq.n	8000f4c <SetDisplayInverse+0x18>
        ssd1306_WriteCommand(0xA7);
 8000f44:	20a7      	movs	r0, #167	@ 0xa7
 8000f46:	f000 fe23 	bl	8001b90 <ssd1306_WriteCommand>
    } else {
        ssd1306_WriteCommand(0xA6);
    }
}
 8000f4a:	e002      	b.n	8000f52 <SetDisplayInverse+0x1e>
        ssd1306_WriteCommand(0xA6);
 8000f4c:	20a6      	movs	r0, #166	@ 0xa6
 8000f4e:	f000 fe1f 	bl	8001b90 <ssd1306_WriteCommand>
}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
	...

08000f5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f5c:	b590      	push	{r4, r7, lr}
 8000f5e:	b09d      	sub	sp, #116	@ 0x74
 8000f60:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f62:	f001 fc17 	bl	8002794 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f66:	f000 fc11 	bl	800178c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f6a:	f000 fd53 	bl	8001a14 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f6e:	f000 fd21 	bl	80019b4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000f72:	f000 fc5d 	bl	8001830 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000f76:	f000 fcdf 	bl	8001938 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  setvbuf(stdout, NULL, _IONBF, 0);
 8000f7a:	4b71      	ldr	r3, [pc, #452]	@ (8001140 <main+0x1e4>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	6898      	ldr	r0, [r3, #8]
 8000f80:	2300      	movs	r3, #0
 8000f82:	2202      	movs	r2, #2
 8000f84:	2100      	movs	r1, #0
 8000f86:	f006 f943 	bl	8007210 <setvbuf>

    char buffor[40];

    ssd1306_Init();
 8000f8a:	f000 fe4d 	bl	8001c28 <ssd1306_Init>
    ssd1306_Fill(Black);
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f000 feb4 	bl	8001cfc <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8000f94:	f000 feca 	bl	8001d2c <ssd1306_UpdateScreen>

    // Wczytanie stanu konta
    Flash_LoadAccounts();
 8000f98:	f7ff fbfa 	bl	8000790 <Flash_LoadAccounts>
    credits = 0;
 8000f9c:	4b69      	ldr	r3, [pc, #420]	@ (8001144 <main+0x1e8>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
    strcpy(user_name, "guest");
 8000fa2:	4b69      	ldr	r3, [pc, #420]	@ (8001148 <main+0x1ec>)
 8000fa4:	4a69      	ldr	r2, [pc, #420]	@ (800114c <main+0x1f0>)
 8000fa6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000faa:	6018      	str	r0, [r3, #0]
 8000fac:	3304      	adds	r3, #4
 8000fae:	8019      	strh	r1, [r3, #0]

    HAL_UART_Transmit(&huart2, (uint8_t*)"\r\nSYSTEM START\r\n", 14, 100);
 8000fb0:	2364      	movs	r3, #100	@ 0x64
 8000fb2:	220e      	movs	r2, #14
 8000fb4:	4966      	ldr	r1, [pc, #408]	@ (8001150 <main+0x1f4>)
 8000fb6:	4867      	ldr	r0, [pc, #412]	@ (8001154 <main+0x1f8>)
 8000fb8:	f004 faa8 	bl	800550c <HAL_UART_Transmit>

    // POWITANIE W TERMINALU
    printf("\033[2J\033[H"); // Clear screen
 8000fbc:	4866      	ldr	r0, [pc, #408]	@ (8001158 <main+0x1fc>)
 8000fbe:	f006 f8b7 	bl	8007130 <iprintf>
    printf("                     CasinoOS Terminal v1.0.7 \r\n");
 8000fc2:	4866      	ldr	r0, [pc, #408]	@ (800115c <main+0x200>)
 8000fc4:	f006 f91c 	bl	8007200 <puts>
    printf("            In luck we trust, in probability we pray \r\n");
 8000fc8:	4865      	ldr	r0, [pc, #404]	@ (8001160 <main+0x204>)
 8000fca:	f006 f919 	bl	8007200 <puts>
    printf("------------------------------------------------------- \r\n");
 8000fce:	4865      	ldr	r0, [pc, #404]	@ (8001164 <main+0x208>)
 8000fd0:	f006 f916 	bl	8007200 <puts>
    printf("System status  : ONLINE \r\n");
 8000fd4:	4864      	ldr	r0, [pc, #400]	@ (8001168 <main+0x20c>)
 8000fd6:	f006 f913 	bl	8007200 <puts>
    printf("RNG engine     : SEEDED \r\n");
 8000fda:	4864      	ldr	r0, [pc, #400]	@ (800116c <main+0x210>)
 8000fdc:	f006 f910 	bl	8007200 <puts>
    printf("Credit balance : %06d \r\n", credits);
 8000fe0:	4b58      	ldr	r3, [pc, #352]	@ (8001144 <main+0x1e8>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4862      	ldr	r0, [pc, #392]	@ (8001170 <main+0x214>)
 8000fe8:	f006 f8a2 	bl	8007130 <iprintf>
    printf("User access    : %s \r\n", user_name);
 8000fec:	4956      	ldr	r1, [pc, #344]	@ (8001148 <main+0x1ec>)
 8000fee:	4861      	ldr	r0, [pc, #388]	@ (8001174 <main+0x218>)
 8000ff0:	f006 f89e 	bl	8007130 <iprintf>
    printf("------------------------------------------------------- \r\n");
 8000ff4:	485b      	ldr	r0, [pc, #364]	@ (8001164 <main+0x208>)
 8000ff6:	f006 f903 	bl	8007200 <puts>
    DisplayTerminalPrompt();
 8000ffa:	f7ff fc19 	bl	8000830 <DisplayTerminalPrompt>

    HAL_UART_Receive_IT(&huart2, rx_data, 1);
 8000ffe:	2201      	movs	r2, #1
 8001000:	495d      	ldr	r1, [pc, #372]	@ (8001178 <main+0x21c>)
 8001002:	4854      	ldr	r0, [pc, #336]	@ (8001154 <main+0x1f8>)
 8001004:	f004 fb0c 	bl	8005620 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  ssd1306_Fill(Black);
 8001008:	2000      	movs	r0, #0
 800100a:	f000 fe77 	bl	8001cfc <ssd1306_Fill>

	  	  	  	        switch (currentState)
 800100e:	4b5b      	ldr	r3, [pc, #364]	@ (800117c <main+0x220>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	b2db      	uxtb	r3, r3
 8001014:	2b04      	cmp	r3, #4
 8001016:	f200 838b 	bhi.w	8001730 <main+0x7d4>
 800101a:	a201      	add	r2, pc, #4	@ (adr r2, 8001020 <main+0xc4>)
 800101c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001020:	08001035 	.word	0x08001035
 8001024:	0800106f 	.word	0x0800106f
 8001028:	08001549 	.word	0x08001549
 800102c:	080015a3 	.word	0x080015a3
 8001030:	08001633 	.word	0x08001633
	  	  	  	        {

	  	  	  	            case STATE_MENU:
	  	  	  	                DrawMenuLine(16,0,"1. Game");
 8001034:	4a52      	ldr	r2, [pc, #328]	@ (8001180 <main+0x224>)
 8001036:	2100      	movs	r1, #0
 8001038:	2010      	movs	r0, #16
 800103a:	f7ff fd9f 	bl	8000b7c <DrawMenuLine>
	  	  	  	                DrawMenuLine(27,1,"2. Authors");
 800103e:	4a51      	ldr	r2, [pc, #324]	@ (8001184 <main+0x228>)
 8001040:	2101      	movs	r1, #1
 8001042:	201b      	movs	r0, #27
 8001044:	f7ff fd9a 	bl	8000b7c <DrawMenuLine>
	  	  	  	                DrawMenuLine(38, 2,"3. About game");
 8001048:	4a4f      	ldr	r2, [pc, #316]	@ (8001188 <main+0x22c>)
 800104a:	2102      	movs	r1, #2
 800104c:	2026      	movs	r0, #38	@ 0x26
 800104e:	f7ff fd95 	bl	8000b7c <DrawMenuLine>
	  	  	  	                DrawMenuLine(49,3,"4. Accounts");
 8001052:	4a4e      	ldr	r2, [pc, #312]	@ (800118c <main+0x230>)
 8001054:	2103      	movs	r1, #3
 8001056:	2031      	movs	r0, #49	@ 0x31
 8001058:	f7ff fd90 	bl	8000b7c <DrawMenuLine>

	  	  	  	                ssd1306_DrawRectangle(0, 13, 127, 63, White);
 800105c:	2301      	movs	r3, #1
 800105e:	9300      	str	r3, [sp, #0]
 8001060:	233f      	movs	r3, #63	@ 0x3f
 8001062:	227f      	movs	r2, #127	@ 0x7f
 8001064:	210d      	movs	r1, #13
 8001066:	2000      	movs	r0, #0
 8001068:	f001 f816 	bl	8002098 <ssd1306_DrawRectangle>
	  	  	  	                break;
 800106c:	e360      	b.n	8001730 <main+0x7d4>

	  	  	  	            case STATE_GAME:
	  	  	  	                ssd1306_SetCursor(0, 0);
 800106e:	2100      	movs	r1, #0
 8001070:	2000      	movs	r0, #0
 8001072:	f000 ff8d 	bl	8001f90 <ssd1306_SetCursor>

	  	  	  	                if(credits > 99999){
 8001076:	4b33      	ldr	r3, [pc, #204]	@ (8001144 <main+0x1e8>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a45      	ldr	r2, [pc, #276]	@ (8001190 <main+0x234>)
 800107c:	4293      	cmp	r3, r2
 800107e:	dd0d      	ble.n	800109c <main+0x140>
	  	  	  	                	sprintf(buffor, "Credits:%dk", credits / 1000);
 8001080:	4b30      	ldr	r3, [pc, #192]	@ (8001144 <main+0x1e8>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a43      	ldr	r2, [pc, #268]	@ (8001194 <main+0x238>)
 8001086:	fb82 1203 	smull	r1, r2, r2, r3
 800108a:	1192      	asrs	r2, r2, #6
 800108c:	17db      	asrs	r3, r3, #31
 800108e:	1ad2      	subs	r2, r2, r3
 8001090:	1d3b      	adds	r3, r7, #4
 8001092:	4941      	ldr	r1, [pc, #260]	@ (8001198 <main+0x23c>)
 8001094:	4618      	mov	r0, r3
 8001096:	f006 f96f 	bl	8007378 <siprintf>
 800109a:	e006      	b.n	80010aa <main+0x14e>
	  	  	  	          	  	} else {
	  	  	  	          	  		sprintf(buffor, "Credits:%d", credits);
 800109c:	4b29      	ldr	r3, [pc, #164]	@ (8001144 <main+0x1e8>)
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	1d3b      	adds	r3, r7, #4
 80010a2:	493e      	ldr	r1, [pc, #248]	@ (800119c <main+0x240>)
 80010a4:	4618      	mov	r0, r3
 80010a6:	f006 f967 	bl	8007378 <siprintf>
	  	  	  	          	  	}

	  	  	  	                ssd1306_WriteString(buffor, Font_6x8, White);
 80010aa:	4b3d      	ldr	r3, [pc, #244]	@ (80011a0 <main+0x244>)
 80010ac:	1d38      	adds	r0, r7, #4
 80010ae:	2201      	movs	r2, #1
 80010b0:	9200      	str	r2, [sp, #0]
 80010b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010b4:	f000 ff46 	bl	8001f44 <ssd1306_WriteString>

	  	  	  	                ssd1306_SetCursor(80, 0);
 80010b8:	2100      	movs	r1, #0
 80010ba:	2050      	movs	r0, #80	@ 0x50
 80010bc:	f000 ff68 	bl	8001f90 <ssd1306_SetCursor>
	  	  	  	                ssd1306_WriteString("[q]Exit", Font_6x8, White);
 80010c0:	4b37      	ldr	r3, [pc, #220]	@ (80011a0 <main+0x244>)
 80010c2:	2201      	movs	r2, #1
 80010c4:	9200      	str	r2, [sp, #0]
 80010c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010c8:	4836      	ldr	r0, [pc, #216]	@ (80011a4 <main+0x248>)
 80010ca:	f000 ff3b 	bl	8001f44 <ssd1306_WriteString>

	  	  	  	                for(int x=0; x < 128; x++){ ssd1306_DrawPixel(x, 15, White); }
 80010ce:	2300      	movs	r3, #0
 80010d0:	667b      	str	r3, [r7, #100]	@ 0x64
 80010d2:	e009      	b.n	80010e8 <main+0x18c>
 80010d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2201      	movs	r2, #1
 80010da:	210f      	movs	r1, #15
 80010dc:	4618      	mov	r0, r3
 80010de:	f000 fe4d 	bl	8001d7c <ssd1306_DrawPixel>
 80010e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80010e4:	3301      	adds	r3, #1
 80010e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80010e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80010ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80010ec:	ddf2      	ble.n	80010d4 <main+0x178>
	  	  	  	                for(int x=0; x < 128; x++){ ssd1306_DrawPixel(x, 48, White); }
 80010ee:	2300      	movs	r3, #0
 80010f0:	663b      	str	r3, [r7, #96]	@ 0x60
 80010f2:	e009      	b.n	8001108 <main+0x1ac>
 80010f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	2201      	movs	r2, #1
 80010fa:	2130      	movs	r1, #48	@ 0x30
 80010fc:	4618      	mov	r0, r3
 80010fe:	f000 fe3d 	bl	8001d7c <ssd1306_DrawPixel>
 8001102:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001104:	3301      	adds	r3, #1
 8001106:	663b      	str	r3, [r7, #96]	@ 0x60
 8001108:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800110a:	2b7f      	cmp	r3, #127	@ 0x7f
 800110c:	ddf2      	ble.n	80010f4 <main+0x198>
	  	  	  	                ssd1306_SetCursor(0, 27);   ssd1306_WriteString(">", Font_7x10, White);
 800110e:	211b      	movs	r1, #27
 8001110:	2000      	movs	r0, #0
 8001112:	f000 ff3d 	bl	8001f90 <ssd1306_SetCursor>
 8001116:	4b24      	ldr	r3, [pc, #144]	@ (80011a8 <main+0x24c>)
 8001118:	2201      	movs	r2, #1
 800111a:	9200      	str	r2, [sp, #0]
 800111c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800111e:	4823      	ldr	r0, [pc, #140]	@ (80011ac <main+0x250>)
 8001120:	f000 ff10 	bl	8001f44 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(120, 27); ssd1306_WriteString("<", Font_7x10, White);
 8001124:	211b      	movs	r1, #27
 8001126:	2078      	movs	r0, #120	@ 0x78
 8001128:	f000 ff32 	bl	8001f90 <ssd1306_SetCursor>
 800112c:	4b1e      	ldr	r3, [pc, #120]	@ (80011a8 <main+0x24c>)
 800112e:	2201      	movs	r2, #1
 8001130:	9200      	str	r2, [sp, #0]
 8001132:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001134:	481e      	ldr	r0, [pc, #120]	@ (80011b0 <main+0x254>)
 8001136:	f000 ff05 	bl	8001f44 <ssd1306_WriteString>

	  	  	  	                for(int i=0; i < 3; i++){
 800113a:	2300      	movs	r3, #0
 800113c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800113e:	e0e0      	b.n	8001302 <main+0x3a6>
 8001140:	200000ac 	.word	0x200000ac
 8001144:	20000004 	.word	0x20000004
 8001148:	200002a0 	.word	0x200002a0
 800114c:	08008644 	.word	0x08008644
 8001150:	080086fc 	.word	0x080086fc
 8001154:	200001d0 	.word	0x200001d0
 8001158:	08008710 	.word	0x08008710
 800115c:	08008718 	.word	0x08008718
 8001160:	08008748 	.word	0x08008748
 8001164:	08008780 	.word	0x08008780
 8001168:	080087bc 	.word	0x080087bc
 800116c:	080087d8 	.word	0x080087d8
 8001170:	080087f4 	.word	0x080087f4
 8001174:	08008810 	.word	0x08008810
 8001178:	200002d0 	.word	0x200002d0
 800117c:	200002c9 	.word	0x200002c9
 8001180:	08008828 	.word	0x08008828
 8001184:	08008830 	.word	0x08008830
 8001188:	0800883c 	.word	0x0800883c
 800118c:	0800884c 	.word	0x0800884c
 8001190:	0001869f 	.word	0x0001869f
 8001194:	10624dd3 	.word	0x10624dd3
 8001198:	08008858 	.word	0x08008858
 800119c:	08008864 	.word	0x08008864
 80011a0:	0800a420 	.word	0x0800a420
 80011a4:	08008870 	.word	0x08008870
 80011a8:	0800a42c 	.word	0x0800a42c
 80011ac:	08008878 	.word	0x08008878
 80011b0:	0800887c 	.word	0x0800887c
	  	  	  	                    if(reel_state[i] == 1){
 80011b4:	4a8e      	ldr	r2, [pc, #568]	@ (80013f0 <main+0x494>)
 80011b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d161      	bne.n	8001284 <main+0x328>
	  	  	  	                        uint32_t extra_delay = i * 1000;
 80011c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011c2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80011c6:	fb02 f303 	mul.w	r3, r2, r3
 80011ca:	637b      	str	r3, [r7, #52]	@ 0x34
	  	  	  	                        if(HAL_GetTick() - start_time > (duration + extra_delay)){
 80011cc:	f001 fb52 	bl	8002874 <HAL_GetTick>
 80011d0:	4602      	mov	r2, r0
 80011d2:	4b88      	ldr	r3, [pc, #544]	@ (80013f4 <main+0x498>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	1ad2      	subs	r2, r2, r3
 80011d8:	4b87      	ldr	r3, [pc, #540]	@ (80013f8 <main+0x49c>)
 80011da:	6819      	ldr	r1, [r3, #0]
 80011dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80011de:	440b      	add	r3, r1
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d90c      	bls.n	80011fe <main+0x2a2>
	  	  	  	                            if(reel[i].pixel_offset == 0){
 80011e4:	4a85      	ldr	r2, [pc, #532]	@ (80013fc <main+0x4a0>)
 80011e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011e8:	011b      	lsls	r3, r3, #4
 80011ea:	4413      	add	r3, r2
 80011ec:	3308      	adds	r3, #8
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d104      	bne.n	80011fe <main+0x2a2>
	  	  	  	                                reel_state[i] = 0;
 80011f4:	4a7e      	ldr	r2, [pc, #504]	@ (80013f0 <main+0x494>)
 80011f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011f8:	2100      	movs	r1, #0
 80011fa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  	  	  	                            }
	  	  	  	                        }
	  	  	  	                        if(reel_state[i] == 1) {
 80011fe:	4a7c      	ldr	r2, [pc, #496]	@ (80013f0 <main+0x494>)
 8001200:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001206:	2b01      	cmp	r3, #1
 8001208:	d13c      	bne.n	8001284 <main+0x328>
	  	  	  	                            reel[i].pixel_offset += speed;
 800120a:	4a7c      	ldr	r2, [pc, #496]	@ (80013fc <main+0x4a0>)
 800120c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800120e:	011b      	lsls	r3, r3, #4
 8001210:	4413      	add	r3, r2
 8001212:	3308      	adds	r3, #8
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	4b7a      	ldr	r3, [pc, #488]	@ (8001400 <main+0x4a4>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	441a      	add	r2, r3
 800121c:	4977      	ldr	r1, [pc, #476]	@ (80013fc <main+0x4a0>)
 800121e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001220:	011b      	lsls	r3, r3, #4
 8001222:	440b      	add	r3, r1
 8001224:	3308      	adds	r3, #8
 8001226:	601a      	str	r2, [r3, #0]
	  	  	  	                            if(reel[i].pixel_offset >= 32){
 8001228:	4a74      	ldr	r2, [pc, #464]	@ (80013fc <main+0x4a0>)
 800122a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800122c:	011b      	lsls	r3, r3, #4
 800122e:	4413      	add	r3, r2
 8001230:	3308      	adds	r3, #8
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	2b1f      	cmp	r3, #31
 8001236:	dd25      	ble.n	8001284 <main+0x328>
	  	  	  	                                reel[i].pixel_offset = 0;
 8001238:	4a70      	ldr	r2, [pc, #448]	@ (80013fc <main+0x4a0>)
 800123a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800123c:	011b      	lsls	r3, r3, #4
 800123e:	4413      	add	r3, r2
 8001240:	3308      	adds	r3, #8
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
	  	  	  	                                reel[i].current_symbol = reel[i].next_symbol;
 8001246:	4a6d      	ldr	r2, [pc, #436]	@ (80013fc <main+0x4a0>)
 8001248:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800124a:	011b      	lsls	r3, r3, #4
 800124c:	4413      	add	r3, r2
 800124e:	3304      	adds	r3, #4
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	496a      	ldr	r1, [pc, #424]	@ (80013fc <main+0x4a0>)
 8001254:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001256:	011b      	lsls	r3, r3, #4
 8001258:	440b      	add	r3, r1
 800125a:	601a      	str	r2, [r3, #0]
	  	  	  	                                reel[i].next_symbol = rand() % 7;
 800125c:	f005 fd24 	bl	8006ca8 <rand>
 8001260:	4602      	mov	r2, r0
 8001262:	4b68      	ldr	r3, [pc, #416]	@ (8001404 <main+0x4a8>)
 8001264:	fb83 1302 	smull	r1, r3, r3, r2
 8001268:	4413      	add	r3, r2
 800126a:	1099      	asrs	r1, r3, #2
 800126c:	17d3      	asrs	r3, r2, #31
 800126e:	1ac9      	subs	r1, r1, r3
 8001270:	460b      	mov	r3, r1
 8001272:	00db      	lsls	r3, r3, #3
 8001274:	1a5b      	subs	r3, r3, r1
 8001276:	1ad1      	subs	r1, r2, r3
 8001278:	4a60      	ldr	r2, [pc, #384]	@ (80013fc <main+0x4a0>)
 800127a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800127c:	011b      	lsls	r3, r3, #4
 800127e:	4413      	add	r3, r2
 8001280:	3304      	adds	r3, #4
 8001282:	6019      	str	r1, [r3, #0]
	  	  	  	                            }
	  	  	  	                        }
	  	  	  	                    }
	  	  	  	                    int current_symbol_y = reel[i].pixel_offset + 16;
 8001284:	4a5d      	ldr	r2, [pc, #372]	@ (80013fc <main+0x4a0>)
 8001286:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001288:	011b      	lsls	r3, r3, #4
 800128a:	4413      	add	r3, r2
 800128c:	3308      	adds	r3, #8
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	3310      	adds	r3, #16
 8001292:	633b      	str	r3, [r7, #48]	@ 0x30
	  	  	  	                    int next_symbol_y = current_symbol_y - 32;
 8001294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001296:	3b20      	subs	r3, #32
 8001298:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  	  	  	                    ssd1306_DrawBitmap(reel[i].x_pos, current_symbol_y, epd_bitmap_allArray[reel[i].current_symbol], 32, 32, White);
 800129a:	4a58      	ldr	r2, [pc, #352]	@ (80013fc <main+0x4a0>)
 800129c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800129e:	011b      	lsls	r3, r3, #4
 80012a0:	4413      	add	r3, r2
 80012a2:	330c      	adds	r3, #12
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	b2d8      	uxtb	r0, r3
 80012a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012aa:	b2d9      	uxtb	r1, r3
 80012ac:	4a53      	ldr	r2, [pc, #332]	@ (80013fc <main+0x4a0>)
 80012ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012b0:	011b      	lsls	r3, r3, #4
 80012b2:	4413      	add	r3, r2
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a54      	ldr	r2, [pc, #336]	@ (8001408 <main+0x4ac>)
 80012b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012bc:	2301      	movs	r3, #1
 80012be:	9301      	str	r3, [sp, #4]
 80012c0:	2320      	movs	r3, #32
 80012c2:	9300      	str	r3, [sp, #0]
 80012c4:	2320      	movs	r3, #32
 80012c6:	f000 ff6c 	bl	80021a2 <ssd1306_DrawBitmap>
	  	  	  	                    ssd1306_DrawBitmap(reel[i].x_pos, next_symbol_y, epd_bitmap_allArray[reel[i].next_symbol], 32, 32, White);
 80012ca:	4a4c      	ldr	r2, [pc, #304]	@ (80013fc <main+0x4a0>)
 80012cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012ce:	011b      	lsls	r3, r3, #4
 80012d0:	4413      	add	r3, r2
 80012d2:	330c      	adds	r3, #12
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	b2d8      	uxtb	r0, r3
 80012d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012da:	b2d9      	uxtb	r1, r3
 80012dc:	4a47      	ldr	r2, [pc, #284]	@ (80013fc <main+0x4a0>)
 80012de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012e0:	011b      	lsls	r3, r3, #4
 80012e2:	4413      	add	r3, r2
 80012e4:	3304      	adds	r3, #4
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a47      	ldr	r2, [pc, #284]	@ (8001408 <main+0x4ac>)
 80012ea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012ee:	2301      	movs	r3, #1
 80012f0:	9301      	str	r3, [sp, #4]
 80012f2:	2320      	movs	r3, #32
 80012f4:	9300      	str	r3, [sp, #0]
 80012f6:	2320      	movs	r3, #32
 80012f8:	f000 ff53 	bl	80021a2 <ssd1306_DrawBitmap>
	  	  	  	                for(int i=0; i < 3; i++){
 80012fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012fe:	3301      	adds	r3, #1
 8001300:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001302:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001304:	2b02      	cmp	r3, #2
 8001306:	f77f af55 	ble.w	80011b4 <main+0x258>
	  	  	  	                }

	  	  	  	                if(game_active == 1 && reel_state[0] == 0 && reel_state[1] == 0 && reel_state[2] == 0 && no_money == 0){
 800130a:	4b40      	ldr	r3, [pc, #256]	@ (800140c <main+0x4b0>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	b2db      	uxtb	r3, r3
 8001310:	2b01      	cmp	r3, #1
 8001312:	f040 80eb 	bne.w	80014ec <main+0x590>
 8001316:	4b36      	ldr	r3, [pc, #216]	@ (80013f0 <main+0x494>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2b00      	cmp	r3, #0
 800131c:	f040 80e6 	bne.w	80014ec <main+0x590>
 8001320:	4b33      	ldr	r3, [pc, #204]	@ (80013f0 <main+0x494>)
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	2b00      	cmp	r3, #0
 8001326:	f040 80e1 	bne.w	80014ec <main+0x590>
 800132a:	4b31      	ldr	r3, [pc, #196]	@ (80013f0 <main+0x494>)
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	2b00      	cmp	r3, #0
 8001330:	f040 80dc 	bne.w	80014ec <main+0x590>
 8001334:	4b36      	ldr	r3, [pc, #216]	@ (8001410 <main+0x4b4>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	b2db      	uxtb	r3, r3
 800133a:	2b00      	cmp	r3, #0
 800133c:	f040 80d6 	bne.w	80014ec <main+0x590>
	  	  	  	                    int s0 = reel[0].current_symbol;
 8001340:	4b2e      	ldr	r3, [pc, #184]	@ (80013fc <main+0x4a0>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	64bb      	str	r3, [r7, #72]	@ 0x48
	  	  	  	                    int s1 = reel[1].current_symbol;
 8001346:	4b2d      	ldr	r3, [pc, #180]	@ (80013fc <main+0x4a0>)
 8001348:	691b      	ldr	r3, [r3, #16]
 800134a:	647b      	str	r3, [r7, #68]	@ 0x44
	  	  	  	                    int s2 = reel[2].current_symbol;
 800134c:	4b2b      	ldr	r3, [pc, #172]	@ (80013fc <main+0x4a0>)
 800134e:	6a1b      	ldr	r3, [r3, #32]
 8001350:	643b      	str	r3, [r7, #64]	@ 0x40
	  	  	  	                    int win = 0;
 8001352:	2300      	movs	r3, #0
 8001354:	65bb      	str	r3, [r7, #88]	@ 0x58

	  	  	  	                    if(s0 == s1 && s1 == s2) win = symbols_credits[s0];
 8001356:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001358:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800135a:	429a      	cmp	r2, r3
 800135c:	d109      	bne.n	8001372 <main+0x416>
 800135e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001360:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001362:	429a      	cmp	r2, r3
 8001364:	d105      	bne.n	8001372 <main+0x416>
 8001366:	4a2b      	ldr	r2, [pc, #172]	@ (8001414 <main+0x4b8>)
 8001368:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800136a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800136e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001370:	e02b      	b.n	80013ca <main+0x46e>
	  	  	  	                    else if(s0 == s1) win = (symbols_credits[s0])/3;
 8001372:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001374:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001376:	429a      	cmp	r2, r3
 8001378:	d10a      	bne.n	8001390 <main+0x434>
 800137a:	4a26      	ldr	r2, [pc, #152]	@ (8001414 <main+0x4b8>)
 800137c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800137e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001382:	4a25      	ldr	r2, [pc, #148]	@ (8001418 <main+0x4bc>)
 8001384:	fb82 1203 	smull	r1, r2, r2, r3
 8001388:	17db      	asrs	r3, r3, #31
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800138e:	e01c      	b.n	80013ca <main+0x46e>
	  	  	  	                    else if(s1 == s2) win = (symbols_credits[s1])/3;
 8001390:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001392:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001394:	429a      	cmp	r2, r3
 8001396:	d10a      	bne.n	80013ae <main+0x452>
 8001398:	4a1e      	ldr	r2, [pc, #120]	@ (8001414 <main+0x4b8>)
 800139a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800139c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013a0:	4a1d      	ldr	r2, [pc, #116]	@ (8001418 <main+0x4bc>)
 80013a2:	fb82 1203 	smull	r1, r2, r2, r3
 80013a6:	17db      	asrs	r3, r3, #31
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80013ac:	e00d      	b.n	80013ca <main+0x46e>
	  	  	  	                    else if(s0 == s2) win = (symbols_credits[s0])/3;
 80013ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80013b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d109      	bne.n	80013ca <main+0x46e>
 80013b6:	4a17      	ldr	r2, [pc, #92]	@ (8001414 <main+0x4b8>)
 80013b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80013ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013be:	4a16      	ldr	r2, [pc, #88]	@ (8001418 <main+0x4bc>)
 80013c0:	fb82 1203 	smull	r1, r2, r2, r3
 80013c4:	17db      	asrs	r3, r3, #31
 80013c6:	1ad3      	subs	r3, r2, r3
 80013c8:	65bb      	str	r3, [r7, #88]	@ 0x58

	  	  	  	                    if(win > 0){
 80013ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	f340 8084 	ble.w	80014da <main+0x57e>
	  	  	  	                    	credits += win;
 80013d2:	4b12      	ldr	r3, [pc, #72]	@ (800141c <main+0x4c0>)
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80013d8:	4413      	add	r3, r2
 80013da:	4a10      	ldr	r2, [pc, #64]	@ (800141c <main+0x4c0>)
 80013dc:	6013      	str	r3, [r2, #0]
	  	  	  	                    	if(active_user >= 0) {
 80013de:	4b10      	ldr	r3, [pc, #64]	@ (8001420 <main+0x4c4>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	db01      	blt.n	80013ea <main+0x48e>
	  	  	  	                    		SaveActiveUser();
 80013e6:	f7ff f9a5 	bl	8000734 <SaveActiveUser>
	  	  	  	                  	  	}

	  	  	  	                        for(int k=0; k<3; k++){
 80013ea:	2300      	movs	r3, #0
 80013ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80013ee:	e028      	b.n	8001442 <main+0x4e6>
 80013f0:	200002b0 	.word	0x200002b0
 80013f4:	200002c0 	.word	0x200002c0
 80013f8:	200002c4 	.word	0x200002c4
 80013fc:	20000028 	.word	0x20000028
 8001400:	20000024 	.word	0x20000024
 8001404:	92492493 	.word	0x92492493
 8001408:	20000058 	.word	0x20000058
 800140c:	200002bc 	.word	0x200002bc
 8001410:	200002c8 	.word	0x200002c8
 8001414:	20000008 	.word	0x20000008
 8001418:	55555556 	.word	0x55555556
 800141c:	20000004 	.word	0x20000004
 8001420:	20000000 	.word	0x20000000
	  	  	  	                            SetDisplayInverse(1);
 8001424:	2001      	movs	r0, #1
 8001426:	f7ff fd85 	bl	8000f34 <SetDisplayInverse>
	  	  	  	                            HAL_Delay(100);
 800142a:	2064      	movs	r0, #100	@ 0x64
 800142c:	f001 fa2e 	bl	800288c <HAL_Delay>
	  	  	  	                            SetDisplayInverse(0);
 8001430:	2000      	movs	r0, #0
 8001432:	f7ff fd7f 	bl	8000f34 <SetDisplayInverse>
	  	  	  	                            HAL_Delay(100);
 8001436:	2064      	movs	r0, #100	@ 0x64
 8001438:	f001 fa28 	bl	800288c <HAL_Delay>
	  	  	  	                        for(int k=0; k<3; k++){
 800143c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800143e:	3301      	adds	r3, #1
 8001440:	657b      	str	r3, [r7, #84]	@ 0x54
 8001442:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001444:	2b02      	cmp	r3, #2
 8001446:	dded      	ble.n	8001424 <main+0x4c8>
	  	  	  	                        }

	  	  	  	                        ssd1306_FillRectangle(14, 15, 100, 40, White);
 8001448:	2301      	movs	r3, #1
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	2328      	movs	r3, #40	@ 0x28
 800144e:	2264      	movs	r2, #100	@ 0x64
 8001450:	210f      	movs	r1, #15
 8001452:	200e      	movs	r0, #14
 8001454:	f000 fe57 	bl	8002106 <ssd1306_FillRectangle>


	  	  	  	                        ssd1306_DrawRectangle(16, 17, 96, 36, Black);
 8001458:	2300      	movs	r3, #0
 800145a:	9300      	str	r3, [sp, #0]
 800145c:	2324      	movs	r3, #36	@ 0x24
 800145e:	2260      	movs	r2, #96	@ 0x60
 8001460:	2111      	movs	r1, #17
 8001462:	2010      	movs	r0, #16
 8001464:	f000 fe18 	bl	8002098 <ssd1306_DrawRectangle>

	  	  	  	                        ssd1306_SetCursor(38, 20);
 8001468:	2114      	movs	r1, #20
 800146a:	2026      	movs	r0, #38	@ 0x26
 800146c:	f000 fd90 	bl	8001f90 <ssd1306_SetCursor>
	  	  	  	                        ssd1306_WriteString("BIG WIN!", Font_6x8, Black);
 8001470:	4bb1      	ldr	r3, [pc, #708]	@ (8001738 <main+0x7dc>)
 8001472:	2200      	movs	r2, #0
 8001474:	9200      	str	r2, [sp, #0]
 8001476:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001478:	48b0      	ldr	r0, [pc, #704]	@ (800173c <main+0x7e0>)
 800147a:	f000 fd63 	bl	8001f44 <ssd1306_WriteString>

	  	  	  	                        sprintf(buffor, "%d", win);
 800147e:	1d3b      	adds	r3, r7, #4
 8001480:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001482:	49af      	ldr	r1, [pc, #700]	@ (8001740 <main+0x7e4>)
 8001484:	4618      	mov	r0, r3
 8001486:	f005 ff77 	bl	8007378 <siprintf>

	  	  	  	                        int text_width = (win > 999) ? 44 : (win > 99) ? 33 : 22;
 800148a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800148c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001490:	da06      	bge.n	80014a0 <main+0x544>
 8001492:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001494:	2b63      	cmp	r3, #99	@ 0x63
 8001496:	dd01      	ble.n	800149c <main+0x540>
 8001498:	2321      	movs	r3, #33	@ 0x21
 800149a:	e002      	b.n	80014a2 <main+0x546>
 800149c:	2316      	movs	r3, #22
 800149e:	e000      	b.n	80014a2 <main+0x546>
 80014a0:	232c      	movs	r3, #44	@ 0x2c
 80014a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  	  	  	                        int x_pos = 64 - (text_width / 2);
 80014a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014a6:	0fda      	lsrs	r2, r3, #31
 80014a8:	4413      	add	r3, r2
 80014aa:	105b      	asrs	r3, r3, #1
 80014ac:	425b      	negs	r3, r3
 80014ae:	3340      	adds	r3, #64	@ 0x40
 80014b0:	63bb      	str	r3, [r7, #56]	@ 0x38

	  	  	  	                        ssd1306_SetCursor(x_pos, 32);
 80014b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	2120      	movs	r1, #32
 80014b8:	4618      	mov	r0, r3
 80014ba:	f000 fd69 	bl	8001f90 <ssd1306_SetCursor>
	  	  	  	                        ssd1306_WriteString(buffor, Font_11x18, Black);
 80014be:	4ba1      	ldr	r3, [pc, #644]	@ (8001744 <main+0x7e8>)
 80014c0:	1d38      	adds	r0, r7, #4
 80014c2:	2200      	movs	r2, #0
 80014c4:	9200      	str	r2, [sp, #0]
 80014c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014c8:	f000 fd3c 	bl	8001f44 <ssd1306_WriteString>

	  	  	  	                        ssd1306_UpdateScreen();
 80014cc:	f000 fc2e 	bl	8001d2c <ssd1306_UpdateScreen>
	  	  	  	                        HAL_Delay(2500);
 80014d0:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 80014d4:	f001 f9da 	bl	800288c <HAL_Delay>
 80014d8:	e003      	b.n	80014e2 <main+0x586>
	  	  	  	                    } else {
	  	  	  	                        HAL_Delay(500);
 80014da:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80014de:	f001 f9d5 	bl	800288c <HAL_Delay>
	  	  	  	                    }
	  	  	  	                    game_active = 0;
 80014e2:	4b99      	ldr	r3, [pc, #612]	@ (8001748 <main+0x7ec>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	701a      	strb	r2, [r3, #0]
	  	  	  	                if(game_active == 1 && reel_state[0] == 0 && reel_state[1] == 0 && reel_state[2] == 0 && no_money == 0){
 80014e8:	bf00      	nop
	  	  	  	                    ssd1306_WriteString("Deposit money :)", Font_6x8, Black);
	  	  	  	                    ssd1306_UpdateScreen();
	  	  	  	                    HAL_Delay(2500);
	  	  	  	                    no_money = 0;
	  	  	  	                }
	  	  	  	                break;
 80014ea:	e120      	b.n	800172e <main+0x7d2>
	  	  	  	                else if(no_money == 1){
 80014ec:	4b97      	ldr	r3, [pc, #604]	@ (800174c <main+0x7f0>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	f040 811b 	bne.w	800172e <main+0x7d2>
	  	  	  	                    ssd1306_FillRectangle(10, 18, 108, 32, White);
 80014f8:	2301      	movs	r3, #1
 80014fa:	9300      	str	r3, [sp, #0]
 80014fc:	2320      	movs	r3, #32
 80014fe:	226c      	movs	r2, #108	@ 0x6c
 8001500:	2112      	movs	r1, #18
 8001502:	200a      	movs	r0, #10
 8001504:	f000 fdff 	bl	8002106 <ssd1306_FillRectangle>
	  	  	  	                    ssd1306_SetCursor(25, 20);
 8001508:	2114      	movs	r1, #20
 800150a:	2019      	movs	r0, #25
 800150c:	f000 fd40 	bl	8001f90 <ssd1306_SetCursor>
	  	  	  	                    ssd1306_WriteString("OUT OF MONEY!", Font_7x10, Black);
 8001510:	4b8f      	ldr	r3, [pc, #572]	@ (8001750 <main+0x7f4>)
 8001512:	2200      	movs	r2, #0
 8001514:	9200      	str	r2, [sp, #0]
 8001516:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001518:	488e      	ldr	r0, [pc, #568]	@ (8001754 <main+0x7f8>)
 800151a:	f000 fd13 	bl	8001f44 <ssd1306_WriteString>
	  	  	  	                    ssd1306_SetCursor(20, 35);
 800151e:	2123      	movs	r1, #35	@ 0x23
 8001520:	2014      	movs	r0, #20
 8001522:	f000 fd35 	bl	8001f90 <ssd1306_SetCursor>
	  	  	  	                    ssd1306_WriteString("Deposit money :)", Font_6x8, Black);
 8001526:	4b84      	ldr	r3, [pc, #528]	@ (8001738 <main+0x7dc>)
 8001528:	2200      	movs	r2, #0
 800152a:	9200      	str	r2, [sp, #0]
 800152c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800152e:	488a      	ldr	r0, [pc, #552]	@ (8001758 <main+0x7fc>)
 8001530:	f000 fd08 	bl	8001f44 <ssd1306_WriteString>
	  	  	  	                    ssd1306_UpdateScreen();
 8001534:	f000 fbfa 	bl	8001d2c <ssd1306_UpdateScreen>
	  	  	  	                    HAL_Delay(2500);
 8001538:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 800153c:	f001 f9a6 	bl	800288c <HAL_Delay>
	  	  	  	                    no_money = 0;
 8001540:	4b82      	ldr	r3, [pc, #520]	@ (800174c <main+0x7f0>)
 8001542:	2200      	movs	r2, #0
 8001544:	701a      	strb	r2, [r3, #0]
	  	  	  	                break;
 8001546:	e0f2      	b.n	800172e <main+0x7d2>

	  	  	  	            case STATE_AUTHORS:
	  	  	  	                ssd1306_SetCursor(0, 0); ssd1306_WriteString("Authors:", Font_7x10, White);
 8001548:	2100      	movs	r1, #0
 800154a:	2000      	movs	r0, #0
 800154c:	f000 fd20 	bl	8001f90 <ssd1306_SetCursor>
 8001550:	4b7f      	ldr	r3, [pc, #508]	@ (8001750 <main+0x7f4>)
 8001552:	2201      	movs	r2, #1
 8001554:	9200      	str	r2, [sp, #0]
 8001556:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001558:	4880      	ldr	r0, [pc, #512]	@ (800175c <main+0x800>)
 800155a:	f000 fcf3 	bl	8001f44 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(0, 20); ssd1306_WriteString("- Jakub Matusiewicz", Font_6x8, White);
 800155e:	2114      	movs	r1, #20
 8001560:	2000      	movs	r0, #0
 8001562:	f000 fd15 	bl	8001f90 <ssd1306_SetCursor>
 8001566:	4b74      	ldr	r3, [pc, #464]	@ (8001738 <main+0x7dc>)
 8001568:	2201      	movs	r2, #1
 800156a:	9200      	str	r2, [sp, #0]
 800156c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800156e:	487c      	ldr	r0, [pc, #496]	@ (8001760 <main+0x804>)
 8001570:	f000 fce8 	bl	8001f44 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(0, 30); ssd1306_WriteString("- Mateusz Treda", Font_6x8, White);
 8001574:	211e      	movs	r1, #30
 8001576:	2000      	movs	r0, #0
 8001578:	f000 fd0a 	bl	8001f90 <ssd1306_SetCursor>
 800157c:	4b6e      	ldr	r3, [pc, #440]	@ (8001738 <main+0x7dc>)
 800157e:	2201      	movs	r2, #1
 8001580:	9200      	str	r2, [sp, #0]
 8001582:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001584:	4877      	ldr	r0, [pc, #476]	@ (8001764 <main+0x808>)
 8001586:	f000 fcdd 	bl	8001f44 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(2, 55);
 800158a:	2137      	movs	r1, #55	@ 0x37
 800158c:	2002      	movs	r0, #2
 800158e:	f000 fcff 	bl	8001f90 <ssd1306_SetCursor>
	  	  	  	          	  	ssd1306_WriteString("[q] Back to menu", Font_6x8, White);
 8001592:	4b69      	ldr	r3, [pc, #420]	@ (8001738 <main+0x7dc>)
 8001594:	2201      	movs	r2, #1
 8001596:	9200      	str	r2, [sp, #0]
 8001598:	cb0e      	ldmia	r3, {r1, r2, r3}
 800159a:	4873      	ldr	r0, [pc, #460]	@ (8001768 <main+0x80c>)
 800159c:	f000 fcd2 	bl	8001f44 <ssd1306_WriteString>
	  	  	  	                break;
 80015a0:	e0c6      	b.n	8001730 <main+0x7d4>

	  	  	  	            case STATE_DESC:
	  	  	  	      				ssd1306_FillRectangle(0, 0, 128, 12, White);
 80015a2:	2301      	movs	r3, #1
 80015a4:	9300      	str	r3, [sp, #0]
 80015a6:	230c      	movs	r3, #12
 80015a8:	2280      	movs	r2, #128	@ 0x80
 80015aa:	2100      	movs	r1, #0
 80015ac:	2000      	movs	r0, #0
 80015ae:	f000 fdaa 	bl	8002106 <ssd1306_FillRectangle>
	  	  	  	      				ssd1306_SetCursor(35, 2);
 80015b2:	2102      	movs	r1, #2
 80015b4:	2023      	movs	r0, #35	@ 0x23
 80015b6:	f000 fceb 	bl	8001f90 <ssd1306_SetCursor>
	  	  	  	      				ssd1306_WriteString("GAME RULES:", Font_6x8, Black);
 80015ba:	4b5f      	ldr	r3, [pc, #380]	@ (8001738 <main+0x7dc>)
 80015bc:	2200      	movs	r2, #0
 80015be:	9200      	str	r2, [sp, #0]
 80015c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015c2:	486a      	ldr	r0, [pc, #424]	@ (800176c <main+0x810>)
 80015c4:	f000 fcbe 	bl	8001f44 <ssd1306_WriteString>

	  	  	  	      				ssd1306_SetCursor(2, 16);
 80015c8:	2110      	movs	r1, #16
 80015ca:	2002      	movs	r0, #2
 80015cc:	f000 fce0 	bl	8001f90 <ssd1306_SetCursor>
	  	  	  	      				ssd1306_WriteString("Press BLUE to SPIN", Font_6x8, White);
 80015d0:	4b59      	ldr	r3, [pc, #356]	@ (8001738 <main+0x7dc>)
 80015d2:	2201      	movs	r2, #1
 80015d4:	9200      	str	r2, [sp, #0]
 80015d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015d8:	4865      	ldr	r0, [pc, #404]	@ (8001770 <main+0x814>)
 80015da:	f000 fcb3 	bl	8001f44 <ssd1306_WriteString>

	  	  	  	      				ssd1306_SetCursor(2, 30);
 80015de:	211e      	movs	r1, #30
 80015e0:	2002      	movs	r0, #2
 80015e2:	f000 fcd5 	bl	8001f90 <ssd1306_SetCursor>
	  	  	  	      				ssd1306_WriteString("3 symbols = MAX WIN", Font_6x8, White);
 80015e6:	4b54      	ldr	r3, [pc, #336]	@ (8001738 <main+0x7dc>)
 80015e8:	2201      	movs	r2, #1
 80015ea:	9200      	str	r2, [sp, #0]
 80015ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015ee:	4861      	ldr	r0, [pc, #388]	@ (8001774 <main+0x818>)
 80015f0:	f000 fca8 	bl	8001f44 <ssd1306_WriteString>

	  	  	  	      				ssd1306_SetCursor(2, 42);
 80015f4:	212a      	movs	r1, #42	@ 0x2a
 80015f6:	2002      	movs	r0, #2
 80015f8:	f000 fcca 	bl	8001f90 <ssd1306_SetCursor>
	  	  	  	      				ssd1306_WriteString("2 symbols = 33% WIN", Font_6x8, White);
 80015fc:	4b4e      	ldr	r3, [pc, #312]	@ (8001738 <main+0x7dc>)
 80015fe:	2201      	movs	r2, #1
 8001600:	9200      	str	r2, [sp, #0]
 8001602:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001604:	485c      	ldr	r0, [pc, #368]	@ (8001778 <main+0x81c>)
 8001606:	f000 fc9d 	bl	8001f44 <ssd1306_WriteString>

	  	  	  	      				ssd1306_FillRectangle(80, 54, 128, 64, Black);
 800160a:	2300      	movs	r3, #0
 800160c:	9300      	str	r3, [sp, #0]
 800160e:	2340      	movs	r3, #64	@ 0x40
 8001610:	2280      	movs	r2, #128	@ 0x80
 8001612:	2136      	movs	r1, #54	@ 0x36
 8001614:	2050      	movs	r0, #80	@ 0x50
 8001616:	f000 fd76 	bl	8002106 <ssd1306_FillRectangle>
	  	  	  	      				ssd1306_SetCursor(2, 55);
 800161a:	2137      	movs	r1, #55	@ 0x37
 800161c:	2002      	movs	r0, #2
 800161e:	f000 fcb7 	bl	8001f90 <ssd1306_SetCursor>
	  	  	  	      				ssd1306_WriteString("[q] Back to menu", Font_6x8, White);
 8001622:	4b45      	ldr	r3, [pc, #276]	@ (8001738 <main+0x7dc>)
 8001624:	2201      	movs	r2, #1
 8001626:	9200      	str	r2, [sp, #0]
 8001628:	cb0e      	ldmia	r3, {r1, r2, r3}
 800162a:	484f      	ldr	r0, [pc, #316]	@ (8001768 <main+0x80c>)
 800162c:	f000 fc8a 	bl	8001f44 <ssd1306_WriteString>
	  	  	  	      				break;
 8001630:	e07e      	b.n	8001730 <main+0x7d4>

	  	  	  	            case STATE_HIGHSCORES:
	  	  	  	      	  	  	  	ssd1306_FillRectangle(0, 0, 128, 12, White);
 8001632:	2301      	movs	r3, #1
 8001634:	9300      	str	r3, [sp, #0]
 8001636:	230c      	movs	r3, #12
 8001638:	2280      	movs	r2, #128	@ 0x80
 800163a:	2100      	movs	r1, #0
 800163c:	2000      	movs	r0, #0
 800163e:	f000 fd62 	bl	8002106 <ssd1306_FillRectangle>
	  	  	  	      	  	  	  	ssd1306_SetCursor(40, 2);
 8001642:	2102      	movs	r1, #2
 8001644:	2028      	movs	r0, #40	@ 0x28
 8001646:	f000 fca3 	bl	8001f90 <ssd1306_SetCursor>
	  	  	  	      	  	  	  	ssd1306_WriteString("ACCOUNTS", Font_6x8, Black);
 800164a:	4b3b      	ldr	r3, [pc, #236]	@ (8001738 <main+0x7dc>)
 800164c:	2200      	movs	r2, #0
 800164e:	9200      	str	r2, [sp, #0]
 8001650:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001652:	484a      	ldr	r0, [pc, #296]	@ (800177c <main+0x820>)
 8001654:	f000 fc76 	bl	8001f44 <ssd1306_WriteString>

	  	  	  	      	  	  	  	int y_pos = 20;
 8001658:	2314      	movs	r3, #20
 800165a:	653b      	str	r3, [r7, #80]	@ 0x50

	  	  	  	      	  	  	  	for(int i = 0; i < MAX_ACCOUNTS; i++) {
 800165c:	2300      	movs	r3, #0
 800165e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001660:	e04e      	b.n	8001700 <main+0x7a4>
	  	  	  	      	  	  	  	    if(accounts[i].username[0] != '\0') {
 8001662:	4947      	ldr	r1, [pc, #284]	@ (8001780 <main+0x824>)
 8001664:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001666:	4613      	mov	r3, r2
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	4413      	add	r3, r2
 800166c:	00db      	lsls	r3, r3, #3
 800166e:	440b      	add	r3, r1
 8001670:	3304      	adds	r3, #4
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d029      	beq.n	80016cc <main+0x770>
	  	  	  	      	  	  	  	       sprintf(buffor, "%d. %s - %ld", i+1, accounts[i].username, accounts[i].credit);
 8001678:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800167a:	1c59      	adds	r1, r3, #1
 800167c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800167e:	4613      	mov	r3, r2
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	4413      	add	r3, r2
 8001684:	00db      	lsls	r3, r3, #3
 8001686:	4a3e      	ldr	r2, [pc, #248]	@ (8001780 <main+0x824>)
 8001688:	4413      	add	r3, r2
 800168a:	1d1c      	adds	r4, r3, #4
 800168c:	483c      	ldr	r0, [pc, #240]	@ (8001780 <main+0x824>)
 800168e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001690:	4613      	mov	r3, r2
 8001692:	005b      	lsls	r3, r3, #1
 8001694:	4413      	add	r3, r2
 8001696:	00db      	lsls	r3, r3, #3
 8001698:	4403      	add	r3, r0
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	1d38      	adds	r0, r7, #4
 800169e:	9300      	str	r3, [sp, #0]
 80016a0:	4623      	mov	r3, r4
 80016a2:	460a      	mov	r2, r1
 80016a4:	4937      	ldr	r1, [pc, #220]	@ (8001784 <main+0x828>)
 80016a6:	f005 fe67 	bl	8007378 <siprintf>

	  	  	  	      	  	  	  	       ssd1306_SetCursor(0, y_pos);
 80016aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	4619      	mov	r1, r3
 80016b0:	2000      	movs	r0, #0
 80016b2:	f000 fc6d 	bl	8001f90 <ssd1306_SetCursor>
	  	  	  	      	  	  	  	       ssd1306_WriteString(buffor, Font_6x8, White);
 80016b6:	4b20      	ldr	r3, [pc, #128]	@ (8001738 <main+0x7dc>)
 80016b8:	1d38      	adds	r0, r7, #4
 80016ba:	2201      	movs	r2, #1
 80016bc:	9200      	str	r2, [sp, #0]
 80016be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016c0:	f000 fc40 	bl	8001f44 <ssd1306_WriteString>

	  	  	  	      	  	  	  	       y_pos += 10;
 80016c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80016c6:	330a      	adds	r3, #10
 80016c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80016ca:	e016      	b.n	80016fa <main+0x79e>
	  	  	  	      	  	  	  	       }
	  	  	  	      	  	  	  	    else {
	  	  	  	      	  	  	  	        sprintf(buffor, "%d. [Empty]", i+1);
 80016cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80016ce:	1c5a      	adds	r2, r3, #1
 80016d0:	1d3b      	adds	r3, r7, #4
 80016d2:	492d      	ldr	r1, [pc, #180]	@ (8001788 <main+0x82c>)
 80016d4:	4618      	mov	r0, r3
 80016d6:	f005 fe4f 	bl	8007378 <siprintf>
	  	  	  	      	  	  	  	        ssd1306_SetCursor(0, y_pos);
 80016da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	4619      	mov	r1, r3
 80016e0:	2000      	movs	r0, #0
 80016e2:	f000 fc55 	bl	8001f90 <ssd1306_SetCursor>
	  	  	  	      	  	  	  	        ssd1306_WriteString(buffor, Font_6x8, White);
 80016e6:	4b14      	ldr	r3, [pc, #80]	@ (8001738 <main+0x7dc>)
 80016e8:	1d38      	adds	r0, r7, #4
 80016ea:	2201      	movs	r2, #1
 80016ec:	9200      	str	r2, [sp, #0]
 80016ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016f0:	f000 fc28 	bl	8001f44 <ssd1306_WriteString>
	  	  	  	      	  	  	  	        y_pos += 10;
 80016f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80016f6:	330a      	adds	r3, #10
 80016f8:	653b      	str	r3, [r7, #80]	@ 0x50
	  	  	  	      	  	  	  	for(int i = 0; i < MAX_ACCOUNTS; i++) {
 80016fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80016fc:	3301      	adds	r3, #1
 80016fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001700:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001702:	2b02      	cmp	r3, #2
 8001704:	ddad      	ble.n	8001662 <main+0x706>
	  	  	  	      	  	  	  	       }
	  	  	  	      	  	  	  	 }
	  	  	  	      	  	  	  	 ssd1306_FillRectangle(80, 54, 128, 64, Black);
 8001706:	2300      	movs	r3, #0
 8001708:	9300      	str	r3, [sp, #0]
 800170a:	2340      	movs	r3, #64	@ 0x40
 800170c:	2280      	movs	r2, #128	@ 0x80
 800170e:	2136      	movs	r1, #54	@ 0x36
 8001710:	2050      	movs	r0, #80	@ 0x50
 8001712:	f000 fcf8 	bl	8002106 <ssd1306_FillRectangle>
	  	  	  	      	  	  	  	 ssd1306_SetCursor(2, 55);
 8001716:	2137      	movs	r1, #55	@ 0x37
 8001718:	2002      	movs	r0, #2
 800171a:	f000 fc39 	bl	8001f90 <ssd1306_SetCursor>
	  	  	  	      	  		  	 ssd1306_WriteString("[q] Back to menu", Font_6x8, White);
 800171e:	4b06      	ldr	r3, [pc, #24]	@ (8001738 <main+0x7dc>)
 8001720:	2201      	movs	r2, #1
 8001722:	9200      	str	r2, [sp, #0]
 8001724:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001726:	4810      	ldr	r0, [pc, #64]	@ (8001768 <main+0x80c>)
 8001728:	f000 fc0c 	bl	8001f44 <ssd1306_WriteString>
	  	  	  	      	  	 break;
 800172c:	e000      	b.n	8001730 <main+0x7d4>
	  	  	  	                break;
 800172e:	bf00      	nop
	  	  	  	        }

	  	  	  	        ssd1306_UpdateScreen();
 8001730:	f000 fafc 	bl	8001d2c <ssd1306_UpdateScreen>
	  ssd1306_Fill(Black);
 8001734:	e468      	b.n	8001008 <main+0xac>
 8001736:	bf00      	nop
 8001738:	0800a420 	.word	0x0800a420
 800173c:	08008880 	.word	0x08008880
 8001740:	0800888c 	.word	0x0800888c
 8001744:	0800a438 	.word	0x0800a438
 8001748:	200002bc 	.word	0x200002bc
 800174c:	200002c8 	.word	0x200002c8
 8001750:	0800a42c 	.word	0x0800a42c
 8001754:	08008890 	.word	0x08008890
 8001758:	080088a0 	.word	0x080088a0
 800175c:	080088b4 	.word	0x080088b4
 8001760:	080088c0 	.word	0x080088c0
 8001764:	080088d4 	.word	0x080088d4
 8001768:	080088e4 	.word	0x080088e4
 800176c:	080088f8 	.word	0x080088f8
 8001770:	08008904 	.word	0x08008904
 8001774:	08008918 	.word	0x08008918
 8001778:	0800892c 	.word	0x0800892c
 800177c:	08008940 	.word	0x08008940
 8001780:	20000258 	.word	0x20000258
 8001784:	0800894c 	.word	0x0800894c
 8001788:	0800895c 	.word	0x0800895c

0800178c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b096      	sub	sp, #88	@ 0x58
 8001790:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001792:	f107 0314 	add.w	r3, r7, #20
 8001796:	2244      	movs	r2, #68	@ 0x44
 8001798:	2100      	movs	r1, #0
 800179a:	4618      	mov	r0, r3
 800179c:	f005 ff00 	bl	80075a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017a0:	463b      	mov	r3, r7
 80017a2:	2200      	movs	r2, #0
 80017a4:	601a      	str	r2, [r3, #0]
 80017a6:	605a      	str	r2, [r3, #4]
 80017a8:	609a      	str	r2, [r3, #8]
 80017aa:	60da      	str	r2, [r3, #12]
 80017ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80017ae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80017b2:	f001 ffcd 	bl	8003750 <HAL_PWREx_ControlVoltageScaling>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80017bc:	f000 f9c2 	bl	8001b44 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017c0:	2302      	movs	r3, #2
 80017c2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017c8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017ca:	2310      	movs	r3, #16
 80017cc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017ce:	2302      	movs	r3, #2
 80017d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017d2:	2302      	movs	r3, #2
 80017d4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80017d6:	2301      	movs	r3, #1
 80017d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80017da:	230a      	movs	r3, #10
 80017dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80017de:	2307      	movs	r3, #7
 80017e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017e2:	2302      	movs	r3, #2
 80017e4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80017e6:	2302      	movs	r3, #2
 80017e8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017ea:	f107 0314 	add.w	r3, r7, #20
 80017ee:	4618      	mov	r0, r3
 80017f0:	f002 f804 	bl	80037fc <HAL_RCC_OscConfig>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <SystemClock_Config+0x72>
  {
    Error_Handler();
 80017fa:	f000 f9a3 	bl	8001b44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017fe:	230f      	movs	r3, #15
 8001800:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001802:	2303      	movs	r3, #3
 8001804:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001806:	2300      	movs	r3, #0
 8001808:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800180e:	2300      	movs	r3, #0
 8001810:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001812:	463b      	mov	r3, r7
 8001814:	2104      	movs	r1, #4
 8001816:	4618      	mov	r0, r3
 8001818:	f002 fbcc 	bl	8003fb4 <HAL_RCC_ClockConfig>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001822:	f000 f98f 	bl	8001b44 <Error_Handler>
  }
}
 8001826:	bf00      	nop
 8001828:	3758      	adds	r7, #88	@ 0x58
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
	...

08001830 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b0aa      	sub	sp, #168	@ 0xa8
 8001834:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */
	GPIO_InitTypeDef GPIO_InitStruct;
	  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001836:	f107 030c 	add.w	r3, r7, #12
 800183a:	2288      	movs	r2, #136	@ 0x88
 800183c:	2100      	movs	r1, #0
 800183e:	4618      	mov	r0, r3
 8001840:	f005 feae 	bl	80075a0 <memset>
	  /** Initializes the peripherals clock  */
	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001844:	2340      	movs	r3, #64	@ 0x40
 8001846:	60fb      	str	r3, [r7, #12]
	  PeriphClkInit.Usart2ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001848:	2300      	movs	r3, #0
 800184a:	64bb      	str	r3, [r7, #72]	@ 0x48
	  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800184c:	f107 030c 	add.w	r3, r7, #12
 8001850:	4618      	mov	r0, r3
 8001852:	f002 fdd3 	bl	80043fc <HAL_RCCEx_PeriphCLKConfig>

	  /* Enable Peripheral clock */
	  __HAL_RCC_I2C1_CLK_ENABLE();
 8001856:	4b33      	ldr	r3, [pc, #204]	@ (8001924 <MX_I2C1_Init+0xf4>)
 8001858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800185a:	4a32      	ldr	r2, [pc, #200]	@ (8001924 <MX_I2C1_Init+0xf4>)
 800185c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001860:	6593      	str	r3, [r2, #88]	@ 0x58
 8001862:	4b30      	ldr	r3, [pc, #192]	@ (8001924 <MX_I2C1_Init+0xf4>)
 8001864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001866:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800186a:	60bb      	str	r3, [r7, #8]
 800186c:	68bb      	ldr	r3, [r7, #8]

		__HAL_RCC_GPIOB_CLK_ENABLE();
 800186e:	4b2d      	ldr	r3, [pc, #180]	@ (8001924 <MX_I2C1_Init+0xf4>)
 8001870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001872:	4a2c      	ldr	r2, [pc, #176]	@ (8001924 <MX_I2C1_Init+0xf4>)
 8001874:	f043 0302 	orr.w	r3, r3, #2
 8001878:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800187a:	4b2a      	ldr	r3, [pc, #168]	@ (8001924 <MX_I2C1_Init+0xf4>)
 800187c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800187e:	f003 0302 	and.w	r3, r3, #2
 8001882:	607b      	str	r3, [r7, #4]
 8001884:	687b      	ldr	r3, [r7, #4]
		/**USART2 GPIO Configuration
		PA2     ------> USART2_TX
		PA3     ------> USART2_RX
		*/
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8001886:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800188a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188e:	2302      	movs	r3, #2
 8001890:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001894:	2301      	movs	r3, #1
 8001896:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800189a:	2303      	movs	r3, #3
 800189c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018a0:	2304      	movs	r3, #4
 80018a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80018aa:	4619      	mov	r1, r3
 80018ac:	481e      	ldr	r0, [pc, #120]	@ (8001928 <MX_I2C1_Init+0xf8>)
 80018ae:	f001 fc35 	bl	800311c <HAL_GPIO_Init>
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018b2:	4b1e      	ldr	r3, [pc, #120]	@ (800192c <MX_I2C1_Init+0xfc>)
 80018b4:	4a1e      	ldr	r2, [pc, #120]	@ (8001930 <MX_I2C1_Init+0x100>)
 80018b6:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80018b8:	4b1c      	ldr	r3, [pc, #112]	@ (800192c <MX_I2C1_Init+0xfc>)
 80018ba:	4a1e      	ldr	r2, [pc, #120]	@ (8001934 <MX_I2C1_Init+0x104>)
 80018bc:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80018be:	4b1b      	ldr	r3, [pc, #108]	@ (800192c <MX_I2C1_Init+0xfc>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018c4:	4b19      	ldr	r3, [pc, #100]	@ (800192c <MX_I2C1_Init+0xfc>)
 80018c6:	2201      	movs	r2, #1
 80018c8:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018ca:	4b18      	ldr	r3, [pc, #96]	@ (800192c <MX_I2C1_Init+0xfc>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80018d0:	4b16      	ldr	r3, [pc, #88]	@ (800192c <MX_I2C1_Init+0xfc>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80018d6:	4b15      	ldr	r3, [pc, #84]	@ (800192c <MX_I2C1_Init+0xfc>)
 80018d8:	2200      	movs	r2, #0
 80018da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018dc:	4b13      	ldr	r3, [pc, #76]	@ (800192c <MX_I2C1_Init+0xfc>)
 80018de:	2200      	movs	r2, #0
 80018e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018e2:	4b12      	ldr	r3, [pc, #72]	@ (800192c <MX_I2C1_Init+0xfc>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018e8:	4810      	ldr	r0, [pc, #64]	@ (800192c <MX_I2C1_Init+0xfc>)
 80018ea:	f001 fdf1 	bl	80034d0 <HAL_I2C_Init>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <MX_I2C1_Init+0xc8>
  {
    Error_Handler();
 80018f4:	f000 f926 	bl	8001b44 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018f8:	2100      	movs	r1, #0
 80018fa:	480c      	ldr	r0, [pc, #48]	@ (800192c <MX_I2C1_Init+0xfc>)
 80018fc:	f001 fe83 	bl	8003606 <HAL_I2CEx_ConfigAnalogFilter>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <MX_I2C1_Init+0xda>
  {
    Error_Handler();
 8001906:	f000 f91d 	bl	8001b44 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800190a:	2100      	movs	r1, #0
 800190c:	4807      	ldr	r0, [pc, #28]	@ (800192c <MX_I2C1_Init+0xfc>)
 800190e:	f001 fec5 	bl	800369c <HAL_I2CEx_ConfigDigitalFilter>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_I2C1_Init+0xec>
  {
    Error_Handler();
 8001918:	f000 f914 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800191c:	bf00      	nop
 800191e:	37a8      	adds	r7, #168	@ 0xa8
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	40021000 	.word	0x40021000
 8001928:	48000400 	.word	0x48000400
 800192c:	20000118 	.word	0x20000118
 8001930:	40005400 	.word	0x40005400
 8001934:	10d19ce4 	.word	0x10d19ce4

08001938 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800193c:	4b1b      	ldr	r3, [pc, #108]	@ (80019ac <MX_SPI1_Init+0x74>)
 800193e:	4a1c      	ldr	r2, [pc, #112]	@ (80019b0 <MX_SPI1_Init+0x78>)
 8001940:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001942:	4b1a      	ldr	r3, [pc, #104]	@ (80019ac <MX_SPI1_Init+0x74>)
 8001944:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001948:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800194a:	4b18      	ldr	r3, [pc, #96]	@ (80019ac <MX_SPI1_Init+0x74>)
 800194c:	2200      	movs	r2, #0
 800194e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001950:	4b16      	ldr	r3, [pc, #88]	@ (80019ac <MX_SPI1_Init+0x74>)
 8001952:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001956:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001958:	4b14      	ldr	r3, [pc, #80]	@ (80019ac <MX_SPI1_Init+0x74>)
 800195a:	2200      	movs	r2, #0
 800195c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800195e:	4b13      	ldr	r3, [pc, #76]	@ (80019ac <MX_SPI1_Init+0x74>)
 8001960:	2200      	movs	r2, #0
 8001962:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001964:	4b11      	ldr	r3, [pc, #68]	@ (80019ac <MX_SPI1_Init+0x74>)
 8001966:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800196a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800196c:	4b0f      	ldr	r3, [pc, #60]	@ (80019ac <MX_SPI1_Init+0x74>)
 800196e:	2210      	movs	r2, #16
 8001970:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001972:	4b0e      	ldr	r3, [pc, #56]	@ (80019ac <MX_SPI1_Init+0x74>)
 8001974:	2200      	movs	r2, #0
 8001976:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001978:	4b0c      	ldr	r3, [pc, #48]	@ (80019ac <MX_SPI1_Init+0x74>)
 800197a:	2200      	movs	r2, #0
 800197c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800197e:	4b0b      	ldr	r3, [pc, #44]	@ (80019ac <MX_SPI1_Init+0x74>)
 8001980:	2200      	movs	r2, #0
 8001982:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001984:	4b09      	ldr	r3, [pc, #36]	@ (80019ac <MX_SPI1_Init+0x74>)
 8001986:	2207      	movs	r2, #7
 8001988:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800198a:	4b08      	ldr	r3, [pc, #32]	@ (80019ac <MX_SPI1_Init+0x74>)
 800198c:	2200      	movs	r2, #0
 800198e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001990:	4b06      	ldr	r3, [pc, #24]	@ (80019ac <MX_SPI1_Init+0x74>)
 8001992:	2208      	movs	r2, #8
 8001994:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001996:	4805      	ldr	r0, [pc, #20]	@ (80019ac <MX_SPI1_Init+0x74>)
 8001998:	f003 f9ec 	bl	8004d74 <HAL_SPI_Init>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80019a2:	f000 f8cf 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	2000016c 	.word	0x2000016c
 80019b0:	40013000 	.word	0x40013000

080019b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019b8:	4b14      	ldr	r3, [pc, #80]	@ (8001a0c <MX_USART2_UART_Init+0x58>)
 80019ba:	4a15      	ldr	r2, [pc, #84]	@ (8001a10 <MX_USART2_UART_Init+0x5c>)
 80019bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019be:	4b13      	ldr	r3, [pc, #76]	@ (8001a0c <MX_USART2_UART_Init+0x58>)
 80019c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019c6:	4b11      	ldr	r3, [pc, #68]	@ (8001a0c <MX_USART2_UART_Init+0x58>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019cc:	4b0f      	ldr	r3, [pc, #60]	@ (8001a0c <MX_USART2_UART_Init+0x58>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019d2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a0c <MX_USART2_UART_Init+0x58>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019d8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a0c <MX_USART2_UART_Init+0x58>)
 80019da:	220c      	movs	r2, #12
 80019dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019de:	4b0b      	ldr	r3, [pc, #44]	@ (8001a0c <MX_USART2_UART_Init+0x58>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019e4:	4b09      	ldr	r3, [pc, #36]	@ (8001a0c <MX_USART2_UART_Init+0x58>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019ea:	4b08      	ldr	r3, [pc, #32]	@ (8001a0c <MX_USART2_UART_Init+0x58>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019f0:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <MX_USART2_UART_Init+0x58>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019f6:	4805      	ldr	r0, [pc, #20]	@ (8001a0c <MX_USART2_UART_Init+0x58>)
 80019f8:	f003 fd3a 	bl	8005470 <HAL_UART_Init>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001a02:	f000 f89f 	bl	8001b44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	200001d0 	.word	0x200001d0
 8001a10:	40004400 	.word	0x40004400

08001a14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b08a      	sub	sp, #40	@ 0x28
 8001a18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1a:	f107 0314 	add.w	r3, r7, #20
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	605a      	str	r2, [r3, #4]
 8001a24:	609a      	str	r2, [r3, #8]
 8001a26:	60da      	str	r2, [r3, #12]
 8001a28:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a2a:	4b43      	ldr	r3, [pc, #268]	@ (8001b38 <MX_GPIO_Init+0x124>)
 8001a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2e:	4a42      	ldr	r2, [pc, #264]	@ (8001b38 <MX_GPIO_Init+0x124>)
 8001a30:	f043 0304 	orr.w	r3, r3, #4
 8001a34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a36:	4b40      	ldr	r3, [pc, #256]	@ (8001b38 <MX_GPIO_Init+0x124>)
 8001a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a3a:	f003 0304 	and.w	r3, r3, #4
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a42:	4b3d      	ldr	r3, [pc, #244]	@ (8001b38 <MX_GPIO_Init+0x124>)
 8001a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a46:	4a3c      	ldr	r2, [pc, #240]	@ (8001b38 <MX_GPIO_Init+0x124>)
 8001a48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a4e:	4b3a      	ldr	r3, [pc, #232]	@ (8001b38 <MX_GPIO_Init+0x124>)
 8001a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5a:	4b37      	ldr	r3, [pc, #220]	@ (8001b38 <MX_GPIO_Init+0x124>)
 8001a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a5e:	4a36      	ldr	r2, [pc, #216]	@ (8001b38 <MX_GPIO_Init+0x124>)
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a66:	4b34      	ldr	r3, [pc, #208]	@ (8001b38 <MX_GPIO_Init+0x124>)
 8001a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	60bb      	str	r3, [r7, #8]
 8001a70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a72:	4b31      	ldr	r3, [pc, #196]	@ (8001b38 <MX_GPIO_Init+0x124>)
 8001a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a76:	4a30      	ldr	r2, [pc, #192]	@ (8001b38 <MX_GPIO_Init+0x124>)
 8001a78:	f043 0302 	orr.w	r3, r3, #2
 8001a7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a7e:	4b2e      	ldr	r3, [pc, #184]	@ (8001b38 <MX_GPIO_Init+0x124>)
 8001a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a82:	f003 0302 	and.w	r3, r3, #2
 8001a86:	607b      	str	r3, [r7, #4]
 8001a88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	2180      	movs	r1, #128	@ 0x80
 8001a8e:	482b      	ldr	r0, [pc, #172]	@ (8001b3c <MX_GPIO_Init+0x128>)
 8001a90:	f001 fcee 	bl	8003470 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001a94:	2200      	movs	r2, #0
 8001a96:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a9a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a9e:	f001 fce7 	bl	8003470 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	2140      	movs	r1, #64	@ 0x40
 8001aa6:	4826      	ldr	r0, [pc, #152]	@ (8001b40 <MX_GPIO_Init+0x12c>)
 8001aa8:	f001 fce2 	bl	8003470 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001aac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ab0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ab2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001ab6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001abc:	f107 0314 	add.w	r3, r7, #20
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	481e      	ldr	r0, [pc, #120]	@ (8001b3c <MX_GPIO_Init+0x128>)
 8001ac4:	f001 fb2a 	bl	800311c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001ac8:	2380      	movs	r3, #128	@ 0x80
 8001aca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001acc:	2301      	movs	r3, #1
 8001ace:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ad8:	f107 0314 	add.w	r3, r7, #20
 8001adc:	4619      	mov	r1, r3
 8001ade:	4817      	ldr	r0, [pc, #92]	@ (8001b3c <MX_GPIO_Init+0x128>)
 8001ae0:	f001 fb1c 	bl	800311c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001ae4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ae8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aea:	2301      	movs	r3, #1
 8001aec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aee:	2300      	movs	r3, #0
 8001af0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af2:	2300      	movs	r3, #0
 8001af4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af6:	f107 0314 	add.w	r3, r7, #20
 8001afa:	4619      	mov	r1, r3
 8001afc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b00:	f001 fb0c 	bl	800311c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b04:	2340      	movs	r3, #64	@ 0x40
 8001b06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b10:	2300      	movs	r3, #0
 8001b12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4809      	ldr	r0, [pc, #36]	@ (8001b40 <MX_GPIO_Init+0x12c>)
 8001b1c:	f001 fafe 	bl	800311c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001b20:	2200      	movs	r2, #0
 8001b22:	2101      	movs	r1, #1
 8001b24:	2028      	movs	r0, #40	@ 0x28
 8001b26:	f000 ffb0 	bl	8002a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b2a:	2028      	movs	r0, #40	@ 0x28
 8001b2c:	f000 ffc9 	bl	8002ac2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b30:	bf00      	nop
 8001b32:	3728      	adds	r7, #40	@ 0x28
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	48000800 	.word	0x48000800
 8001b40:	48000400 	.word	0x48000400

08001b44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b48:	b672      	cpsid	i
}
 8001b4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b4c:	bf00      	nop
 8001b4e:	e7fd      	b.n	8001b4c <Error_Handler+0x8>

08001b50 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 8001b54:	2201      	movs	r2, #1
 8001b56:	2140      	movs	r1, #64	@ 0x40
 8001b58:	480c      	ldr	r0, [pc, #48]	@ (8001b8c <ssd1306_Reset+0x3c>)
 8001b5a:	f001 fc89 	bl	8003470 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b68:	f001 fc82 	bl	8003470 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001b6c:	200a      	movs	r0, #10
 8001b6e:	f000 fe8d 	bl	800288c <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8001b72:	2201      	movs	r2, #1
 8001b74:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b7c:	f001 fc78 	bl	8003470 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001b80:	200a      	movs	r0, #10
 8001b82:	f000 fe83 	bl	800288c <HAL_Delay>
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	48000400 	.word	0x48000400

08001b90 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	2140      	movs	r1, #64	@ 0x40
 8001b9e:	480c      	ldr	r0, [pc, #48]	@ (8001bd0 <ssd1306_WriteCommand+0x40>)
 8001ba0:	f001 fc66 	bl	8003470 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	2180      	movs	r1, #128	@ 0x80
 8001ba8:	480a      	ldr	r0, [pc, #40]	@ (8001bd4 <ssd1306_WriteCommand+0x44>)
 8001baa:	f001 fc61 	bl	8003470 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 8001bae:	1df9      	adds	r1, r7, #7
 8001bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	4808      	ldr	r0, [pc, #32]	@ (8001bd8 <ssd1306_WriteCommand+0x48>)
 8001bb8:	f003 f97f 	bl	8004eba <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	2140      	movs	r1, #64	@ 0x40
 8001bc0:	4803      	ldr	r0, [pc, #12]	@ (8001bd0 <ssd1306_WriteCommand+0x40>)
 8001bc2:	f001 fc55 	bl	8003470 <HAL_GPIO_WritePin>
}
 8001bc6:	bf00      	nop
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	48000400 	.word	0x48000400
 8001bd4:	48000800 	.word	0x48000800
 8001bd8:	2000016c 	.word	0x2000016c

08001bdc <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8001be6:	2200      	movs	r2, #0
 8001be8:	2140      	movs	r1, #64	@ 0x40
 8001bea:	480c      	ldr	r0, [pc, #48]	@ (8001c1c <ssd1306_WriteData+0x40>)
 8001bec:	f001 fc40 	bl	8003470 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	2180      	movs	r1, #128	@ 0x80
 8001bf4:	480a      	ldr	r0, [pc, #40]	@ (8001c20 <ssd1306_WriteData+0x44>)
 8001bf6:	f001 fc3b 	bl	8003470 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	b29a      	uxth	r2, r3
 8001bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8001c02:	6879      	ldr	r1, [r7, #4]
 8001c04:	4807      	ldr	r0, [pc, #28]	@ (8001c24 <ssd1306_WriteData+0x48>)
 8001c06:	f003 f958 	bl	8004eba <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	2140      	movs	r1, #64	@ 0x40
 8001c0e:	4803      	ldr	r0, [pc, #12]	@ (8001c1c <ssd1306_WriteData+0x40>)
 8001c10:	f001 fc2e 	bl	8003470 <HAL_GPIO_WritePin>
}
 8001c14:	bf00      	nop
 8001c16:	3708      	adds	r7, #8
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	48000400 	.word	0x48000400
 8001c20:	48000800 	.word	0x48000800
 8001c24:	2000016c 	.word	0x2000016c

08001c28 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001c2c:	f7ff ff90 	bl	8001b50 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001c30:	2064      	movs	r0, #100	@ 0x64
 8001c32:	f000 fe2b 	bl	800288c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001c36:	2000      	movs	r0, #0
 8001c38:	f000 fb22 	bl	8002280 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001c3c:	2020      	movs	r0, #32
 8001c3e:	f7ff ffa7 	bl	8001b90 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001c42:	2000      	movs	r0, #0
 8001c44:	f7ff ffa4 	bl	8001b90 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001c48:	20b0      	movs	r0, #176	@ 0xb0
 8001c4a:	f7ff ffa1 	bl	8001b90 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001c4e:	20c8      	movs	r0, #200	@ 0xc8
 8001c50:	f7ff ff9e 	bl	8001b90 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001c54:	2000      	movs	r0, #0
 8001c56:	f7ff ff9b 	bl	8001b90 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001c5a:	2010      	movs	r0, #16
 8001c5c:	f7ff ff98 	bl	8001b90 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001c60:	2040      	movs	r0, #64	@ 0x40
 8001c62:	f7ff ff95 	bl	8001b90 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001c66:	20ff      	movs	r0, #255	@ 0xff
 8001c68:	f000 faf6 	bl	8002258 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001c6c:	20a1      	movs	r0, #161	@ 0xa1
 8001c6e:	f7ff ff8f 	bl	8001b90 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001c72:	20a6      	movs	r0, #166	@ 0xa6
 8001c74:	f7ff ff8c 	bl	8001b90 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001c78:	20a8      	movs	r0, #168	@ 0xa8
 8001c7a:	f7ff ff89 	bl	8001b90 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001c7e:	203f      	movs	r0, #63	@ 0x3f
 8001c80:	f7ff ff86 	bl	8001b90 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001c84:	20a4      	movs	r0, #164	@ 0xa4
 8001c86:	f7ff ff83 	bl	8001b90 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001c8a:	20d3      	movs	r0, #211	@ 0xd3
 8001c8c:	f7ff ff80 	bl	8001b90 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001c90:	2000      	movs	r0, #0
 8001c92:	f7ff ff7d 	bl	8001b90 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001c96:	20d5      	movs	r0, #213	@ 0xd5
 8001c98:	f7ff ff7a 	bl	8001b90 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001c9c:	20f0      	movs	r0, #240	@ 0xf0
 8001c9e:	f7ff ff77 	bl	8001b90 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001ca2:	20d9      	movs	r0, #217	@ 0xd9
 8001ca4:	f7ff ff74 	bl	8001b90 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001ca8:	2022      	movs	r0, #34	@ 0x22
 8001caa:	f7ff ff71 	bl	8001b90 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001cae:	20da      	movs	r0, #218	@ 0xda
 8001cb0:	f7ff ff6e 	bl	8001b90 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001cb4:	2012      	movs	r0, #18
 8001cb6:	f7ff ff6b 	bl	8001b90 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001cba:	20db      	movs	r0, #219	@ 0xdb
 8001cbc:	f7ff ff68 	bl	8001b90 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001cc0:	2020      	movs	r0, #32
 8001cc2:	f7ff ff65 	bl	8001b90 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001cc6:	208d      	movs	r0, #141	@ 0x8d
 8001cc8:	f7ff ff62 	bl	8001b90 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001ccc:	2014      	movs	r0, #20
 8001cce:	f7ff ff5f 	bl	8001b90 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001cd2:	2001      	movs	r0, #1
 8001cd4:	f000 fad4 	bl	8002280 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001cd8:	2000      	movs	r0, #0
 8001cda:	f000 f80f 	bl	8001cfc <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001cde:	f000 f825 	bl	8001d2c <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001ce2:	4b05      	ldr	r3, [pc, #20]	@ (8001cf8 <ssd1306_Init+0xd0>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001ce8:	4b03      	ldr	r3, [pc, #12]	@ (8001cf8 <ssd1306_Init+0xd0>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8001cee:	4b02      	ldr	r3, [pc, #8]	@ (8001cf8 <ssd1306_Init+0xd0>)
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	711a      	strb	r2, [r3, #4]
}
 8001cf4:	bf00      	nop
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	20000708 	.word	0x20000708

08001cfc <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001d06:	79fb      	ldrb	r3, [r7, #7]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d101      	bne.n	8001d10 <ssd1306_Fill+0x14>
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	e000      	b.n	8001d12 <ssd1306_Fill+0x16>
 8001d10:	23ff      	movs	r3, #255	@ 0xff
 8001d12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d16:	4619      	mov	r1, r3
 8001d18:	4803      	ldr	r0, [pc, #12]	@ (8001d28 <ssd1306_Fill+0x2c>)
 8001d1a:	f005 fc41 	bl	80075a0 <memset>
}
 8001d1e:	bf00      	nop
 8001d20:	3708      	adds	r7, #8
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	20000308 	.word	0x20000308

08001d2c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001d32:	2300      	movs	r3, #0
 8001d34:	71fb      	strb	r3, [r7, #7]
 8001d36:	e016      	b.n	8001d66 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	3b50      	subs	r3, #80	@ 0x50
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff ff26 	bl	8001b90 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001d44:	2000      	movs	r0, #0
 8001d46:	f7ff ff23 	bl	8001b90 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001d4a:	2010      	movs	r0, #16
 8001d4c:	f7ff ff20 	bl	8001b90 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001d50:	79fb      	ldrb	r3, [r7, #7]
 8001d52:	01db      	lsls	r3, r3, #7
 8001d54:	4a08      	ldr	r2, [pc, #32]	@ (8001d78 <ssd1306_UpdateScreen+0x4c>)
 8001d56:	4413      	add	r3, r2
 8001d58:	2180      	movs	r1, #128	@ 0x80
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f7ff ff3e 	bl	8001bdc <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001d60:	79fb      	ldrb	r3, [r7, #7]
 8001d62:	3301      	adds	r3, #1
 8001d64:	71fb      	strb	r3, [r7, #7]
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	2b07      	cmp	r3, #7
 8001d6a:	d9e5      	bls.n	8001d38 <ssd1306_UpdateScreen+0xc>
    }
}
 8001d6c:	bf00      	nop
 8001d6e:	bf00      	nop
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	20000308 	.word	0x20000308

08001d7c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	4603      	mov	r3, r0
 8001d84:	71fb      	strb	r3, [r7, #7]
 8001d86:	460b      	mov	r3, r1
 8001d88:	71bb      	strb	r3, [r7, #6]
 8001d8a:	4613      	mov	r3, r2
 8001d8c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	db3d      	blt.n	8001e12 <ssd1306_DrawPixel+0x96>
 8001d96:	79bb      	ldrb	r3, [r7, #6]
 8001d98:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d9a:	d83a      	bhi.n	8001e12 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 8001d9c:	797b      	ldrb	r3, [r7, #5]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d11a      	bne.n	8001dd8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001da2:	79fa      	ldrb	r2, [r7, #7]
 8001da4:	79bb      	ldrb	r3, [r7, #6]
 8001da6:	08db      	lsrs	r3, r3, #3
 8001da8:	b2d8      	uxtb	r0, r3
 8001daa:	4603      	mov	r3, r0
 8001dac:	01db      	lsls	r3, r3, #7
 8001dae:	4413      	add	r3, r2
 8001db0:	4a1b      	ldr	r2, [pc, #108]	@ (8001e20 <ssd1306_DrawPixel+0xa4>)
 8001db2:	5cd3      	ldrb	r3, [r2, r3]
 8001db4:	b25a      	sxtb	r2, r3
 8001db6:	79bb      	ldrb	r3, [r7, #6]
 8001db8:	f003 0307 	and.w	r3, r3, #7
 8001dbc:	2101      	movs	r1, #1
 8001dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc2:	b25b      	sxtb	r3, r3
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	b259      	sxtb	r1, r3
 8001dc8:	79fa      	ldrb	r2, [r7, #7]
 8001dca:	4603      	mov	r3, r0
 8001dcc:	01db      	lsls	r3, r3, #7
 8001dce:	4413      	add	r3, r2
 8001dd0:	b2c9      	uxtb	r1, r1
 8001dd2:	4a13      	ldr	r2, [pc, #76]	@ (8001e20 <ssd1306_DrawPixel+0xa4>)
 8001dd4:	54d1      	strb	r1, [r2, r3]
 8001dd6:	e01d      	b.n	8001e14 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001dd8:	79fa      	ldrb	r2, [r7, #7]
 8001dda:	79bb      	ldrb	r3, [r7, #6]
 8001ddc:	08db      	lsrs	r3, r3, #3
 8001dde:	b2d8      	uxtb	r0, r3
 8001de0:	4603      	mov	r3, r0
 8001de2:	01db      	lsls	r3, r3, #7
 8001de4:	4413      	add	r3, r2
 8001de6:	4a0e      	ldr	r2, [pc, #56]	@ (8001e20 <ssd1306_DrawPixel+0xa4>)
 8001de8:	5cd3      	ldrb	r3, [r2, r3]
 8001dea:	b25a      	sxtb	r2, r3
 8001dec:	79bb      	ldrb	r3, [r7, #6]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	2101      	movs	r1, #1
 8001df4:	fa01 f303 	lsl.w	r3, r1, r3
 8001df8:	b25b      	sxtb	r3, r3
 8001dfa:	43db      	mvns	r3, r3
 8001dfc:	b25b      	sxtb	r3, r3
 8001dfe:	4013      	ands	r3, r2
 8001e00:	b259      	sxtb	r1, r3
 8001e02:	79fa      	ldrb	r2, [r7, #7]
 8001e04:	4603      	mov	r3, r0
 8001e06:	01db      	lsls	r3, r3, #7
 8001e08:	4413      	add	r3, r2
 8001e0a:	b2c9      	uxtb	r1, r1
 8001e0c:	4a04      	ldr	r2, [pc, #16]	@ (8001e20 <ssd1306_DrawPixel+0xa4>)
 8001e0e:	54d1      	strb	r1, [r2, r3]
 8001e10:	e000      	b.n	8001e14 <ssd1306_DrawPixel+0x98>
        return;
 8001e12:	bf00      	nop
    }
}
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	20000308 	.word	0x20000308

08001e24 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001e24:	b590      	push	{r4, r7, lr}
 8001e26:	b089      	sub	sp, #36	@ 0x24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4604      	mov	r4, r0
 8001e2c:	4638      	mov	r0, r7
 8001e2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001e32:	4623      	mov	r3, r4
 8001e34:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001e36:	7bfb      	ldrb	r3, [r7, #15]
 8001e38:	2b1f      	cmp	r3, #31
 8001e3a:	d902      	bls.n	8001e42 <ssd1306_WriteChar+0x1e>
 8001e3c:	7bfb      	ldrb	r3, [r7, #15]
 8001e3e:	2b7e      	cmp	r3, #126	@ 0x7e
 8001e40:	d901      	bls.n	8001e46 <ssd1306_WriteChar+0x22>
        return 0;
 8001e42:	2300      	movs	r3, #0
 8001e44:	e077      	b.n	8001f36 <ssd1306_WriteChar+0x112>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001e46:	4b3e      	ldr	r3, [pc, #248]	@ (8001f40 <ssd1306_WriteChar+0x11c>)
 8001e48:	881b      	ldrh	r3, [r3, #0]
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	783b      	ldrb	r3, [r7, #0]
 8001e4e:	4413      	add	r3, r2
 8001e50:	2b80      	cmp	r3, #128	@ 0x80
 8001e52:	dc06      	bgt.n	8001e62 <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001e54:	4b3a      	ldr	r3, [pc, #232]	@ (8001f40 <ssd1306_WriteChar+0x11c>)
 8001e56:	885b      	ldrh	r3, [r3, #2]
 8001e58:	461a      	mov	r2, r3
 8001e5a:	787b      	ldrb	r3, [r7, #1]
 8001e5c:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001e5e:	2b40      	cmp	r3, #64	@ 0x40
 8001e60:	dd01      	ble.n	8001e66 <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8001e62:	2300      	movs	r3, #0
 8001e64:	e067      	b.n	8001f36 <ssd1306_WriteChar+0x112>
    }

    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001e66:	2300      	movs	r3, #0
 8001e68:	61fb      	str	r3, [r7, #28]
 8001e6a:	e04e      	b.n	8001f0a <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	7bfb      	ldrb	r3, [r7, #15]
 8001e70:	3b20      	subs	r3, #32
 8001e72:	7879      	ldrb	r1, [r7, #1]
 8001e74:	fb01 f303 	mul.w	r3, r1, r3
 8001e78:	4619      	mov	r1, r3
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	440b      	add	r3, r1
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	4413      	add	r3, r2
 8001e82:	881b      	ldrh	r3, [r3, #0]
 8001e84:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8001e86:	2300      	movs	r3, #0
 8001e88:	61bb      	str	r3, [r7, #24]
 8001e8a:	e036      	b.n	8001efa <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8001e8c:	697a      	ldr	r2, [r7, #20]
 8001e8e:	69bb      	ldr	r3, [r7, #24]
 8001e90:	fa02 f303 	lsl.w	r3, r2, r3
 8001e94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d013      	beq.n	8001ec4 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001e9c:	4b28      	ldr	r3, [pc, #160]	@ (8001f40 <ssd1306_WriteChar+0x11c>)
 8001e9e:	881b      	ldrh	r3, [r3, #0]
 8001ea0:	b2da      	uxtb	r2, r3
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	4413      	add	r3, r2
 8001ea8:	b2d8      	uxtb	r0, r3
 8001eaa:	4b25      	ldr	r3, [pc, #148]	@ (8001f40 <ssd1306_WriteChar+0x11c>)
 8001eac:	885b      	ldrh	r3, [r3, #2]
 8001eae:	b2da      	uxtb	r2, r3
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	4413      	add	r3, r2
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	f7ff ff5d 	bl	8001d7c <ssd1306_DrawPixel>
 8001ec2:	e017      	b.n	8001ef4 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001ec4:	4b1e      	ldr	r3, [pc, #120]	@ (8001f40 <ssd1306_WriteChar+0x11c>)
 8001ec6:	881b      	ldrh	r3, [r3, #0]
 8001ec8:	b2da      	uxtb	r2, r3
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	4413      	add	r3, r2
 8001ed0:	b2d8      	uxtb	r0, r3
 8001ed2:	4b1b      	ldr	r3, [pc, #108]	@ (8001f40 <ssd1306_WriteChar+0x11c>)
 8001ed4:	885b      	ldrh	r3, [r3, #2]
 8001ed6:	b2da      	uxtb	r2, r3
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	4413      	add	r3, r2
 8001ede:	b2d9      	uxtb	r1, r3
 8001ee0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	bf0c      	ite	eq
 8001ee8:	2301      	moveq	r3, #1
 8001eea:	2300      	movne	r3, #0
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	461a      	mov	r2, r3
 8001ef0:	f7ff ff44 	bl	8001d7c <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8001ef4:	69bb      	ldr	r3, [r7, #24]
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	61bb      	str	r3, [r7, #24]
 8001efa:	783b      	ldrb	r3, [r7, #0]
 8001efc:	461a      	mov	r2, r3
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d3c3      	bcc.n	8001e8c <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	3301      	adds	r3, #1
 8001f08:	61fb      	str	r3, [r7, #28]
 8001f0a:	787b      	ldrb	r3, [r7, #1]
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d3ab      	bcc.n	8001e6c <ssd1306_WriteChar+0x48>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8001f14:	4b0a      	ldr	r3, [pc, #40]	@ (8001f40 <ssd1306_WriteChar+0x11c>)
 8001f16:	881b      	ldrh	r3, [r3, #0]
 8001f18:	68ba      	ldr	r2, [r7, #8]
 8001f1a:	2a00      	cmp	r2, #0
 8001f1c:	d005      	beq.n	8001f2a <ssd1306_WriteChar+0x106>
 8001f1e:	68b9      	ldr	r1, [r7, #8]
 8001f20:	7bfa      	ldrb	r2, [r7, #15]
 8001f22:	3a20      	subs	r2, #32
 8001f24:	440a      	add	r2, r1
 8001f26:	7812      	ldrb	r2, [r2, #0]
 8001f28:	e000      	b.n	8001f2c <ssd1306_WriteChar+0x108>
 8001f2a:	783a      	ldrb	r2, [r7, #0]
 8001f2c:	4413      	add	r3, r2
 8001f2e:	b29a      	uxth	r2, r3
 8001f30:	4b03      	ldr	r3, [pc, #12]	@ (8001f40 <ssd1306_WriteChar+0x11c>)
 8001f32:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8001f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3724      	adds	r7, #36	@ 0x24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd90      	pop	{r4, r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	20000708 	.word	0x20000708

08001f44 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af02      	add	r7, sp, #8
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	4638      	mov	r0, r7
 8001f4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001f52:	e013      	b.n	8001f7c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	7818      	ldrb	r0, [r3, #0]
 8001f58:	7e3b      	ldrb	r3, [r7, #24]
 8001f5a:	9300      	str	r3, [sp, #0]
 8001f5c:	463b      	mov	r3, r7
 8001f5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f60:	f7ff ff60 	bl	8001e24 <ssd1306_WriteChar>
 8001f64:	4603      	mov	r3, r0
 8001f66:	461a      	mov	r2, r3
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d002      	beq.n	8001f76 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	e008      	b.n	8001f88 <ssd1306_WriteString+0x44>
        }
        str++;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	3301      	adds	r3, #1
 8001f7a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d1e7      	bne.n	8001f54 <ssd1306_WriteString+0x10>
    }

    // Everything ok
    return *str;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	781b      	ldrb	r3, [r3, #0]
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3710      	adds	r7, #16
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	460a      	mov	r2, r1
 8001f9a:	71fb      	strb	r3, [r7, #7]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001fa0:	79fb      	ldrb	r3, [r7, #7]
 8001fa2:	b29a      	uxth	r2, r3
 8001fa4:	4b05      	ldr	r3, [pc, #20]	@ (8001fbc <ssd1306_SetCursor+0x2c>)
 8001fa6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001fa8:	79bb      	ldrb	r3, [r7, #6]
 8001faa:	b29a      	uxth	r2, r3
 8001fac:	4b03      	ldr	r3, [pc, #12]	@ (8001fbc <ssd1306_SetCursor+0x2c>)
 8001fae:	805a      	strh	r2, [r3, #2]
}
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr
 8001fbc:	20000708 	.word	0x20000708

08001fc0 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001fc0:	b590      	push	{r4, r7, lr}
 8001fc2:	b089      	sub	sp, #36	@ 0x24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4604      	mov	r4, r0
 8001fc8:	4608      	mov	r0, r1
 8001fca:	4611      	mov	r1, r2
 8001fcc:	461a      	mov	r2, r3
 8001fce:	4623      	mov	r3, r4
 8001fd0:	71fb      	strb	r3, [r7, #7]
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	71bb      	strb	r3, [r7, #6]
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	717b      	strb	r3, [r7, #5]
 8001fda:	4613      	mov	r3, r2
 8001fdc:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8001fde:	797a      	ldrb	r2, [r7, #5]
 8001fe0:	79fb      	ldrb	r3, [r7, #7]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	bfb8      	it	lt
 8001fe8:	425b      	neglt	r3, r3
 8001fea:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8001fec:	793a      	ldrb	r2, [r7, #4]
 8001fee:	79bb      	ldrb	r3, [r7, #6]
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	bfb8      	it	lt
 8001ff6:	425b      	neglt	r3, r3
 8001ff8:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8001ffa:	79fa      	ldrb	r2, [r7, #7]
 8001ffc:	797b      	ldrb	r3, [r7, #5]
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d201      	bcs.n	8002006 <ssd1306_Line+0x46>
 8002002:	2301      	movs	r3, #1
 8002004:	e001      	b.n	800200a <ssd1306_Line+0x4a>
 8002006:	f04f 33ff 	mov.w	r3, #4294967295
 800200a:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 800200c:	79ba      	ldrb	r2, [r7, #6]
 800200e:	793b      	ldrb	r3, [r7, #4]
 8002010:	429a      	cmp	r2, r3
 8002012:	d201      	bcs.n	8002018 <ssd1306_Line+0x58>
 8002014:	2301      	movs	r3, #1
 8002016:	e001      	b.n	800201c <ssd1306_Line+0x5c>
 8002018:	f04f 33ff 	mov.w	r3, #4294967295
 800201c:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 800201e:	69ba      	ldr	r2, [r7, #24]
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	1ad3      	subs	r3, r2, r3
 8002024:	61fb      	str	r3, [r7, #28]
    int32_t error2;

    ssd1306_DrawPixel(x2, y2, color);
 8002026:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800202a:	7939      	ldrb	r1, [r7, #4]
 800202c:	797b      	ldrb	r3, [r7, #5]
 800202e:	4618      	mov	r0, r3
 8002030:	f7ff fea4 	bl	8001d7c <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8002034:	e024      	b.n	8002080 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8002036:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800203a:	79b9      	ldrb	r1, [r7, #6]
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff fe9c 	bl	8001d7c <ssd1306_DrawPixel>
        error2 = error * 2;
 8002044:	69fb      	ldr	r3, [r7, #28]
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	425b      	negs	r3, r3
 800204e:	68ba      	ldr	r2, [r7, #8]
 8002050:	429a      	cmp	r2, r3
 8002052:	dd08      	ble.n	8002066 <ssd1306_Line+0xa6>
            error -= deltaY;
 8002054:	69fa      	ldr	r2, [r7, #28]
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	b2da      	uxtb	r2, r3
 8002060:	79fb      	ldrb	r3, [r7, #7]
 8002062:	4413      	add	r3, r2
 8002064:	71fb      	strb	r3, [r7, #7]
        }

        if(error2 < deltaX) {
 8002066:	68ba      	ldr	r2, [r7, #8]
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	429a      	cmp	r2, r3
 800206c:	da08      	bge.n	8002080 <ssd1306_Line+0xc0>
            error += deltaX;
 800206e:	69fa      	ldr	r2, [r7, #28]
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	4413      	add	r3, r2
 8002074:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	b2da      	uxtb	r2, r3
 800207a:	79bb      	ldrb	r3, [r7, #6]
 800207c:	4413      	add	r3, r2
 800207e:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8002080:	79fa      	ldrb	r2, [r7, #7]
 8002082:	797b      	ldrb	r3, [r7, #5]
 8002084:	429a      	cmp	r2, r3
 8002086:	d1d6      	bne.n	8002036 <ssd1306_Line+0x76>
 8002088:	79ba      	ldrb	r2, [r7, #6]
 800208a:	793b      	ldrb	r3, [r7, #4]
 800208c:	429a      	cmp	r2, r3
 800208e:	d1d2      	bne.n	8002036 <ssd1306_Line+0x76>
        }
    }
    return;
 8002090:	bf00      	nop
}
 8002092:	3724      	adds	r7, #36	@ 0x24
 8002094:	46bd      	mov	sp, r7
 8002096:	bd90      	pop	{r4, r7, pc}

08002098 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002098:	b590      	push	{r4, r7, lr}
 800209a:	b085      	sub	sp, #20
 800209c:	af02      	add	r7, sp, #8
 800209e:	4604      	mov	r4, r0
 80020a0:	4608      	mov	r0, r1
 80020a2:	4611      	mov	r1, r2
 80020a4:	461a      	mov	r2, r3
 80020a6:	4623      	mov	r3, r4
 80020a8:	71fb      	strb	r3, [r7, #7]
 80020aa:	4603      	mov	r3, r0
 80020ac:	71bb      	strb	r3, [r7, #6]
 80020ae:	460b      	mov	r3, r1
 80020b0:	717b      	strb	r3, [r7, #5]
 80020b2:	4613      	mov	r3, r2
 80020b4:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 80020b6:	79bc      	ldrb	r4, [r7, #6]
 80020b8:	797a      	ldrb	r2, [r7, #5]
 80020ba:	79b9      	ldrb	r1, [r7, #6]
 80020bc:	79f8      	ldrb	r0, [r7, #7]
 80020be:	7e3b      	ldrb	r3, [r7, #24]
 80020c0:	9300      	str	r3, [sp, #0]
 80020c2:	4623      	mov	r3, r4
 80020c4:	f7ff ff7c 	bl	8001fc0 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 80020c8:	793c      	ldrb	r4, [r7, #4]
 80020ca:	797a      	ldrb	r2, [r7, #5]
 80020cc:	79b9      	ldrb	r1, [r7, #6]
 80020ce:	7978      	ldrb	r0, [r7, #5]
 80020d0:	7e3b      	ldrb	r3, [r7, #24]
 80020d2:	9300      	str	r3, [sp, #0]
 80020d4:	4623      	mov	r3, r4
 80020d6:	f7ff ff73 	bl	8001fc0 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 80020da:	793c      	ldrb	r4, [r7, #4]
 80020dc:	79fa      	ldrb	r2, [r7, #7]
 80020de:	7939      	ldrb	r1, [r7, #4]
 80020e0:	7978      	ldrb	r0, [r7, #5]
 80020e2:	7e3b      	ldrb	r3, [r7, #24]
 80020e4:	9300      	str	r3, [sp, #0]
 80020e6:	4623      	mov	r3, r4
 80020e8:	f7ff ff6a 	bl	8001fc0 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 80020ec:	79bc      	ldrb	r4, [r7, #6]
 80020ee:	79fa      	ldrb	r2, [r7, #7]
 80020f0:	7939      	ldrb	r1, [r7, #4]
 80020f2:	79f8      	ldrb	r0, [r7, #7]
 80020f4:	7e3b      	ldrb	r3, [r7, #24]
 80020f6:	9300      	str	r3, [sp, #0]
 80020f8:	4623      	mov	r3, r4
 80020fa:	f7ff ff61 	bl	8001fc0 <ssd1306_Line>

    return;
 80020fe:	bf00      	nop
}
 8002100:	370c      	adds	r7, #12
 8002102:	46bd      	mov	sp, r7
 8002104:	bd90      	pop	{r4, r7, pc}

08002106 <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002106:	b590      	push	{r4, r7, lr}
 8002108:	b085      	sub	sp, #20
 800210a:	af00      	add	r7, sp, #0
 800210c:	4604      	mov	r4, r0
 800210e:	4608      	mov	r0, r1
 8002110:	4611      	mov	r1, r2
 8002112:	461a      	mov	r2, r3
 8002114:	4623      	mov	r3, r4
 8002116:	71fb      	strb	r3, [r7, #7]
 8002118:	4603      	mov	r3, r0
 800211a:	71bb      	strb	r3, [r7, #6]
 800211c:	460b      	mov	r3, r1
 800211e:	717b      	strb	r3, [r7, #5]
 8002120:	4613      	mov	r3, r2
 8002122:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8002124:	79fa      	ldrb	r2, [r7, #7]
 8002126:	797b      	ldrb	r3, [r7, #5]
 8002128:	4293      	cmp	r3, r2
 800212a:	bf28      	it	cs
 800212c:	4613      	movcs	r3, r2
 800212e:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8002130:	797a      	ldrb	r2, [r7, #5]
 8002132:	79fb      	ldrb	r3, [r7, #7]
 8002134:	4293      	cmp	r3, r2
 8002136:	bf38      	it	cc
 8002138:	4613      	movcc	r3, r2
 800213a:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 800213c:	79ba      	ldrb	r2, [r7, #6]
 800213e:	793b      	ldrb	r3, [r7, #4]
 8002140:	4293      	cmp	r3, r2
 8002142:	bf28      	it	cs
 8002144:	4613      	movcs	r3, r2
 8002146:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8002148:	793a      	ldrb	r2, [r7, #4]
 800214a:	79bb      	ldrb	r3, [r7, #6]
 800214c:	4293      	cmp	r3, r2
 800214e:	bf38      	it	cc
 8002150:	4613      	movcc	r3, r2
 8002152:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8002154:	7afb      	ldrb	r3, [r7, #11]
 8002156:	73fb      	strb	r3, [r7, #15]
 8002158:	e017      	b.n	800218a <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 800215a:	7b7b      	ldrb	r3, [r7, #13]
 800215c:	73bb      	strb	r3, [r7, #14]
 800215e:	e009      	b.n	8002174 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8002160:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002164:	7bf9      	ldrb	r1, [r7, #15]
 8002166:	7bbb      	ldrb	r3, [r7, #14]
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff fe07 	bl	8001d7c <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 800216e:	7bbb      	ldrb	r3, [r7, #14]
 8002170:	3301      	adds	r3, #1
 8002172:	73bb      	strb	r3, [r7, #14]
 8002174:	7bba      	ldrb	r2, [r7, #14]
 8002176:	7b3b      	ldrb	r3, [r7, #12]
 8002178:	429a      	cmp	r2, r3
 800217a:	d803      	bhi.n	8002184 <ssd1306_FillRectangle+0x7e>
 800217c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002180:	2b00      	cmp	r3, #0
 8002182:	daed      	bge.n	8002160 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8002184:	7bfb      	ldrb	r3, [r7, #15]
 8002186:	3301      	adds	r3, #1
 8002188:	73fb      	strb	r3, [r7, #15]
 800218a:	7bfa      	ldrb	r2, [r7, #15]
 800218c:	7abb      	ldrb	r3, [r7, #10]
 800218e:	429a      	cmp	r2, r3
 8002190:	d803      	bhi.n	800219a <ssd1306_FillRectangle+0x94>
 8002192:	7bfb      	ldrb	r3, [r7, #15]
 8002194:	2b3f      	cmp	r3, #63	@ 0x3f
 8002196:	d9e0      	bls.n	800215a <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8002198:	bf00      	nop
 800219a:	bf00      	nop
}
 800219c:	3714      	adds	r7, #20
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd90      	pop	{r4, r7, pc}

080021a2 <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 80021a2:	b580      	push	{r7, lr}
 80021a4:	b084      	sub	sp, #16
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	603a      	str	r2, [r7, #0]
 80021aa:	461a      	mov	r2, r3
 80021ac:	4603      	mov	r3, r0
 80021ae:	71fb      	strb	r3, [r7, #7]
 80021b0:	460b      	mov	r3, r1
 80021b2:	71bb      	strb	r3, [r7, #6]
 80021b4:	4613      	mov	r3, r2
 80021b6:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 80021b8:	797b      	ldrb	r3, [r7, #5]
 80021ba:	3307      	adds	r3, #7
 80021bc:	2b00      	cmp	r3, #0
 80021be:	da00      	bge.n	80021c2 <ssd1306_DrawBitmap+0x20>
 80021c0:	3307      	adds	r3, #7
 80021c2:	10db      	asrs	r3, r3, #3
 80021c4:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 80021c6:	2300      	movs	r3, #0
 80021c8:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80021ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	db3e      	blt.n	8002250 <ssd1306_DrawBitmap+0xae>
 80021d2:	79bb      	ldrb	r3, [r7, #6]
 80021d4:	2b3f      	cmp	r3, #63	@ 0x3f
 80021d6:	d83b      	bhi.n	8002250 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 80021d8:	2300      	movs	r3, #0
 80021da:	73bb      	strb	r3, [r7, #14]
 80021dc:	e033      	b.n	8002246 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 80021de:	2300      	movs	r3, #0
 80021e0:	737b      	strb	r3, [r7, #13]
 80021e2:	e026      	b.n	8002232 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 80021e4:	7b7b      	ldrb	r3, [r7, #13]
 80021e6:	f003 0307 	and.w	r3, r3, #7
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d003      	beq.n	80021f6 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 80021ee:	7bfb      	ldrb	r3, [r7, #15]
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	73fb      	strb	r3, [r7, #15]
 80021f4:	e00d      	b.n	8002212 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80021f6:	7bbb      	ldrb	r3, [r7, #14]
 80021f8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80021fc:	fb02 f303 	mul.w	r3, r2, r3
 8002200:	7b7a      	ldrb	r2, [r7, #13]
 8002202:	08d2      	lsrs	r2, r2, #3
 8002204:	b2d2      	uxtb	r2, r2
 8002206:	4413      	add	r3, r2
 8002208:	461a      	mov	r2, r3
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	4413      	add	r3, r2
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8002212:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002216:	2b00      	cmp	r3, #0
 8002218:	da08      	bge.n	800222c <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 800221a:	79fa      	ldrb	r2, [r7, #7]
 800221c:	7b7b      	ldrb	r3, [r7, #13]
 800221e:	4413      	add	r3, r2
 8002220:	b2db      	uxtb	r3, r3
 8002222:	7f3a      	ldrb	r2, [r7, #28]
 8002224:	79b9      	ldrb	r1, [r7, #6]
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff fda8 	bl	8001d7c <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 800222c:	7b7b      	ldrb	r3, [r7, #13]
 800222e:	3301      	adds	r3, #1
 8002230:	737b      	strb	r3, [r7, #13]
 8002232:	7b7a      	ldrb	r2, [r7, #13]
 8002234:	797b      	ldrb	r3, [r7, #5]
 8002236:	429a      	cmp	r2, r3
 8002238:	d3d4      	bcc.n	80021e4 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 800223a:	7bbb      	ldrb	r3, [r7, #14]
 800223c:	3301      	adds	r3, #1
 800223e:	73bb      	strb	r3, [r7, #14]
 8002240:	79bb      	ldrb	r3, [r7, #6]
 8002242:	3301      	adds	r3, #1
 8002244:	71bb      	strb	r3, [r7, #6]
 8002246:	7bba      	ldrb	r2, [r7, #14]
 8002248:	7e3b      	ldrb	r3, [r7, #24]
 800224a:	429a      	cmp	r2, r3
 800224c:	d3c7      	bcc.n	80021de <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 800224e:	e000      	b.n	8002252 <ssd1306_DrawBitmap+0xb0>
        return;
 8002250:	bf00      	nop
}
 8002252:	3710      	adds	r7, #16
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002262:	2381      	movs	r3, #129	@ 0x81
 8002264:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002266:	7bfb      	ldrb	r3, [r7, #15]
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff fc91 	bl	8001b90 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800226e:	79fb      	ldrb	r3, [r7, #7]
 8002270:	4618      	mov	r0, r3
 8002272:	f7ff fc8d 	bl	8001b90 <ssd1306_WriteCommand>
}
 8002276:	bf00      	nop
 8002278:	3710      	adds	r7, #16
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
	...

08002280 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	4603      	mov	r3, r0
 8002288:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800228a:	79fb      	ldrb	r3, [r7, #7]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d005      	beq.n	800229c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002290:	23af      	movs	r3, #175	@ 0xaf
 8002292:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002294:	4b08      	ldr	r3, [pc, #32]	@ (80022b8 <ssd1306_SetDisplayOn+0x38>)
 8002296:	2201      	movs	r2, #1
 8002298:	715a      	strb	r2, [r3, #5]
 800229a:	e004      	b.n	80022a6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 800229c:	23ae      	movs	r3, #174	@ 0xae
 800229e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80022a0:	4b05      	ldr	r3, [pc, #20]	@ (80022b8 <ssd1306_SetDisplayOn+0x38>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80022a6:	7bfb      	ldrb	r3, [r7, #15]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7ff fc71 	bl	8001b90 <ssd1306_WriteCommand>
}
 80022ae:	bf00      	nop
 80022b0:	3710      	adds	r7, #16
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	20000708 	.word	0x20000708

080022bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002300 <HAL_MspInit+0x44>)
 80022c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022c6:	4a0e      	ldr	r2, [pc, #56]	@ (8002300 <HAL_MspInit+0x44>)
 80022c8:	f043 0301 	orr.w	r3, r3, #1
 80022cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80022ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002300 <HAL_MspInit+0x44>)
 80022d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	607b      	str	r3, [r7, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022da:	4b09      	ldr	r3, [pc, #36]	@ (8002300 <HAL_MspInit+0x44>)
 80022dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022de:	4a08      	ldr	r2, [pc, #32]	@ (8002300 <HAL_MspInit+0x44>)
 80022e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80022e6:	4b06      	ldr	r3, [pc, #24]	@ (8002300 <HAL_MspInit+0x44>)
 80022e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022ee:	603b      	str	r3, [r7, #0]
 80022f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022f2:	bf00      	nop
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	40021000 	.word	0x40021000

08002304 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b0ac      	sub	sp, #176	@ 0xb0
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800230c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]
 8002314:	605a      	str	r2, [r3, #4]
 8002316:	609a      	str	r2, [r3, #8]
 8002318:	60da      	str	r2, [r3, #12]
 800231a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800231c:	f107 0314 	add.w	r3, r7, #20
 8002320:	2288      	movs	r2, #136	@ 0x88
 8002322:	2100      	movs	r1, #0
 8002324:	4618      	mov	r0, r3
 8002326:	f005 f93b 	bl	80075a0 <memset>
  if(hi2c->Instance==I2C1)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a21      	ldr	r2, [pc, #132]	@ (80023b4 <HAL_I2C_MspInit+0xb0>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d13b      	bne.n	80023ac <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002334:	2340      	movs	r3, #64	@ 0x40
 8002336:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002338:	2300      	movs	r3, #0
 800233a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800233c:	f107 0314 	add.w	r3, r7, #20
 8002340:	4618      	mov	r0, r3
 8002342:	f002 f85b 	bl	80043fc <HAL_RCCEx_PeriphCLKConfig>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800234c:	f7ff fbfa 	bl	8001b44 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002350:	4b19      	ldr	r3, [pc, #100]	@ (80023b8 <HAL_I2C_MspInit+0xb4>)
 8002352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002354:	4a18      	ldr	r2, [pc, #96]	@ (80023b8 <HAL_I2C_MspInit+0xb4>)
 8002356:	f043 0302 	orr.w	r3, r3, #2
 800235a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800235c:	4b16      	ldr	r3, [pc, #88]	@ (80023b8 <HAL_I2C_MspInit+0xb4>)
 800235e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002360:	f003 0302 	and.w	r3, r3, #2
 8002364:	613b      	str	r3, [r7, #16]
 8002366:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002368:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800236c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002370:	2312      	movs	r3, #18
 8002372:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002376:	2300      	movs	r3, #0
 8002378:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800237c:	2303      	movs	r3, #3
 800237e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002382:	2304      	movs	r3, #4
 8002384:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002388:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800238c:	4619      	mov	r1, r3
 800238e:	480b      	ldr	r0, [pc, #44]	@ (80023bc <HAL_I2C_MspInit+0xb8>)
 8002390:	f000 fec4 	bl	800311c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002394:	4b08      	ldr	r3, [pc, #32]	@ (80023b8 <HAL_I2C_MspInit+0xb4>)
 8002396:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002398:	4a07      	ldr	r2, [pc, #28]	@ (80023b8 <HAL_I2C_MspInit+0xb4>)
 800239a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800239e:	6593      	str	r3, [r2, #88]	@ 0x58
 80023a0:	4b05      	ldr	r3, [pc, #20]	@ (80023b8 <HAL_I2C_MspInit+0xb4>)
 80023a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023a8:	60fb      	str	r3, [r7, #12]
 80023aa:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80023ac:	bf00      	nop
 80023ae:	37b0      	adds	r7, #176	@ 0xb0
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	40005400 	.word	0x40005400
 80023b8:	40021000 	.word	0x40021000
 80023bc:	48000400 	.word	0x48000400

080023c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b08a      	sub	sp, #40	@ 0x28
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c8:	f107 0314 	add.w	r3, r7, #20
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	609a      	str	r2, [r3, #8]
 80023d4:	60da      	str	r2, [r3, #12]
 80023d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a17      	ldr	r2, [pc, #92]	@ (800243c <HAL_SPI_MspInit+0x7c>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d128      	bne.n	8002434 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80023e2:	4b17      	ldr	r3, [pc, #92]	@ (8002440 <HAL_SPI_MspInit+0x80>)
 80023e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023e6:	4a16      	ldr	r2, [pc, #88]	@ (8002440 <HAL_SPI_MspInit+0x80>)
 80023e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80023ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80023ee:	4b14      	ldr	r3, [pc, #80]	@ (8002440 <HAL_SPI_MspInit+0x80>)
 80023f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023f6:	613b      	str	r3, [r7, #16]
 80023f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023fa:	4b11      	ldr	r3, [pc, #68]	@ (8002440 <HAL_SPI_MspInit+0x80>)
 80023fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023fe:	4a10      	ldr	r2, [pc, #64]	@ (8002440 <HAL_SPI_MspInit+0x80>)
 8002400:	f043 0301 	orr.w	r3, r3, #1
 8002404:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002406:	4b0e      	ldr	r3, [pc, #56]	@ (8002440 <HAL_SPI_MspInit+0x80>)
 8002408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002412:	23e0      	movs	r3, #224	@ 0xe0
 8002414:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002416:	2302      	movs	r3, #2
 8002418:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241a:	2300      	movs	r3, #0
 800241c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800241e:	2303      	movs	r3, #3
 8002420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002422:	2305      	movs	r3, #5
 8002424:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002426:	f107 0314 	add.w	r3, r7, #20
 800242a:	4619      	mov	r1, r3
 800242c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002430:	f000 fe74 	bl	800311c <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002434:	bf00      	nop
 8002436:	3728      	adds	r7, #40	@ 0x28
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	40013000 	.word	0x40013000
 8002440:	40021000 	.word	0x40021000

08002444 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b0ac      	sub	sp, #176	@ 0xb0
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800244c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	605a      	str	r2, [r3, #4]
 8002456:	609a      	str	r2, [r3, #8]
 8002458:	60da      	str	r2, [r3, #12]
 800245a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800245c:	f107 0314 	add.w	r3, r7, #20
 8002460:	2288      	movs	r2, #136	@ 0x88
 8002462:	2100      	movs	r1, #0
 8002464:	4618      	mov	r0, r3
 8002466:	f005 f89b 	bl	80075a0 <memset>
  if(huart->Instance==USART2)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a25      	ldr	r2, [pc, #148]	@ (8002504 <HAL_UART_MspInit+0xc0>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d143      	bne.n	80024fc <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002474:	2302      	movs	r3, #2
 8002476:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002478:	2300      	movs	r3, #0
 800247a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800247c:	f107 0314 	add.w	r3, r7, #20
 8002480:	4618      	mov	r0, r3
 8002482:	f001 ffbb 	bl	80043fc <HAL_RCCEx_PeriphCLKConfig>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800248c:	f7ff fb5a 	bl	8001b44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002490:	4b1d      	ldr	r3, [pc, #116]	@ (8002508 <HAL_UART_MspInit+0xc4>)
 8002492:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002494:	4a1c      	ldr	r2, [pc, #112]	@ (8002508 <HAL_UART_MspInit+0xc4>)
 8002496:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800249a:	6593      	str	r3, [r2, #88]	@ 0x58
 800249c:	4b1a      	ldr	r3, [pc, #104]	@ (8002508 <HAL_UART_MspInit+0xc4>)
 800249e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024a4:	613b      	str	r3, [r7, #16]
 80024a6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a8:	4b17      	ldr	r3, [pc, #92]	@ (8002508 <HAL_UART_MspInit+0xc4>)
 80024aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ac:	4a16      	ldr	r2, [pc, #88]	@ (8002508 <HAL_UART_MspInit+0xc4>)
 80024ae:	f043 0301 	orr.w	r3, r3, #1
 80024b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024b4:	4b14      	ldr	r3, [pc, #80]	@ (8002508 <HAL_UART_MspInit+0xc4>)
 80024b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024b8:	f003 0301 	and.w	r3, r3, #1
 80024bc:	60fb      	str	r3, [r7, #12]
 80024be:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80024c0:	230c      	movs	r3, #12
 80024c2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c6:	2302      	movs	r3, #2
 80024c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024cc:	2300      	movs	r3, #0
 80024ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024d2:	2303      	movs	r3, #3
 80024d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024d8:	2307      	movs	r3, #7
 80024da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024de:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80024e2:	4619      	mov	r1, r3
 80024e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024e8:	f000 fe18 	bl	800311c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80024ec:	2200      	movs	r2, #0
 80024ee:	2102      	movs	r1, #2
 80024f0:	2026      	movs	r0, #38	@ 0x26
 80024f2:	f000 faca 	bl	8002a8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80024f6:	2026      	movs	r0, #38	@ 0x26
 80024f8:	f000 fae3 	bl	8002ac2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80024fc:	bf00      	nop
 80024fe:	37b0      	adds	r7, #176	@ 0xb0
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	40004400 	.word	0x40004400
 8002508:	40021000 	.word	0x40021000

0800250c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002510:	bf00      	nop
 8002512:	e7fd      	b.n	8002510 <NMI_Handler+0x4>

08002514 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002518:	bf00      	nop
 800251a:	e7fd      	b.n	8002518 <HardFault_Handler+0x4>

0800251c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002520:	bf00      	nop
 8002522:	e7fd      	b.n	8002520 <MemManage_Handler+0x4>

08002524 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002528:	bf00      	nop
 800252a:	e7fd      	b.n	8002528 <BusFault_Handler+0x4>

0800252c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002530:	bf00      	nop
 8002532:	e7fd      	b.n	8002530 <UsageFault_Handler+0x4>

08002534 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr

08002542 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002542:	b480      	push	{r7}
 8002544:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002546:	bf00      	nop
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr

0800255e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002562:	f000 f973 	bl	800284c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002566:	bf00      	nop
 8002568:	bd80      	pop	{r7, pc}
	...

0800256c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002570:	4802      	ldr	r0, [pc, #8]	@ (800257c <USART2_IRQHandler+0x10>)
 8002572:	f003 f8a1 	bl	80056b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002576:	bf00      	nop
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	200001d0 	.word	0x200001d0

08002580 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002584:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002588:	f000 ff8a 	bl	80034a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800258c:	bf00      	nop
 800258e:	bd80      	pop	{r7, pc}

08002590 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  return 1;
 8002594:	2301      	movs	r3, #1
}
 8002596:	4618      	mov	r0, r3
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <_kill>:

int _kill(int pid, int sig)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80025aa:	f005 f86d 	bl	8007688 <__errno>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2216      	movs	r2, #22
 80025b2:	601a      	str	r2, [r3, #0]
  return -1;
 80025b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3708      	adds	r7, #8
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}

080025c0 <_exit>:

void _exit (int status)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80025c8:	f04f 31ff 	mov.w	r1, #4294967295
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f7ff ffe7 	bl	80025a0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80025d2:	bf00      	nop
 80025d4:	e7fd      	b.n	80025d2 <_exit+0x12>

080025d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025d6:	b580      	push	{r7, lr}
 80025d8:	b086      	sub	sp, #24
 80025da:	af00      	add	r7, sp, #0
 80025dc:	60f8      	str	r0, [r7, #12]
 80025de:	60b9      	str	r1, [r7, #8]
 80025e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025e2:	2300      	movs	r3, #0
 80025e4:	617b      	str	r3, [r7, #20]
 80025e6:	e00a      	b.n	80025fe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80025e8:	f3af 8000 	nop.w
 80025ec:	4601      	mov	r1, r0
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	1c5a      	adds	r2, r3, #1
 80025f2:	60ba      	str	r2, [r7, #8]
 80025f4:	b2ca      	uxtb	r2, r1
 80025f6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	3301      	adds	r3, #1
 80025fc:	617b      	str	r3, [r7, #20]
 80025fe:	697a      	ldr	r2, [r7, #20]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	429a      	cmp	r2, r3
 8002604:	dbf0      	blt.n	80025e8 <_read+0x12>
  }

  return len;
 8002606:	687b      	ldr	r3, [r7, #4]
}
 8002608:	4618      	mov	r0, r3
 800260a:	3718      	adds	r7, #24
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b086      	sub	sp, #24
 8002614:	af00      	add	r7, sp, #0
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	60b9      	str	r1, [r7, #8]
 800261a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800261c:	2300      	movs	r3, #0
 800261e:	617b      	str	r3, [r7, #20]
 8002620:	e009      	b.n	8002636 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	1c5a      	adds	r2, r3, #1
 8002626:	60ba      	str	r2, [r7, #8]
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f7fd ffce 	bl	80005cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	3301      	adds	r3, #1
 8002634:	617b      	str	r3, [r7, #20]
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	429a      	cmp	r2, r3
 800263c:	dbf1      	blt.n	8002622 <_write+0x12>
  }
  return len;
 800263e:	687b      	ldr	r3, [r7, #4]
}
 8002640:	4618      	mov	r0, r3
 8002642:	3718      	adds	r7, #24
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <_close>:

int _close(int file)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002650:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002654:	4618      	mov	r0, r3
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002670:	605a      	str	r2, [r3, #4]
  return 0;
 8002672:	2300      	movs	r3, #0
}
 8002674:	4618      	mov	r0, r3
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <_isatty>:

int _isatty(int file)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002688:	2301      	movs	r3, #1
}
 800268a:	4618      	mov	r0, r3
 800268c:	370c      	adds	r7, #12
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr

08002696 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002696:	b480      	push	{r7}
 8002698:	b085      	sub	sp, #20
 800269a:	af00      	add	r7, sp, #0
 800269c:	60f8      	str	r0, [r7, #12]
 800269e:	60b9      	str	r1, [r7, #8]
 80026a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026a2:	2300      	movs	r3, #0
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3714      	adds	r7, #20
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026b8:	4a14      	ldr	r2, [pc, #80]	@ (800270c <_sbrk+0x5c>)
 80026ba:	4b15      	ldr	r3, [pc, #84]	@ (8002710 <_sbrk+0x60>)
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026c4:	4b13      	ldr	r3, [pc, #76]	@ (8002714 <_sbrk+0x64>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d102      	bne.n	80026d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026cc:	4b11      	ldr	r3, [pc, #68]	@ (8002714 <_sbrk+0x64>)
 80026ce:	4a12      	ldr	r2, [pc, #72]	@ (8002718 <_sbrk+0x68>)
 80026d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026d2:	4b10      	ldr	r3, [pc, #64]	@ (8002714 <_sbrk+0x64>)
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4413      	add	r3, r2
 80026da:	693a      	ldr	r2, [r7, #16]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d207      	bcs.n	80026f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026e0:	f004 ffd2 	bl	8007688 <__errno>
 80026e4:	4603      	mov	r3, r0
 80026e6:	220c      	movs	r2, #12
 80026e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026ea:	f04f 33ff 	mov.w	r3, #4294967295
 80026ee:	e009      	b.n	8002704 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026f0:	4b08      	ldr	r3, [pc, #32]	@ (8002714 <_sbrk+0x64>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026f6:	4b07      	ldr	r3, [pc, #28]	@ (8002714 <_sbrk+0x64>)
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	4413      	add	r3, r2
 80026fe:	4a05      	ldr	r2, [pc, #20]	@ (8002714 <_sbrk+0x64>)
 8002700:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002702:	68fb      	ldr	r3, [r7, #12]
}
 8002704:	4618      	mov	r0, r3
 8002706:	3718      	adds	r7, #24
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	20018000 	.word	0x20018000
 8002710:	00000400 	.word	0x00000400
 8002714:	20000710 	.word	0x20000710
 8002718:	20000868 	.word	0x20000868

0800271c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002720:	4b06      	ldr	r3, [pc, #24]	@ (800273c <SystemInit+0x20>)
 8002722:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002726:	4a05      	ldr	r2, [pc, #20]	@ (800273c <SystemInit+0x20>)
 8002728:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800272c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002730:	bf00      	nop
 8002732:	46bd      	mov	sp, r7
 8002734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	e000ed00 	.word	0xe000ed00

08002740 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002740:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002778 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002744:	f7ff ffea 	bl	800271c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002748:	480c      	ldr	r0, [pc, #48]	@ (800277c <LoopForever+0x6>)
  ldr r1, =_edata
 800274a:	490d      	ldr	r1, [pc, #52]	@ (8002780 <LoopForever+0xa>)
  ldr r2, =_sidata
 800274c:	4a0d      	ldr	r2, [pc, #52]	@ (8002784 <LoopForever+0xe>)
  movs r3, #0
 800274e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002750:	e002      	b.n	8002758 <LoopCopyDataInit>

08002752 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002752:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002754:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002756:	3304      	adds	r3, #4

08002758 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002758:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800275a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800275c:	d3f9      	bcc.n	8002752 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800275e:	4a0a      	ldr	r2, [pc, #40]	@ (8002788 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002760:	4c0a      	ldr	r4, [pc, #40]	@ (800278c <LoopForever+0x16>)
  movs r3, #0
 8002762:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002764:	e001      	b.n	800276a <LoopFillZerobss>

08002766 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002766:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002768:	3204      	adds	r2, #4

0800276a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800276a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800276c:	d3fb      	bcc.n	8002766 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800276e:	f004 ff91 	bl	8007694 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002772:	f7fe fbf3 	bl	8000f5c <main>

08002776 <LoopForever>:

LoopForever:
    b LoopForever
 8002776:	e7fe      	b.n	8002776 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002778:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800277c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002780:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 8002784:	0800a9fc 	.word	0x0800a9fc
  ldr r2, =_sbss
 8002788:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 800278c:	20000864 	.word	0x20000864

08002790 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002790:	e7fe      	b.n	8002790 <ADC1_2_IRQHandler>
	...

08002794 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800279a:	2300      	movs	r3, #0
 800279c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800279e:	4b0c      	ldr	r3, [pc, #48]	@ (80027d0 <HAL_Init+0x3c>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a0b      	ldr	r2, [pc, #44]	@ (80027d0 <HAL_Init+0x3c>)
 80027a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027a8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027aa:	2003      	movs	r0, #3
 80027ac:	f000 f962 	bl	8002a74 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027b0:	2000      	movs	r0, #0
 80027b2:	f000 f80f 	bl	80027d4 <HAL_InitTick>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d002      	beq.n	80027c2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	71fb      	strb	r3, [r7, #7]
 80027c0:	e001      	b.n	80027c6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80027c2:	f7ff fd7b 	bl	80022bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80027c6:	79fb      	ldrb	r3, [r7, #7]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3708      	adds	r7, #8
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	40022000 	.word	0x40022000

080027d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80027dc:	2300      	movs	r3, #0
 80027de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80027e0:	4b17      	ldr	r3, [pc, #92]	@ (8002840 <HAL_InitTick+0x6c>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d023      	beq.n	8002830 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80027e8:	4b16      	ldr	r3, [pc, #88]	@ (8002844 <HAL_InitTick+0x70>)
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	4b14      	ldr	r3, [pc, #80]	@ (8002840 <HAL_InitTick+0x6c>)
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	4619      	mov	r1, r3
 80027f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80027fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80027fe:	4618      	mov	r0, r3
 8002800:	f000 f96d 	bl	8002ade <HAL_SYSTICK_Config>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d10f      	bne.n	800282a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2b0f      	cmp	r3, #15
 800280e:	d809      	bhi.n	8002824 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002810:	2200      	movs	r2, #0
 8002812:	6879      	ldr	r1, [r7, #4]
 8002814:	f04f 30ff 	mov.w	r0, #4294967295
 8002818:	f000 f937 	bl	8002a8a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800281c:	4a0a      	ldr	r2, [pc, #40]	@ (8002848 <HAL_InitTick+0x74>)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6013      	str	r3, [r2, #0]
 8002822:	e007      	b.n	8002834 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	73fb      	strb	r3, [r7, #15]
 8002828:	e004      	b.n	8002834 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	73fb      	strb	r3, [r7, #15]
 800282e:	e001      	b.n	8002834 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002834:	7bfb      	ldrb	r3, [r7, #15]
}
 8002836:	4618      	mov	r0, r3
 8002838:	3710      	adds	r7, #16
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	2000007c 	.word	0x2000007c
 8002844:	20000074 	.word	0x20000074
 8002848:	20000078 	.word	0x20000078

0800284c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002850:	4b06      	ldr	r3, [pc, #24]	@ (800286c <HAL_IncTick+0x20>)
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	461a      	mov	r2, r3
 8002856:	4b06      	ldr	r3, [pc, #24]	@ (8002870 <HAL_IncTick+0x24>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4413      	add	r3, r2
 800285c:	4a04      	ldr	r2, [pc, #16]	@ (8002870 <HAL_IncTick+0x24>)
 800285e:	6013      	str	r3, [r2, #0]
}
 8002860:	bf00      	nop
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	2000007c 	.word	0x2000007c
 8002870:	20000714 	.word	0x20000714

08002874 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  return uwTick;
 8002878:	4b03      	ldr	r3, [pc, #12]	@ (8002888 <HAL_GetTick+0x14>)
 800287a:	681b      	ldr	r3, [r3, #0]
}
 800287c:	4618      	mov	r0, r3
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	20000714 	.word	0x20000714

0800288c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002894:	f7ff ffee 	bl	8002874 <HAL_GetTick>
 8002898:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028a4:	d005      	beq.n	80028b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80028a6:	4b0a      	ldr	r3, [pc, #40]	@ (80028d0 <HAL_Delay+0x44>)
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	461a      	mov	r2, r3
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	4413      	add	r3, r2
 80028b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028b2:	bf00      	nop
 80028b4:	f7ff ffde 	bl	8002874 <HAL_GetTick>
 80028b8:	4602      	mov	r2, r0
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d8f7      	bhi.n	80028b4 <HAL_Delay+0x28>
  {
  }
}
 80028c4:	bf00      	nop
 80028c6:	bf00      	nop
 80028c8:	3710      	adds	r7, #16
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	2000007c 	.word	0x2000007c

080028d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b085      	sub	sp, #20
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f003 0307 	and.w	r3, r3, #7
 80028e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002918 <__NVIC_SetPriorityGrouping+0x44>)
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028ea:	68ba      	ldr	r2, [r7, #8]
 80028ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028f0:	4013      	ands	r3, r2
 80028f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002900:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002904:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002906:	4a04      	ldr	r2, [pc, #16]	@ (8002918 <__NVIC_SetPriorityGrouping+0x44>)
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	60d3      	str	r3, [r2, #12]
}
 800290c:	bf00      	nop
 800290e:	3714      	adds	r7, #20
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr
 8002918:	e000ed00 	.word	0xe000ed00

0800291c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002920:	4b04      	ldr	r3, [pc, #16]	@ (8002934 <__NVIC_GetPriorityGrouping+0x18>)
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	0a1b      	lsrs	r3, r3, #8
 8002926:	f003 0307 	and.w	r3, r3, #7
}
 800292a:	4618      	mov	r0, r3
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	e000ed00 	.word	0xe000ed00

08002938 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	4603      	mov	r3, r0
 8002940:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002946:	2b00      	cmp	r3, #0
 8002948:	db0b      	blt.n	8002962 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800294a:	79fb      	ldrb	r3, [r7, #7]
 800294c:	f003 021f 	and.w	r2, r3, #31
 8002950:	4907      	ldr	r1, [pc, #28]	@ (8002970 <__NVIC_EnableIRQ+0x38>)
 8002952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002956:	095b      	lsrs	r3, r3, #5
 8002958:	2001      	movs	r0, #1
 800295a:	fa00 f202 	lsl.w	r2, r0, r2
 800295e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002962:	bf00      	nop
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	e000e100 	.word	0xe000e100

08002974 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
 800297a:	4603      	mov	r3, r0
 800297c:	6039      	str	r1, [r7, #0]
 800297e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002984:	2b00      	cmp	r3, #0
 8002986:	db0a      	blt.n	800299e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	b2da      	uxtb	r2, r3
 800298c:	490c      	ldr	r1, [pc, #48]	@ (80029c0 <__NVIC_SetPriority+0x4c>)
 800298e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002992:	0112      	lsls	r2, r2, #4
 8002994:	b2d2      	uxtb	r2, r2
 8002996:	440b      	add	r3, r1
 8002998:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800299c:	e00a      	b.n	80029b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	b2da      	uxtb	r2, r3
 80029a2:	4908      	ldr	r1, [pc, #32]	@ (80029c4 <__NVIC_SetPriority+0x50>)
 80029a4:	79fb      	ldrb	r3, [r7, #7]
 80029a6:	f003 030f 	and.w	r3, r3, #15
 80029aa:	3b04      	subs	r3, #4
 80029ac:	0112      	lsls	r2, r2, #4
 80029ae:	b2d2      	uxtb	r2, r2
 80029b0:	440b      	add	r3, r1
 80029b2:	761a      	strb	r2, [r3, #24]
}
 80029b4:	bf00      	nop
 80029b6:	370c      	adds	r7, #12
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr
 80029c0:	e000e100 	.word	0xe000e100
 80029c4:	e000ed00 	.word	0xe000ed00

080029c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b089      	sub	sp, #36	@ 0x24
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	f1c3 0307 	rsb	r3, r3, #7
 80029e2:	2b04      	cmp	r3, #4
 80029e4:	bf28      	it	cs
 80029e6:	2304      	movcs	r3, #4
 80029e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	3304      	adds	r3, #4
 80029ee:	2b06      	cmp	r3, #6
 80029f0:	d902      	bls.n	80029f8 <NVIC_EncodePriority+0x30>
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	3b03      	subs	r3, #3
 80029f6:	e000      	b.n	80029fa <NVIC_EncodePriority+0x32>
 80029f8:	2300      	movs	r3, #0
 80029fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	fa02 f303 	lsl.w	r3, r2, r3
 8002a06:	43da      	mvns	r2, r3
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	401a      	ands	r2, r3
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a10:	f04f 31ff 	mov.w	r1, #4294967295
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	fa01 f303 	lsl.w	r3, r1, r3
 8002a1a:	43d9      	mvns	r1, r3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a20:	4313      	orrs	r3, r2
         );
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3724      	adds	r7, #36	@ 0x24
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
	...

08002a30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a40:	d301      	bcc.n	8002a46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a42:	2301      	movs	r3, #1
 8002a44:	e00f      	b.n	8002a66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a46:	4a0a      	ldr	r2, [pc, #40]	@ (8002a70 <SysTick_Config+0x40>)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a4e:	210f      	movs	r1, #15
 8002a50:	f04f 30ff 	mov.w	r0, #4294967295
 8002a54:	f7ff ff8e 	bl	8002974 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a58:	4b05      	ldr	r3, [pc, #20]	@ (8002a70 <SysTick_Config+0x40>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a5e:	4b04      	ldr	r3, [pc, #16]	@ (8002a70 <SysTick_Config+0x40>)
 8002a60:	2207      	movs	r2, #7
 8002a62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a64:	2300      	movs	r3, #0
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	e000e010 	.word	0xe000e010

08002a74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f7ff ff29 	bl	80028d4 <__NVIC_SetPriorityGrouping>
}
 8002a82:	bf00      	nop
 8002a84:	3708      	adds	r7, #8
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b086      	sub	sp, #24
 8002a8e:	af00      	add	r7, sp, #0
 8002a90:	4603      	mov	r3, r0
 8002a92:	60b9      	str	r1, [r7, #8]
 8002a94:	607a      	str	r2, [r7, #4]
 8002a96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a9c:	f7ff ff3e 	bl	800291c <__NVIC_GetPriorityGrouping>
 8002aa0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	68b9      	ldr	r1, [r7, #8]
 8002aa6:	6978      	ldr	r0, [r7, #20]
 8002aa8:	f7ff ff8e 	bl	80029c8 <NVIC_EncodePriority>
 8002aac:	4602      	mov	r2, r0
 8002aae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ab2:	4611      	mov	r1, r2
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7ff ff5d 	bl	8002974 <__NVIC_SetPriority>
}
 8002aba:	bf00      	nop
 8002abc:	3718      	adds	r7, #24
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b082      	sub	sp, #8
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	4603      	mov	r3, r0
 8002aca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002acc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7ff ff31 	bl	8002938 <__NVIC_EnableIRQ>
}
 8002ad6:	bf00      	nop
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b082      	sub	sp, #8
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f7ff ffa2 	bl	8002a30 <SysTick_Config>
 8002aec:	4603      	mov	r3, r0
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3708      	adds	r7, #8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002af6:	b480      	push	{r7}
 8002af8:	b085      	sub	sp, #20
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002afe:	2300      	movs	r3, #0
 8002b00:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d008      	beq.n	8002b20 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2204      	movs	r2, #4
 8002b12:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e022      	b.n	8002b66 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f022 020e 	bic.w	r2, r2, #14
 8002b2e:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f022 0201 	bic.w	r2, r2, #1
 8002b3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b44:	f003 021c 	and.w	r2, r3, #28
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	fa01 f202 	lsl.w	r2, r1, r2
 8002b52:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002b64:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3714      	adds	r7, #20
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr

08002b72 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b084      	sub	sp, #16
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d005      	beq.n	8002b96 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2204      	movs	r2, #4
 8002b8e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	73fb      	strb	r3, [r7, #15]
 8002b94:	e029      	b.n	8002bea <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f022 020e 	bic.w	r2, r2, #14
 8002ba4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f022 0201 	bic.w	r2, r2, #1
 8002bb4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bba:	f003 021c 	and.w	r2, r3, #28
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc2:	2101      	movs	r1, #1
 8002bc4:	fa01 f202 	lsl.w	r2, r1, r2
 8002bc8:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2201      	movs	r2, #1
 8002bce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d003      	beq.n	8002bea <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	4798      	blx	r3
    }
  }
  return status;
 8002bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3710      	adds	r7, #16
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8002c02:	2300      	movs	r3, #0
 8002c04:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002c06:	4b2f      	ldr	r3, [pc, #188]	@ (8002cc4 <HAL_FLASH_Program+0xd0>)
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d101      	bne.n	8002c12 <HAL_FLASH_Program+0x1e>
 8002c0e:	2302      	movs	r3, #2
 8002c10:	e053      	b.n	8002cba <HAL_FLASH_Program+0xc6>
 8002c12:	4b2c      	ldr	r3, [pc, #176]	@ (8002cc4 <HAL_FLASH_Program+0xd0>)
 8002c14:	2201      	movs	r2, #1
 8002c16:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002c18:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002c1c:	f000 f888 	bl	8002d30 <FLASH_WaitForLastOperation>
 8002c20:	4603      	mov	r3, r0
 8002c22:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8002c24:	7dfb      	ldrb	r3, [r7, #23]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d143      	bne.n	8002cb2 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002c2a:	4b26      	ldr	r3, [pc, #152]	@ (8002cc4 <HAL_FLASH_Program+0xd0>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002c30:	4b25      	ldr	r3, [pc, #148]	@ (8002cc8 <HAL_FLASH_Program+0xd4>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d009      	beq.n	8002c50 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002c3c:	4b22      	ldr	r3, [pc, #136]	@ (8002cc8 <HAL_FLASH_Program+0xd4>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a21      	ldr	r2, [pc, #132]	@ (8002cc8 <HAL_FLASH_Program+0xd4>)
 8002c42:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002c46:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002c48:	4b1e      	ldr	r3, [pc, #120]	@ (8002cc4 <HAL_FLASH_Program+0xd0>)
 8002c4a:	2202      	movs	r2, #2
 8002c4c:	771a      	strb	r2, [r3, #28]
 8002c4e:	e002      	b.n	8002c56 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002c50:	4b1c      	ldr	r3, [pc, #112]	@ (8002cc4 <HAL_FLASH_Program+0xd0>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d107      	bne.n	8002c6c <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8002c5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002c60:	68b8      	ldr	r0, [r7, #8]
 8002c62:	f000 f8bb 	bl	8002ddc <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8002c66:	2301      	movs	r3, #1
 8002c68:	613b      	str	r3, [r7, #16]
 8002c6a:	e010      	b.n	8002c8e <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d002      	beq.n	8002c78 <HAL_FLASH_Program+0x84>
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d10a      	bne.n	8002c8e <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	68b8      	ldr	r0, [r7, #8]
 8002c7e:	f000 f8d3 	bl	8002e28 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2b02      	cmp	r3, #2
 8002c86:	d102      	bne.n	8002c8e <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8002c88:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002c8c:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002c8e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002c92:	f000 f84d 	bl	8002d30 <FLASH_WaitForLastOperation>
 8002c96:	4603      	mov	r3, r0
 8002c98:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d006      	beq.n	8002cae <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8002ca0:	4b09      	ldr	r3, [pc, #36]	@ (8002cc8 <HAL_FLASH_Program+0xd4>)
 8002ca2:	695a      	ldr	r2, [r3, #20]
 8002ca4:	693b      	ldr	r3, [r7, #16]
 8002ca6:	43db      	mvns	r3, r3
 8002ca8:	4907      	ldr	r1, [pc, #28]	@ (8002cc8 <HAL_FLASH_Program+0xd4>)
 8002caa:	4013      	ands	r3, r2
 8002cac:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002cae:	f000 f9eb 	bl	8003088 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002cb2:	4b04      	ldr	r3, [pc, #16]	@ (8002cc4 <HAL_FLASH_Program+0xd0>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	701a      	strb	r2, [r3, #0]

  return status;
 8002cb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3718      	adds	r7, #24
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	20000080 	.word	0x20000080
 8002cc8:	40022000 	.word	0x40022000

08002ccc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8002d04 <HAL_FLASH_Unlock+0x38>)
 8002cd8:	695b      	ldr	r3, [r3, #20]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	da0b      	bge.n	8002cf6 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002cde:	4b09      	ldr	r3, [pc, #36]	@ (8002d04 <HAL_FLASH_Unlock+0x38>)
 8002ce0:	4a09      	ldr	r2, [pc, #36]	@ (8002d08 <HAL_FLASH_Unlock+0x3c>)
 8002ce2:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002ce4:	4b07      	ldr	r3, [pc, #28]	@ (8002d04 <HAL_FLASH_Unlock+0x38>)
 8002ce6:	4a09      	ldr	r2, [pc, #36]	@ (8002d0c <HAL_FLASH_Unlock+0x40>)
 8002ce8:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002cea:	4b06      	ldr	r3, [pc, #24]	@ (8002d04 <HAL_FLASH_Unlock+0x38>)
 8002cec:	695b      	ldr	r3, [r3, #20]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	da01      	bge.n	8002cf6 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002cf6:	79fb      	ldrb	r3, [r7, #7]
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr
 8002d04:	40022000 	.word	0x40022000
 8002d08:	45670123 	.word	0x45670123
 8002d0c:	cdef89ab 	.word	0xcdef89ab

08002d10 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002d14:	4b05      	ldr	r3, [pc, #20]	@ (8002d2c <HAL_FLASH_Lock+0x1c>)
 8002d16:	695b      	ldr	r3, [r3, #20]
 8002d18:	4a04      	ldr	r2, [pc, #16]	@ (8002d2c <HAL_FLASH_Lock+0x1c>)
 8002d1a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002d1e:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr
 8002d2c:	40022000 	.word	0x40022000

08002d30 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8002d38:	f7ff fd9c 	bl	8002874 <HAL_GetTick>
 8002d3c:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8002d3e:	e00d      	b.n	8002d5c <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d46:	d009      	beq.n	8002d5c <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8002d48:	f7ff fd94 	bl	8002874 <HAL_GetTick>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d801      	bhi.n	8002d5c <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e036      	b.n	8002dca <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8002d5c:	4b1d      	ldr	r3, [pc, #116]	@ (8002dd4 <FLASH_WaitForLastOperation+0xa4>)
 8002d5e:	691b      	ldr	r3, [r3, #16]
 8002d60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d1eb      	bne.n	8002d40 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8002d68:	4b1a      	ldr	r3, [pc, #104]	@ (8002dd4 <FLASH_WaitForLastOperation+0xa4>)
 8002d6a:	691a      	ldr	r2, [r3, #16]
 8002d6c:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 8002d70:	4013      	ands	r3, r2
 8002d72:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d01d      	beq.n	8002db6 <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8002d7a:	4b17      	ldr	r3, [pc, #92]	@ (8002dd8 <FLASH_WaitForLastOperation+0xa8>)
 8002d7c:	685a      	ldr	r2, [r3, #4]
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	4a15      	ldr	r2, [pc, #84]	@ (8002dd8 <FLASH_WaitForLastOperation+0xa8>)
 8002d84:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d8c:	d307      	bcc.n	8002d9e <FLASH_WaitForLastOperation+0x6e>
 8002d8e:	4b11      	ldr	r3, [pc, #68]	@ (8002dd4 <FLASH_WaitForLastOperation+0xa4>)
 8002d90:	699a      	ldr	r2, [r3, #24]
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8002d98:	490e      	ldr	r1, [pc, #56]	@ (8002dd4 <FLASH_WaitForLastOperation+0xa4>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	618b      	str	r3, [r1, #24]
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d004      	beq.n	8002db2 <FLASH_WaitForLastOperation+0x82>
 8002da8:	4a0a      	ldr	r2, [pc, #40]	@ (8002dd4 <FLASH_WaitForLastOperation+0xa4>)
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002db0:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e009      	b.n	8002dca <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002db6:	4b07      	ldr	r3, [pc, #28]	@ (8002dd4 <FLASH_WaitForLastOperation+0xa4>)
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	f003 0301 	and.w	r3, r3, #1
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d002      	beq.n	8002dc8 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002dc2:	4b04      	ldr	r3, [pc, #16]	@ (8002dd4 <FLASH_WaitForLastOperation+0xa4>)
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8002dc8:	2300      	movs	r3, #0
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3710      	adds	r7, #16
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	40022000 	.word	0x40022000
 8002dd8:	20000080 	.word	0x20000080

08002ddc <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b085      	sub	sp, #20
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002de8:	4b0e      	ldr	r3, [pc, #56]	@ (8002e24 <FLASH_Program_DoubleWord+0x48>)
 8002dea:	695b      	ldr	r3, [r3, #20]
 8002dec:	4a0d      	ldr	r2, [pc, #52]	@ (8002e24 <FLASH_Program_DoubleWord+0x48>)
 8002dee:	f043 0301 	orr.w	r3, r3, #1
 8002df2:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	683a      	ldr	r2, [r7, #0]
 8002df8:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8002dfa:	f3bf 8f6f 	isb	sy
}
 8002dfe:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8002e00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002e04:	f04f 0200 	mov.w	r2, #0
 8002e08:	f04f 0300 	mov.w	r3, #0
 8002e0c:	000a      	movs	r2, r1
 8002e0e:	2300      	movs	r3, #0
 8002e10:	68f9      	ldr	r1, [r7, #12]
 8002e12:	3104      	adds	r1, #4
 8002e14:	4613      	mov	r3, r2
 8002e16:	600b      	str	r3, [r1, #0]
}
 8002e18:	bf00      	nop
 8002e1a:	3714      	adds	r7, #20
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr
 8002e24:	40022000 	.word	0x40022000

08002e28 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b089      	sub	sp, #36	@ 0x24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8002e32:	2340      	movs	r3, #64	@ 0x40
 8002e34:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8002e3e:	4b14      	ldr	r3, [pc, #80]	@ (8002e90 <FLASH_Program_Fast+0x68>)
 8002e40:	695b      	ldr	r3, [r3, #20]
 8002e42:	4a13      	ldr	r2, [pc, #76]	@ (8002e90 <FLASH_Program_Fast+0x68>)
 8002e44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e48:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e4a:	f3ef 8310 	mrs	r3, PRIMASK
 8002e4e:	60fb      	str	r3, [r7, #12]
  return(result);
 8002e50:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8002e52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e54:	b672      	cpsid	i
}
 8002e56:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	3304      	adds	r3, #4
 8002e64:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	3304      	adds	r3, #4
 8002e6a:	617b      	str	r3, [r7, #20]
    row_index--;
 8002e6c:	7ffb      	ldrb	r3, [r7, #31]
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 8002e72:	7ffb      	ldrb	r3, [r7, #31]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d1ef      	bne.n	8002e58 <FLASH_Program_Fast+0x30>
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	f383 8810 	msr	PRIMASK, r3
}
 8002e82:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8002e84:	bf00      	nop
 8002e86:	3724      	adds	r7, #36	@ 0x24
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr
 8002e90:	40022000 	.word	0x40022000

08002e94 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002e9e:	4b49      	ldr	r3, [pc, #292]	@ (8002fc4 <HAL_FLASHEx_Erase+0x130>)
 8002ea0:	781b      	ldrb	r3, [r3, #0]
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d101      	bne.n	8002eaa <HAL_FLASHEx_Erase+0x16>
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	e087      	b.n	8002fba <HAL_FLASHEx_Erase+0x126>
 8002eaa:	4b46      	ldr	r3, [pc, #280]	@ (8002fc4 <HAL_FLASHEx_Erase+0x130>)
 8002eac:	2201      	movs	r2, #1
 8002eae:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002eb0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002eb4:	f7ff ff3c 	bl	8002d30 <FLASH_WaitForLastOperation>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002ebc:	7bfb      	ldrb	r3, [r7, #15]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d177      	bne.n	8002fb2 <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002ec2:	4b40      	ldr	r3, [pc, #256]	@ (8002fc4 <HAL_FLASHEx_Erase+0x130>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8002ec8:	4b3f      	ldr	r3, [pc, #252]	@ (8002fc8 <HAL_FLASHEx_Erase+0x134>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d013      	beq.n	8002efc <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002ed4:	4b3c      	ldr	r3, [pc, #240]	@ (8002fc8 <HAL_FLASHEx_Erase+0x134>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d009      	beq.n	8002ef4 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8002ee0:	4b39      	ldr	r3, [pc, #228]	@ (8002fc8 <HAL_FLASHEx_Erase+0x134>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a38      	ldr	r2, [pc, #224]	@ (8002fc8 <HAL_FLASHEx_Erase+0x134>)
 8002ee6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002eea:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8002eec:	4b35      	ldr	r3, [pc, #212]	@ (8002fc4 <HAL_FLASHEx_Erase+0x130>)
 8002eee:	2203      	movs	r2, #3
 8002ef0:	771a      	strb	r2, [r3, #28]
 8002ef2:	e016      	b.n	8002f22 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8002ef4:	4b33      	ldr	r3, [pc, #204]	@ (8002fc4 <HAL_FLASHEx_Erase+0x130>)
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	771a      	strb	r2, [r3, #28]
 8002efa:	e012      	b.n	8002f22 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002efc:	4b32      	ldr	r3, [pc, #200]	@ (8002fc8 <HAL_FLASHEx_Erase+0x134>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d009      	beq.n	8002f1c <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002f08:	4b2f      	ldr	r3, [pc, #188]	@ (8002fc8 <HAL_FLASHEx_Erase+0x134>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a2e      	ldr	r2, [pc, #184]	@ (8002fc8 <HAL_FLASHEx_Erase+0x134>)
 8002f0e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002f12:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002f14:	4b2b      	ldr	r3, [pc, #172]	@ (8002fc4 <HAL_FLASHEx_Erase+0x130>)
 8002f16:	2202      	movs	r2, #2
 8002f18:	771a      	strb	r2, [r3, #28]
 8002f1a:	e002      	b.n	8002f22 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002f1c:	4b29      	ldr	r3, [pc, #164]	@ (8002fc4 <HAL_FLASHEx_Erase+0x130>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d113      	bne.n	8002f52 <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f000 f84c 	bl	8002fcc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002f34:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002f38:	f7ff fefa 	bl	8002d30 <FLASH_WaitForLastOperation>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8002f40:	4b21      	ldr	r3, [pc, #132]	@ (8002fc8 <HAL_FLASHEx_Erase+0x134>)
 8002f42:	695b      	ldr	r3, [r3, #20]
 8002f44:	4a20      	ldr	r2, [pc, #128]	@ (8002fc8 <HAL_FLASHEx_Erase+0x134>)
 8002f46:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002f4a:	f023 0304 	bic.w	r3, r3, #4
 8002f4e:	6153      	str	r3, [r2, #20]
 8002f50:	e02d      	b.n	8002fae <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	f04f 32ff 	mov.w	r2, #4294967295
 8002f58:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	60bb      	str	r3, [r7, #8]
 8002f60:	e01d      	b.n	8002f9e <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	4619      	mov	r1, r3
 8002f68:	68b8      	ldr	r0, [r7, #8]
 8002f6a:	f000 f857 	bl	800301c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002f6e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002f72:	f7ff fedd 	bl	8002d30 <FLASH_WaitForLastOperation>
 8002f76:	4603      	mov	r3, r0
 8002f78:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8002f7a:	4b13      	ldr	r3, [pc, #76]	@ (8002fc8 <HAL_FLASHEx_Erase+0x134>)
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	4a12      	ldr	r2, [pc, #72]	@ (8002fc8 <HAL_FLASHEx_Erase+0x134>)
 8002f80:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002f84:	f023 0302 	bic.w	r3, r3, #2
 8002f88:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8002f8a:	7bfb      	ldrb	r3, [r7, #15]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d003      	beq.n	8002f98 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	601a      	str	r2, [r3, #0]
          break;
 8002f96:	e00a      	b.n	8002fae <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	60bb      	str	r3, [r7, #8]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	689a      	ldr	r2, [r3, #8]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	4413      	add	r3, r2
 8002fa8:	68ba      	ldr	r2, [r7, #8]
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d3d9      	bcc.n	8002f62 <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002fae:	f000 f86b 	bl	8003088 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002fb2:	4b04      	ldr	r3, [pc, #16]	@ (8002fc4 <HAL_FLASHEx_Erase+0x130>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	701a      	strb	r2, [r3, #0]

  return status;
 8002fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	20000080 	.word	0x20000080
 8002fc8:	40022000 	.word	0x40022000

08002fcc <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d005      	beq.n	8002fea <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8002fde:	4b0e      	ldr	r3, [pc, #56]	@ (8003018 <FLASH_MassErase+0x4c>)
 8002fe0:	695b      	ldr	r3, [r3, #20]
 8002fe2:	4a0d      	ldr	r2, [pc, #52]	@ (8003018 <FLASH_MassErase+0x4c>)
 8002fe4:	f043 0304 	orr.w	r3, r3, #4
 8002fe8:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f003 0302 	and.w	r3, r3, #2
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d005      	beq.n	8003000 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8002ff4:	4b08      	ldr	r3, [pc, #32]	@ (8003018 <FLASH_MassErase+0x4c>)
 8002ff6:	695b      	ldr	r3, [r3, #20]
 8002ff8:	4a07      	ldr	r2, [pc, #28]	@ (8003018 <FLASH_MassErase+0x4c>)
 8002ffa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ffe:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003000:	4b05      	ldr	r3, [pc, #20]	@ (8003018 <FLASH_MassErase+0x4c>)
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	4a04      	ldr	r2, [pc, #16]	@ (8003018 <FLASH_MassErase+0x4c>)
 8003006:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800300a:	6153      	str	r3, [r2, #20]
}
 800300c:	bf00      	nop
 800300e:	370c      	adds	r7, #12
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr
 8003018:	40022000 	.word	0x40022000

0800301c <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	f003 0301 	and.w	r3, r3, #1
 800302c:	2b00      	cmp	r3, #0
 800302e:	d006      	beq.n	800303e <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8003030:	4b14      	ldr	r3, [pc, #80]	@ (8003084 <FLASH_PageErase+0x68>)
 8003032:	695b      	ldr	r3, [r3, #20]
 8003034:	4a13      	ldr	r2, [pc, #76]	@ (8003084 <FLASH_PageErase+0x68>)
 8003036:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800303a:	6153      	str	r3, [r2, #20]
 800303c:	e005      	b.n	800304a <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 800303e:	4b11      	ldr	r3, [pc, #68]	@ (8003084 <FLASH_PageErase+0x68>)
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	4a10      	ldr	r2, [pc, #64]	@ (8003084 <FLASH_PageErase+0x68>)
 8003044:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003048:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800304a:	4b0e      	ldr	r3, [pc, #56]	@ (8003084 <FLASH_PageErase+0x68>)
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	00db      	lsls	r3, r3, #3
 8003056:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 800305a:	490a      	ldr	r1, [pc, #40]	@ (8003084 <FLASH_PageErase+0x68>)
 800305c:	4313      	orrs	r3, r2
 800305e:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003060:	4b08      	ldr	r3, [pc, #32]	@ (8003084 <FLASH_PageErase+0x68>)
 8003062:	695b      	ldr	r3, [r3, #20]
 8003064:	4a07      	ldr	r2, [pc, #28]	@ (8003084 <FLASH_PageErase+0x68>)
 8003066:	f043 0302 	orr.w	r3, r3, #2
 800306a:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800306c:	4b05      	ldr	r3, [pc, #20]	@ (8003084 <FLASH_PageErase+0x68>)
 800306e:	695b      	ldr	r3, [r3, #20]
 8003070:	4a04      	ldr	r2, [pc, #16]	@ (8003084 <FLASH_PageErase+0x68>)
 8003072:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003076:	6153      	str	r3, [r2, #20]
}
 8003078:	bf00      	nop
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr
 8003084:	40022000 	.word	0x40022000

08003088 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 800308e:	4b21      	ldr	r3, [pc, #132]	@ (8003114 <FLASH_FlushCaches+0x8c>)
 8003090:	7f1b      	ldrb	r3, [r3, #28]
 8003092:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8003094:	79fb      	ldrb	r3, [r7, #7]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d002      	beq.n	80030a0 <FLASH_FlushCaches+0x18>
 800309a:	79fb      	ldrb	r3, [r7, #7]
 800309c:	2b03      	cmp	r3, #3
 800309e:	d117      	bne.n	80030d0 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80030a0:	4b1d      	ldr	r3, [pc, #116]	@ (8003118 <FLASH_FlushCaches+0x90>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a1c      	ldr	r2, [pc, #112]	@ (8003118 <FLASH_FlushCaches+0x90>)
 80030a6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80030aa:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80030ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003118 <FLASH_FlushCaches+0x90>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a19      	ldr	r2, [pc, #100]	@ (8003118 <FLASH_FlushCaches+0x90>)
 80030b2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80030b6:	6013      	str	r3, [r2, #0]
 80030b8:	4b17      	ldr	r3, [pc, #92]	@ (8003118 <FLASH_FlushCaches+0x90>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a16      	ldr	r2, [pc, #88]	@ (8003118 <FLASH_FlushCaches+0x90>)
 80030be:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80030c2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80030c4:	4b14      	ldr	r3, [pc, #80]	@ (8003118 <FLASH_FlushCaches+0x90>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a13      	ldr	r2, [pc, #76]	@ (8003118 <FLASH_FlushCaches+0x90>)
 80030ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80030ce:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80030d0:	79fb      	ldrb	r3, [r7, #7]
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d002      	beq.n	80030dc <FLASH_FlushCaches+0x54>
 80030d6:	79fb      	ldrb	r3, [r7, #7]
 80030d8:	2b03      	cmp	r3, #3
 80030da:	d111      	bne.n	8003100 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80030dc:	4b0e      	ldr	r3, [pc, #56]	@ (8003118 <FLASH_FlushCaches+0x90>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a0d      	ldr	r2, [pc, #52]	@ (8003118 <FLASH_FlushCaches+0x90>)
 80030e2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80030e6:	6013      	str	r3, [r2, #0]
 80030e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003118 <FLASH_FlushCaches+0x90>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a0a      	ldr	r2, [pc, #40]	@ (8003118 <FLASH_FlushCaches+0x90>)
 80030ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80030f2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80030f4:	4b08      	ldr	r3, [pc, #32]	@ (8003118 <FLASH_FlushCaches+0x90>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a07      	ldr	r2, [pc, #28]	@ (8003118 <FLASH_FlushCaches+0x90>)
 80030fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030fe:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003100:	4b04      	ldr	r3, [pc, #16]	@ (8003114 <FLASH_FlushCaches+0x8c>)
 8003102:	2200      	movs	r2, #0
 8003104:	771a      	strb	r2, [r3, #28]
}
 8003106:	bf00      	nop
 8003108:	370c      	adds	r7, #12
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop
 8003114:	20000080 	.word	0x20000080
 8003118:	40022000 	.word	0x40022000

0800311c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800311c:	b480      	push	{r7}
 800311e:	b087      	sub	sp, #28
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003126:	2300      	movs	r3, #0
 8003128:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800312a:	e17f      	b.n	800342c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	2101      	movs	r1, #1
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	fa01 f303 	lsl.w	r3, r1, r3
 8003138:	4013      	ands	r3, r2
 800313a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2b00      	cmp	r3, #0
 8003140:	f000 8171 	beq.w	8003426 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f003 0303 	and.w	r3, r3, #3
 800314c:	2b01      	cmp	r3, #1
 800314e:	d005      	beq.n	800315c <HAL_GPIO_Init+0x40>
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f003 0303 	and.w	r3, r3, #3
 8003158:	2b02      	cmp	r3, #2
 800315a:	d130      	bne.n	80031be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	005b      	lsls	r3, r3, #1
 8003166:	2203      	movs	r2, #3
 8003168:	fa02 f303 	lsl.w	r3, r2, r3
 800316c:	43db      	mvns	r3, r3
 800316e:	693a      	ldr	r2, [r7, #16]
 8003170:	4013      	ands	r3, r2
 8003172:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	68da      	ldr	r2, [r3, #12]
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	fa02 f303 	lsl.w	r3, r2, r3
 8003180:	693a      	ldr	r2, [r7, #16]
 8003182:	4313      	orrs	r3, r2
 8003184:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	693a      	ldr	r2, [r7, #16]
 800318a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003192:	2201      	movs	r2, #1
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	fa02 f303 	lsl.w	r3, r2, r3
 800319a:	43db      	mvns	r3, r3
 800319c:	693a      	ldr	r2, [r7, #16]
 800319e:	4013      	ands	r3, r2
 80031a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	091b      	lsrs	r3, r3, #4
 80031a8:	f003 0201 	and.w	r2, r3, #1
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	fa02 f303 	lsl.w	r3, r2, r3
 80031b2:	693a      	ldr	r2, [r7, #16]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	693a      	ldr	r2, [r7, #16]
 80031bc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f003 0303 	and.w	r3, r3, #3
 80031c6:	2b03      	cmp	r3, #3
 80031c8:	d118      	bne.n	80031fc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80031d0:	2201      	movs	r2, #1
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	43db      	mvns	r3, r3
 80031da:	693a      	ldr	r2, [r7, #16]
 80031dc:	4013      	ands	r3, r2
 80031de:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	08db      	lsrs	r3, r3, #3
 80031e6:	f003 0201 	and.w	r2, r3, #1
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	fa02 f303 	lsl.w	r3, r2, r3
 80031f0:	693a      	ldr	r2, [r7, #16]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	693a      	ldr	r2, [r7, #16]
 80031fa:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f003 0303 	and.w	r3, r3, #3
 8003204:	2b03      	cmp	r3, #3
 8003206:	d017      	beq.n	8003238 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	005b      	lsls	r3, r3, #1
 8003212:	2203      	movs	r2, #3
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	43db      	mvns	r3, r3
 800321a:	693a      	ldr	r2, [r7, #16]
 800321c:	4013      	ands	r3, r2
 800321e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	693a      	ldr	r2, [r7, #16]
 800322e:	4313      	orrs	r3, r2
 8003230:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	693a      	ldr	r2, [r7, #16]
 8003236:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	685b      	ldr	r3, [r3, #4]
 800323c:	f003 0303 	and.w	r3, r3, #3
 8003240:	2b02      	cmp	r3, #2
 8003242:	d123      	bne.n	800328c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	08da      	lsrs	r2, r3, #3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	3208      	adds	r2, #8
 800324c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003250:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	220f      	movs	r2, #15
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	43db      	mvns	r3, r3
 8003262:	693a      	ldr	r2, [r7, #16]
 8003264:	4013      	ands	r3, r2
 8003266:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	691a      	ldr	r2, [r3, #16]
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	f003 0307 	and.w	r3, r3, #7
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	fa02 f303 	lsl.w	r3, r2, r3
 8003278:	693a      	ldr	r2, [r7, #16]
 800327a:	4313      	orrs	r3, r2
 800327c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	08da      	lsrs	r2, r3, #3
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	3208      	adds	r2, #8
 8003286:	6939      	ldr	r1, [r7, #16]
 8003288:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	005b      	lsls	r3, r3, #1
 8003296:	2203      	movs	r2, #3
 8003298:	fa02 f303 	lsl.w	r3, r2, r3
 800329c:	43db      	mvns	r3, r3
 800329e:	693a      	ldr	r2, [r7, #16]
 80032a0:	4013      	ands	r3, r2
 80032a2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f003 0203 	and.w	r2, r3, #3
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	005b      	lsls	r3, r3, #1
 80032b0:	fa02 f303 	lsl.w	r3, r2, r3
 80032b4:	693a      	ldr	r2, [r7, #16]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	693a      	ldr	r2, [r7, #16]
 80032be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	f000 80ac 	beq.w	8003426 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ce:	4b5f      	ldr	r3, [pc, #380]	@ (800344c <HAL_GPIO_Init+0x330>)
 80032d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032d2:	4a5e      	ldr	r2, [pc, #376]	@ (800344c <HAL_GPIO_Init+0x330>)
 80032d4:	f043 0301 	orr.w	r3, r3, #1
 80032d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80032da:	4b5c      	ldr	r3, [pc, #368]	@ (800344c <HAL_GPIO_Init+0x330>)
 80032dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032de:	f003 0301 	and.w	r3, r3, #1
 80032e2:	60bb      	str	r3, [r7, #8]
 80032e4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80032e6:	4a5a      	ldr	r2, [pc, #360]	@ (8003450 <HAL_GPIO_Init+0x334>)
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	089b      	lsrs	r3, r3, #2
 80032ec:	3302      	adds	r3, #2
 80032ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	f003 0303 	and.w	r3, r3, #3
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	220f      	movs	r2, #15
 80032fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003302:	43db      	mvns	r3, r3
 8003304:	693a      	ldr	r2, [r7, #16]
 8003306:	4013      	ands	r3, r2
 8003308:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003310:	d025      	beq.n	800335e <HAL_GPIO_Init+0x242>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a4f      	ldr	r2, [pc, #316]	@ (8003454 <HAL_GPIO_Init+0x338>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d01f      	beq.n	800335a <HAL_GPIO_Init+0x23e>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a4e      	ldr	r2, [pc, #312]	@ (8003458 <HAL_GPIO_Init+0x33c>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d019      	beq.n	8003356 <HAL_GPIO_Init+0x23a>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a4d      	ldr	r2, [pc, #308]	@ (800345c <HAL_GPIO_Init+0x340>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d013      	beq.n	8003352 <HAL_GPIO_Init+0x236>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a4c      	ldr	r2, [pc, #304]	@ (8003460 <HAL_GPIO_Init+0x344>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d00d      	beq.n	800334e <HAL_GPIO_Init+0x232>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a4b      	ldr	r2, [pc, #300]	@ (8003464 <HAL_GPIO_Init+0x348>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d007      	beq.n	800334a <HAL_GPIO_Init+0x22e>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a4a      	ldr	r2, [pc, #296]	@ (8003468 <HAL_GPIO_Init+0x34c>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d101      	bne.n	8003346 <HAL_GPIO_Init+0x22a>
 8003342:	2306      	movs	r3, #6
 8003344:	e00c      	b.n	8003360 <HAL_GPIO_Init+0x244>
 8003346:	2307      	movs	r3, #7
 8003348:	e00a      	b.n	8003360 <HAL_GPIO_Init+0x244>
 800334a:	2305      	movs	r3, #5
 800334c:	e008      	b.n	8003360 <HAL_GPIO_Init+0x244>
 800334e:	2304      	movs	r3, #4
 8003350:	e006      	b.n	8003360 <HAL_GPIO_Init+0x244>
 8003352:	2303      	movs	r3, #3
 8003354:	e004      	b.n	8003360 <HAL_GPIO_Init+0x244>
 8003356:	2302      	movs	r3, #2
 8003358:	e002      	b.n	8003360 <HAL_GPIO_Init+0x244>
 800335a:	2301      	movs	r3, #1
 800335c:	e000      	b.n	8003360 <HAL_GPIO_Init+0x244>
 800335e:	2300      	movs	r3, #0
 8003360:	697a      	ldr	r2, [r7, #20]
 8003362:	f002 0203 	and.w	r2, r2, #3
 8003366:	0092      	lsls	r2, r2, #2
 8003368:	4093      	lsls	r3, r2
 800336a:	693a      	ldr	r2, [r7, #16]
 800336c:	4313      	orrs	r3, r2
 800336e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003370:	4937      	ldr	r1, [pc, #220]	@ (8003450 <HAL_GPIO_Init+0x334>)
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	089b      	lsrs	r3, r3, #2
 8003376:	3302      	adds	r3, #2
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800337e:	4b3b      	ldr	r3, [pc, #236]	@ (800346c <HAL_GPIO_Init+0x350>)
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	43db      	mvns	r3, r3
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	4013      	ands	r3, r2
 800338c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d003      	beq.n	80033a2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	4313      	orrs	r3, r2
 80033a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80033a2:	4a32      	ldr	r2, [pc, #200]	@ (800346c <HAL_GPIO_Init+0x350>)
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80033a8:	4b30      	ldr	r3, [pc, #192]	@ (800346c <HAL_GPIO_Init+0x350>)
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	43db      	mvns	r3, r3
 80033b2:	693a      	ldr	r2, [r7, #16]
 80033b4:	4013      	ands	r3, r2
 80033b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d003      	beq.n	80033cc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80033c4:	693a      	ldr	r2, [r7, #16]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80033cc:	4a27      	ldr	r2, [pc, #156]	@ (800346c <HAL_GPIO_Init+0x350>)
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80033d2:	4b26      	ldr	r3, [pc, #152]	@ (800346c <HAL_GPIO_Init+0x350>)
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	43db      	mvns	r3, r3
 80033dc:	693a      	ldr	r2, [r7, #16]
 80033de:	4013      	ands	r3, r2
 80033e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80033f6:	4a1d      	ldr	r2, [pc, #116]	@ (800346c <HAL_GPIO_Init+0x350>)
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80033fc:	4b1b      	ldr	r3, [pc, #108]	@ (800346c <HAL_GPIO_Init+0x350>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	43db      	mvns	r3, r3
 8003406:	693a      	ldr	r2, [r7, #16]
 8003408:	4013      	ands	r3, r2
 800340a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d003      	beq.n	8003420 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003418:	693a      	ldr	r2, [r7, #16]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	4313      	orrs	r3, r2
 800341e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003420:	4a12      	ldr	r2, [pc, #72]	@ (800346c <HAL_GPIO_Init+0x350>)
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	3301      	adds	r3, #1
 800342a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	fa22 f303 	lsr.w	r3, r2, r3
 8003436:	2b00      	cmp	r3, #0
 8003438:	f47f ae78 	bne.w	800312c <HAL_GPIO_Init+0x10>
  }
}
 800343c:	bf00      	nop
 800343e:	bf00      	nop
 8003440:	371c      	adds	r7, #28
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr
 800344a:	bf00      	nop
 800344c:	40021000 	.word	0x40021000
 8003450:	40010000 	.word	0x40010000
 8003454:	48000400 	.word	0x48000400
 8003458:	48000800 	.word	0x48000800
 800345c:	48000c00 	.word	0x48000c00
 8003460:	48001000 	.word	0x48001000
 8003464:	48001400 	.word	0x48001400
 8003468:	48001800 	.word	0x48001800
 800346c:	40010400 	.word	0x40010400

08003470 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	460b      	mov	r3, r1
 800347a:	807b      	strh	r3, [r7, #2]
 800347c:	4613      	mov	r3, r2
 800347e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003480:	787b      	ldrb	r3, [r7, #1]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d003      	beq.n	800348e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003486:	887a      	ldrh	r2, [r7, #2]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800348c:	e002      	b.n	8003494 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800348e:	887a      	ldrh	r2, [r7, #2]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003494:	bf00      	nop
 8003496:	370c      	adds	r7, #12
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr

080034a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	4603      	mov	r3, r0
 80034a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80034aa:	4b08      	ldr	r3, [pc, #32]	@ (80034cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034ac:	695a      	ldr	r2, [r3, #20]
 80034ae:	88fb      	ldrh	r3, [r7, #6]
 80034b0:	4013      	ands	r3, r2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d006      	beq.n	80034c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80034b6:	4a05      	ldr	r2, [pc, #20]	@ (80034cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034b8:	88fb      	ldrh	r3, [r7, #6]
 80034ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034bc:	88fb      	ldrh	r3, [r7, #6]
 80034be:	4618      	mov	r0, r3
 80034c0:	f7fd fba0 	bl	8000c04 <HAL_GPIO_EXTI_Callback>
  }
}
 80034c4:	bf00      	nop
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	40010400 	.word	0x40010400

080034d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d101      	bne.n	80034e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e08d      	b.n	80035fe <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d106      	bne.n	80034fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	f7fe ff04 	bl	8002304 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2224      	movs	r2, #36	@ 0x24
 8003500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f022 0201 	bic.w	r2, r2, #1
 8003512:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685a      	ldr	r2, [r3, #4]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003520:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	689a      	ldr	r2, [r3, #8]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003530:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	2b01      	cmp	r3, #1
 8003538:	d107      	bne.n	800354a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	689a      	ldr	r2, [r3, #8]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003546:	609a      	str	r2, [r3, #8]
 8003548:	e006      	b.n	8003558 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	689a      	ldr	r2, [r3, #8]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003556:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	2b02      	cmp	r3, #2
 800355e:	d108      	bne.n	8003572 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	685a      	ldr	r2, [r3, #4]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800356e:	605a      	str	r2, [r3, #4]
 8003570:	e007      	b.n	8003582 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	685a      	ldr	r2, [r3, #4]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003580:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	6812      	ldr	r2, [r2, #0]
 800358c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003590:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003594:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	68da      	ldr	r2, [r3, #12]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035a4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	691a      	ldr	r2, [r3, #16]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	699b      	ldr	r3, [r3, #24]
 80035b6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	430a      	orrs	r2, r1
 80035be:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	69d9      	ldr	r1, [r3, #28]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a1a      	ldr	r2, [r3, #32]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	430a      	orrs	r2, r1
 80035ce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f042 0201 	orr.w	r2, r2, #1
 80035de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2200      	movs	r2, #0
 80035e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2220      	movs	r2, #32
 80035ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2200      	movs	r2, #0
 80035f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80035fc:	2300      	movs	r3, #0
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3708      	adds	r7, #8
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}

08003606 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003606:	b480      	push	{r7}
 8003608:	b083      	sub	sp, #12
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
 800360e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003616:	b2db      	uxtb	r3, r3
 8003618:	2b20      	cmp	r3, #32
 800361a:	d138      	bne.n	800368e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003622:	2b01      	cmp	r3, #1
 8003624:	d101      	bne.n	800362a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003626:	2302      	movs	r3, #2
 8003628:	e032      	b.n	8003690 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2224      	movs	r2, #36	@ 0x24
 8003636:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f022 0201 	bic.w	r2, r2, #1
 8003648:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003658:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	6819      	ldr	r1, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	683a      	ldr	r2, [r7, #0]
 8003666:	430a      	orrs	r2, r1
 8003668:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f042 0201 	orr.w	r2, r2, #1
 8003678:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2220      	movs	r2, #32
 800367e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800368a:	2300      	movs	r3, #0
 800368c:	e000      	b.n	8003690 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800368e:	2302      	movs	r3, #2
  }
}
 8003690:	4618      	mov	r0, r3
 8003692:	370c      	adds	r7, #12
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800369c:	b480      	push	{r7}
 800369e:	b085      	sub	sp, #20
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	2b20      	cmp	r3, #32
 80036b0:	d139      	bne.n	8003726 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d101      	bne.n	80036c0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80036bc:	2302      	movs	r3, #2
 80036be:	e033      	b.n	8003728 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2201      	movs	r2, #1
 80036c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2224      	movs	r2, #36	@ 0x24
 80036cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f022 0201 	bic.w	r2, r2, #1
 80036de:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80036ee:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	021b      	lsls	r3, r3, #8
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68fa      	ldr	r2, [r7, #12]
 8003700:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f042 0201 	orr.w	r2, r2, #1
 8003710:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2220      	movs	r2, #32
 8003716:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003722:	2300      	movs	r3, #0
 8003724:	e000      	b.n	8003728 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003726:	2302      	movs	r3, #2
  }
}
 8003728:	4618      	mov	r0, r3
 800372a:	3714      	adds	r7, #20
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr

08003734 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003738:	4b04      	ldr	r3, [pc, #16]	@ (800374c <HAL_PWREx_GetVoltageRange+0x18>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003740:	4618      	mov	r0, r3
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	40007000 	.word	0x40007000

08003750 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800375e:	d130      	bne.n	80037c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003760:	4b23      	ldr	r3, [pc, #140]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003768:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800376c:	d038      	beq.n	80037e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800376e:	4b20      	ldr	r3, [pc, #128]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003776:	4a1e      	ldr	r2, [pc, #120]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003778:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800377c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800377e:	4b1d      	ldr	r3, [pc, #116]	@ (80037f4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2232      	movs	r2, #50	@ 0x32
 8003784:	fb02 f303 	mul.w	r3, r2, r3
 8003788:	4a1b      	ldr	r2, [pc, #108]	@ (80037f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800378a:	fba2 2303 	umull	r2, r3, r2, r3
 800378e:	0c9b      	lsrs	r3, r3, #18
 8003790:	3301      	adds	r3, #1
 8003792:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003794:	e002      	b.n	800379c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	3b01      	subs	r3, #1
 800379a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800379c:	4b14      	ldr	r3, [pc, #80]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800379e:	695b      	ldr	r3, [r3, #20]
 80037a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037a8:	d102      	bne.n	80037b0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d1f2      	bne.n	8003796 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037b0:	4b0f      	ldr	r3, [pc, #60]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037b2:	695b      	ldr	r3, [r3, #20]
 80037b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037bc:	d110      	bne.n	80037e0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e00f      	b.n	80037e2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80037c2:	4b0b      	ldr	r3, [pc, #44]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80037ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037ce:	d007      	beq.n	80037e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80037d0:	4b07      	ldr	r3, [pc, #28]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037d8:	4a05      	ldr	r2, [pc, #20]	@ (80037f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80037de:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3714      	adds	r7, #20
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	40007000 	.word	0x40007000
 80037f4:	20000074 	.word	0x20000074
 80037f8:	431bde83 	.word	0x431bde83

080037fc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b088      	sub	sp, #32
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d101      	bne.n	800380e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e3ca      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800380e:	4b97      	ldr	r3, [pc, #604]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	f003 030c 	and.w	r3, r3, #12
 8003816:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003818:	4b94      	ldr	r3, [pc, #592]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	f003 0303 	and.w	r3, r3, #3
 8003820:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0310 	and.w	r3, r3, #16
 800382a:	2b00      	cmp	r3, #0
 800382c:	f000 80e4 	beq.w	80039f8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d007      	beq.n	8003846 <HAL_RCC_OscConfig+0x4a>
 8003836:	69bb      	ldr	r3, [r7, #24]
 8003838:	2b0c      	cmp	r3, #12
 800383a:	f040 808b 	bne.w	8003954 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	2b01      	cmp	r3, #1
 8003842:	f040 8087 	bne.w	8003954 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003846:	4b89      	ldr	r3, [pc, #548]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 0302 	and.w	r3, r3, #2
 800384e:	2b00      	cmp	r3, #0
 8003850:	d005      	beq.n	800385e <HAL_RCC_OscConfig+0x62>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e3a2      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a1a      	ldr	r2, [r3, #32]
 8003862:	4b82      	ldr	r3, [pc, #520]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0308 	and.w	r3, r3, #8
 800386a:	2b00      	cmp	r3, #0
 800386c:	d004      	beq.n	8003878 <HAL_RCC_OscConfig+0x7c>
 800386e:	4b7f      	ldr	r3, [pc, #508]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003876:	e005      	b.n	8003884 <HAL_RCC_OscConfig+0x88>
 8003878:	4b7c      	ldr	r3, [pc, #496]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 800387a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800387e:	091b      	lsrs	r3, r3, #4
 8003880:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003884:	4293      	cmp	r3, r2
 8003886:	d223      	bcs.n	80038d0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6a1b      	ldr	r3, [r3, #32]
 800388c:	4618      	mov	r0, r3
 800388e:	f000 fd55 	bl	800433c <RCC_SetFlashLatencyFromMSIRange>
 8003892:	4603      	mov	r3, r0
 8003894:	2b00      	cmp	r3, #0
 8003896:	d001      	beq.n	800389c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	e383      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800389c:	4b73      	ldr	r3, [pc, #460]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a72      	ldr	r2, [pc, #456]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038a2:	f043 0308 	orr.w	r3, r3, #8
 80038a6:	6013      	str	r3, [r2, #0]
 80038a8:	4b70      	ldr	r3, [pc, #448]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6a1b      	ldr	r3, [r3, #32]
 80038b4:	496d      	ldr	r1, [pc, #436]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038ba:	4b6c      	ldr	r3, [pc, #432]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	69db      	ldr	r3, [r3, #28]
 80038c6:	021b      	lsls	r3, r3, #8
 80038c8:	4968      	ldr	r1, [pc, #416]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038ca:	4313      	orrs	r3, r2
 80038cc:	604b      	str	r3, [r1, #4]
 80038ce:	e025      	b.n	800391c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038d0:	4b66      	ldr	r3, [pc, #408]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a65      	ldr	r2, [pc, #404]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038d6:	f043 0308 	orr.w	r3, r3, #8
 80038da:	6013      	str	r3, [r2, #0]
 80038dc:	4b63      	ldr	r3, [pc, #396]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6a1b      	ldr	r3, [r3, #32]
 80038e8:	4960      	ldr	r1, [pc, #384]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038ee:	4b5f      	ldr	r3, [pc, #380]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	69db      	ldr	r3, [r3, #28]
 80038fa:	021b      	lsls	r3, r3, #8
 80038fc:	495b      	ldr	r1, [pc, #364]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80038fe:	4313      	orrs	r3, r2
 8003900:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d109      	bne.n	800391c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6a1b      	ldr	r3, [r3, #32]
 800390c:	4618      	mov	r0, r3
 800390e:	f000 fd15 	bl	800433c <RCC_SetFlashLatencyFromMSIRange>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d001      	beq.n	800391c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e343      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800391c:	f000 fc4a 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 8003920:	4602      	mov	r2, r0
 8003922:	4b52      	ldr	r3, [pc, #328]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	091b      	lsrs	r3, r3, #4
 8003928:	f003 030f 	and.w	r3, r3, #15
 800392c:	4950      	ldr	r1, [pc, #320]	@ (8003a70 <HAL_RCC_OscConfig+0x274>)
 800392e:	5ccb      	ldrb	r3, [r1, r3]
 8003930:	f003 031f 	and.w	r3, r3, #31
 8003934:	fa22 f303 	lsr.w	r3, r2, r3
 8003938:	4a4e      	ldr	r2, [pc, #312]	@ (8003a74 <HAL_RCC_OscConfig+0x278>)
 800393a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800393c:	4b4e      	ldr	r3, [pc, #312]	@ (8003a78 <HAL_RCC_OscConfig+0x27c>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4618      	mov	r0, r3
 8003942:	f7fe ff47 	bl	80027d4 <HAL_InitTick>
 8003946:	4603      	mov	r3, r0
 8003948:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800394a:	7bfb      	ldrb	r3, [r7, #15]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d052      	beq.n	80039f6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003950:	7bfb      	ldrb	r3, [r7, #15]
 8003952:	e327      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d032      	beq.n	80039c2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800395c:	4b43      	ldr	r3, [pc, #268]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a42      	ldr	r2, [pc, #264]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003962:	f043 0301 	orr.w	r3, r3, #1
 8003966:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003968:	f7fe ff84 	bl	8002874 <HAL_GetTick>
 800396c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800396e:	e008      	b.n	8003982 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003970:	f7fe ff80 	bl	8002874 <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	2b02      	cmp	r3, #2
 800397c:	d901      	bls.n	8003982 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	e310      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003982:	4b3a      	ldr	r3, [pc, #232]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0302 	and.w	r3, r3, #2
 800398a:	2b00      	cmp	r3, #0
 800398c:	d0f0      	beq.n	8003970 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800398e:	4b37      	ldr	r3, [pc, #220]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a36      	ldr	r2, [pc, #216]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003994:	f043 0308 	orr.w	r3, r3, #8
 8003998:	6013      	str	r3, [r2, #0]
 800399a:	4b34      	ldr	r3, [pc, #208]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a1b      	ldr	r3, [r3, #32]
 80039a6:	4931      	ldr	r1, [pc, #196]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80039ac:	4b2f      	ldr	r3, [pc, #188]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	69db      	ldr	r3, [r3, #28]
 80039b8:	021b      	lsls	r3, r3, #8
 80039ba:	492c      	ldr	r1, [pc, #176]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	604b      	str	r3, [r1, #4]
 80039c0:	e01a      	b.n	80039f8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80039c2:	4b2a      	ldr	r3, [pc, #168]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a29      	ldr	r2, [pc, #164]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80039c8:	f023 0301 	bic.w	r3, r3, #1
 80039cc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80039ce:	f7fe ff51 	bl	8002874 <HAL_GetTick>
 80039d2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80039d4:	e008      	b.n	80039e8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039d6:	f7fe ff4d 	bl	8002874 <HAL_GetTick>
 80039da:	4602      	mov	r2, r0
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	1ad3      	subs	r3, r2, r3
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d901      	bls.n	80039e8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e2dd      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80039e8:	4b20      	ldr	r3, [pc, #128]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d1f0      	bne.n	80039d6 <HAL_RCC_OscConfig+0x1da>
 80039f4:	e000      	b.n	80039f8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80039f6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0301 	and.w	r3, r3, #1
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d074      	beq.n	8003aee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003a04:	69bb      	ldr	r3, [r7, #24]
 8003a06:	2b08      	cmp	r3, #8
 8003a08:	d005      	beq.n	8003a16 <HAL_RCC_OscConfig+0x21a>
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	2b0c      	cmp	r3, #12
 8003a0e:	d10e      	bne.n	8003a2e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	2b03      	cmp	r3, #3
 8003a14:	d10b      	bne.n	8003a2e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a16:	4b15      	ldr	r3, [pc, #84]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d064      	beq.n	8003aec <HAL_RCC_OscConfig+0x2f0>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d160      	bne.n	8003aec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e2ba      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a36:	d106      	bne.n	8003a46 <HAL_RCC_OscConfig+0x24a>
 8003a38:	4b0c      	ldr	r3, [pc, #48]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a0b      	ldr	r2, [pc, #44]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003a3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a42:	6013      	str	r3, [r2, #0]
 8003a44:	e026      	b.n	8003a94 <HAL_RCC_OscConfig+0x298>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a4e:	d115      	bne.n	8003a7c <HAL_RCC_OscConfig+0x280>
 8003a50:	4b06      	ldr	r3, [pc, #24]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a05      	ldr	r2, [pc, #20]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003a56:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a5a:	6013      	str	r3, [r2, #0]
 8003a5c:	4b03      	ldr	r3, [pc, #12]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a02      	ldr	r2, [pc, #8]	@ (8003a6c <HAL_RCC_OscConfig+0x270>)
 8003a62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a66:	6013      	str	r3, [r2, #0]
 8003a68:	e014      	b.n	8003a94 <HAL_RCC_OscConfig+0x298>
 8003a6a:	bf00      	nop
 8003a6c:	40021000 	.word	0x40021000
 8003a70:	0800a7c4 	.word	0x0800a7c4
 8003a74:	20000074 	.word	0x20000074
 8003a78:	20000078 	.word	0x20000078
 8003a7c:	4ba0      	ldr	r3, [pc, #640]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a9f      	ldr	r2, [pc, #636]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003a82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a86:	6013      	str	r3, [r2, #0]
 8003a88:	4b9d      	ldr	r3, [pc, #628]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a9c      	ldr	r2, [pc, #624]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003a8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d013      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a9c:	f7fe feea 	bl	8002874 <HAL_GetTick>
 8003aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003aa2:	e008      	b.n	8003ab6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003aa4:	f7fe fee6 	bl	8002874 <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	2b64      	cmp	r3, #100	@ 0x64
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e276      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ab6:	4b92      	ldr	r3, [pc, #584]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d0f0      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x2a8>
 8003ac2:	e014      	b.n	8003aee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac4:	f7fe fed6 	bl	8002874 <HAL_GetTick>
 8003ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003aca:	e008      	b.n	8003ade <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003acc:	f7fe fed2 	bl	8002874 <HAL_GetTick>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	2b64      	cmp	r3, #100	@ 0x64
 8003ad8:	d901      	bls.n	8003ade <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003ada:	2303      	movs	r3, #3
 8003adc:	e262      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ade:	4b88      	ldr	r3, [pc, #544]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d1f0      	bne.n	8003acc <HAL_RCC_OscConfig+0x2d0>
 8003aea:	e000      	b.n	8003aee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 0302 	and.w	r3, r3, #2
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d060      	beq.n	8003bbc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	2b04      	cmp	r3, #4
 8003afe:	d005      	beq.n	8003b0c <HAL_RCC_OscConfig+0x310>
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	2b0c      	cmp	r3, #12
 8003b04:	d119      	bne.n	8003b3a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d116      	bne.n	8003b3a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b0c:	4b7c      	ldr	r3, [pc, #496]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d005      	beq.n	8003b24 <HAL_RCC_OscConfig+0x328>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d101      	bne.n	8003b24 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e23f      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b24:	4b76      	ldr	r3, [pc, #472]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	691b      	ldr	r3, [r3, #16]
 8003b30:	061b      	lsls	r3, r3, #24
 8003b32:	4973      	ldr	r1, [pc, #460]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b34:	4313      	orrs	r3, r2
 8003b36:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b38:	e040      	b.n	8003bbc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d023      	beq.n	8003b8a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b42:	4b6f      	ldr	r3, [pc, #444]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a6e      	ldr	r2, [pc, #440]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b4e:	f7fe fe91 	bl	8002874 <HAL_GetTick>
 8003b52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b54:	e008      	b.n	8003b68 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b56:	f7fe fe8d 	bl	8002874 <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d901      	bls.n	8003b68 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e21d      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b68:	4b65      	ldr	r3, [pc, #404]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0f0      	beq.n	8003b56 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b74:	4b62      	ldr	r3, [pc, #392]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	691b      	ldr	r3, [r3, #16]
 8003b80:	061b      	lsls	r3, r3, #24
 8003b82:	495f      	ldr	r1, [pc, #380]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b84:	4313      	orrs	r3, r2
 8003b86:	604b      	str	r3, [r1, #4]
 8003b88:	e018      	b.n	8003bbc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b8a:	4b5d      	ldr	r3, [pc, #372]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a5c      	ldr	r2, [pc, #368]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003b90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b96:	f7fe fe6d 	bl	8002874 <HAL_GetTick>
 8003b9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b9c:	e008      	b.n	8003bb0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b9e:	f7fe fe69 	bl	8002874 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e1f9      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003bb0:	4b53      	ldr	r3, [pc, #332]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d1f0      	bne.n	8003b9e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0308 	and.w	r3, r3, #8
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d03c      	beq.n	8003c42 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d01c      	beq.n	8003c0a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bd0:	4b4b      	ldr	r3, [pc, #300]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003bd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bd6:	4a4a      	ldr	r2, [pc, #296]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003bd8:	f043 0301 	orr.w	r3, r3, #1
 8003bdc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003be0:	f7fe fe48 	bl	8002874 <HAL_GetTick>
 8003be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003be6:	e008      	b.n	8003bfa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003be8:	f7fe fe44 	bl	8002874 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e1d4      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bfa:	4b41      	ldr	r3, [pc, #260]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003bfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c00:	f003 0302 	and.w	r3, r3, #2
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d0ef      	beq.n	8003be8 <HAL_RCC_OscConfig+0x3ec>
 8003c08:	e01b      	b.n	8003c42 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c0a:	4b3d      	ldr	r3, [pc, #244]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003c0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c10:	4a3b      	ldr	r2, [pc, #236]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003c12:	f023 0301 	bic.w	r3, r3, #1
 8003c16:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c1a:	f7fe fe2b 	bl	8002874 <HAL_GetTick>
 8003c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c20:	e008      	b.n	8003c34 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c22:	f7fe fe27 	bl	8002874 <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d901      	bls.n	8003c34 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e1b7      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003c34:	4b32      	ldr	r3, [pc, #200]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003c36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d1ef      	bne.n	8003c22 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0304 	and.w	r3, r3, #4
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	f000 80a6 	beq.w	8003d9c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c50:	2300      	movs	r3, #0
 8003c52:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003c54:	4b2a      	ldr	r3, [pc, #168]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d10d      	bne.n	8003c7c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c60:	4b27      	ldr	r3, [pc, #156]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c64:	4a26      	ldr	r2, [pc, #152]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003c66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c6c:	4b24      	ldr	r3, [pc, #144]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c74:	60bb      	str	r3, [r7, #8]
 8003c76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c7c:	4b21      	ldr	r3, [pc, #132]	@ (8003d04 <HAL_RCC_OscConfig+0x508>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d118      	bne.n	8003cba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c88:	4b1e      	ldr	r3, [pc, #120]	@ (8003d04 <HAL_RCC_OscConfig+0x508>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a1d      	ldr	r2, [pc, #116]	@ (8003d04 <HAL_RCC_OscConfig+0x508>)
 8003c8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c92:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c94:	f7fe fdee 	bl	8002874 <HAL_GetTick>
 8003c98:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c9a:	e008      	b.n	8003cae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c9c:	f7fe fdea 	bl	8002874 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e17a      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003cae:	4b15      	ldr	r3, [pc, #84]	@ (8003d04 <HAL_RCC_OscConfig+0x508>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d0f0      	beq.n	8003c9c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d108      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x4d8>
 8003cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003cca:	f043 0301 	orr.w	r3, r3, #1
 8003cce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cd2:	e029      	b.n	8003d28 <HAL_RCC_OscConfig+0x52c>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	2b05      	cmp	r3, #5
 8003cda:	d115      	bne.n	8003d08 <HAL_RCC_OscConfig+0x50c>
 8003cdc:	4b08      	ldr	r3, [pc, #32]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ce2:	4a07      	ldr	r2, [pc, #28]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003ce4:	f043 0304 	orr.w	r3, r3, #4
 8003ce8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cec:	4b04      	ldr	r3, [pc, #16]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cf2:	4a03      	ldr	r2, [pc, #12]	@ (8003d00 <HAL_RCC_OscConfig+0x504>)
 8003cf4:	f043 0301 	orr.w	r3, r3, #1
 8003cf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003cfc:	e014      	b.n	8003d28 <HAL_RCC_OscConfig+0x52c>
 8003cfe:	bf00      	nop
 8003d00:	40021000 	.word	0x40021000
 8003d04:	40007000 	.word	0x40007000
 8003d08:	4b9c      	ldr	r3, [pc, #624]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d0e:	4a9b      	ldr	r2, [pc, #620]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003d10:	f023 0301 	bic.w	r3, r3, #1
 8003d14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d18:	4b98      	ldr	r3, [pc, #608]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d1e:	4a97      	ldr	r2, [pc, #604]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003d20:	f023 0304 	bic.w	r3, r3, #4
 8003d24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d016      	beq.n	8003d5e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d30:	f7fe fda0 	bl	8002874 <HAL_GetTick>
 8003d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d36:	e00a      	b.n	8003d4e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d38:	f7fe fd9c 	bl	8002874 <HAL_GetTick>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d901      	bls.n	8003d4e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e12a      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d4e:	4b8b      	ldr	r3, [pc, #556]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d0ed      	beq.n	8003d38 <HAL_RCC_OscConfig+0x53c>
 8003d5c:	e015      	b.n	8003d8a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d5e:	f7fe fd89 	bl	8002874 <HAL_GetTick>
 8003d62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d64:	e00a      	b.n	8003d7c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d66:	f7fe fd85 	bl	8002874 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d901      	bls.n	8003d7c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003d78:	2303      	movs	r3, #3
 8003d7a:	e113      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d7c:	4b7f      	ldr	r3, [pc, #508]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1ed      	bne.n	8003d66 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d8a:	7ffb      	ldrb	r3, [r7, #31]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d105      	bne.n	8003d9c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d90:	4b7a      	ldr	r3, [pc, #488]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d94:	4a79      	ldr	r2, [pc, #484]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003d96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d9a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	f000 80fe 	beq.w	8003fa2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	f040 80d0 	bne.w	8003f50 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003db0:	4b72      	ldr	r3, [pc, #456]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	f003 0203 	and.w	r2, r3, #3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d130      	bne.n	8003e26 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d127      	bne.n	8003e26 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003de0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d11f      	bne.n	8003e26 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003df0:	2a07      	cmp	r2, #7
 8003df2:	bf14      	ite	ne
 8003df4:	2201      	movne	r2, #1
 8003df6:	2200      	moveq	r2, #0
 8003df8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d113      	bne.n	8003e26 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e08:	085b      	lsrs	r3, r3, #1
 8003e0a:	3b01      	subs	r3, #1
 8003e0c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d109      	bne.n	8003e26 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1c:	085b      	lsrs	r3, r3, #1
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d06e      	beq.n	8003f04 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	2b0c      	cmp	r3, #12
 8003e2a:	d069      	beq.n	8003f00 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003e2c:	4b53      	ldr	r3, [pc, #332]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d105      	bne.n	8003e44 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003e38:	4b50      	ldr	r3, [pc, #320]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d001      	beq.n	8003e48 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e0ad      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003e48:	4b4c      	ldr	r3, [pc, #304]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a4b      	ldr	r2, [pc, #300]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003e4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e52:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e54:	f7fe fd0e 	bl	8002874 <HAL_GetTick>
 8003e58:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e5a:	e008      	b.n	8003e6e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e5c:	f7fe fd0a 	bl	8002874 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e09a      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e6e:	4b43      	ldr	r3, [pc, #268]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1f0      	bne.n	8003e5c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e7a:	4b40      	ldr	r3, [pc, #256]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003e7c:	68da      	ldr	r2, [r3, #12]
 8003e7e:	4b40      	ldr	r3, [pc, #256]	@ (8003f80 <HAL_RCC_OscConfig+0x784>)
 8003e80:	4013      	ands	r3, r2
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003e8a:	3a01      	subs	r2, #1
 8003e8c:	0112      	lsls	r2, r2, #4
 8003e8e:	4311      	orrs	r1, r2
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003e94:	0212      	lsls	r2, r2, #8
 8003e96:	4311      	orrs	r1, r2
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003e9c:	0852      	lsrs	r2, r2, #1
 8003e9e:	3a01      	subs	r2, #1
 8003ea0:	0552      	lsls	r2, r2, #21
 8003ea2:	4311      	orrs	r1, r2
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003ea8:	0852      	lsrs	r2, r2, #1
 8003eaa:	3a01      	subs	r2, #1
 8003eac:	0652      	lsls	r2, r2, #25
 8003eae:	4311      	orrs	r1, r2
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003eb4:	0912      	lsrs	r2, r2, #4
 8003eb6:	0452      	lsls	r2, r2, #17
 8003eb8:	430a      	orrs	r2, r1
 8003eba:	4930      	ldr	r1, [pc, #192]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003ec0:	4b2e      	ldr	r3, [pc, #184]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a2d      	ldr	r2, [pc, #180]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003ec6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003eca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ecc:	4b2b      	ldr	r3, [pc, #172]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	4a2a      	ldr	r2, [pc, #168]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003ed2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ed6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ed8:	f7fe fccc 	bl	8002874 <HAL_GetTick>
 8003edc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ede:	e008      	b.n	8003ef2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ee0:	f7fe fcc8 	bl	8002874 <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d901      	bls.n	8003ef2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e058      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ef2:	4b22      	ldr	r3, [pc, #136]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d0f0      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003efe:	e050      	b.n	8003fa2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e04f      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f04:	4b1d      	ldr	r3, [pc, #116]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d148      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003f10:	4b1a      	ldr	r3, [pc, #104]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a19      	ldr	r2, [pc, #100]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003f16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f1a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f1c:	4b17      	ldr	r3, [pc, #92]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	4a16      	ldr	r2, [pc, #88]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003f22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f26:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003f28:	f7fe fca4 	bl	8002874 <HAL_GetTick>
 8003f2c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f2e:	e008      	b.n	8003f42 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f30:	f7fe fca0 	bl	8002874 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d901      	bls.n	8003f42 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e030      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f42:	4b0e      	ldr	r3, [pc, #56]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d0f0      	beq.n	8003f30 <HAL_RCC_OscConfig+0x734>
 8003f4e:	e028      	b.n	8003fa2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	2b0c      	cmp	r3, #12
 8003f54:	d023      	beq.n	8003f9e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f56:	4b09      	ldr	r3, [pc, #36]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a08      	ldr	r2, [pc, #32]	@ (8003f7c <HAL_RCC_OscConfig+0x780>)
 8003f5c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f62:	f7fe fc87 	bl	8002874 <HAL_GetTick>
 8003f66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f68:	e00c      	b.n	8003f84 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f6a:	f7fe fc83 	bl	8002874 <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d905      	bls.n	8003f84 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e013      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
 8003f7c:	40021000 	.word	0x40021000
 8003f80:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f84:	4b09      	ldr	r3, [pc, #36]	@ (8003fac <HAL_RCC_OscConfig+0x7b0>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d1ec      	bne.n	8003f6a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003f90:	4b06      	ldr	r3, [pc, #24]	@ (8003fac <HAL_RCC_OscConfig+0x7b0>)
 8003f92:	68da      	ldr	r2, [r3, #12]
 8003f94:	4905      	ldr	r1, [pc, #20]	@ (8003fac <HAL_RCC_OscConfig+0x7b0>)
 8003f96:	4b06      	ldr	r3, [pc, #24]	@ (8003fb0 <HAL_RCC_OscConfig+0x7b4>)
 8003f98:	4013      	ands	r3, r2
 8003f9a:	60cb      	str	r3, [r1, #12]
 8003f9c:	e001      	b.n	8003fa2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e000      	b.n	8003fa4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003fa2:	2300      	movs	r3, #0
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3720      	adds	r7, #32
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	40021000 	.word	0x40021000
 8003fb0:	feeefffc 	.word	0xfeeefffc

08003fb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d101      	bne.n	8003fc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e0e7      	b.n	8004198 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fc8:	4b75      	ldr	r3, [pc, #468]	@ (80041a0 <HAL_RCC_ClockConfig+0x1ec>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0307 	and.w	r3, r3, #7
 8003fd0:	683a      	ldr	r2, [r7, #0]
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d910      	bls.n	8003ff8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fd6:	4b72      	ldr	r3, [pc, #456]	@ (80041a0 <HAL_RCC_ClockConfig+0x1ec>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f023 0207 	bic.w	r2, r3, #7
 8003fde:	4970      	ldr	r1, [pc, #448]	@ (80041a0 <HAL_RCC_ClockConfig+0x1ec>)
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fe6:	4b6e      	ldr	r3, [pc, #440]	@ (80041a0 <HAL_RCC_ClockConfig+0x1ec>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0307 	and.w	r3, r3, #7
 8003fee:	683a      	ldr	r2, [r7, #0]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d001      	beq.n	8003ff8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e0cf      	b.n	8004198 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0302 	and.w	r3, r3, #2
 8004000:	2b00      	cmp	r3, #0
 8004002:	d010      	beq.n	8004026 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689a      	ldr	r2, [r3, #8]
 8004008:	4b66      	ldr	r3, [pc, #408]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004010:	429a      	cmp	r2, r3
 8004012:	d908      	bls.n	8004026 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004014:	4b63      	ldr	r3, [pc, #396]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	4960      	ldr	r1, [pc, #384]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004022:	4313      	orrs	r3, r2
 8004024:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d04c      	beq.n	80040cc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	2b03      	cmp	r3, #3
 8004038:	d107      	bne.n	800404a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800403a:	4b5a      	ldr	r3, [pc, #360]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d121      	bne.n	800408a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e0a6      	b.n	8004198 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	2b02      	cmp	r3, #2
 8004050:	d107      	bne.n	8004062 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004052:	4b54      	ldr	r3, [pc, #336]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d115      	bne.n	800408a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e09a      	b.n	8004198 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d107      	bne.n	800407a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800406a:	4b4e      	ldr	r3, [pc, #312]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0302 	and.w	r3, r3, #2
 8004072:	2b00      	cmp	r3, #0
 8004074:	d109      	bne.n	800408a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e08e      	b.n	8004198 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800407a:	4b4a      	ldr	r3, [pc, #296]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e086      	b.n	8004198 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800408a:	4b46      	ldr	r3, [pc, #280]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f023 0203 	bic.w	r2, r3, #3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	4943      	ldr	r1, [pc, #268]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004098:	4313      	orrs	r3, r2
 800409a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800409c:	f7fe fbea 	bl	8002874 <HAL_GetTick>
 80040a0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040a2:	e00a      	b.n	80040ba <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040a4:	f7fe fbe6 	bl	8002874 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d901      	bls.n	80040ba <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e06e      	b.n	8004198 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ba:	4b3a      	ldr	r3, [pc, #232]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f003 020c 	and.w	r2, r3, #12
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d1eb      	bne.n	80040a4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0302 	and.w	r3, r3, #2
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d010      	beq.n	80040fa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	689a      	ldr	r2, [r3, #8]
 80040dc:	4b31      	ldr	r3, [pc, #196]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d208      	bcs.n	80040fa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040e8:	4b2e      	ldr	r3, [pc, #184]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	492b      	ldr	r1, [pc, #172]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 80040f6:	4313      	orrs	r3, r2
 80040f8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040fa:	4b29      	ldr	r3, [pc, #164]	@ (80041a0 <HAL_RCC_ClockConfig+0x1ec>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0307 	and.w	r3, r3, #7
 8004102:	683a      	ldr	r2, [r7, #0]
 8004104:	429a      	cmp	r2, r3
 8004106:	d210      	bcs.n	800412a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004108:	4b25      	ldr	r3, [pc, #148]	@ (80041a0 <HAL_RCC_ClockConfig+0x1ec>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f023 0207 	bic.w	r2, r3, #7
 8004110:	4923      	ldr	r1, [pc, #140]	@ (80041a0 <HAL_RCC_ClockConfig+0x1ec>)
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	4313      	orrs	r3, r2
 8004116:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004118:	4b21      	ldr	r3, [pc, #132]	@ (80041a0 <HAL_RCC_ClockConfig+0x1ec>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f003 0307 	and.w	r3, r3, #7
 8004120:	683a      	ldr	r2, [r7, #0]
 8004122:	429a      	cmp	r2, r3
 8004124:	d001      	beq.n	800412a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e036      	b.n	8004198 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0304 	and.w	r3, r3, #4
 8004132:	2b00      	cmp	r3, #0
 8004134:	d008      	beq.n	8004148 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004136:	4b1b      	ldr	r3, [pc, #108]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	4918      	ldr	r1, [pc, #96]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004144:	4313      	orrs	r3, r2
 8004146:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0308 	and.w	r3, r3, #8
 8004150:	2b00      	cmp	r3, #0
 8004152:	d009      	beq.n	8004168 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004154:	4b13      	ldr	r3, [pc, #76]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	00db      	lsls	r3, r3, #3
 8004162:	4910      	ldr	r1, [pc, #64]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004164:	4313      	orrs	r3, r2
 8004166:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004168:	f000 f824 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 800416c:	4602      	mov	r2, r0
 800416e:	4b0d      	ldr	r3, [pc, #52]	@ (80041a4 <HAL_RCC_ClockConfig+0x1f0>)
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	091b      	lsrs	r3, r3, #4
 8004174:	f003 030f 	and.w	r3, r3, #15
 8004178:	490b      	ldr	r1, [pc, #44]	@ (80041a8 <HAL_RCC_ClockConfig+0x1f4>)
 800417a:	5ccb      	ldrb	r3, [r1, r3]
 800417c:	f003 031f 	and.w	r3, r3, #31
 8004180:	fa22 f303 	lsr.w	r3, r2, r3
 8004184:	4a09      	ldr	r2, [pc, #36]	@ (80041ac <HAL_RCC_ClockConfig+0x1f8>)
 8004186:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004188:	4b09      	ldr	r3, [pc, #36]	@ (80041b0 <HAL_RCC_ClockConfig+0x1fc>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4618      	mov	r0, r3
 800418e:	f7fe fb21 	bl	80027d4 <HAL_InitTick>
 8004192:	4603      	mov	r3, r0
 8004194:	72fb      	strb	r3, [r7, #11]

  return status;
 8004196:	7afb      	ldrb	r3, [r7, #11]
}
 8004198:	4618      	mov	r0, r3
 800419a:	3710      	adds	r7, #16
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	40022000 	.word	0x40022000
 80041a4:	40021000 	.word	0x40021000
 80041a8:	0800a7c4 	.word	0x0800a7c4
 80041ac:	20000074 	.word	0x20000074
 80041b0:	20000078 	.word	0x20000078

080041b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b089      	sub	sp, #36	@ 0x24
 80041b8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80041ba:	2300      	movs	r3, #0
 80041bc:	61fb      	str	r3, [r7, #28]
 80041be:	2300      	movs	r3, #0
 80041c0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041c2:	4b3e      	ldr	r3, [pc, #248]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	f003 030c 	and.w	r3, r3, #12
 80041ca:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041cc:	4b3b      	ldr	r3, [pc, #236]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	f003 0303 	and.w	r3, r3, #3
 80041d4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d005      	beq.n	80041e8 <HAL_RCC_GetSysClockFreq+0x34>
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	2b0c      	cmp	r3, #12
 80041e0:	d121      	bne.n	8004226 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d11e      	bne.n	8004226 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80041e8:	4b34      	ldr	r3, [pc, #208]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0308 	and.w	r3, r3, #8
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d107      	bne.n	8004204 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80041f4:	4b31      	ldr	r3, [pc, #196]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 80041f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041fa:	0a1b      	lsrs	r3, r3, #8
 80041fc:	f003 030f 	and.w	r3, r3, #15
 8004200:	61fb      	str	r3, [r7, #28]
 8004202:	e005      	b.n	8004210 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004204:	4b2d      	ldr	r3, [pc, #180]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	091b      	lsrs	r3, r3, #4
 800420a:	f003 030f 	and.w	r3, r3, #15
 800420e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004210:	4a2b      	ldr	r2, [pc, #172]	@ (80042c0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004218:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d10d      	bne.n	800423c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004224:	e00a      	b.n	800423c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	2b04      	cmp	r3, #4
 800422a:	d102      	bne.n	8004232 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800422c:	4b25      	ldr	r3, [pc, #148]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800422e:	61bb      	str	r3, [r7, #24]
 8004230:	e004      	b.n	800423c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	2b08      	cmp	r3, #8
 8004236:	d101      	bne.n	800423c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004238:	4b23      	ldr	r3, [pc, #140]	@ (80042c8 <HAL_RCC_GetSysClockFreq+0x114>)
 800423a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	2b0c      	cmp	r3, #12
 8004240:	d134      	bne.n	80042ac <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004242:	4b1e      	ldr	r3, [pc, #120]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	f003 0303 	and.w	r3, r3, #3
 800424a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	2b02      	cmp	r3, #2
 8004250:	d003      	beq.n	800425a <HAL_RCC_GetSysClockFreq+0xa6>
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	2b03      	cmp	r3, #3
 8004256:	d003      	beq.n	8004260 <HAL_RCC_GetSysClockFreq+0xac>
 8004258:	e005      	b.n	8004266 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800425a:	4b1a      	ldr	r3, [pc, #104]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800425c:	617b      	str	r3, [r7, #20]
      break;
 800425e:	e005      	b.n	800426c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004260:	4b19      	ldr	r3, [pc, #100]	@ (80042c8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004262:	617b      	str	r3, [r7, #20]
      break;
 8004264:	e002      	b.n	800426c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	617b      	str	r3, [r7, #20]
      break;
 800426a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800426c:	4b13      	ldr	r3, [pc, #76]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	091b      	lsrs	r3, r3, #4
 8004272:	f003 0307 	and.w	r3, r3, #7
 8004276:	3301      	adds	r3, #1
 8004278:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800427a:	4b10      	ldr	r3, [pc, #64]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	0a1b      	lsrs	r3, r3, #8
 8004280:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004284:	697a      	ldr	r2, [r7, #20]
 8004286:	fb03 f202 	mul.w	r2, r3, r2
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004290:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004292:	4b0a      	ldr	r3, [pc, #40]	@ (80042bc <HAL_RCC_GetSysClockFreq+0x108>)
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	0e5b      	lsrs	r3, r3, #25
 8004298:	f003 0303 	and.w	r3, r3, #3
 800429c:	3301      	adds	r3, #1
 800429e:	005b      	lsls	r3, r3, #1
 80042a0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80042aa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80042ac:	69bb      	ldr	r3, [r7, #24]
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3724      	adds	r7, #36	@ 0x24
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr
 80042ba:	bf00      	nop
 80042bc:	40021000 	.word	0x40021000
 80042c0:	0800a7dc 	.word	0x0800a7dc
 80042c4:	00f42400 	.word	0x00f42400
 80042c8:	007a1200 	.word	0x007a1200

080042cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042cc:	b480      	push	{r7}
 80042ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042d0:	4b03      	ldr	r3, [pc, #12]	@ (80042e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80042d2:	681b      	ldr	r3, [r3, #0]
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	20000074 	.word	0x20000074

080042e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80042e8:	f7ff fff0 	bl	80042cc <HAL_RCC_GetHCLKFreq>
 80042ec:	4602      	mov	r2, r0
 80042ee:	4b06      	ldr	r3, [pc, #24]	@ (8004308 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	0a1b      	lsrs	r3, r3, #8
 80042f4:	f003 0307 	and.w	r3, r3, #7
 80042f8:	4904      	ldr	r1, [pc, #16]	@ (800430c <HAL_RCC_GetPCLK1Freq+0x28>)
 80042fa:	5ccb      	ldrb	r3, [r1, r3]
 80042fc:	f003 031f 	and.w	r3, r3, #31
 8004300:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004304:	4618      	mov	r0, r3
 8004306:	bd80      	pop	{r7, pc}
 8004308:	40021000 	.word	0x40021000
 800430c:	0800a7d4 	.word	0x0800a7d4

08004310 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004314:	f7ff ffda 	bl	80042cc <HAL_RCC_GetHCLKFreq>
 8004318:	4602      	mov	r2, r0
 800431a:	4b06      	ldr	r3, [pc, #24]	@ (8004334 <HAL_RCC_GetPCLK2Freq+0x24>)
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	0adb      	lsrs	r3, r3, #11
 8004320:	f003 0307 	and.w	r3, r3, #7
 8004324:	4904      	ldr	r1, [pc, #16]	@ (8004338 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004326:	5ccb      	ldrb	r3, [r1, r3]
 8004328:	f003 031f 	and.w	r3, r3, #31
 800432c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004330:	4618      	mov	r0, r3
 8004332:	bd80      	pop	{r7, pc}
 8004334:	40021000 	.word	0x40021000
 8004338:	0800a7d4 	.word	0x0800a7d4

0800433c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b086      	sub	sp, #24
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004344:	2300      	movs	r3, #0
 8004346:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004348:	4b2a      	ldr	r3, [pc, #168]	@ (80043f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800434a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800434c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d003      	beq.n	800435c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004354:	f7ff f9ee 	bl	8003734 <HAL_PWREx_GetVoltageRange>
 8004358:	6178      	str	r0, [r7, #20]
 800435a:	e014      	b.n	8004386 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800435c:	4b25      	ldr	r3, [pc, #148]	@ (80043f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800435e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004360:	4a24      	ldr	r2, [pc, #144]	@ (80043f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004362:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004366:	6593      	str	r3, [r2, #88]	@ 0x58
 8004368:	4b22      	ldr	r3, [pc, #136]	@ (80043f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800436a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800436c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004370:	60fb      	str	r3, [r7, #12]
 8004372:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004374:	f7ff f9de 	bl	8003734 <HAL_PWREx_GetVoltageRange>
 8004378:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800437a:	4b1e      	ldr	r3, [pc, #120]	@ (80043f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800437c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800437e:	4a1d      	ldr	r2, [pc, #116]	@ (80043f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004380:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004384:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800438c:	d10b      	bne.n	80043a6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2b80      	cmp	r3, #128	@ 0x80
 8004392:	d919      	bls.n	80043c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2ba0      	cmp	r3, #160	@ 0xa0
 8004398:	d902      	bls.n	80043a0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800439a:	2302      	movs	r3, #2
 800439c:	613b      	str	r3, [r7, #16]
 800439e:	e013      	b.n	80043c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80043a0:	2301      	movs	r3, #1
 80043a2:	613b      	str	r3, [r7, #16]
 80043a4:	e010      	b.n	80043c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2b80      	cmp	r3, #128	@ 0x80
 80043aa:	d902      	bls.n	80043b2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80043ac:	2303      	movs	r3, #3
 80043ae:	613b      	str	r3, [r7, #16]
 80043b0:	e00a      	b.n	80043c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2b80      	cmp	r3, #128	@ 0x80
 80043b6:	d102      	bne.n	80043be <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80043b8:	2302      	movs	r3, #2
 80043ba:	613b      	str	r3, [r7, #16]
 80043bc:	e004      	b.n	80043c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2b70      	cmp	r3, #112	@ 0x70
 80043c2:	d101      	bne.n	80043c8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80043c4:	2301      	movs	r3, #1
 80043c6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80043c8:	4b0b      	ldr	r3, [pc, #44]	@ (80043f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f023 0207 	bic.w	r2, r3, #7
 80043d0:	4909      	ldr	r1, [pc, #36]	@ (80043f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80043d8:	4b07      	ldr	r3, [pc, #28]	@ (80043f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0307 	and.w	r3, r3, #7
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d001      	beq.n	80043ea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e000      	b.n	80043ec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80043ea:	2300      	movs	r3, #0
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3718      	adds	r7, #24
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	40021000 	.word	0x40021000
 80043f8:	40022000 	.word	0x40022000

080043fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b086      	sub	sp, #24
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004404:	2300      	movs	r3, #0
 8004406:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004408:	2300      	movs	r3, #0
 800440a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004414:	2b00      	cmp	r3, #0
 8004416:	d041      	beq.n	800449c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800441c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004420:	d02a      	beq.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004422:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004426:	d824      	bhi.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004428:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800442c:	d008      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800442e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004432:	d81e      	bhi.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004434:	2b00      	cmp	r3, #0
 8004436:	d00a      	beq.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004438:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800443c:	d010      	beq.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800443e:	e018      	b.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004440:	4b86      	ldr	r3, [pc, #536]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	4a85      	ldr	r2, [pc, #532]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004446:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800444a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800444c:	e015      	b.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	3304      	adds	r3, #4
 8004452:	2100      	movs	r1, #0
 8004454:	4618      	mov	r0, r3
 8004456:	f000 fabb 	bl	80049d0 <RCCEx_PLLSAI1_Config>
 800445a:	4603      	mov	r3, r0
 800445c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800445e:	e00c      	b.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	3320      	adds	r3, #32
 8004464:	2100      	movs	r1, #0
 8004466:	4618      	mov	r0, r3
 8004468:	f000 fba6 	bl	8004bb8 <RCCEx_PLLSAI2_Config>
 800446c:	4603      	mov	r3, r0
 800446e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004470:	e003      	b.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	74fb      	strb	r3, [r7, #19]
      break;
 8004476:	e000      	b.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004478:	bf00      	nop
    }

    if(ret == HAL_OK)
 800447a:	7cfb      	ldrb	r3, [r7, #19]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d10b      	bne.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004480:	4b76      	ldr	r3, [pc, #472]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004486:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800448e:	4973      	ldr	r1, [pc, #460]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004490:	4313      	orrs	r3, r2
 8004492:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004496:	e001      	b.n	800449c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004498:	7cfb      	ldrb	r3, [r7, #19]
 800449a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d041      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80044ac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80044b0:	d02a      	beq.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80044b2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80044b6:	d824      	bhi.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80044b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044bc:	d008      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80044be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044c2:	d81e      	bhi.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d00a      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80044c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80044cc:	d010      	beq.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80044ce:	e018      	b.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80044d0:	4b62      	ldr	r3, [pc, #392]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	4a61      	ldr	r2, [pc, #388]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044da:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80044dc:	e015      	b.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	3304      	adds	r3, #4
 80044e2:	2100      	movs	r1, #0
 80044e4:	4618      	mov	r0, r3
 80044e6:	f000 fa73 	bl	80049d0 <RCCEx_PLLSAI1_Config>
 80044ea:	4603      	mov	r3, r0
 80044ec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80044ee:	e00c      	b.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	3320      	adds	r3, #32
 80044f4:	2100      	movs	r1, #0
 80044f6:	4618      	mov	r0, r3
 80044f8:	f000 fb5e 	bl	8004bb8 <RCCEx_PLLSAI2_Config>
 80044fc:	4603      	mov	r3, r0
 80044fe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004500:	e003      	b.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	74fb      	strb	r3, [r7, #19]
      break;
 8004506:	e000      	b.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004508:	bf00      	nop
    }

    if(ret == HAL_OK)
 800450a:	7cfb      	ldrb	r3, [r7, #19]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d10b      	bne.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004510:	4b52      	ldr	r3, [pc, #328]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004516:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800451e:	494f      	ldr	r1, [pc, #316]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004520:	4313      	orrs	r3, r2
 8004522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004526:	e001      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004528:	7cfb      	ldrb	r3, [r7, #19]
 800452a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004534:	2b00      	cmp	r3, #0
 8004536:	f000 80a0 	beq.w	800467a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800453a:	2300      	movs	r3, #0
 800453c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800453e:	4b47      	ldr	r3, [pc, #284]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004546:	2b00      	cmp	r3, #0
 8004548:	d101      	bne.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800454a:	2301      	movs	r3, #1
 800454c:	e000      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800454e:	2300      	movs	r3, #0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00d      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004554:	4b41      	ldr	r3, [pc, #260]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004556:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004558:	4a40      	ldr	r2, [pc, #256]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800455a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800455e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004560:	4b3e      	ldr	r3, [pc, #248]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004564:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004568:	60bb      	str	r3, [r7, #8]
 800456a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800456c:	2301      	movs	r3, #1
 800456e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004570:	4b3b      	ldr	r3, [pc, #236]	@ (8004660 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a3a      	ldr	r2, [pc, #232]	@ (8004660 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004576:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800457a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800457c:	f7fe f97a 	bl	8002874 <HAL_GetTick>
 8004580:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004582:	e009      	b.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004584:	f7fe f976 	bl	8002874 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b02      	cmp	r3, #2
 8004590:	d902      	bls.n	8004598 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	74fb      	strb	r3, [r7, #19]
        break;
 8004596:	e005      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004598:	4b31      	ldr	r3, [pc, #196]	@ (8004660 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d0ef      	beq.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80045a4:	7cfb      	ldrb	r3, [r7, #19]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d15c      	bne.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80045aa:	4b2c      	ldr	r3, [pc, #176]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045b4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d01f      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x200>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045c2:	697a      	ldr	r2, [r7, #20]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d019      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80045c8:	4b24      	ldr	r3, [pc, #144]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045d2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80045d4:	4b21      	ldr	r3, [pc, #132]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045da:	4a20      	ldr	r2, [pc, #128]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045e4:	4b1d      	ldr	r3, [pc, #116]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045ea:	4a1c      	ldr	r2, [pc, #112]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80045f4:	4a19      	ldr	r2, [pc, #100]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	2b00      	cmp	r3, #0
 8004604:	d016      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004606:	f7fe f935 	bl	8002874 <HAL_GetTick>
 800460a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800460c:	e00b      	b.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800460e:	f7fe f931 	bl	8002874 <HAL_GetTick>
 8004612:	4602      	mov	r2, r0
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	f241 3288 	movw	r2, #5000	@ 0x1388
 800461c:	4293      	cmp	r3, r2
 800461e:	d902      	bls.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004620:	2303      	movs	r3, #3
 8004622:	74fb      	strb	r3, [r7, #19]
            break;
 8004624:	e006      	b.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004626:	4b0d      	ldr	r3, [pc, #52]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004628:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800462c:	f003 0302 	and.w	r3, r3, #2
 8004630:	2b00      	cmp	r3, #0
 8004632:	d0ec      	beq.n	800460e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004634:	7cfb      	ldrb	r3, [r7, #19]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d10c      	bne.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800463a:	4b08      	ldr	r3, [pc, #32]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800463c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004640:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800464a:	4904      	ldr	r1, [pc, #16]	@ (800465c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800464c:	4313      	orrs	r3, r2
 800464e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004652:	e009      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004654:	7cfb      	ldrb	r3, [r7, #19]
 8004656:	74bb      	strb	r3, [r7, #18]
 8004658:	e006      	b.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800465a:	bf00      	nop
 800465c:	40021000 	.word	0x40021000
 8004660:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004664:	7cfb      	ldrb	r3, [r7, #19]
 8004666:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004668:	7c7b      	ldrb	r3, [r7, #17]
 800466a:	2b01      	cmp	r3, #1
 800466c:	d105      	bne.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800466e:	4b9e      	ldr	r3, [pc, #632]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004672:	4a9d      	ldr	r2, [pc, #628]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004674:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004678:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0301 	and.w	r3, r3, #1
 8004682:	2b00      	cmp	r3, #0
 8004684:	d00a      	beq.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004686:	4b98      	ldr	r3, [pc, #608]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004688:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800468c:	f023 0203 	bic.w	r2, r3, #3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004694:	4994      	ldr	r1, [pc, #592]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004696:	4313      	orrs	r3, r2
 8004698:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0302 	and.w	r3, r3, #2
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d00a      	beq.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80046a8:	4b8f      	ldr	r3, [pc, #572]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ae:	f023 020c 	bic.w	r2, r3, #12
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046b6:	498c      	ldr	r1, [pc, #560]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 0304 	and.w	r3, r3, #4
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d00a      	beq.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80046ca:	4b87      	ldr	r3, [pc, #540]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d8:	4983      	ldr	r1, [pc, #524]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046da:	4313      	orrs	r3, r2
 80046dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0308 	and.w	r3, r3, #8
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00a      	beq.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80046ec:	4b7e      	ldr	r3, [pc, #504]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046fa:	497b      	ldr	r1, [pc, #492]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046fc:	4313      	orrs	r3, r2
 80046fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f003 0310 	and.w	r3, r3, #16
 800470a:	2b00      	cmp	r3, #0
 800470c:	d00a      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800470e:	4b76      	ldr	r3, [pc, #472]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004710:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004714:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800471c:	4972      	ldr	r1, [pc, #456]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800471e:	4313      	orrs	r3, r2
 8004720:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0320 	and.w	r3, r3, #32
 800472c:	2b00      	cmp	r3, #0
 800472e:	d00a      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004730:	4b6d      	ldr	r3, [pc, #436]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004736:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800473e:	496a      	ldr	r1, [pc, #424]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004740:	4313      	orrs	r3, r2
 8004742:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800474e:	2b00      	cmp	r3, #0
 8004750:	d00a      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004752:	4b65      	ldr	r3, [pc, #404]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004754:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004758:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004760:	4961      	ldr	r1, [pc, #388]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004762:	4313      	orrs	r3, r2
 8004764:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004770:	2b00      	cmp	r3, #0
 8004772:	d00a      	beq.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004774:	4b5c      	ldr	r3, [pc, #368]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800477a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004782:	4959      	ldr	r1, [pc, #356]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004784:	4313      	orrs	r3, r2
 8004786:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004792:	2b00      	cmp	r3, #0
 8004794:	d00a      	beq.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004796:	4b54      	ldr	r3, [pc, #336]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004798:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800479c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047a4:	4950      	ldr	r1, [pc, #320]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047a6:	4313      	orrs	r3, r2
 80047a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d00a      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80047b8:	4b4b      	ldr	r3, [pc, #300]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047be:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047c6:	4948      	ldr	r1, [pc, #288]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00a      	beq.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80047da:	4b43      	ldr	r3, [pc, #268]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047e8:	493f      	ldr	r1, [pc, #252]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d028      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80047fc:	4b3a      	ldr	r3, [pc, #232]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004802:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800480a:	4937      	ldr	r1, [pc, #220]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800480c:	4313      	orrs	r3, r2
 800480e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004816:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800481a:	d106      	bne.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800481c:	4b32      	ldr	r3, [pc, #200]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	4a31      	ldr	r2, [pc, #196]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004822:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004826:	60d3      	str	r3, [r2, #12]
 8004828:	e011      	b.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800482e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004832:	d10c      	bne.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	3304      	adds	r3, #4
 8004838:	2101      	movs	r1, #1
 800483a:	4618      	mov	r0, r3
 800483c:	f000 f8c8 	bl	80049d0 <RCCEx_PLLSAI1_Config>
 8004840:	4603      	mov	r3, r0
 8004842:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004844:	7cfb      	ldrb	r3, [r7, #19]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d001      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800484a:	7cfb      	ldrb	r3, [r7, #19]
 800484c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d028      	beq.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800485a:	4b23      	ldr	r3, [pc, #140]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800485c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004860:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004868:	491f      	ldr	r1, [pc, #124]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800486a:	4313      	orrs	r3, r2
 800486c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004874:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004878:	d106      	bne.n	8004888 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800487a:	4b1b      	ldr	r3, [pc, #108]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	4a1a      	ldr	r2, [pc, #104]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004880:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004884:	60d3      	str	r3, [r2, #12]
 8004886:	e011      	b.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800488c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004890:	d10c      	bne.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	3304      	adds	r3, #4
 8004896:	2101      	movs	r1, #1
 8004898:	4618      	mov	r0, r3
 800489a:	f000 f899 	bl	80049d0 <RCCEx_PLLSAI1_Config>
 800489e:	4603      	mov	r3, r0
 80048a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80048a2:	7cfb      	ldrb	r3, [r7, #19]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d001      	beq.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80048a8:	7cfb      	ldrb	r3, [r7, #19]
 80048aa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d02b      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80048b8:	4b0b      	ldr	r3, [pc, #44]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048c6:	4908      	ldr	r1, [pc, #32]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048c8:	4313      	orrs	r3, r2
 80048ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048d6:	d109      	bne.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048d8:	4b03      	ldr	r3, [pc, #12]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	4a02      	ldr	r2, [pc, #8]	@ (80048e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048e2:	60d3      	str	r3, [r2, #12]
 80048e4:	e014      	b.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80048e6:	bf00      	nop
 80048e8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048f4:	d10c      	bne.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	3304      	adds	r3, #4
 80048fa:	2101      	movs	r1, #1
 80048fc:	4618      	mov	r0, r3
 80048fe:	f000 f867 	bl	80049d0 <RCCEx_PLLSAI1_Config>
 8004902:	4603      	mov	r3, r0
 8004904:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004906:	7cfb      	ldrb	r3, [r7, #19]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d001      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800490c:	7cfb      	ldrb	r3, [r7, #19]
 800490e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d02f      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800491c:	4b2b      	ldr	r3, [pc, #172]	@ (80049cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800491e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004922:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800492a:	4928      	ldr	r1, [pc, #160]	@ (80049cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800492c:	4313      	orrs	r3, r2
 800492e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004936:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800493a:	d10d      	bne.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	3304      	adds	r3, #4
 8004940:	2102      	movs	r1, #2
 8004942:	4618      	mov	r0, r3
 8004944:	f000 f844 	bl	80049d0 <RCCEx_PLLSAI1_Config>
 8004948:	4603      	mov	r3, r0
 800494a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800494c:	7cfb      	ldrb	r3, [r7, #19]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d014      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004952:	7cfb      	ldrb	r3, [r7, #19]
 8004954:	74bb      	strb	r3, [r7, #18]
 8004956:	e011      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800495c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004960:	d10c      	bne.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	3320      	adds	r3, #32
 8004966:	2102      	movs	r1, #2
 8004968:	4618      	mov	r0, r3
 800496a:	f000 f925 	bl	8004bb8 <RCCEx_PLLSAI2_Config>
 800496e:	4603      	mov	r3, r0
 8004970:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004972:	7cfb      	ldrb	r3, [r7, #19]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d001      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004978:	7cfb      	ldrb	r3, [r7, #19]
 800497a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00a      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004988:	4b10      	ldr	r3, [pc, #64]	@ (80049cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800498a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800498e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004996:	490d      	ldr	r1, [pc, #52]	@ (80049cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004998:	4313      	orrs	r3, r2
 800499a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00b      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80049aa:	4b08      	ldr	r3, [pc, #32]	@ (80049cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049ba:	4904      	ldr	r1, [pc, #16]	@ (80049cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80049c2:	7cbb      	ldrb	r3, [r7, #18]
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3718      	adds	r7, #24
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	40021000 	.word	0x40021000

080049d0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049da:	2300      	movs	r3, #0
 80049dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80049de:	4b75      	ldr	r3, [pc, #468]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	f003 0303 	and.w	r3, r3, #3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d018      	beq.n	8004a1c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80049ea:	4b72      	ldr	r3, [pc, #456]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	f003 0203 	and.w	r2, r3, #3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d10d      	bne.n	8004a16 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
       ||
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d009      	beq.n	8004a16 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004a02:	4b6c      	ldr	r3, [pc, #432]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	091b      	lsrs	r3, r3, #4
 8004a08:	f003 0307 	and.w	r3, r3, #7
 8004a0c:	1c5a      	adds	r2, r3, #1
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	685b      	ldr	r3, [r3, #4]
       ||
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d047      	beq.n	8004aa6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	73fb      	strb	r3, [r7, #15]
 8004a1a:	e044      	b.n	8004aa6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	2b03      	cmp	r3, #3
 8004a22:	d018      	beq.n	8004a56 <RCCEx_PLLSAI1_Config+0x86>
 8004a24:	2b03      	cmp	r3, #3
 8004a26:	d825      	bhi.n	8004a74 <RCCEx_PLLSAI1_Config+0xa4>
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d002      	beq.n	8004a32 <RCCEx_PLLSAI1_Config+0x62>
 8004a2c:	2b02      	cmp	r3, #2
 8004a2e:	d009      	beq.n	8004a44 <RCCEx_PLLSAI1_Config+0x74>
 8004a30:	e020      	b.n	8004a74 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a32:	4b60      	ldr	r3, [pc, #384]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0302 	and.w	r3, r3, #2
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d11d      	bne.n	8004a7a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a42:	e01a      	b.n	8004a7a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a44:	4b5b      	ldr	r3, [pc, #364]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d116      	bne.n	8004a7e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a54:	e013      	b.n	8004a7e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a56:	4b57      	ldr	r3, [pc, #348]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d10f      	bne.n	8004a82 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a62:	4b54      	ldr	r3, [pc, #336]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d109      	bne.n	8004a82 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a72:	e006      	b.n	8004a82 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	73fb      	strb	r3, [r7, #15]
      break;
 8004a78:	e004      	b.n	8004a84 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a7a:	bf00      	nop
 8004a7c:	e002      	b.n	8004a84 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a7e:	bf00      	nop
 8004a80:	e000      	b.n	8004a84 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a82:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a84:	7bfb      	ldrb	r3, [r7, #15]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d10d      	bne.n	8004aa6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004a8a:	4b4a      	ldr	r3, [pc, #296]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a8c:	68db      	ldr	r3, [r3, #12]
 8004a8e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6819      	ldr	r1, [r3, #0]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	3b01      	subs	r3, #1
 8004a9c:	011b      	lsls	r3, r3, #4
 8004a9e:	430b      	orrs	r3, r1
 8004aa0:	4944      	ldr	r1, [pc, #272]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004aa6:	7bfb      	ldrb	r3, [r7, #15]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d17d      	bne.n	8004ba8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004aac:	4b41      	ldr	r3, [pc, #260]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a40      	ldr	r2, [pc, #256]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ab2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004ab6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ab8:	f7fd fedc 	bl	8002874 <HAL_GetTick>
 8004abc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004abe:	e009      	b.n	8004ad4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004ac0:	f7fd fed8 	bl	8002874 <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d902      	bls.n	8004ad4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	73fb      	strb	r3, [r7, #15]
        break;
 8004ad2:	e005      	b.n	8004ae0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ad4:	4b37      	ldr	r3, [pc, #220]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1ef      	bne.n	8004ac0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004ae0:	7bfb      	ldrb	r3, [r7, #15]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d160      	bne.n	8004ba8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d111      	bne.n	8004b10 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004aec:	4b31      	ldr	r3, [pc, #196]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004aee:	691b      	ldr	r3, [r3, #16]
 8004af0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004af4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	6892      	ldr	r2, [r2, #8]
 8004afc:	0211      	lsls	r1, r2, #8
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	68d2      	ldr	r2, [r2, #12]
 8004b02:	0912      	lsrs	r2, r2, #4
 8004b04:	0452      	lsls	r2, r2, #17
 8004b06:	430a      	orrs	r2, r1
 8004b08:	492a      	ldr	r1, [pc, #168]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	610b      	str	r3, [r1, #16]
 8004b0e:	e027      	b.n	8004b60 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d112      	bne.n	8004b3c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b16:	4b27      	ldr	r3, [pc, #156]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b18:	691b      	ldr	r3, [r3, #16]
 8004b1a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004b1e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	6892      	ldr	r2, [r2, #8]
 8004b26:	0211      	lsls	r1, r2, #8
 8004b28:	687a      	ldr	r2, [r7, #4]
 8004b2a:	6912      	ldr	r2, [r2, #16]
 8004b2c:	0852      	lsrs	r2, r2, #1
 8004b2e:	3a01      	subs	r2, #1
 8004b30:	0552      	lsls	r2, r2, #21
 8004b32:	430a      	orrs	r2, r1
 8004b34:	491f      	ldr	r1, [pc, #124]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b36:	4313      	orrs	r3, r2
 8004b38:	610b      	str	r3, [r1, #16]
 8004b3a:	e011      	b.n	8004b60 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b3c:	4b1d      	ldr	r3, [pc, #116]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b3e:	691b      	ldr	r3, [r3, #16]
 8004b40:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004b44:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	6892      	ldr	r2, [r2, #8]
 8004b4c:	0211      	lsls	r1, r2, #8
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	6952      	ldr	r2, [r2, #20]
 8004b52:	0852      	lsrs	r2, r2, #1
 8004b54:	3a01      	subs	r2, #1
 8004b56:	0652      	lsls	r2, r2, #25
 8004b58:	430a      	orrs	r2, r1
 8004b5a:	4916      	ldr	r1, [pc, #88]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004b60:	4b14      	ldr	r3, [pc, #80]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a13      	ldr	r2, [pc, #76]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b66:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004b6a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b6c:	f7fd fe82 	bl	8002874 <HAL_GetTick>
 8004b70:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b72:	e009      	b.n	8004b88 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b74:	f7fd fe7e 	bl	8002874 <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d902      	bls.n	8004b88 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	73fb      	strb	r3, [r7, #15]
          break;
 8004b86:	e005      	b.n	8004b94 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b88:	4b0a      	ldr	r3, [pc, #40]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d0ef      	beq.n	8004b74 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004b94:	7bfb      	ldrb	r3, [r7, #15]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d106      	bne.n	8004ba8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004b9a:	4b06      	ldr	r3, [pc, #24]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b9c:	691a      	ldr	r2, [r3, #16]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	4904      	ldr	r1, [pc, #16]	@ (8004bb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3710      	adds	r7, #16
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	bf00      	nop
 8004bb4:	40021000 	.word	0x40021000

08004bb8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004bc6:	4b6a      	ldr	r3, [pc, #424]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	f003 0303 	and.w	r3, r3, #3
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d018      	beq.n	8004c04 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004bd2:	4b67      	ldr	r3, [pc, #412]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bd4:	68db      	ldr	r3, [r3, #12]
 8004bd6:	f003 0203 	and.w	r2, r3, #3
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d10d      	bne.n	8004bfe <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
       ||
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d009      	beq.n	8004bfe <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004bea:	4b61      	ldr	r3, [pc, #388]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	091b      	lsrs	r3, r3, #4
 8004bf0:	f003 0307 	and.w	r3, r3, #7
 8004bf4:	1c5a      	adds	r2, r3, #1
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	685b      	ldr	r3, [r3, #4]
       ||
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d047      	beq.n	8004c8e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	73fb      	strb	r3, [r7, #15]
 8004c02:	e044      	b.n	8004c8e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	2b03      	cmp	r3, #3
 8004c0a:	d018      	beq.n	8004c3e <RCCEx_PLLSAI2_Config+0x86>
 8004c0c:	2b03      	cmp	r3, #3
 8004c0e:	d825      	bhi.n	8004c5c <RCCEx_PLLSAI2_Config+0xa4>
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d002      	beq.n	8004c1a <RCCEx_PLLSAI2_Config+0x62>
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d009      	beq.n	8004c2c <RCCEx_PLLSAI2_Config+0x74>
 8004c18:	e020      	b.n	8004c5c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c1a:	4b55      	ldr	r3, [pc, #340]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0302 	and.w	r3, r3, #2
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d11d      	bne.n	8004c62 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c2a:	e01a      	b.n	8004c62 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c2c:	4b50      	ldr	r3, [pc, #320]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d116      	bne.n	8004c66 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c3c:	e013      	b.n	8004c66 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c3e:	4b4c      	ldr	r3, [pc, #304]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d10f      	bne.n	8004c6a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c4a:	4b49      	ldr	r3, [pc, #292]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d109      	bne.n	8004c6a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c5a:	e006      	b.n	8004c6a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	73fb      	strb	r3, [r7, #15]
      break;
 8004c60:	e004      	b.n	8004c6c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004c62:	bf00      	nop
 8004c64:	e002      	b.n	8004c6c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004c66:	bf00      	nop
 8004c68:	e000      	b.n	8004c6c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004c6a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c6c:	7bfb      	ldrb	r3, [r7, #15]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d10d      	bne.n	8004c8e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004c72:	4b3f      	ldr	r3, [pc, #252]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6819      	ldr	r1, [r3, #0]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	3b01      	subs	r3, #1
 8004c84:	011b      	lsls	r3, r3, #4
 8004c86:	430b      	orrs	r3, r1
 8004c88:	4939      	ldr	r1, [pc, #228]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004c8e:	7bfb      	ldrb	r3, [r7, #15]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d167      	bne.n	8004d64 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004c94:	4b36      	ldr	r3, [pc, #216]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a35      	ldr	r2, [pc, #212]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ca0:	f7fd fde8 	bl	8002874 <HAL_GetTick>
 8004ca4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004ca6:	e009      	b.n	8004cbc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004ca8:	f7fd fde4 	bl	8002874 <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d902      	bls.n	8004cbc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	73fb      	strb	r3, [r7, #15]
        break;
 8004cba:	e005      	b.n	8004cc8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004cbc:	4b2c      	ldr	r3, [pc, #176]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d1ef      	bne.n	8004ca8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004cc8:	7bfb      	ldrb	r3, [r7, #15]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d14a      	bne.n	8004d64 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d111      	bne.n	8004cf8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004cd4:	4b26      	ldr	r3, [pc, #152]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cd6:	695b      	ldr	r3, [r3, #20]
 8004cd8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004cdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	6892      	ldr	r2, [r2, #8]
 8004ce4:	0211      	lsls	r1, r2, #8
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	68d2      	ldr	r2, [r2, #12]
 8004cea:	0912      	lsrs	r2, r2, #4
 8004cec:	0452      	lsls	r2, r2, #17
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	491f      	ldr	r1, [pc, #124]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	614b      	str	r3, [r1, #20]
 8004cf6:	e011      	b.n	8004d1c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004cf8:	4b1d      	ldr	r3, [pc, #116]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cfa:	695b      	ldr	r3, [r3, #20]
 8004cfc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004d00:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	6892      	ldr	r2, [r2, #8]
 8004d08:	0211      	lsls	r1, r2, #8
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	6912      	ldr	r2, [r2, #16]
 8004d0e:	0852      	lsrs	r2, r2, #1
 8004d10:	3a01      	subs	r2, #1
 8004d12:	0652      	lsls	r2, r2, #25
 8004d14:	430a      	orrs	r2, r1
 8004d16:	4916      	ldr	r1, [pc, #88]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004d1c:	4b14      	ldr	r3, [pc, #80]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a13      	ldr	r2, [pc, #76]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d26:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d28:	f7fd fda4 	bl	8002874 <HAL_GetTick>
 8004d2c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004d2e:	e009      	b.n	8004d44 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d30:	f7fd fda0 	bl	8002874 <HAL_GetTick>
 8004d34:	4602      	mov	r2, r0
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	2b02      	cmp	r3, #2
 8004d3c:	d902      	bls.n	8004d44 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004d3e:	2303      	movs	r3, #3
 8004d40:	73fb      	strb	r3, [r7, #15]
          break;
 8004d42:	e005      	b.n	8004d50 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004d44:	4b0a      	ldr	r3, [pc, #40]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d0ef      	beq.n	8004d30 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004d50:	7bfb      	ldrb	r3, [r7, #15]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d106      	bne.n	8004d64 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004d56:	4b06      	ldr	r3, [pc, #24]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d58:	695a      	ldr	r2, [r3, #20]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	695b      	ldr	r3, [r3, #20]
 8004d5e:	4904      	ldr	r1, [pc, #16]	@ (8004d70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d60:	4313      	orrs	r3, r2
 8004d62:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3710      	adds	r7, #16
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop
 8004d70:	40021000 	.word	0x40021000

08004d74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b084      	sub	sp, #16
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d101      	bne.n	8004d86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e095      	b.n	8004eb2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d108      	bne.n	8004da0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d96:	d009      	beq.n	8004dac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	61da      	str	r2, [r3, #28]
 8004d9e:	e005      	b.n	8004dac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d106      	bne.n	8004dcc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f7fd fafa 	bl	80023c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2202      	movs	r2, #2
 8004dd0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004de2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004dec:	d902      	bls.n	8004df4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004dee:	2300      	movs	r3, #0
 8004df0:	60fb      	str	r3, [r7, #12]
 8004df2:	e002      	b.n	8004dfa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004df4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004df8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004e02:	d007      	beq.n	8004e14 <HAL_SPI_Init+0xa0>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e0c:	d002      	beq.n	8004e14 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004e24:	431a      	orrs	r2, r3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	f003 0302 	and.w	r3, r3, #2
 8004e2e:	431a      	orrs	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	695b      	ldr	r3, [r3, #20]
 8004e34:	f003 0301 	and.w	r3, r3, #1
 8004e38:	431a      	orrs	r2, r3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	699b      	ldr	r3, [r3, #24]
 8004e3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e42:	431a      	orrs	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	69db      	ldr	r3, [r3, #28]
 8004e48:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e4c:	431a      	orrs	r2, r3
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e56:	ea42 0103 	orr.w	r1, r2, r3
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e5e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	430a      	orrs	r2, r1
 8004e68:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	699b      	ldr	r3, [r3, #24]
 8004e6e:	0c1b      	lsrs	r3, r3, #16
 8004e70:	f003 0204 	and.w	r2, r3, #4
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e78:	f003 0310 	and.w	r3, r3, #16
 8004e7c:	431a      	orrs	r2, r3
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e82:	f003 0308 	and.w	r3, r3, #8
 8004e86:	431a      	orrs	r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004e90:	ea42 0103 	orr.w	r1, r2, r3
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	430a      	orrs	r2, r1
 8004ea0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004eb0:	2300      	movs	r3, #0
}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3710      	adds	r7, #16
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}

08004eba <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eba:	b580      	push	{r7, lr}
 8004ebc:	b088      	sub	sp, #32
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	60f8      	str	r0, [r7, #12]
 8004ec2:	60b9      	str	r1, [r7, #8]
 8004ec4:	603b      	str	r3, [r7, #0]
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004eca:	f7fd fcd3 	bl	8002874 <HAL_GetTick>
 8004ece:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004ed0:	88fb      	ldrh	r3, [r7, #6]
 8004ed2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d001      	beq.n	8004ee4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004ee0:	2302      	movs	r3, #2
 8004ee2:	e15c      	b.n	800519e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d002      	beq.n	8004ef0 <HAL_SPI_Transmit+0x36>
 8004eea:	88fb      	ldrh	r3, [r7, #6]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d101      	bne.n	8004ef4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e154      	b.n	800519e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d101      	bne.n	8004f02 <HAL_SPI_Transmit+0x48>
 8004efe:	2302      	movs	r3, #2
 8004f00:	e14d      	b.n	800519e <HAL_SPI_Transmit+0x2e4>
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2201      	movs	r2, #1
 8004f06:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2203      	movs	r2, #3
 8004f0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2200      	movs	r2, #0
 8004f16:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	68ba      	ldr	r2, [r7, #8]
 8004f1c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	88fa      	ldrh	r2, [r7, #6]
 8004f22:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	88fa      	ldrh	r2, [r7, #6]
 8004f28:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2200      	movs	r2, #0
 8004f44:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f54:	d10f      	bne.n	8004f76 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f64:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f74:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f80:	2b40      	cmp	r3, #64	@ 0x40
 8004f82:	d007      	beq.n	8004f94 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f92:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004f9c:	d952      	bls.n	8005044 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d002      	beq.n	8004fac <HAL_SPI_Transmit+0xf2>
 8004fa6:	8b7b      	ldrh	r3, [r7, #26]
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d145      	bne.n	8005038 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fb0:	881a      	ldrh	r2, [r3, #0]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fbc:	1c9a      	adds	r2, r3, #2
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	b29a      	uxth	r2, r3
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004fd0:	e032      	b.n	8005038 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	f003 0302 	and.w	r3, r3, #2
 8004fdc:	2b02      	cmp	r3, #2
 8004fde:	d112      	bne.n	8005006 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe4:	881a      	ldrh	r2, [r3, #0]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ff0:	1c9a      	adds	r2, r3, #2
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	3b01      	subs	r3, #1
 8004ffe:	b29a      	uxth	r2, r3
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005004:	e018      	b.n	8005038 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005006:	f7fd fc35 	bl	8002874 <HAL_GetTick>
 800500a:	4602      	mov	r2, r0
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	1ad3      	subs	r3, r2, r3
 8005010:	683a      	ldr	r2, [r7, #0]
 8005012:	429a      	cmp	r2, r3
 8005014:	d803      	bhi.n	800501e <HAL_SPI_Transmit+0x164>
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	f1b3 3fff 	cmp.w	r3, #4294967295
 800501c:	d102      	bne.n	8005024 <HAL_SPI_Transmit+0x16a>
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d109      	bne.n	8005038 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2201      	movs	r2, #1
 8005028:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2200      	movs	r2, #0
 8005030:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005034:	2303      	movs	r3, #3
 8005036:	e0b2      	b.n	800519e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800503c:	b29b      	uxth	r3, r3
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1c7      	bne.n	8004fd2 <HAL_SPI_Transmit+0x118>
 8005042:	e083      	b.n	800514c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d002      	beq.n	8005052 <HAL_SPI_Transmit+0x198>
 800504c:	8b7b      	ldrh	r3, [r7, #26]
 800504e:	2b01      	cmp	r3, #1
 8005050:	d177      	bne.n	8005142 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005056:	b29b      	uxth	r3, r3
 8005058:	2b01      	cmp	r3, #1
 800505a:	d912      	bls.n	8005082 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005060:	881a      	ldrh	r2, [r3, #0]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800506c:	1c9a      	adds	r2, r3, #2
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005076:	b29b      	uxth	r3, r3
 8005078:	3b02      	subs	r3, #2
 800507a:	b29a      	uxth	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005080:	e05f      	b.n	8005142 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	330c      	adds	r3, #12
 800508c:	7812      	ldrb	r2, [r2, #0]
 800508e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005094:	1c5a      	adds	r2, r3, #1
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800509e:	b29b      	uxth	r3, r3
 80050a0:	3b01      	subs	r3, #1
 80050a2:	b29a      	uxth	r2, r3
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80050a8:	e04b      	b.n	8005142 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	f003 0302 	and.w	r3, r3, #2
 80050b4:	2b02      	cmp	r3, #2
 80050b6:	d12b      	bne.n	8005110 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050bc:	b29b      	uxth	r3, r3
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d912      	bls.n	80050e8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c6:	881a      	ldrh	r2, [r3, #0]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d2:	1c9a      	adds	r2, r3, #2
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050dc:	b29b      	uxth	r3, r3
 80050de:	3b02      	subs	r3, #2
 80050e0:	b29a      	uxth	r2, r3
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80050e6:	e02c      	b.n	8005142 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	330c      	adds	r3, #12
 80050f2:	7812      	ldrb	r2, [r2, #0]
 80050f4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050fa:	1c5a      	adds	r2, r3, #1
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005104:	b29b      	uxth	r3, r3
 8005106:	3b01      	subs	r3, #1
 8005108:	b29a      	uxth	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800510e:	e018      	b.n	8005142 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005110:	f7fd fbb0 	bl	8002874 <HAL_GetTick>
 8005114:	4602      	mov	r2, r0
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	1ad3      	subs	r3, r2, r3
 800511a:	683a      	ldr	r2, [r7, #0]
 800511c:	429a      	cmp	r2, r3
 800511e:	d803      	bhi.n	8005128 <HAL_SPI_Transmit+0x26e>
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005126:	d102      	bne.n	800512e <HAL_SPI_Transmit+0x274>
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d109      	bne.n	8005142 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2201      	movs	r2, #1
 8005132:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2200      	movs	r2, #0
 800513a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e02d      	b.n	800519e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005146:	b29b      	uxth	r3, r3
 8005148:	2b00      	cmp	r3, #0
 800514a:	d1ae      	bne.n	80050aa <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800514c:	69fa      	ldr	r2, [r7, #28]
 800514e:	6839      	ldr	r1, [r7, #0]
 8005150:	68f8      	ldr	r0, [r7, #12]
 8005152:	f000 f947 	bl	80053e4 <SPI_EndRxTxTransaction>
 8005156:	4603      	mov	r3, r0
 8005158:	2b00      	cmp	r3, #0
 800515a:	d002      	beq.n	8005162 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2220      	movs	r2, #32
 8005160:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d10a      	bne.n	8005180 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800516a:	2300      	movs	r3, #0
 800516c:	617b      	str	r3, [r7, #20]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	617b      	str	r3, [r7, #20]
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	617b      	str	r3, [r7, #20]
 800517e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2200      	movs	r2, #0
 800518c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005194:	2b00      	cmp	r3, #0
 8005196:	d001      	beq.n	800519c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e000      	b.n	800519e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800519c:	2300      	movs	r3, #0
  }
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3720      	adds	r7, #32
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
	...

080051a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b088      	sub	sp, #32
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	603b      	str	r3, [r7, #0]
 80051b4:	4613      	mov	r3, r2
 80051b6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80051b8:	f7fd fb5c 	bl	8002874 <HAL_GetTick>
 80051bc:	4602      	mov	r2, r0
 80051be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051c0:	1a9b      	subs	r3, r3, r2
 80051c2:	683a      	ldr	r2, [r7, #0]
 80051c4:	4413      	add	r3, r2
 80051c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80051c8:	f7fd fb54 	bl	8002874 <HAL_GetTick>
 80051cc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80051ce:	4b39      	ldr	r3, [pc, #228]	@ (80052b4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	015b      	lsls	r3, r3, #5
 80051d4:	0d1b      	lsrs	r3, r3, #20
 80051d6:	69fa      	ldr	r2, [r7, #28]
 80051d8:	fb02 f303 	mul.w	r3, r2, r3
 80051dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051de:	e054      	b.n	800528a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e6:	d050      	beq.n	800528a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051e8:	f7fd fb44 	bl	8002874 <HAL_GetTick>
 80051ec:	4602      	mov	r2, r0
 80051ee:	69bb      	ldr	r3, [r7, #24]
 80051f0:	1ad3      	subs	r3, r2, r3
 80051f2:	69fa      	ldr	r2, [r7, #28]
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d902      	bls.n	80051fe <SPI_WaitFlagStateUntilTimeout+0x56>
 80051f8:	69fb      	ldr	r3, [r7, #28]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d13d      	bne.n	800527a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	685a      	ldr	r2, [r3, #4]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800520c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005216:	d111      	bne.n	800523c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005220:	d004      	beq.n	800522c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800522a:	d107      	bne.n	800523c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800523a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005240:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005244:	d10f      	bne.n	8005266 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005254:	601a      	str	r2, [r3, #0]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005264:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e017      	b.n	80052aa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d101      	bne.n	8005284 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005280:	2300      	movs	r3, #0
 8005282:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	3b01      	subs	r3, #1
 8005288:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	689a      	ldr	r2, [r3, #8]
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	4013      	ands	r3, r2
 8005294:	68ba      	ldr	r2, [r7, #8]
 8005296:	429a      	cmp	r2, r3
 8005298:	bf0c      	ite	eq
 800529a:	2301      	moveq	r3, #1
 800529c:	2300      	movne	r3, #0
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	461a      	mov	r2, r3
 80052a2:	79fb      	ldrb	r3, [r7, #7]
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d19b      	bne.n	80051e0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80052a8:	2300      	movs	r3, #0
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	3720      	adds	r7, #32
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	20000074 	.word	0x20000074

080052b8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b08a      	sub	sp, #40	@ 0x28
 80052bc:	af00      	add	r7, sp, #0
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	607a      	str	r2, [r7, #4]
 80052c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80052c6:	2300      	movs	r3, #0
 80052c8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80052ca:	f7fd fad3 	bl	8002874 <HAL_GetTick>
 80052ce:	4602      	mov	r2, r0
 80052d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d2:	1a9b      	subs	r3, r3, r2
 80052d4:	683a      	ldr	r2, [r7, #0]
 80052d6:	4413      	add	r3, r2
 80052d8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80052da:	f7fd facb 	bl	8002874 <HAL_GetTick>
 80052de:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	330c      	adds	r3, #12
 80052e6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80052e8:	4b3d      	ldr	r3, [pc, #244]	@ (80053e0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	4613      	mov	r3, r2
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	4413      	add	r3, r2
 80052f2:	00da      	lsls	r2, r3, #3
 80052f4:	1ad3      	subs	r3, r2, r3
 80052f6:	0d1b      	lsrs	r3, r3, #20
 80052f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052fa:	fb02 f303 	mul.w	r3, r2, r3
 80052fe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005300:	e060      	b.n	80053c4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005308:	d107      	bne.n	800531a <SPI_WaitFifoStateUntilTimeout+0x62>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d104      	bne.n	800531a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	781b      	ldrb	r3, [r3, #0]
 8005314:	b2db      	uxtb	r3, r3
 8005316:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005318:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005320:	d050      	beq.n	80053c4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005322:	f7fd faa7 	bl	8002874 <HAL_GetTick>
 8005326:	4602      	mov	r2, r0
 8005328:	6a3b      	ldr	r3, [r7, #32]
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800532e:	429a      	cmp	r2, r3
 8005330:	d902      	bls.n	8005338 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005334:	2b00      	cmp	r3, #0
 8005336:	d13d      	bne.n	80053b4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	685a      	ldr	r2, [r3, #4]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005346:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005350:	d111      	bne.n	8005376 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800535a:	d004      	beq.n	8005366 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	689b      	ldr	r3, [r3, #8]
 8005360:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005364:	d107      	bne.n	8005376 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	681a      	ldr	r2, [r3, #0]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005374:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800537a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800537e:	d10f      	bne.n	80053a0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800538e:	601a      	str	r2, [r3, #0]
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800539e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2201      	movs	r2, #1
 80053a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2200      	movs	r2, #0
 80053ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80053b0:	2303      	movs	r3, #3
 80053b2:	e010      	b.n	80053d6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d101      	bne.n	80053be <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80053ba:	2300      	movs	r3, #0
 80053bc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80053be:	69bb      	ldr	r3, [r7, #24]
 80053c0:	3b01      	subs	r3, #1
 80053c2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	689a      	ldr	r2, [r3, #8]
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	4013      	ands	r3, r2
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d196      	bne.n	8005302 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3728      	adds	r7, #40	@ 0x28
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	20000074 	.word	0x20000074

080053e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b086      	sub	sp, #24
 80053e8:	af02      	add	r7, sp, #8
 80053ea:	60f8      	str	r0, [r7, #12]
 80053ec:	60b9      	str	r1, [r7, #8]
 80053ee:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	9300      	str	r3, [sp, #0]
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	2200      	movs	r2, #0
 80053f8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80053fc:	68f8      	ldr	r0, [r7, #12]
 80053fe:	f7ff ff5b 	bl	80052b8 <SPI_WaitFifoStateUntilTimeout>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d007      	beq.n	8005418 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800540c:	f043 0220 	orr.w	r2, r3, #32
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005414:	2303      	movs	r3, #3
 8005416:	e027      	b.n	8005468 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	2200      	movs	r2, #0
 8005420:	2180      	movs	r1, #128	@ 0x80
 8005422:	68f8      	ldr	r0, [r7, #12]
 8005424:	f7ff fec0 	bl	80051a8 <SPI_WaitFlagStateUntilTimeout>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	d007      	beq.n	800543e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005432:	f043 0220 	orr.w	r2, r3, #32
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800543a:	2303      	movs	r3, #3
 800543c:	e014      	b.n	8005468 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	9300      	str	r3, [sp, #0]
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	2200      	movs	r2, #0
 8005446:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800544a:	68f8      	ldr	r0, [r7, #12]
 800544c:	f7ff ff34 	bl	80052b8 <SPI_WaitFifoStateUntilTimeout>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d007      	beq.n	8005466 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800545a:	f043 0220 	orr.w	r2, r3, #32
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	e000      	b.n	8005468 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005466:	2300      	movs	r3, #0
}
 8005468:	4618      	mov	r0, r3
 800546a:	3710      	adds	r7, #16
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b082      	sub	sp, #8
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d101      	bne.n	8005482 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	e040      	b.n	8005504 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005486:	2b00      	cmp	r3, #0
 8005488:	d106      	bne.n	8005498 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2200      	movs	r2, #0
 800548e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f7fc ffd6 	bl	8002444 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2224      	movs	r2, #36	@ 0x24
 800549c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f022 0201 	bic.w	r2, r2, #1
 80054ac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d002      	beq.n	80054bc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f000 fedc 	bl	8006274 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f000 fc21 	bl	8005d04 <UART_SetConfig>
 80054c2:	4603      	mov	r3, r0
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	d101      	bne.n	80054cc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	e01b      	b.n	8005504 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	685a      	ldr	r2, [r3, #4]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80054da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	689a      	ldr	r2, [r3, #8]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80054ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f042 0201 	orr.w	r2, r2, #1
 80054fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	f000 ff5b 	bl	80063b8 <UART_CheckIdleState>
 8005502:	4603      	mov	r3, r0
}
 8005504:	4618      	mov	r0, r3
 8005506:	3708      	adds	r7, #8
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}

0800550c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b08a      	sub	sp, #40	@ 0x28
 8005510:	af02      	add	r7, sp, #8
 8005512:	60f8      	str	r0, [r7, #12]
 8005514:	60b9      	str	r1, [r7, #8]
 8005516:	603b      	str	r3, [r7, #0]
 8005518:	4613      	mov	r3, r2
 800551a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005520:	2b20      	cmp	r3, #32
 8005522:	d177      	bne.n	8005614 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d002      	beq.n	8005530 <HAL_UART_Transmit+0x24>
 800552a:	88fb      	ldrh	r3, [r7, #6]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d101      	bne.n	8005534 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e070      	b.n	8005616 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2200      	movs	r2, #0
 8005538:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2221      	movs	r2, #33	@ 0x21
 8005540:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005542:	f7fd f997 	bl	8002874 <HAL_GetTick>
 8005546:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	88fa      	ldrh	r2, [r7, #6]
 800554c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	88fa      	ldrh	r2, [r7, #6]
 8005554:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005560:	d108      	bne.n	8005574 <HAL_UART_Transmit+0x68>
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	691b      	ldr	r3, [r3, #16]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d104      	bne.n	8005574 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800556a:	2300      	movs	r3, #0
 800556c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	61bb      	str	r3, [r7, #24]
 8005572:	e003      	b.n	800557c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005578:	2300      	movs	r3, #0
 800557a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800557c:	e02f      	b.n	80055de <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	9300      	str	r3, [sp, #0]
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	2200      	movs	r2, #0
 8005586:	2180      	movs	r1, #128	@ 0x80
 8005588:	68f8      	ldr	r0, [r7, #12]
 800558a:	f000 ffbd 	bl	8006508 <UART_WaitOnFlagUntilTimeout>
 800558e:	4603      	mov	r3, r0
 8005590:	2b00      	cmp	r3, #0
 8005592:	d004      	beq.n	800559e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2220      	movs	r2, #32
 8005598:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	e03b      	b.n	8005616 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800559e:	69fb      	ldr	r3, [r7, #28]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d10b      	bne.n	80055bc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80055a4:	69bb      	ldr	r3, [r7, #24]
 80055a6:	881a      	ldrh	r2, [r3, #0]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80055b0:	b292      	uxth	r2, r2
 80055b2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80055b4:	69bb      	ldr	r3, [r7, #24]
 80055b6:	3302      	adds	r3, #2
 80055b8:	61bb      	str	r3, [r7, #24]
 80055ba:	e007      	b.n	80055cc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80055bc:	69fb      	ldr	r3, [r7, #28]
 80055be:	781a      	ldrb	r2, [r3, #0]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	3301      	adds	r3, #1
 80055ca:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	3b01      	subs	r3, #1
 80055d6:	b29a      	uxth	r2, r3
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d1c9      	bne.n	800557e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	2200      	movs	r2, #0
 80055f2:	2140      	movs	r1, #64	@ 0x40
 80055f4:	68f8      	ldr	r0, [r7, #12]
 80055f6:	f000 ff87 	bl	8006508 <UART_WaitOnFlagUntilTimeout>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d004      	beq.n	800560a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2220      	movs	r2, #32
 8005604:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005606:	2303      	movs	r3, #3
 8005608:	e005      	b.n	8005616 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2220      	movs	r2, #32
 800560e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005610:	2300      	movs	r3, #0
 8005612:	e000      	b.n	8005616 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005614:	2302      	movs	r3, #2
  }
}
 8005616:	4618      	mov	r0, r3
 8005618:	3720      	adds	r7, #32
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
	...

08005620 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b08a      	sub	sp, #40	@ 0x28
 8005624:	af00      	add	r7, sp, #0
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	60b9      	str	r1, [r7, #8]
 800562a:	4613      	mov	r3, r2
 800562c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005634:	2b20      	cmp	r3, #32
 8005636:	d137      	bne.n	80056a8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d002      	beq.n	8005644 <HAL_UART_Receive_IT+0x24>
 800563e:	88fb      	ldrh	r3, [r7, #6]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d101      	bne.n	8005648 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e030      	b.n	80056aa <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2200      	movs	r2, #0
 800564c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a18      	ldr	r2, [pc, #96]	@ (80056b4 <HAL_UART_Receive_IT+0x94>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d01f      	beq.n	8005698 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005662:	2b00      	cmp	r3, #0
 8005664:	d018      	beq.n	8005698 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	e853 3f00 	ldrex	r3, [r3]
 8005672:	613b      	str	r3, [r7, #16]
   return(result);
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800567a:	627b      	str	r3, [r7, #36]	@ 0x24
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	461a      	mov	r2, r3
 8005682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005684:	623b      	str	r3, [r7, #32]
 8005686:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005688:	69f9      	ldr	r1, [r7, #28]
 800568a:	6a3a      	ldr	r2, [r7, #32]
 800568c:	e841 2300 	strex	r3, r2, [r1]
 8005690:	61bb      	str	r3, [r7, #24]
   return(result);
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d1e6      	bne.n	8005666 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005698:	88fb      	ldrh	r3, [r7, #6]
 800569a:	461a      	mov	r2, r3
 800569c:	68b9      	ldr	r1, [r7, #8]
 800569e:	68f8      	ldr	r0, [r7, #12]
 80056a0:	f000 ffa0 	bl	80065e4 <UART_Start_Receive_IT>
 80056a4:	4603      	mov	r3, r0
 80056a6:	e000      	b.n	80056aa <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80056a8:	2302      	movs	r3, #2
  }
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3728      	adds	r7, #40	@ 0x28
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	40008000 	.word	0x40008000

080056b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b0ba      	sub	sp, #232	@ 0xe8
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	69db      	ldr	r3, [r3, #28]
 80056c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80056de:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80056e2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80056e6:	4013      	ands	r3, r2
 80056e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80056ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d115      	bne.n	8005720 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80056f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056f8:	f003 0320 	and.w	r3, r3, #32
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d00f      	beq.n	8005720 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005700:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005704:	f003 0320 	and.w	r3, r3, #32
 8005708:	2b00      	cmp	r3, #0
 800570a:	d009      	beq.n	8005720 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005710:	2b00      	cmp	r3, #0
 8005712:	f000 82ca 	beq.w	8005caa <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	4798      	blx	r3
      }
      return;
 800571e:	e2c4      	b.n	8005caa <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005720:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005724:	2b00      	cmp	r3, #0
 8005726:	f000 8117 	beq.w	8005958 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800572a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800572e:	f003 0301 	and.w	r3, r3, #1
 8005732:	2b00      	cmp	r3, #0
 8005734:	d106      	bne.n	8005744 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005736:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800573a:	4b85      	ldr	r3, [pc, #532]	@ (8005950 <HAL_UART_IRQHandler+0x298>)
 800573c:	4013      	ands	r3, r2
 800573e:	2b00      	cmp	r3, #0
 8005740:	f000 810a 	beq.w	8005958 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005744:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005748:	f003 0301 	and.w	r3, r3, #1
 800574c:	2b00      	cmp	r3, #0
 800574e:	d011      	beq.n	8005774 <HAL_UART_IRQHandler+0xbc>
 8005750:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005754:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005758:	2b00      	cmp	r3, #0
 800575a:	d00b      	beq.n	8005774 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	2201      	movs	r2, #1
 8005762:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800576a:	f043 0201 	orr.w	r2, r3, #1
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005774:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005778:	f003 0302 	and.w	r3, r3, #2
 800577c:	2b00      	cmp	r3, #0
 800577e:	d011      	beq.n	80057a4 <HAL_UART_IRQHandler+0xec>
 8005780:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005784:	f003 0301 	and.w	r3, r3, #1
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00b      	beq.n	80057a4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2202      	movs	r2, #2
 8005792:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800579a:	f043 0204 	orr.w	r2, r3, #4
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80057a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057a8:	f003 0304 	and.w	r3, r3, #4
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d011      	beq.n	80057d4 <HAL_UART_IRQHandler+0x11c>
 80057b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057b4:	f003 0301 	and.w	r3, r3, #1
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d00b      	beq.n	80057d4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	2204      	movs	r2, #4
 80057c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057ca:	f043 0202 	orr.w	r2, r3, #2
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80057d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057d8:	f003 0308 	and.w	r3, r3, #8
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d017      	beq.n	8005810 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80057e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057e4:	f003 0320 	and.w	r3, r3, #32
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d105      	bne.n	80057f8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80057ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057f0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d00b      	beq.n	8005810 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	2208      	movs	r2, #8
 80057fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005806:	f043 0208 	orr.w	r2, r3, #8
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005810:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005814:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005818:	2b00      	cmp	r3, #0
 800581a:	d012      	beq.n	8005842 <HAL_UART_IRQHandler+0x18a>
 800581c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005820:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00c      	beq.n	8005842 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005830:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005838:	f043 0220 	orr.w	r2, r3, #32
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005848:	2b00      	cmp	r3, #0
 800584a:	f000 8230 	beq.w	8005cae <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800584e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005852:	f003 0320 	and.w	r3, r3, #32
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00d      	beq.n	8005876 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800585a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800585e:	f003 0320 	and.w	r3, r3, #32
 8005862:	2b00      	cmp	r3, #0
 8005864:	d007      	beq.n	8005876 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800586a:	2b00      	cmp	r3, #0
 800586c:	d003      	beq.n	8005876 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800587c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800588a:	2b40      	cmp	r3, #64	@ 0x40
 800588c:	d005      	beq.n	800589a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800588e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005892:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005896:	2b00      	cmp	r3, #0
 8005898:	d04f      	beq.n	800593a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f000 ff68 	bl	8006770 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058aa:	2b40      	cmp	r3, #64	@ 0x40
 80058ac:	d141      	bne.n	8005932 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	3308      	adds	r3, #8
 80058b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80058bc:	e853 3f00 	ldrex	r3, [r3]
 80058c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80058c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80058c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	3308      	adds	r3, #8
 80058d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80058da:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80058de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80058e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80058ea:	e841 2300 	strex	r3, r2, [r1]
 80058ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80058f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d1d9      	bne.n	80058ae <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d013      	beq.n	800592a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005906:	4a13      	ldr	r2, [pc, #76]	@ (8005954 <HAL_UART_IRQHandler+0x29c>)
 8005908:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800590e:	4618      	mov	r0, r3
 8005910:	f7fd f92f 	bl	8002b72 <HAL_DMA_Abort_IT>
 8005914:	4603      	mov	r3, r0
 8005916:	2b00      	cmp	r3, #0
 8005918:	d017      	beq.n	800594a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800591e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005924:	4610      	mov	r0, r2
 8005926:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005928:	e00f      	b.n	800594a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f000 f9d4 	bl	8005cd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005930:	e00b      	b.n	800594a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f000 f9d0 	bl	8005cd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005938:	e007      	b.n	800594a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 f9cc 	bl	8005cd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005948:	e1b1      	b.n	8005cae <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800594a:	bf00      	nop
    return;
 800594c:	e1af      	b.n	8005cae <HAL_UART_IRQHandler+0x5f6>
 800594e:	bf00      	nop
 8005950:	04000120 	.word	0x04000120
 8005954:	08006839 	.word	0x08006839

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800595c:	2b01      	cmp	r3, #1
 800595e:	f040 816a 	bne.w	8005c36 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005966:	f003 0310 	and.w	r3, r3, #16
 800596a:	2b00      	cmp	r3, #0
 800596c:	f000 8163 	beq.w	8005c36 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005970:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005974:	f003 0310 	and.w	r3, r3, #16
 8005978:	2b00      	cmp	r3, #0
 800597a:	f000 815c 	beq.w	8005c36 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2210      	movs	r2, #16
 8005984:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005990:	2b40      	cmp	r3, #64	@ 0x40
 8005992:	f040 80d4 	bne.w	8005b3e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80059a2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	f000 80ad 	beq.w	8005b06 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80059b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80059b6:	429a      	cmp	r2, r3
 80059b8:	f080 80a5 	bcs.w	8005b06 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80059c2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 0320 	and.w	r3, r3, #32
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	f040 8086 	bne.w	8005ae4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80059e4:	e853 3f00 	ldrex	r3, [r3]
 80059e8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80059ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80059f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	461a      	mov	r2, r3
 80059fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005a02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005a06:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005a0e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005a12:	e841 2300 	strex	r3, r2, [r1]
 8005a16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005a1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d1da      	bne.n	80059d8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	3308      	adds	r3, #8
 8005a28:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a2c:	e853 3f00 	ldrex	r3, [r3]
 8005a30:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005a32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a34:	f023 0301 	bic.w	r3, r3, #1
 8005a38:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	3308      	adds	r3, #8
 8005a42:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005a46:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005a4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005a4e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005a52:	e841 2300 	strex	r3, r2, [r1]
 8005a56:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005a58:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d1e1      	bne.n	8005a22 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	3308      	adds	r3, #8
 8005a64:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a66:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005a68:	e853 3f00 	ldrex	r3, [r3]
 8005a6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005a6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	3308      	adds	r3, #8
 8005a7e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005a82:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005a84:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a86:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005a88:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005a8a:	e841 2300 	strex	r3, r2, [r1]
 8005a8e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005a90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1e3      	bne.n	8005a5e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2220      	movs	r2, #32
 8005a9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005aac:	e853 3f00 	ldrex	r3, [r3]
 8005ab0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005ab2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ab4:	f023 0310 	bic.w	r3, r3, #16
 8005ab8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ac6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005ac8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005acc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005ace:	e841 2300 	strex	r3, r2, [r1]
 8005ad2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005ad4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1e4      	bne.n	8005aa4 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f7fd f809 	bl	8002af6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2202      	movs	r2, #2
 8005ae8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005af6:	b29b      	uxth	r3, r3
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	b29b      	uxth	r3, r3
 8005afc:	4619      	mov	r1, r3
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f000 f8f4 	bl	8005cec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005b04:	e0d5      	b.n	8005cb2 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005b0c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005b10:	429a      	cmp	r2, r3
 8005b12:	f040 80ce 	bne.w	8005cb2 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f003 0320 	and.w	r3, r3, #32
 8005b22:	2b20      	cmp	r3, #32
 8005b24:	f040 80c5 	bne.w	8005cb2 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2202      	movs	r2, #2
 8005b2c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005b34:	4619      	mov	r1, r3
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f000 f8d8 	bl	8005cec <HAL_UARTEx_RxEventCallback>
      return;
 8005b3c:	e0b9      	b.n	8005cb2 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	1ad3      	subs	r3, r2, r3
 8005b4e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005b58:	b29b      	uxth	r3, r3
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	f000 80ab 	beq.w	8005cb6 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005b60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f000 80a6 	beq.w	8005cb6 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b72:	e853 3f00 	ldrex	r3, [r3]
 8005b76:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b7e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	461a      	mov	r2, r3
 8005b88:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005b8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b8e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b94:	e841 2300 	strex	r3, r2, [r1]
 8005b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d1e4      	bne.n	8005b6a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	3308      	adds	r3, #8
 8005ba6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005baa:	e853 3f00 	ldrex	r3, [r3]
 8005bae:	623b      	str	r3, [r7, #32]
   return(result);
 8005bb0:	6a3b      	ldr	r3, [r7, #32]
 8005bb2:	f023 0301 	bic.w	r3, r3, #1
 8005bb6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	3308      	adds	r3, #8
 8005bc0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005bc4:	633a      	str	r2, [r7, #48]	@ 0x30
 8005bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005bca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bcc:	e841 2300 	strex	r3, r2, [r1]
 8005bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d1e3      	bne.n	8005ba0 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2220      	movs	r2, #32
 8005bdc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	e853 3f00 	ldrex	r3, [r3]
 8005bf8:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f023 0310 	bic.w	r3, r3, #16
 8005c00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	461a      	mov	r2, r3
 8005c0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005c0e:	61fb      	str	r3, [r7, #28]
 8005c10:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c12:	69b9      	ldr	r1, [r7, #24]
 8005c14:	69fa      	ldr	r2, [r7, #28]
 8005c16:	e841 2300 	strex	r3, r2, [r1]
 8005c1a:	617b      	str	r3, [r7, #20]
   return(result);
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d1e4      	bne.n	8005bec <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2202      	movs	r2, #2
 8005c26:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 f85c 	bl	8005cec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005c34:	e03f      	b.n	8005cb6 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d00e      	beq.n	8005c60 <HAL_UART_IRQHandler+0x5a8>
 8005c42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d008      	beq.n	8005c60 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005c56:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 ffe9 	bl	8006c30 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005c5e:	e02d      	b.n	8005cbc <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005c60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d00e      	beq.n	8005c8a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005c6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d008      	beq.n	8005c8a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d01c      	beq.n	8005cba <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	4798      	blx	r3
    }
    return;
 8005c88:	e017      	b.n	8005cba <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005c8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d012      	beq.n	8005cbc <HAL_UART_IRQHandler+0x604>
 8005c96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00c      	beq.n	8005cbc <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 fdde 	bl	8006864 <UART_EndTransmit_IT>
    return;
 8005ca8:	e008      	b.n	8005cbc <HAL_UART_IRQHandler+0x604>
      return;
 8005caa:	bf00      	nop
 8005cac:	e006      	b.n	8005cbc <HAL_UART_IRQHandler+0x604>
    return;
 8005cae:	bf00      	nop
 8005cb0:	e004      	b.n	8005cbc <HAL_UART_IRQHandler+0x604>
      return;
 8005cb2:	bf00      	nop
 8005cb4:	e002      	b.n	8005cbc <HAL_UART_IRQHandler+0x604>
      return;
 8005cb6:	bf00      	nop
 8005cb8:	e000      	b.n	8005cbc <HAL_UART_IRQHandler+0x604>
    return;
 8005cba:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005cbc:	37e8      	adds	r7, #232	@ 0xe8
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	bf00      	nop

08005cc4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005ccc:	bf00      	nop
 8005cce:	370c      	adds	r7, #12
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr

08005cd8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b083      	sub	sp, #12
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005ce0:	bf00      	nop
 8005ce2:	370c      	adds	r7, #12
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	460b      	mov	r3, r1
 8005cf6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005cf8:	bf00      	nop
 8005cfa:	370c      	adds	r7, #12
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr

08005d04 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d08:	b08a      	sub	sp, #40	@ 0x28
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	689a      	ldr	r2, [r3, #8]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	691b      	ldr	r3, [r3, #16]
 8005d1c:	431a      	orrs	r2, r3
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	695b      	ldr	r3, [r3, #20]
 8005d22:	431a      	orrs	r2, r3
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	69db      	ldr	r3, [r3, #28]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	4ba4      	ldr	r3, [pc, #656]	@ (8005fc4 <UART_SetConfig+0x2c0>)
 8005d34:	4013      	ands	r3, r2
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	6812      	ldr	r2, [r2, #0]
 8005d3a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005d3c:	430b      	orrs	r3, r1
 8005d3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	68da      	ldr	r2, [r3, #12]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	430a      	orrs	r2, r1
 8005d54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	699b      	ldr	r3, [r3, #24]
 8005d5a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a99      	ldr	r2, [pc, #612]	@ (8005fc8 <UART_SetConfig+0x2c4>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d004      	beq.n	8005d70 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	6a1b      	ldr	r3, [r3, #32]
 8005d6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d80:	430a      	orrs	r2, r1
 8005d82:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a90      	ldr	r2, [pc, #576]	@ (8005fcc <UART_SetConfig+0x2c8>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d126      	bne.n	8005ddc <UART_SetConfig+0xd8>
 8005d8e:	4b90      	ldr	r3, [pc, #576]	@ (8005fd0 <UART_SetConfig+0x2cc>)
 8005d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d94:	f003 0303 	and.w	r3, r3, #3
 8005d98:	2b03      	cmp	r3, #3
 8005d9a:	d81b      	bhi.n	8005dd4 <UART_SetConfig+0xd0>
 8005d9c:	a201      	add	r2, pc, #4	@ (adr r2, 8005da4 <UART_SetConfig+0xa0>)
 8005d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005da2:	bf00      	nop
 8005da4:	08005db5 	.word	0x08005db5
 8005da8:	08005dc5 	.word	0x08005dc5
 8005dac:	08005dbd 	.word	0x08005dbd
 8005db0:	08005dcd 	.word	0x08005dcd
 8005db4:	2301      	movs	r3, #1
 8005db6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dba:	e116      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005dbc:	2302      	movs	r3, #2
 8005dbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dc2:	e112      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005dc4:	2304      	movs	r3, #4
 8005dc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dca:	e10e      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005dcc:	2308      	movs	r3, #8
 8005dce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dd2:	e10a      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005dd4:	2310      	movs	r3, #16
 8005dd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dda:	e106      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a7c      	ldr	r2, [pc, #496]	@ (8005fd4 <UART_SetConfig+0x2d0>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d138      	bne.n	8005e58 <UART_SetConfig+0x154>
 8005de6:	4b7a      	ldr	r3, [pc, #488]	@ (8005fd0 <UART_SetConfig+0x2cc>)
 8005de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dec:	f003 030c 	and.w	r3, r3, #12
 8005df0:	2b0c      	cmp	r3, #12
 8005df2:	d82d      	bhi.n	8005e50 <UART_SetConfig+0x14c>
 8005df4:	a201      	add	r2, pc, #4	@ (adr r2, 8005dfc <UART_SetConfig+0xf8>)
 8005df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dfa:	bf00      	nop
 8005dfc:	08005e31 	.word	0x08005e31
 8005e00:	08005e51 	.word	0x08005e51
 8005e04:	08005e51 	.word	0x08005e51
 8005e08:	08005e51 	.word	0x08005e51
 8005e0c:	08005e41 	.word	0x08005e41
 8005e10:	08005e51 	.word	0x08005e51
 8005e14:	08005e51 	.word	0x08005e51
 8005e18:	08005e51 	.word	0x08005e51
 8005e1c:	08005e39 	.word	0x08005e39
 8005e20:	08005e51 	.word	0x08005e51
 8005e24:	08005e51 	.word	0x08005e51
 8005e28:	08005e51 	.word	0x08005e51
 8005e2c:	08005e49 	.word	0x08005e49
 8005e30:	2300      	movs	r3, #0
 8005e32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e36:	e0d8      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005e38:	2302      	movs	r3, #2
 8005e3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e3e:	e0d4      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005e40:	2304      	movs	r3, #4
 8005e42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e46:	e0d0      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005e48:	2308      	movs	r3, #8
 8005e4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e4e:	e0cc      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005e50:	2310      	movs	r3, #16
 8005e52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e56:	e0c8      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a5e      	ldr	r2, [pc, #376]	@ (8005fd8 <UART_SetConfig+0x2d4>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d125      	bne.n	8005eae <UART_SetConfig+0x1aa>
 8005e62:	4b5b      	ldr	r3, [pc, #364]	@ (8005fd0 <UART_SetConfig+0x2cc>)
 8005e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e68:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005e6c:	2b30      	cmp	r3, #48	@ 0x30
 8005e6e:	d016      	beq.n	8005e9e <UART_SetConfig+0x19a>
 8005e70:	2b30      	cmp	r3, #48	@ 0x30
 8005e72:	d818      	bhi.n	8005ea6 <UART_SetConfig+0x1a2>
 8005e74:	2b20      	cmp	r3, #32
 8005e76:	d00a      	beq.n	8005e8e <UART_SetConfig+0x18a>
 8005e78:	2b20      	cmp	r3, #32
 8005e7a:	d814      	bhi.n	8005ea6 <UART_SetConfig+0x1a2>
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d002      	beq.n	8005e86 <UART_SetConfig+0x182>
 8005e80:	2b10      	cmp	r3, #16
 8005e82:	d008      	beq.n	8005e96 <UART_SetConfig+0x192>
 8005e84:	e00f      	b.n	8005ea6 <UART_SetConfig+0x1a2>
 8005e86:	2300      	movs	r3, #0
 8005e88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e8c:	e0ad      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005e8e:	2302      	movs	r3, #2
 8005e90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e94:	e0a9      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005e96:	2304      	movs	r3, #4
 8005e98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005e9c:	e0a5      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005e9e:	2308      	movs	r3, #8
 8005ea0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ea4:	e0a1      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005ea6:	2310      	movs	r3, #16
 8005ea8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005eac:	e09d      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a4a      	ldr	r2, [pc, #296]	@ (8005fdc <UART_SetConfig+0x2d8>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d125      	bne.n	8005f04 <UART_SetConfig+0x200>
 8005eb8:	4b45      	ldr	r3, [pc, #276]	@ (8005fd0 <UART_SetConfig+0x2cc>)
 8005eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ebe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005ec2:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ec4:	d016      	beq.n	8005ef4 <UART_SetConfig+0x1f0>
 8005ec6:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ec8:	d818      	bhi.n	8005efc <UART_SetConfig+0x1f8>
 8005eca:	2b80      	cmp	r3, #128	@ 0x80
 8005ecc:	d00a      	beq.n	8005ee4 <UART_SetConfig+0x1e0>
 8005ece:	2b80      	cmp	r3, #128	@ 0x80
 8005ed0:	d814      	bhi.n	8005efc <UART_SetConfig+0x1f8>
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d002      	beq.n	8005edc <UART_SetConfig+0x1d8>
 8005ed6:	2b40      	cmp	r3, #64	@ 0x40
 8005ed8:	d008      	beq.n	8005eec <UART_SetConfig+0x1e8>
 8005eda:	e00f      	b.n	8005efc <UART_SetConfig+0x1f8>
 8005edc:	2300      	movs	r3, #0
 8005ede:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ee2:	e082      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005ee4:	2302      	movs	r3, #2
 8005ee6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005eea:	e07e      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005eec:	2304      	movs	r3, #4
 8005eee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ef2:	e07a      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005ef4:	2308      	movs	r3, #8
 8005ef6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005efa:	e076      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005efc:	2310      	movs	r3, #16
 8005efe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f02:	e072      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a35      	ldr	r2, [pc, #212]	@ (8005fe0 <UART_SetConfig+0x2dc>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d12a      	bne.n	8005f64 <UART_SetConfig+0x260>
 8005f0e:	4b30      	ldr	r3, [pc, #192]	@ (8005fd0 <UART_SetConfig+0x2cc>)
 8005f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f1c:	d01a      	beq.n	8005f54 <UART_SetConfig+0x250>
 8005f1e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f22:	d81b      	bhi.n	8005f5c <UART_SetConfig+0x258>
 8005f24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f28:	d00c      	beq.n	8005f44 <UART_SetConfig+0x240>
 8005f2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f2e:	d815      	bhi.n	8005f5c <UART_SetConfig+0x258>
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d003      	beq.n	8005f3c <UART_SetConfig+0x238>
 8005f34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f38:	d008      	beq.n	8005f4c <UART_SetConfig+0x248>
 8005f3a:	e00f      	b.n	8005f5c <UART_SetConfig+0x258>
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f42:	e052      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005f44:	2302      	movs	r3, #2
 8005f46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f4a:	e04e      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005f4c:	2304      	movs	r3, #4
 8005f4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f52:	e04a      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005f54:	2308      	movs	r3, #8
 8005f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f5a:	e046      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005f5c:	2310      	movs	r3, #16
 8005f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005f62:	e042      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a17      	ldr	r2, [pc, #92]	@ (8005fc8 <UART_SetConfig+0x2c4>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d13a      	bne.n	8005fe4 <UART_SetConfig+0x2e0>
 8005f6e:	4b18      	ldr	r3, [pc, #96]	@ (8005fd0 <UART_SetConfig+0x2cc>)
 8005f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f74:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005f78:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f7c:	d01a      	beq.n	8005fb4 <UART_SetConfig+0x2b0>
 8005f7e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f82:	d81b      	bhi.n	8005fbc <UART_SetConfig+0x2b8>
 8005f84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f88:	d00c      	beq.n	8005fa4 <UART_SetConfig+0x2a0>
 8005f8a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f8e:	d815      	bhi.n	8005fbc <UART_SetConfig+0x2b8>
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d003      	beq.n	8005f9c <UART_SetConfig+0x298>
 8005f94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f98:	d008      	beq.n	8005fac <UART_SetConfig+0x2a8>
 8005f9a:	e00f      	b.n	8005fbc <UART_SetConfig+0x2b8>
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fa2:	e022      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005fa4:	2302      	movs	r3, #2
 8005fa6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005faa:	e01e      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005fac:	2304      	movs	r3, #4
 8005fae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fb2:	e01a      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005fb4:	2308      	movs	r3, #8
 8005fb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fba:	e016      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005fbc:	2310      	movs	r3, #16
 8005fbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005fc2:	e012      	b.n	8005fea <UART_SetConfig+0x2e6>
 8005fc4:	efff69f3 	.word	0xefff69f3
 8005fc8:	40008000 	.word	0x40008000
 8005fcc:	40013800 	.word	0x40013800
 8005fd0:	40021000 	.word	0x40021000
 8005fd4:	40004400 	.word	0x40004400
 8005fd8:	40004800 	.word	0x40004800
 8005fdc:	40004c00 	.word	0x40004c00
 8005fe0:	40005000 	.word	0x40005000
 8005fe4:	2310      	movs	r3, #16
 8005fe6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a9f      	ldr	r2, [pc, #636]	@ (800626c <UART_SetConfig+0x568>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d17a      	bne.n	80060ea <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005ff4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005ff8:	2b08      	cmp	r3, #8
 8005ffa:	d824      	bhi.n	8006046 <UART_SetConfig+0x342>
 8005ffc:	a201      	add	r2, pc, #4	@ (adr r2, 8006004 <UART_SetConfig+0x300>)
 8005ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006002:	bf00      	nop
 8006004:	08006029 	.word	0x08006029
 8006008:	08006047 	.word	0x08006047
 800600c:	08006031 	.word	0x08006031
 8006010:	08006047 	.word	0x08006047
 8006014:	08006037 	.word	0x08006037
 8006018:	08006047 	.word	0x08006047
 800601c:	08006047 	.word	0x08006047
 8006020:	08006047 	.word	0x08006047
 8006024:	0800603f 	.word	0x0800603f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006028:	f7fe f95c 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 800602c:	61f8      	str	r0, [r7, #28]
        break;
 800602e:	e010      	b.n	8006052 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006030:	4b8f      	ldr	r3, [pc, #572]	@ (8006270 <UART_SetConfig+0x56c>)
 8006032:	61fb      	str	r3, [r7, #28]
        break;
 8006034:	e00d      	b.n	8006052 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006036:	f7fe f8bd 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 800603a:	61f8      	str	r0, [r7, #28]
        break;
 800603c:	e009      	b.n	8006052 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800603e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006042:	61fb      	str	r3, [r7, #28]
        break;
 8006044:	e005      	b.n	8006052 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006046:	2300      	movs	r3, #0
 8006048:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006050:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006052:	69fb      	ldr	r3, [r7, #28]
 8006054:	2b00      	cmp	r3, #0
 8006056:	f000 80fb 	beq.w	8006250 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	685a      	ldr	r2, [r3, #4]
 800605e:	4613      	mov	r3, r2
 8006060:	005b      	lsls	r3, r3, #1
 8006062:	4413      	add	r3, r2
 8006064:	69fa      	ldr	r2, [r7, #28]
 8006066:	429a      	cmp	r2, r3
 8006068:	d305      	bcc.n	8006076 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006070:	69fa      	ldr	r2, [r7, #28]
 8006072:	429a      	cmp	r2, r3
 8006074:	d903      	bls.n	800607e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800607c:	e0e8      	b.n	8006250 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	2200      	movs	r2, #0
 8006082:	461c      	mov	r4, r3
 8006084:	4615      	mov	r5, r2
 8006086:	f04f 0200 	mov.w	r2, #0
 800608a:	f04f 0300 	mov.w	r3, #0
 800608e:	022b      	lsls	r3, r5, #8
 8006090:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006094:	0222      	lsls	r2, r4, #8
 8006096:	68f9      	ldr	r1, [r7, #12]
 8006098:	6849      	ldr	r1, [r1, #4]
 800609a:	0849      	lsrs	r1, r1, #1
 800609c:	2000      	movs	r0, #0
 800609e:	4688      	mov	r8, r1
 80060a0:	4681      	mov	r9, r0
 80060a2:	eb12 0a08 	adds.w	sl, r2, r8
 80060a6:	eb43 0b09 	adc.w	fp, r3, r9
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	2200      	movs	r2, #0
 80060b0:	603b      	str	r3, [r7, #0]
 80060b2:	607a      	str	r2, [r7, #4]
 80060b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060b8:	4650      	mov	r0, sl
 80060ba:	4659      	mov	r1, fp
 80060bc:	f7fa f8f0 	bl	80002a0 <__aeabi_uldivmod>
 80060c0:	4602      	mov	r2, r0
 80060c2:	460b      	mov	r3, r1
 80060c4:	4613      	mov	r3, r2
 80060c6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060ce:	d308      	bcc.n	80060e2 <UART_SetConfig+0x3de>
 80060d0:	69bb      	ldr	r3, [r7, #24]
 80060d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80060d6:	d204      	bcs.n	80060e2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	69ba      	ldr	r2, [r7, #24]
 80060de:	60da      	str	r2, [r3, #12]
 80060e0:	e0b6      	b.n	8006250 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80060e8:	e0b2      	b.n	8006250 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	69db      	ldr	r3, [r3, #28]
 80060ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060f2:	d15e      	bne.n	80061b2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80060f4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80060f8:	2b08      	cmp	r3, #8
 80060fa:	d828      	bhi.n	800614e <UART_SetConfig+0x44a>
 80060fc:	a201      	add	r2, pc, #4	@ (adr r2, 8006104 <UART_SetConfig+0x400>)
 80060fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006102:	bf00      	nop
 8006104:	08006129 	.word	0x08006129
 8006108:	08006131 	.word	0x08006131
 800610c:	08006139 	.word	0x08006139
 8006110:	0800614f 	.word	0x0800614f
 8006114:	0800613f 	.word	0x0800613f
 8006118:	0800614f 	.word	0x0800614f
 800611c:	0800614f 	.word	0x0800614f
 8006120:	0800614f 	.word	0x0800614f
 8006124:	08006147 	.word	0x08006147
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006128:	f7fe f8dc 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 800612c:	61f8      	str	r0, [r7, #28]
        break;
 800612e:	e014      	b.n	800615a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006130:	f7fe f8ee 	bl	8004310 <HAL_RCC_GetPCLK2Freq>
 8006134:	61f8      	str	r0, [r7, #28]
        break;
 8006136:	e010      	b.n	800615a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006138:	4b4d      	ldr	r3, [pc, #308]	@ (8006270 <UART_SetConfig+0x56c>)
 800613a:	61fb      	str	r3, [r7, #28]
        break;
 800613c:	e00d      	b.n	800615a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800613e:	f7fe f839 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 8006142:	61f8      	str	r0, [r7, #28]
        break;
 8006144:	e009      	b.n	800615a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006146:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800614a:	61fb      	str	r3, [r7, #28]
        break;
 800614c:	e005      	b.n	800615a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800614e:	2300      	movs	r3, #0
 8006150:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006158:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d077      	beq.n	8006250 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006160:	69fb      	ldr	r3, [r7, #28]
 8006162:	005a      	lsls	r2, r3, #1
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	085b      	lsrs	r3, r3, #1
 800616a:	441a      	add	r2, r3
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	fbb2 f3f3 	udiv	r3, r2, r3
 8006174:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006176:	69bb      	ldr	r3, [r7, #24]
 8006178:	2b0f      	cmp	r3, #15
 800617a:	d916      	bls.n	80061aa <UART_SetConfig+0x4a6>
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006182:	d212      	bcs.n	80061aa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006184:	69bb      	ldr	r3, [r7, #24]
 8006186:	b29b      	uxth	r3, r3
 8006188:	f023 030f 	bic.w	r3, r3, #15
 800618c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	085b      	lsrs	r3, r3, #1
 8006192:	b29b      	uxth	r3, r3
 8006194:	f003 0307 	and.w	r3, r3, #7
 8006198:	b29a      	uxth	r2, r3
 800619a:	8afb      	ldrh	r3, [r7, #22]
 800619c:	4313      	orrs	r3, r2
 800619e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	8afa      	ldrh	r2, [r7, #22]
 80061a6:	60da      	str	r2, [r3, #12]
 80061a8:	e052      	b.n	8006250 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80061b0:	e04e      	b.n	8006250 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80061b2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80061b6:	2b08      	cmp	r3, #8
 80061b8:	d827      	bhi.n	800620a <UART_SetConfig+0x506>
 80061ba:	a201      	add	r2, pc, #4	@ (adr r2, 80061c0 <UART_SetConfig+0x4bc>)
 80061bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061c0:	080061e5 	.word	0x080061e5
 80061c4:	080061ed 	.word	0x080061ed
 80061c8:	080061f5 	.word	0x080061f5
 80061cc:	0800620b 	.word	0x0800620b
 80061d0:	080061fb 	.word	0x080061fb
 80061d4:	0800620b 	.word	0x0800620b
 80061d8:	0800620b 	.word	0x0800620b
 80061dc:	0800620b 	.word	0x0800620b
 80061e0:	08006203 	.word	0x08006203
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061e4:	f7fe f87e 	bl	80042e4 <HAL_RCC_GetPCLK1Freq>
 80061e8:	61f8      	str	r0, [r7, #28]
        break;
 80061ea:	e014      	b.n	8006216 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80061ec:	f7fe f890 	bl	8004310 <HAL_RCC_GetPCLK2Freq>
 80061f0:	61f8      	str	r0, [r7, #28]
        break;
 80061f2:	e010      	b.n	8006216 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061f4:	4b1e      	ldr	r3, [pc, #120]	@ (8006270 <UART_SetConfig+0x56c>)
 80061f6:	61fb      	str	r3, [r7, #28]
        break;
 80061f8:	e00d      	b.n	8006216 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061fa:	f7fd ffdb 	bl	80041b4 <HAL_RCC_GetSysClockFreq>
 80061fe:	61f8      	str	r0, [r7, #28]
        break;
 8006200:	e009      	b.n	8006216 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006202:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006206:	61fb      	str	r3, [r7, #28]
        break;
 8006208:	e005      	b.n	8006216 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800620a:	2300      	movs	r3, #0
 800620c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006214:	bf00      	nop
    }

    if (pclk != 0U)
 8006216:	69fb      	ldr	r3, [r7, #28]
 8006218:	2b00      	cmp	r3, #0
 800621a:	d019      	beq.n	8006250 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	085a      	lsrs	r2, r3, #1
 8006222:	69fb      	ldr	r3, [r7, #28]
 8006224:	441a      	add	r2, r3
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	fbb2 f3f3 	udiv	r3, r2, r3
 800622e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006230:	69bb      	ldr	r3, [r7, #24]
 8006232:	2b0f      	cmp	r3, #15
 8006234:	d909      	bls.n	800624a <UART_SetConfig+0x546>
 8006236:	69bb      	ldr	r3, [r7, #24]
 8006238:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800623c:	d205      	bcs.n	800624a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	b29a      	uxth	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	60da      	str	r2, [r3, #12]
 8006248:	e002      	b.n	8006250 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2200      	movs	r2, #0
 8006254:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2200      	movs	r2, #0
 800625a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800625c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006260:	4618      	mov	r0, r3
 8006262:	3728      	adds	r7, #40	@ 0x28
 8006264:	46bd      	mov	sp, r7
 8006266:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800626a:	bf00      	nop
 800626c:	40008000 	.word	0x40008000
 8006270:	00f42400 	.word	0x00f42400

08006274 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006274:	b480      	push	{r7}
 8006276:	b083      	sub	sp, #12
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006280:	f003 0308 	and.w	r3, r3, #8
 8006284:	2b00      	cmp	r3, #0
 8006286:	d00a      	beq.n	800629e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	430a      	orrs	r2, r1
 800629c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062a2:	f003 0301 	and.w	r3, r3, #1
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d00a      	beq.n	80062c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	430a      	orrs	r2, r1
 80062be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062c4:	f003 0302 	and.w	r3, r3, #2
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d00a      	beq.n	80062e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	430a      	orrs	r2, r1
 80062e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e6:	f003 0304 	and.w	r3, r3, #4
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d00a      	beq.n	8006304 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	430a      	orrs	r2, r1
 8006302:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006308:	f003 0310 	and.w	r3, r3, #16
 800630c:	2b00      	cmp	r3, #0
 800630e:	d00a      	beq.n	8006326 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	430a      	orrs	r2, r1
 8006324:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800632a:	f003 0320 	and.w	r3, r3, #32
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00a      	beq.n	8006348 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	430a      	orrs	r2, r1
 8006346:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800634c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006350:	2b00      	cmp	r3, #0
 8006352:	d01a      	beq.n	800638a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	430a      	orrs	r2, r1
 8006368:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800636e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006372:	d10a      	bne.n	800638a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	430a      	orrs	r2, r1
 8006388:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800638e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006392:	2b00      	cmp	r3, #0
 8006394:	d00a      	beq.n	80063ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	430a      	orrs	r2, r1
 80063aa:	605a      	str	r2, [r3, #4]
  }
}
 80063ac:	bf00      	nop
 80063ae:	370c      	adds	r7, #12
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr

080063b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b098      	sub	sp, #96	@ 0x60
 80063bc:	af02      	add	r7, sp, #8
 80063be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80063c8:	f7fc fa54 	bl	8002874 <HAL_GetTick>
 80063cc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f003 0308 	and.w	r3, r3, #8
 80063d8:	2b08      	cmp	r3, #8
 80063da:	d12e      	bne.n	800643a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80063e0:	9300      	str	r3, [sp, #0]
 80063e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80063e4:	2200      	movs	r2, #0
 80063e6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80063ea:	6878      	ldr	r0, [r7, #4]
 80063ec:	f000 f88c 	bl	8006508 <UART_WaitOnFlagUntilTimeout>
 80063f0:	4603      	mov	r3, r0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d021      	beq.n	800643a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063fe:	e853 3f00 	ldrex	r3, [r3]
 8006402:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006406:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800640a:	653b      	str	r3, [r7, #80]	@ 0x50
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	461a      	mov	r2, r3
 8006412:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006414:	647b      	str	r3, [r7, #68]	@ 0x44
 8006416:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006418:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800641a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800641c:	e841 2300 	strex	r3, r2, [r1]
 8006420:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006422:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006424:	2b00      	cmp	r3, #0
 8006426:	d1e6      	bne.n	80063f6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2220      	movs	r2, #32
 800642c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2200      	movs	r2, #0
 8006432:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006436:	2303      	movs	r3, #3
 8006438:	e062      	b.n	8006500 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f003 0304 	and.w	r3, r3, #4
 8006444:	2b04      	cmp	r3, #4
 8006446:	d149      	bne.n	80064dc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006448:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800644c:	9300      	str	r3, [sp, #0]
 800644e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006450:	2200      	movs	r2, #0
 8006452:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f000 f856 	bl	8006508 <UART_WaitOnFlagUntilTimeout>
 800645c:	4603      	mov	r3, r0
 800645e:	2b00      	cmp	r3, #0
 8006460:	d03c      	beq.n	80064dc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800646a:	e853 3f00 	ldrex	r3, [r3]
 800646e:	623b      	str	r3, [r7, #32]
   return(result);
 8006470:	6a3b      	ldr	r3, [r7, #32]
 8006472:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006476:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	461a      	mov	r2, r3
 800647e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006480:	633b      	str	r3, [r7, #48]	@ 0x30
 8006482:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006484:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006486:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006488:	e841 2300 	strex	r3, r2, [r1]
 800648c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800648e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006490:	2b00      	cmp	r3, #0
 8006492:	d1e6      	bne.n	8006462 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	3308      	adds	r3, #8
 800649a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	e853 3f00 	ldrex	r3, [r3]
 80064a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f023 0301 	bic.w	r3, r3, #1
 80064aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	3308      	adds	r3, #8
 80064b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80064b4:	61fa      	str	r2, [r7, #28]
 80064b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b8:	69b9      	ldr	r1, [r7, #24]
 80064ba:	69fa      	ldr	r2, [r7, #28]
 80064bc:	e841 2300 	strex	r3, r2, [r1]
 80064c0:	617b      	str	r3, [r7, #20]
   return(result);
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d1e5      	bne.n	8006494 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2220      	movs	r2, #32
 80064cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2200      	movs	r2, #0
 80064d4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064d8:	2303      	movs	r3, #3
 80064da:	e011      	b.n	8006500 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2220      	movs	r2, #32
 80064e0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2220      	movs	r2, #32
 80064e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80064fe:	2300      	movs	r3, #0
}
 8006500:	4618      	mov	r0, r3
 8006502:	3758      	adds	r7, #88	@ 0x58
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}

08006508 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	60f8      	str	r0, [r7, #12]
 8006510:	60b9      	str	r1, [r7, #8]
 8006512:	603b      	str	r3, [r7, #0]
 8006514:	4613      	mov	r3, r2
 8006516:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006518:	e04f      	b.n	80065ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800651a:	69bb      	ldr	r3, [r7, #24]
 800651c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006520:	d04b      	beq.n	80065ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006522:	f7fc f9a7 	bl	8002874 <HAL_GetTick>
 8006526:	4602      	mov	r2, r0
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	1ad3      	subs	r3, r2, r3
 800652c:	69ba      	ldr	r2, [r7, #24]
 800652e:	429a      	cmp	r2, r3
 8006530:	d302      	bcc.n	8006538 <UART_WaitOnFlagUntilTimeout+0x30>
 8006532:	69bb      	ldr	r3, [r7, #24]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d101      	bne.n	800653c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006538:	2303      	movs	r3, #3
 800653a:	e04e      	b.n	80065da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f003 0304 	and.w	r3, r3, #4
 8006546:	2b00      	cmp	r3, #0
 8006548:	d037      	beq.n	80065ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	2b80      	cmp	r3, #128	@ 0x80
 800654e:	d034      	beq.n	80065ba <UART_WaitOnFlagUntilTimeout+0xb2>
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	2b40      	cmp	r3, #64	@ 0x40
 8006554:	d031      	beq.n	80065ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	69db      	ldr	r3, [r3, #28]
 800655c:	f003 0308 	and.w	r3, r3, #8
 8006560:	2b08      	cmp	r3, #8
 8006562:	d110      	bne.n	8006586 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	2208      	movs	r2, #8
 800656a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800656c:	68f8      	ldr	r0, [r7, #12]
 800656e:	f000 f8ff 	bl	8006770 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2208      	movs	r2, #8
 8006576:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2200      	movs	r2, #0
 800657e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	e029      	b.n	80065da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	69db      	ldr	r3, [r3, #28]
 800658c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006590:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006594:	d111      	bne.n	80065ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800659e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80065a0:	68f8      	ldr	r0, [r7, #12]
 80065a2:	f000 f8e5 	bl	8006770 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2220      	movs	r2, #32
 80065aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2200      	movs	r2, #0
 80065b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e00f      	b.n	80065da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	69da      	ldr	r2, [r3, #28]
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	4013      	ands	r3, r2
 80065c4:	68ba      	ldr	r2, [r7, #8]
 80065c6:	429a      	cmp	r2, r3
 80065c8:	bf0c      	ite	eq
 80065ca:	2301      	moveq	r3, #1
 80065cc:	2300      	movne	r3, #0
 80065ce:	b2db      	uxtb	r3, r3
 80065d0:	461a      	mov	r2, r3
 80065d2:	79fb      	ldrb	r3, [r7, #7]
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d0a0      	beq.n	800651a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80065d8:	2300      	movs	r3, #0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3710      	adds	r7, #16
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
	...

080065e4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b097      	sub	sp, #92	@ 0x5c
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	4613      	mov	r3, r2
 80065f0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	68ba      	ldr	r2, [r7, #8]
 80065f6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	88fa      	ldrh	r2, [r7, #6]
 80065fc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	88fa      	ldrh	r2, [r7, #6]
 8006604:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2200      	movs	r2, #0
 800660c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006616:	d10e      	bne.n	8006636 <UART_Start_Receive_IT+0x52>
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	691b      	ldr	r3, [r3, #16]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d105      	bne.n	800662c <UART_Start_Receive_IT+0x48>
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006626:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800662a:	e02d      	b.n	8006688 <UART_Start_Receive_IT+0xa4>
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	22ff      	movs	r2, #255	@ 0xff
 8006630:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006634:	e028      	b.n	8006688 <UART_Start_Receive_IT+0xa4>
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d10d      	bne.n	800665a <UART_Start_Receive_IT+0x76>
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d104      	bne.n	8006650 <UART_Start_Receive_IT+0x6c>
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	22ff      	movs	r2, #255	@ 0xff
 800664a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800664e:	e01b      	b.n	8006688 <UART_Start_Receive_IT+0xa4>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	227f      	movs	r2, #127	@ 0x7f
 8006654:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006658:	e016      	b.n	8006688 <UART_Start_Receive_IT+0xa4>
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006662:	d10d      	bne.n	8006680 <UART_Start_Receive_IT+0x9c>
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	691b      	ldr	r3, [r3, #16]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d104      	bne.n	8006676 <UART_Start_Receive_IT+0x92>
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	227f      	movs	r2, #127	@ 0x7f
 8006670:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006674:	e008      	b.n	8006688 <UART_Start_Receive_IT+0xa4>
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	223f      	movs	r2, #63	@ 0x3f
 800667a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800667e:	e003      	b.n	8006688 <UART_Start_Receive_IT+0xa4>
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2200      	movs	r2, #0
 8006684:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2200      	movs	r2, #0
 800668c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2222      	movs	r2, #34	@ 0x22
 8006694:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	3308      	adds	r3, #8
 800669e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066a2:	e853 3f00 	ldrex	r3, [r3]
 80066a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066aa:	f043 0301 	orr.w	r3, r3, #1
 80066ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	3308      	adds	r3, #8
 80066b6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80066b8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80066ba:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066bc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80066be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80066c0:	e841 2300 	strex	r3, r2, [r1]
 80066c4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80066c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d1e5      	bne.n	8006698 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066d4:	d107      	bne.n	80066e6 <UART_Start_Receive_IT+0x102>
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	691b      	ldr	r3, [r3, #16]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d103      	bne.n	80066e6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	4a21      	ldr	r2, [pc, #132]	@ (8006768 <UART_Start_Receive_IT+0x184>)
 80066e2:	669a      	str	r2, [r3, #104]	@ 0x68
 80066e4:	e002      	b.n	80066ec <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	4a20      	ldr	r2, [pc, #128]	@ (800676c <UART_Start_Receive_IT+0x188>)
 80066ea:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	691b      	ldr	r3, [r3, #16]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d019      	beq.n	8006728 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066fc:	e853 3f00 	ldrex	r3, [r3]
 8006700:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006704:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006708:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	461a      	mov	r2, r3
 8006710:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006712:	637b      	str	r3, [r7, #52]	@ 0x34
 8006714:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006716:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006718:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800671a:	e841 2300 	strex	r3, r2, [r1]
 800671e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006722:	2b00      	cmp	r3, #0
 8006724:	d1e6      	bne.n	80066f4 <UART_Start_Receive_IT+0x110>
 8006726:	e018      	b.n	800675a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	e853 3f00 	ldrex	r3, [r3]
 8006734:	613b      	str	r3, [r7, #16]
   return(result);
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	f043 0320 	orr.w	r3, r3, #32
 800673c:	653b      	str	r3, [r7, #80]	@ 0x50
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	461a      	mov	r2, r3
 8006744:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006746:	623b      	str	r3, [r7, #32]
 8006748:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674a:	69f9      	ldr	r1, [r7, #28]
 800674c:	6a3a      	ldr	r2, [r7, #32]
 800674e:	e841 2300 	strex	r3, r2, [r1]
 8006752:	61bb      	str	r3, [r7, #24]
   return(result);
 8006754:	69bb      	ldr	r3, [r7, #24]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d1e6      	bne.n	8006728 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800675a:	2300      	movs	r3, #0
}
 800675c:	4618      	mov	r0, r3
 800675e:	375c      	adds	r7, #92	@ 0x5c
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr
 8006768:	08006a75 	.word	0x08006a75
 800676c:	080068b9 	.word	0x080068b9

08006770 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006770:	b480      	push	{r7}
 8006772:	b095      	sub	sp, #84	@ 0x54
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800677e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006780:	e853 3f00 	ldrex	r3, [r3]
 8006784:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006788:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800678c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	461a      	mov	r2, r3
 8006794:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006796:	643b      	str	r3, [r7, #64]	@ 0x40
 8006798:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800679c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800679e:	e841 2300 	strex	r3, r2, [r1]
 80067a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80067a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d1e6      	bne.n	8006778 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	3308      	adds	r3, #8
 80067b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b2:	6a3b      	ldr	r3, [r7, #32]
 80067b4:	e853 3f00 	ldrex	r3, [r3]
 80067b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80067ba:	69fb      	ldr	r3, [r7, #28]
 80067bc:	f023 0301 	bic.w	r3, r3, #1
 80067c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	3308      	adds	r3, #8
 80067c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80067cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80067d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067d2:	e841 2300 	strex	r3, r2, [r1]
 80067d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80067d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d1e5      	bne.n	80067aa <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	d118      	bne.n	8006818 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	e853 3f00 	ldrex	r3, [r3]
 80067f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	f023 0310 	bic.w	r3, r3, #16
 80067fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	461a      	mov	r2, r3
 8006802:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006804:	61bb      	str	r3, [r7, #24]
 8006806:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006808:	6979      	ldr	r1, [r7, #20]
 800680a:	69ba      	ldr	r2, [r7, #24]
 800680c:	e841 2300 	strex	r3, r2, [r1]
 8006810:	613b      	str	r3, [r7, #16]
   return(result);
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d1e6      	bne.n	80067e6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2220      	movs	r2, #32
 800681c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2200      	movs	r2, #0
 8006824:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2200      	movs	r2, #0
 800682a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800682c:	bf00      	nop
 800682e:	3754      	adds	r7, #84	@ 0x54
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr

08006838 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006844:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2200      	movs	r2, #0
 800684a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2200      	movs	r2, #0
 8006852:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006856:	68f8      	ldr	r0, [r7, #12]
 8006858:	f7ff fa3e 	bl	8005cd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800685c:	bf00      	nop
 800685e:	3710      	adds	r7, #16
 8006860:	46bd      	mov	sp, r7
 8006862:	bd80      	pop	{r7, pc}

08006864 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b088      	sub	sp, #32
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	e853 3f00 	ldrex	r3, [r3]
 8006878:	60bb      	str	r3, [r7, #8]
   return(result);
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006880:	61fb      	str	r3, [r7, #28]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	461a      	mov	r2, r3
 8006888:	69fb      	ldr	r3, [r7, #28]
 800688a:	61bb      	str	r3, [r7, #24]
 800688c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800688e:	6979      	ldr	r1, [r7, #20]
 8006890:	69ba      	ldr	r2, [r7, #24]
 8006892:	e841 2300 	strex	r3, r2, [r1]
 8006896:	613b      	str	r3, [r7, #16]
   return(result);
 8006898:	693b      	ldr	r3, [r7, #16]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d1e6      	bne.n	800686c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2220      	movs	r2, #32
 80068a2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2200      	movs	r2, #0
 80068a8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f7ff fa0a 	bl	8005cc4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80068b0:	bf00      	nop
 80068b2:	3720      	adds	r7, #32
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}

080068b8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b09c      	sub	sp, #112	@ 0x70
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80068c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068d0:	2b22      	cmp	r3, #34	@ 0x22
 80068d2:	f040 80be 	bne.w	8006a52 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80068dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80068e0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80068e4:	b2d9      	uxtb	r1, r3
 80068e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80068ea:	b2da      	uxtb	r2, r3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068f0:	400a      	ands	r2, r1
 80068f2:	b2d2      	uxtb	r2, r2
 80068f4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068fa:	1c5a      	adds	r2, r3, #1
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006906:	b29b      	uxth	r3, r3
 8006908:	3b01      	subs	r3, #1
 800690a:	b29a      	uxth	r2, r3
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006918:	b29b      	uxth	r3, r3
 800691a:	2b00      	cmp	r3, #0
 800691c:	f040 80a3 	bne.w	8006a66 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006926:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006928:	e853 3f00 	ldrex	r3, [r3]
 800692c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800692e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006930:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006934:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	461a      	mov	r2, r3
 800693c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800693e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006940:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006942:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006944:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006946:	e841 2300 	strex	r3, r2, [r1]
 800694a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800694c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800694e:	2b00      	cmp	r3, #0
 8006950:	d1e6      	bne.n	8006920 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	3308      	adds	r3, #8
 8006958:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800695a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800695c:	e853 3f00 	ldrex	r3, [r3]
 8006960:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006964:	f023 0301 	bic.w	r3, r3, #1
 8006968:	667b      	str	r3, [r7, #100]	@ 0x64
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	3308      	adds	r3, #8
 8006970:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006972:	647a      	str	r2, [r7, #68]	@ 0x44
 8006974:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006976:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006978:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800697a:	e841 2300 	strex	r3, r2, [r1]
 800697e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006982:	2b00      	cmp	r3, #0
 8006984:	d1e5      	bne.n	8006952 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2220      	movs	r2, #32
 800698a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	4a34      	ldr	r2, [pc, #208]	@ (8006a70 <UART_RxISR_8BIT+0x1b8>)
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d01f      	beq.n	80069e4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d018      	beq.n	80069e4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ba:	e853 3f00 	ldrex	r3, [r3]
 80069be:	623b      	str	r3, [r7, #32]
   return(result);
 80069c0:	6a3b      	ldr	r3, [r7, #32]
 80069c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80069c6:	663b      	str	r3, [r7, #96]	@ 0x60
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	461a      	mov	r2, r3
 80069ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80069d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80069d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069d8:	e841 2300 	strex	r3, r2, [r1]
 80069dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d1e6      	bne.n	80069b2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069e8:	2b01      	cmp	r3, #1
 80069ea:	d12e      	bne.n	8006a4a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	e853 3f00 	ldrex	r3, [r3]
 80069fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f023 0310 	bic.w	r3, r3, #16
 8006a06:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a10:	61fb      	str	r3, [r7, #28]
 8006a12:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a14:	69b9      	ldr	r1, [r7, #24]
 8006a16:	69fa      	ldr	r2, [r7, #28]
 8006a18:	e841 2300 	strex	r3, r2, [r1]
 8006a1c:	617b      	str	r3, [r7, #20]
   return(result);
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d1e6      	bne.n	80069f2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	69db      	ldr	r3, [r3, #28]
 8006a2a:	f003 0310 	and.w	r3, r3, #16
 8006a2e:	2b10      	cmp	r3, #16
 8006a30:	d103      	bne.n	8006a3a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	2210      	movs	r2, #16
 8006a38:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006a40:	4619      	mov	r1, r3
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f7ff f952 	bl	8005cec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006a48:	e00d      	b.n	8006a66 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f7fa f962 	bl	8000d14 <HAL_UART_RxCpltCallback>
}
 8006a50:	e009      	b.n	8006a66 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	8b1b      	ldrh	r3, [r3, #24]
 8006a58:	b29a      	uxth	r2, r3
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f042 0208 	orr.w	r2, r2, #8
 8006a62:	b292      	uxth	r2, r2
 8006a64:	831a      	strh	r2, [r3, #24]
}
 8006a66:	bf00      	nop
 8006a68:	3770      	adds	r7, #112	@ 0x70
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	40008000 	.word	0x40008000

08006a74 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b09c      	sub	sp, #112	@ 0x70
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006a82:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a8c:	2b22      	cmp	r3, #34	@ 0x22
 8006a8e:	f040 80be 	bne.w	8006c0e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006a98:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aa0:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006aa2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006aa6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006aaa:	4013      	ands	r3, r2
 8006aac:	b29a      	uxth	r2, r3
 8006aae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006ab0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ab6:	1c9a      	adds	r2, r3, #2
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	3b01      	subs	r3, #1
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	f040 80a3 	bne.w	8006c22 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ae4:	e853 3f00 	ldrex	r3, [r3]
 8006ae8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006aea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006aec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006af0:	667b      	str	r3, [r7, #100]	@ 0x64
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	461a      	mov	r2, r3
 8006af8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006afa:	657b      	str	r3, [r7, #84]	@ 0x54
 8006afc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006b00:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006b02:	e841 2300 	strex	r3, r2, [r1]
 8006b06:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006b08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d1e6      	bne.n	8006adc <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	3308      	adds	r3, #8
 8006b14:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b18:	e853 3f00 	ldrex	r3, [r3]
 8006b1c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b20:	f023 0301 	bic.w	r3, r3, #1
 8006b24:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	3308      	adds	r3, #8
 8006b2c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006b2e:	643a      	str	r2, [r7, #64]	@ 0x40
 8006b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b36:	e841 2300 	strex	r3, r2, [r1]
 8006b3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d1e5      	bne.n	8006b0e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2220      	movs	r2, #32
 8006b46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a34      	ldr	r2, [pc, #208]	@ (8006c2c <UART_RxISR_16BIT+0x1b8>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d01f      	beq.n	8006ba0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d018      	beq.n	8006ba0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b74:	6a3b      	ldr	r3, [r7, #32]
 8006b76:	e853 3f00 	ldrex	r3, [r3]
 8006b7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b7c:	69fb      	ldr	r3, [r7, #28]
 8006b7e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b82:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	461a      	mov	r2, r3
 8006b8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b8e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b94:	e841 2300 	strex	r3, r2, [r1]
 8006b98:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d1e6      	bne.n	8006b6e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	d12e      	bne.n	8006c06 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	e853 3f00 	ldrex	r3, [r3]
 8006bba:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	f023 0310 	bic.w	r3, r3, #16
 8006bc2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	461a      	mov	r2, r3
 8006bca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006bcc:	61bb      	str	r3, [r7, #24]
 8006bce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd0:	6979      	ldr	r1, [r7, #20]
 8006bd2:	69ba      	ldr	r2, [r7, #24]
 8006bd4:	e841 2300 	strex	r3, r2, [r1]
 8006bd8:	613b      	str	r3, [r7, #16]
   return(result);
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d1e6      	bne.n	8006bae <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	69db      	ldr	r3, [r3, #28]
 8006be6:	f003 0310 	and.w	r3, r3, #16
 8006bea:	2b10      	cmp	r3, #16
 8006bec:	d103      	bne.n	8006bf6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	2210      	movs	r2, #16
 8006bf4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006bfc:	4619      	mov	r1, r3
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f7ff f874 	bl	8005cec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006c04:	e00d      	b.n	8006c22 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f7fa f884 	bl	8000d14 <HAL_UART_RxCpltCallback>
}
 8006c0c:	e009      	b.n	8006c22 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	8b1b      	ldrh	r3, [r3, #24]
 8006c14:	b29a      	uxth	r2, r3
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f042 0208 	orr.w	r2, r2, #8
 8006c1e:	b292      	uxth	r2, r2
 8006c20:	831a      	strh	r2, [r3, #24]
}
 8006c22:	bf00      	nop
 8006c24:	3770      	adds	r7, #112	@ 0x70
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}
 8006c2a:	bf00      	nop
 8006c2c:	40008000 	.word	0x40008000

08006c30 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b083      	sub	sp, #12
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006c38:	bf00      	nop
 8006c3a:	370c      	adds	r7, #12
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr

08006c44 <atoi>:
 8006c44:	220a      	movs	r2, #10
 8006c46:	2100      	movs	r1, #0
 8006c48:	f000 b8e6 	b.w	8006e18 <strtol>

08006c4c <srand>:
 8006c4c:	b538      	push	{r3, r4, r5, lr}
 8006c4e:	4b10      	ldr	r3, [pc, #64]	@ (8006c90 <srand+0x44>)
 8006c50:	681d      	ldr	r5, [r3, #0]
 8006c52:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006c54:	4604      	mov	r4, r0
 8006c56:	b9b3      	cbnz	r3, 8006c86 <srand+0x3a>
 8006c58:	2018      	movs	r0, #24
 8006c5a:	f000 fdb9 	bl	80077d0 <malloc>
 8006c5e:	4602      	mov	r2, r0
 8006c60:	6328      	str	r0, [r5, #48]	@ 0x30
 8006c62:	b920      	cbnz	r0, 8006c6e <srand+0x22>
 8006c64:	4b0b      	ldr	r3, [pc, #44]	@ (8006c94 <srand+0x48>)
 8006c66:	480c      	ldr	r0, [pc, #48]	@ (8006c98 <srand+0x4c>)
 8006c68:	2146      	movs	r1, #70	@ 0x46
 8006c6a:	f000 fd49 	bl	8007700 <__assert_func>
 8006c6e:	490b      	ldr	r1, [pc, #44]	@ (8006c9c <srand+0x50>)
 8006c70:	4b0b      	ldr	r3, [pc, #44]	@ (8006ca0 <srand+0x54>)
 8006c72:	e9c0 1300 	strd	r1, r3, [r0]
 8006c76:	4b0b      	ldr	r3, [pc, #44]	@ (8006ca4 <srand+0x58>)
 8006c78:	6083      	str	r3, [r0, #8]
 8006c7a:	230b      	movs	r3, #11
 8006c7c:	8183      	strh	r3, [r0, #12]
 8006c7e:	2100      	movs	r1, #0
 8006c80:	2001      	movs	r0, #1
 8006c82:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006c86:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006c88:	2200      	movs	r2, #0
 8006c8a:	611c      	str	r4, [r3, #16]
 8006c8c:	615a      	str	r2, [r3, #20]
 8006c8e:	bd38      	pop	{r3, r4, r5, pc}
 8006c90:	200000ac 	.word	0x200000ac
 8006c94:	0800a80c 	.word	0x0800a80c
 8006c98:	0800a823 	.word	0x0800a823
 8006c9c:	abcd330e 	.word	0xabcd330e
 8006ca0:	e66d1234 	.word	0xe66d1234
 8006ca4:	0005deec 	.word	0x0005deec

08006ca8 <rand>:
 8006ca8:	4b16      	ldr	r3, [pc, #88]	@ (8006d04 <rand+0x5c>)
 8006caa:	b510      	push	{r4, lr}
 8006cac:	681c      	ldr	r4, [r3, #0]
 8006cae:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8006cb0:	b9b3      	cbnz	r3, 8006ce0 <rand+0x38>
 8006cb2:	2018      	movs	r0, #24
 8006cb4:	f000 fd8c 	bl	80077d0 <malloc>
 8006cb8:	4602      	mov	r2, r0
 8006cba:	6320      	str	r0, [r4, #48]	@ 0x30
 8006cbc:	b920      	cbnz	r0, 8006cc8 <rand+0x20>
 8006cbe:	4b12      	ldr	r3, [pc, #72]	@ (8006d08 <rand+0x60>)
 8006cc0:	4812      	ldr	r0, [pc, #72]	@ (8006d0c <rand+0x64>)
 8006cc2:	2152      	movs	r1, #82	@ 0x52
 8006cc4:	f000 fd1c 	bl	8007700 <__assert_func>
 8006cc8:	4911      	ldr	r1, [pc, #68]	@ (8006d10 <rand+0x68>)
 8006cca:	4b12      	ldr	r3, [pc, #72]	@ (8006d14 <rand+0x6c>)
 8006ccc:	e9c0 1300 	strd	r1, r3, [r0]
 8006cd0:	4b11      	ldr	r3, [pc, #68]	@ (8006d18 <rand+0x70>)
 8006cd2:	6083      	str	r3, [r0, #8]
 8006cd4:	230b      	movs	r3, #11
 8006cd6:	8183      	strh	r3, [r0, #12]
 8006cd8:	2100      	movs	r1, #0
 8006cda:	2001      	movs	r0, #1
 8006cdc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8006ce0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006ce2:	480e      	ldr	r0, [pc, #56]	@ (8006d1c <rand+0x74>)
 8006ce4:	690b      	ldr	r3, [r1, #16]
 8006ce6:	694c      	ldr	r4, [r1, #20]
 8006ce8:	4a0d      	ldr	r2, [pc, #52]	@ (8006d20 <rand+0x78>)
 8006cea:	4358      	muls	r0, r3
 8006cec:	fb02 0004 	mla	r0, r2, r4, r0
 8006cf0:	fba3 3202 	umull	r3, r2, r3, r2
 8006cf4:	3301      	adds	r3, #1
 8006cf6:	eb40 0002 	adc.w	r0, r0, r2
 8006cfa:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8006cfe:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8006d02:	bd10      	pop	{r4, pc}
 8006d04:	200000ac 	.word	0x200000ac
 8006d08:	0800a80c 	.word	0x0800a80c
 8006d0c:	0800a823 	.word	0x0800a823
 8006d10:	abcd330e 	.word	0xabcd330e
 8006d14:	e66d1234 	.word	0xe66d1234
 8006d18:	0005deec 	.word	0x0005deec
 8006d1c:	5851f42d 	.word	0x5851f42d
 8006d20:	4c957f2d 	.word	0x4c957f2d

08006d24 <_strtol_l.isra.0>:
 8006d24:	2b24      	cmp	r3, #36	@ 0x24
 8006d26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d2a:	4686      	mov	lr, r0
 8006d2c:	4690      	mov	r8, r2
 8006d2e:	d801      	bhi.n	8006d34 <_strtol_l.isra.0+0x10>
 8006d30:	2b01      	cmp	r3, #1
 8006d32:	d106      	bne.n	8006d42 <_strtol_l.isra.0+0x1e>
 8006d34:	f000 fca8 	bl	8007688 <__errno>
 8006d38:	2316      	movs	r3, #22
 8006d3a:	6003      	str	r3, [r0, #0]
 8006d3c:	2000      	movs	r0, #0
 8006d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d42:	4834      	ldr	r0, [pc, #208]	@ (8006e14 <_strtol_l.isra.0+0xf0>)
 8006d44:	460d      	mov	r5, r1
 8006d46:	462a      	mov	r2, r5
 8006d48:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006d4c:	5d06      	ldrb	r6, [r0, r4]
 8006d4e:	f016 0608 	ands.w	r6, r6, #8
 8006d52:	d1f8      	bne.n	8006d46 <_strtol_l.isra.0+0x22>
 8006d54:	2c2d      	cmp	r4, #45	@ 0x2d
 8006d56:	d110      	bne.n	8006d7a <_strtol_l.isra.0+0x56>
 8006d58:	782c      	ldrb	r4, [r5, #0]
 8006d5a:	2601      	movs	r6, #1
 8006d5c:	1c95      	adds	r5, r2, #2
 8006d5e:	f033 0210 	bics.w	r2, r3, #16
 8006d62:	d115      	bne.n	8006d90 <_strtol_l.isra.0+0x6c>
 8006d64:	2c30      	cmp	r4, #48	@ 0x30
 8006d66:	d10d      	bne.n	8006d84 <_strtol_l.isra.0+0x60>
 8006d68:	782a      	ldrb	r2, [r5, #0]
 8006d6a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006d6e:	2a58      	cmp	r2, #88	@ 0x58
 8006d70:	d108      	bne.n	8006d84 <_strtol_l.isra.0+0x60>
 8006d72:	786c      	ldrb	r4, [r5, #1]
 8006d74:	3502      	adds	r5, #2
 8006d76:	2310      	movs	r3, #16
 8006d78:	e00a      	b.n	8006d90 <_strtol_l.isra.0+0x6c>
 8006d7a:	2c2b      	cmp	r4, #43	@ 0x2b
 8006d7c:	bf04      	itt	eq
 8006d7e:	782c      	ldrbeq	r4, [r5, #0]
 8006d80:	1c95      	addeq	r5, r2, #2
 8006d82:	e7ec      	b.n	8006d5e <_strtol_l.isra.0+0x3a>
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d1f6      	bne.n	8006d76 <_strtol_l.isra.0+0x52>
 8006d88:	2c30      	cmp	r4, #48	@ 0x30
 8006d8a:	bf14      	ite	ne
 8006d8c:	230a      	movne	r3, #10
 8006d8e:	2308      	moveq	r3, #8
 8006d90:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006d94:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006d98:	2200      	movs	r2, #0
 8006d9a:	fbbc f9f3 	udiv	r9, ip, r3
 8006d9e:	4610      	mov	r0, r2
 8006da0:	fb03 ca19 	mls	sl, r3, r9, ip
 8006da4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006da8:	2f09      	cmp	r7, #9
 8006daa:	d80f      	bhi.n	8006dcc <_strtol_l.isra.0+0xa8>
 8006dac:	463c      	mov	r4, r7
 8006dae:	42a3      	cmp	r3, r4
 8006db0:	dd1b      	ble.n	8006dea <_strtol_l.isra.0+0xc6>
 8006db2:	1c57      	adds	r7, r2, #1
 8006db4:	d007      	beq.n	8006dc6 <_strtol_l.isra.0+0xa2>
 8006db6:	4581      	cmp	r9, r0
 8006db8:	d314      	bcc.n	8006de4 <_strtol_l.isra.0+0xc0>
 8006dba:	d101      	bne.n	8006dc0 <_strtol_l.isra.0+0x9c>
 8006dbc:	45a2      	cmp	sl, r4
 8006dbe:	db11      	blt.n	8006de4 <_strtol_l.isra.0+0xc0>
 8006dc0:	fb00 4003 	mla	r0, r0, r3, r4
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006dca:	e7eb      	b.n	8006da4 <_strtol_l.isra.0+0x80>
 8006dcc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006dd0:	2f19      	cmp	r7, #25
 8006dd2:	d801      	bhi.n	8006dd8 <_strtol_l.isra.0+0xb4>
 8006dd4:	3c37      	subs	r4, #55	@ 0x37
 8006dd6:	e7ea      	b.n	8006dae <_strtol_l.isra.0+0x8a>
 8006dd8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006ddc:	2f19      	cmp	r7, #25
 8006dde:	d804      	bhi.n	8006dea <_strtol_l.isra.0+0xc6>
 8006de0:	3c57      	subs	r4, #87	@ 0x57
 8006de2:	e7e4      	b.n	8006dae <_strtol_l.isra.0+0x8a>
 8006de4:	f04f 32ff 	mov.w	r2, #4294967295
 8006de8:	e7ed      	b.n	8006dc6 <_strtol_l.isra.0+0xa2>
 8006dea:	1c53      	adds	r3, r2, #1
 8006dec:	d108      	bne.n	8006e00 <_strtol_l.isra.0+0xdc>
 8006dee:	2322      	movs	r3, #34	@ 0x22
 8006df0:	f8ce 3000 	str.w	r3, [lr]
 8006df4:	4660      	mov	r0, ip
 8006df6:	f1b8 0f00 	cmp.w	r8, #0
 8006dfa:	d0a0      	beq.n	8006d3e <_strtol_l.isra.0+0x1a>
 8006dfc:	1e69      	subs	r1, r5, #1
 8006dfe:	e006      	b.n	8006e0e <_strtol_l.isra.0+0xea>
 8006e00:	b106      	cbz	r6, 8006e04 <_strtol_l.isra.0+0xe0>
 8006e02:	4240      	negs	r0, r0
 8006e04:	f1b8 0f00 	cmp.w	r8, #0
 8006e08:	d099      	beq.n	8006d3e <_strtol_l.isra.0+0x1a>
 8006e0a:	2a00      	cmp	r2, #0
 8006e0c:	d1f6      	bne.n	8006dfc <_strtol_l.isra.0+0xd8>
 8006e0e:	f8c8 1000 	str.w	r1, [r8]
 8006e12:	e794      	b.n	8006d3e <_strtol_l.isra.0+0x1a>
 8006e14:	0800a8eb 	.word	0x0800a8eb

08006e18 <strtol>:
 8006e18:	4613      	mov	r3, r2
 8006e1a:	460a      	mov	r2, r1
 8006e1c:	4601      	mov	r1, r0
 8006e1e:	4802      	ldr	r0, [pc, #8]	@ (8006e28 <strtol+0x10>)
 8006e20:	6800      	ldr	r0, [r0, #0]
 8006e22:	f7ff bf7f 	b.w	8006d24 <_strtol_l.isra.0>
 8006e26:	bf00      	nop
 8006e28:	200000ac 	.word	0x200000ac

08006e2c <__sflush_r>:
 8006e2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e34:	0716      	lsls	r6, r2, #28
 8006e36:	4605      	mov	r5, r0
 8006e38:	460c      	mov	r4, r1
 8006e3a:	d454      	bmi.n	8006ee6 <__sflush_r+0xba>
 8006e3c:	684b      	ldr	r3, [r1, #4]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	dc02      	bgt.n	8006e48 <__sflush_r+0x1c>
 8006e42:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	dd48      	ble.n	8006eda <__sflush_r+0xae>
 8006e48:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e4a:	2e00      	cmp	r6, #0
 8006e4c:	d045      	beq.n	8006eda <__sflush_r+0xae>
 8006e4e:	2300      	movs	r3, #0
 8006e50:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006e54:	682f      	ldr	r7, [r5, #0]
 8006e56:	6a21      	ldr	r1, [r4, #32]
 8006e58:	602b      	str	r3, [r5, #0]
 8006e5a:	d030      	beq.n	8006ebe <__sflush_r+0x92>
 8006e5c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006e5e:	89a3      	ldrh	r3, [r4, #12]
 8006e60:	0759      	lsls	r1, r3, #29
 8006e62:	d505      	bpl.n	8006e70 <__sflush_r+0x44>
 8006e64:	6863      	ldr	r3, [r4, #4]
 8006e66:	1ad2      	subs	r2, r2, r3
 8006e68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e6a:	b10b      	cbz	r3, 8006e70 <__sflush_r+0x44>
 8006e6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e6e:	1ad2      	subs	r2, r2, r3
 8006e70:	2300      	movs	r3, #0
 8006e72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e74:	6a21      	ldr	r1, [r4, #32]
 8006e76:	4628      	mov	r0, r5
 8006e78:	47b0      	blx	r6
 8006e7a:	1c43      	adds	r3, r0, #1
 8006e7c:	89a3      	ldrh	r3, [r4, #12]
 8006e7e:	d106      	bne.n	8006e8e <__sflush_r+0x62>
 8006e80:	6829      	ldr	r1, [r5, #0]
 8006e82:	291d      	cmp	r1, #29
 8006e84:	d82b      	bhi.n	8006ede <__sflush_r+0xb2>
 8006e86:	4a2a      	ldr	r2, [pc, #168]	@ (8006f30 <__sflush_r+0x104>)
 8006e88:	40ca      	lsrs	r2, r1
 8006e8a:	07d6      	lsls	r6, r2, #31
 8006e8c:	d527      	bpl.n	8006ede <__sflush_r+0xb2>
 8006e8e:	2200      	movs	r2, #0
 8006e90:	6062      	str	r2, [r4, #4]
 8006e92:	04d9      	lsls	r1, r3, #19
 8006e94:	6922      	ldr	r2, [r4, #16]
 8006e96:	6022      	str	r2, [r4, #0]
 8006e98:	d504      	bpl.n	8006ea4 <__sflush_r+0x78>
 8006e9a:	1c42      	adds	r2, r0, #1
 8006e9c:	d101      	bne.n	8006ea2 <__sflush_r+0x76>
 8006e9e:	682b      	ldr	r3, [r5, #0]
 8006ea0:	b903      	cbnz	r3, 8006ea4 <__sflush_r+0x78>
 8006ea2:	6560      	str	r0, [r4, #84]	@ 0x54
 8006ea4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006ea6:	602f      	str	r7, [r5, #0]
 8006ea8:	b1b9      	cbz	r1, 8006eda <__sflush_r+0xae>
 8006eaa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006eae:	4299      	cmp	r1, r3
 8006eb0:	d002      	beq.n	8006eb8 <__sflush_r+0x8c>
 8006eb2:	4628      	mov	r0, r5
 8006eb4:	f000 fc42 	bl	800773c <_free_r>
 8006eb8:	2300      	movs	r3, #0
 8006eba:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ebc:	e00d      	b.n	8006eda <__sflush_r+0xae>
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	4628      	mov	r0, r5
 8006ec2:	47b0      	blx	r6
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	1c50      	adds	r0, r2, #1
 8006ec8:	d1c9      	bne.n	8006e5e <__sflush_r+0x32>
 8006eca:	682b      	ldr	r3, [r5, #0]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d0c6      	beq.n	8006e5e <__sflush_r+0x32>
 8006ed0:	2b1d      	cmp	r3, #29
 8006ed2:	d001      	beq.n	8006ed8 <__sflush_r+0xac>
 8006ed4:	2b16      	cmp	r3, #22
 8006ed6:	d11e      	bne.n	8006f16 <__sflush_r+0xea>
 8006ed8:	602f      	str	r7, [r5, #0]
 8006eda:	2000      	movs	r0, #0
 8006edc:	e022      	b.n	8006f24 <__sflush_r+0xf8>
 8006ede:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ee2:	b21b      	sxth	r3, r3
 8006ee4:	e01b      	b.n	8006f1e <__sflush_r+0xf2>
 8006ee6:	690f      	ldr	r7, [r1, #16]
 8006ee8:	2f00      	cmp	r7, #0
 8006eea:	d0f6      	beq.n	8006eda <__sflush_r+0xae>
 8006eec:	0793      	lsls	r3, r2, #30
 8006eee:	680e      	ldr	r6, [r1, #0]
 8006ef0:	bf08      	it	eq
 8006ef2:	694b      	ldreq	r3, [r1, #20]
 8006ef4:	600f      	str	r7, [r1, #0]
 8006ef6:	bf18      	it	ne
 8006ef8:	2300      	movne	r3, #0
 8006efa:	eba6 0807 	sub.w	r8, r6, r7
 8006efe:	608b      	str	r3, [r1, #8]
 8006f00:	f1b8 0f00 	cmp.w	r8, #0
 8006f04:	dde9      	ble.n	8006eda <__sflush_r+0xae>
 8006f06:	6a21      	ldr	r1, [r4, #32]
 8006f08:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006f0a:	4643      	mov	r3, r8
 8006f0c:	463a      	mov	r2, r7
 8006f0e:	4628      	mov	r0, r5
 8006f10:	47b0      	blx	r6
 8006f12:	2800      	cmp	r0, #0
 8006f14:	dc08      	bgt.n	8006f28 <__sflush_r+0xfc>
 8006f16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f1e:	81a3      	strh	r3, [r4, #12]
 8006f20:	f04f 30ff 	mov.w	r0, #4294967295
 8006f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f28:	4407      	add	r7, r0
 8006f2a:	eba8 0800 	sub.w	r8, r8, r0
 8006f2e:	e7e7      	b.n	8006f00 <__sflush_r+0xd4>
 8006f30:	20400001 	.word	0x20400001

08006f34 <_fflush_r>:
 8006f34:	b538      	push	{r3, r4, r5, lr}
 8006f36:	690b      	ldr	r3, [r1, #16]
 8006f38:	4605      	mov	r5, r0
 8006f3a:	460c      	mov	r4, r1
 8006f3c:	b913      	cbnz	r3, 8006f44 <_fflush_r+0x10>
 8006f3e:	2500      	movs	r5, #0
 8006f40:	4628      	mov	r0, r5
 8006f42:	bd38      	pop	{r3, r4, r5, pc}
 8006f44:	b118      	cbz	r0, 8006f4e <_fflush_r+0x1a>
 8006f46:	6a03      	ldr	r3, [r0, #32]
 8006f48:	b90b      	cbnz	r3, 8006f4e <_fflush_r+0x1a>
 8006f4a:	f000 f8bb 	bl	80070c4 <__sinit>
 8006f4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d0f3      	beq.n	8006f3e <_fflush_r+0xa>
 8006f56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006f58:	07d0      	lsls	r0, r2, #31
 8006f5a:	d404      	bmi.n	8006f66 <_fflush_r+0x32>
 8006f5c:	0599      	lsls	r1, r3, #22
 8006f5e:	d402      	bmi.n	8006f66 <_fflush_r+0x32>
 8006f60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f62:	f000 fbbc 	bl	80076de <__retarget_lock_acquire_recursive>
 8006f66:	4628      	mov	r0, r5
 8006f68:	4621      	mov	r1, r4
 8006f6a:	f7ff ff5f 	bl	8006e2c <__sflush_r>
 8006f6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f70:	07da      	lsls	r2, r3, #31
 8006f72:	4605      	mov	r5, r0
 8006f74:	d4e4      	bmi.n	8006f40 <_fflush_r+0xc>
 8006f76:	89a3      	ldrh	r3, [r4, #12]
 8006f78:	059b      	lsls	r3, r3, #22
 8006f7a:	d4e1      	bmi.n	8006f40 <_fflush_r+0xc>
 8006f7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f7e:	f000 fbaf 	bl	80076e0 <__retarget_lock_release_recursive>
 8006f82:	e7dd      	b.n	8006f40 <_fflush_r+0xc>

08006f84 <fflush>:
 8006f84:	4601      	mov	r1, r0
 8006f86:	b920      	cbnz	r0, 8006f92 <fflush+0xe>
 8006f88:	4a04      	ldr	r2, [pc, #16]	@ (8006f9c <fflush+0x18>)
 8006f8a:	4905      	ldr	r1, [pc, #20]	@ (8006fa0 <fflush+0x1c>)
 8006f8c:	4805      	ldr	r0, [pc, #20]	@ (8006fa4 <fflush+0x20>)
 8006f8e:	f000 b8b1 	b.w	80070f4 <_fwalk_sglue>
 8006f92:	4b05      	ldr	r3, [pc, #20]	@ (8006fa8 <fflush+0x24>)
 8006f94:	6818      	ldr	r0, [r3, #0]
 8006f96:	f7ff bfcd 	b.w	8006f34 <_fflush_r>
 8006f9a:	bf00      	nop
 8006f9c:	200000a0 	.word	0x200000a0
 8006fa0:	08006f35 	.word	0x08006f35
 8006fa4:	200000b0 	.word	0x200000b0
 8006fa8:	200000ac 	.word	0x200000ac

08006fac <std>:
 8006fac:	2300      	movs	r3, #0
 8006fae:	b510      	push	{r4, lr}
 8006fb0:	4604      	mov	r4, r0
 8006fb2:	e9c0 3300 	strd	r3, r3, [r0]
 8006fb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006fba:	6083      	str	r3, [r0, #8]
 8006fbc:	8181      	strh	r1, [r0, #12]
 8006fbe:	6643      	str	r3, [r0, #100]	@ 0x64
 8006fc0:	81c2      	strh	r2, [r0, #14]
 8006fc2:	6183      	str	r3, [r0, #24]
 8006fc4:	4619      	mov	r1, r3
 8006fc6:	2208      	movs	r2, #8
 8006fc8:	305c      	adds	r0, #92	@ 0x5c
 8006fca:	f000 fae9 	bl	80075a0 <memset>
 8006fce:	4b0d      	ldr	r3, [pc, #52]	@ (8007004 <std+0x58>)
 8006fd0:	6263      	str	r3, [r4, #36]	@ 0x24
 8006fd2:	4b0d      	ldr	r3, [pc, #52]	@ (8007008 <std+0x5c>)
 8006fd4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800700c <std+0x60>)
 8006fd8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006fda:	4b0d      	ldr	r3, [pc, #52]	@ (8007010 <std+0x64>)
 8006fdc:	6323      	str	r3, [r4, #48]	@ 0x30
 8006fde:	4b0d      	ldr	r3, [pc, #52]	@ (8007014 <std+0x68>)
 8006fe0:	6224      	str	r4, [r4, #32]
 8006fe2:	429c      	cmp	r4, r3
 8006fe4:	d006      	beq.n	8006ff4 <std+0x48>
 8006fe6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006fea:	4294      	cmp	r4, r2
 8006fec:	d002      	beq.n	8006ff4 <std+0x48>
 8006fee:	33d0      	adds	r3, #208	@ 0xd0
 8006ff0:	429c      	cmp	r4, r3
 8006ff2:	d105      	bne.n	8007000 <std+0x54>
 8006ff4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006ff8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ffc:	f000 bb6e 	b.w	80076dc <__retarget_lock_init_recursive>
 8007000:	bd10      	pop	{r4, pc}
 8007002:	bf00      	nop
 8007004:	080073bd 	.word	0x080073bd
 8007008:	080073df 	.word	0x080073df
 800700c:	08007417 	.word	0x08007417
 8007010:	0800743b 	.word	0x0800743b
 8007014:	20000718 	.word	0x20000718

08007018 <stdio_exit_handler>:
 8007018:	4a02      	ldr	r2, [pc, #8]	@ (8007024 <stdio_exit_handler+0xc>)
 800701a:	4903      	ldr	r1, [pc, #12]	@ (8007028 <stdio_exit_handler+0x10>)
 800701c:	4803      	ldr	r0, [pc, #12]	@ (800702c <stdio_exit_handler+0x14>)
 800701e:	f000 b869 	b.w	80070f4 <_fwalk_sglue>
 8007022:	bf00      	nop
 8007024:	200000a0 	.word	0x200000a0
 8007028:	08006f35 	.word	0x08006f35
 800702c:	200000b0 	.word	0x200000b0

08007030 <cleanup_stdio>:
 8007030:	6841      	ldr	r1, [r0, #4]
 8007032:	4b0c      	ldr	r3, [pc, #48]	@ (8007064 <cleanup_stdio+0x34>)
 8007034:	4299      	cmp	r1, r3
 8007036:	b510      	push	{r4, lr}
 8007038:	4604      	mov	r4, r0
 800703a:	d001      	beq.n	8007040 <cleanup_stdio+0x10>
 800703c:	f7ff ff7a 	bl	8006f34 <_fflush_r>
 8007040:	68a1      	ldr	r1, [r4, #8]
 8007042:	4b09      	ldr	r3, [pc, #36]	@ (8007068 <cleanup_stdio+0x38>)
 8007044:	4299      	cmp	r1, r3
 8007046:	d002      	beq.n	800704e <cleanup_stdio+0x1e>
 8007048:	4620      	mov	r0, r4
 800704a:	f7ff ff73 	bl	8006f34 <_fflush_r>
 800704e:	68e1      	ldr	r1, [r4, #12]
 8007050:	4b06      	ldr	r3, [pc, #24]	@ (800706c <cleanup_stdio+0x3c>)
 8007052:	4299      	cmp	r1, r3
 8007054:	d004      	beq.n	8007060 <cleanup_stdio+0x30>
 8007056:	4620      	mov	r0, r4
 8007058:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800705c:	f7ff bf6a 	b.w	8006f34 <_fflush_r>
 8007060:	bd10      	pop	{r4, pc}
 8007062:	bf00      	nop
 8007064:	20000718 	.word	0x20000718
 8007068:	20000780 	.word	0x20000780
 800706c:	200007e8 	.word	0x200007e8

08007070 <global_stdio_init.part.0>:
 8007070:	b510      	push	{r4, lr}
 8007072:	4b0b      	ldr	r3, [pc, #44]	@ (80070a0 <global_stdio_init.part.0+0x30>)
 8007074:	4c0b      	ldr	r4, [pc, #44]	@ (80070a4 <global_stdio_init.part.0+0x34>)
 8007076:	4a0c      	ldr	r2, [pc, #48]	@ (80070a8 <global_stdio_init.part.0+0x38>)
 8007078:	601a      	str	r2, [r3, #0]
 800707a:	4620      	mov	r0, r4
 800707c:	2200      	movs	r2, #0
 800707e:	2104      	movs	r1, #4
 8007080:	f7ff ff94 	bl	8006fac <std>
 8007084:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007088:	2201      	movs	r2, #1
 800708a:	2109      	movs	r1, #9
 800708c:	f7ff ff8e 	bl	8006fac <std>
 8007090:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007094:	2202      	movs	r2, #2
 8007096:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800709a:	2112      	movs	r1, #18
 800709c:	f7ff bf86 	b.w	8006fac <std>
 80070a0:	20000850 	.word	0x20000850
 80070a4:	20000718 	.word	0x20000718
 80070a8:	08007019 	.word	0x08007019

080070ac <__sfp_lock_acquire>:
 80070ac:	4801      	ldr	r0, [pc, #4]	@ (80070b4 <__sfp_lock_acquire+0x8>)
 80070ae:	f000 bb16 	b.w	80076de <__retarget_lock_acquire_recursive>
 80070b2:	bf00      	nop
 80070b4:	20000859 	.word	0x20000859

080070b8 <__sfp_lock_release>:
 80070b8:	4801      	ldr	r0, [pc, #4]	@ (80070c0 <__sfp_lock_release+0x8>)
 80070ba:	f000 bb11 	b.w	80076e0 <__retarget_lock_release_recursive>
 80070be:	bf00      	nop
 80070c0:	20000859 	.word	0x20000859

080070c4 <__sinit>:
 80070c4:	b510      	push	{r4, lr}
 80070c6:	4604      	mov	r4, r0
 80070c8:	f7ff fff0 	bl	80070ac <__sfp_lock_acquire>
 80070cc:	6a23      	ldr	r3, [r4, #32]
 80070ce:	b11b      	cbz	r3, 80070d8 <__sinit+0x14>
 80070d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070d4:	f7ff bff0 	b.w	80070b8 <__sfp_lock_release>
 80070d8:	4b04      	ldr	r3, [pc, #16]	@ (80070ec <__sinit+0x28>)
 80070da:	6223      	str	r3, [r4, #32]
 80070dc:	4b04      	ldr	r3, [pc, #16]	@ (80070f0 <__sinit+0x2c>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d1f5      	bne.n	80070d0 <__sinit+0xc>
 80070e4:	f7ff ffc4 	bl	8007070 <global_stdio_init.part.0>
 80070e8:	e7f2      	b.n	80070d0 <__sinit+0xc>
 80070ea:	bf00      	nop
 80070ec:	08007031 	.word	0x08007031
 80070f0:	20000850 	.word	0x20000850

080070f4 <_fwalk_sglue>:
 80070f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070f8:	4607      	mov	r7, r0
 80070fa:	4688      	mov	r8, r1
 80070fc:	4614      	mov	r4, r2
 80070fe:	2600      	movs	r6, #0
 8007100:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007104:	f1b9 0901 	subs.w	r9, r9, #1
 8007108:	d505      	bpl.n	8007116 <_fwalk_sglue+0x22>
 800710a:	6824      	ldr	r4, [r4, #0]
 800710c:	2c00      	cmp	r4, #0
 800710e:	d1f7      	bne.n	8007100 <_fwalk_sglue+0xc>
 8007110:	4630      	mov	r0, r6
 8007112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007116:	89ab      	ldrh	r3, [r5, #12]
 8007118:	2b01      	cmp	r3, #1
 800711a:	d907      	bls.n	800712c <_fwalk_sglue+0x38>
 800711c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007120:	3301      	adds	r3, #1
 8007122:	d003      	beq.n	800712c <_fwalk_sglue+0x38>
 8007124:	4629      	mov	r1, r5
 8007126:	4638      	mov	r0, r7
 8007128:	47c0      	blx	r8
 800712a:	4306      	orrs	r6, r0
 800712c:	3568      	adds	r5, #104	@ 0x68
 800712e:	e7e9      	b.n	8007104 <_fwalk_sglue+0x10>

08007130 <iprintf>:
 8007130:	b40f      	push	{r0, r1, r2, r3}
 8007132:	b507      	push	{r0, r1, r2, lr}
 8007134:	4906      	ldr	r1, [pc, #24]	@ (8007150 <iprintf+0x20>)
 8007136:	ab04      	add	r3, sp, #16
 8007138:	6808      	ldr	r0, [r1, #0]
 800713a:	f853 2b04 	ldr.w	r2, [r3], #4
 800713e:	6881      	ldr	r1, [r0, #8]
 8007140:	9301      	str	r3, [sp, #4]
 8007142:	f000 fd7d 	bl	8007c40 <_vfiprintf_r>
 8007146:	b003      	add	sp, #12
 8007148:	f85d eb04 	ldr.w	lr, [sp], #4
 800714c:	b004      	add	sp, #16
 800714e:	4770      	bx	lr
 8007150:	200000ac 	.word	0x200000ac

08007154 <_puts_r>:
 8007154:	6a03      	ldr	r3, [r0, #32]
 8007156:	b570      	push	{r4, r5, r6, lr}
 8007158:	6884      	ldr	r4, [r0, #8]
 800715a:	4605      	mov	r5, r0
 800715c:	460e      	mov	r6, r1
 800715e:	b90b      	cbnz	r3, 8007164 <_puts_r+0x10>
 8007160:	f7ff ffb0 	bl	80070c4 <__sinit>
 8007164:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007166:	07db      	lsls	r3, r3, #31
 8007168:	d405      	bmi.n	8007176 <_puts_r+0x22>
 800716a:	89a3      	ldrh	r3, [r4, #12]
 800716c:	0598      	lsls	r0, r3, #22
 800716e:	d402      	bmi.n	8007176 <_puts_r+0x22>
 8007170:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007172:	f000 fab4 	bl	80076de <__retarget_lock_acquire_recursive>
 8007176:	89a3      	ldrh	r3, [r4, #12]
 8007178:	0719      	lsls	r1, r3, #28
 800717a:	d502      	bpl.n	8007182 <_puts_r+0x2e>
 800717c:	6923      	ldr	r3, [r4, #16]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d135      	bne.n	80071ee <_puts_r+0x9a>
 8007182:	4621      	mov	r1, r4
 8007184:	4628      	mov	r0, r5
 8007186:	f000 f99b 	bl	80074c0 <__swsetup_r>
 800718a:	b380      	cbz	r0, 80071ee <_puts_r+0x9a>
 800718c:	f04f 35ff 	mov.w	r5, #4294967295
 8007190:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007192:	07da      	lsls	r2, r3, #31
 8007194:	d405      	bmi.n	80071a2 <_puts_r+0x4e>
 8007196:	89a3      	ldrh	r3, [r4, #12]
 8007198:	059b      	lsls	r3, r3, #22
 800719a:	d402      	bmi.n	80071a2 <_puts_r+0x4e>
 800719c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800719e:	f000 fa9f 	bl	80076e0 <__retarget_lock_release_recursive>
 80071a2:	4628      	mov	r0, r5
 80071a4:	bd70      	pop	{r4, r5, r6, pc}
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	da04      	bge.n	80071b4 <_puts_r+0x60>
 80071aa:	69a2      	ldr	r2, [r4, #24]
 80071ac:	429a      	cmp	r2, r3
 80071ae:	dc17      	bgt.n	80071e0 <_puts_r+0x8c>
 80071b0:	290a      	cmp	r1, #10
 80071b2:	d015      	beq.n	80071e0 <_puts_r+0x8c>
 80071b4:	6823      	ldr	r3, [r4, #0]
 80071b6:	1c5a      	adds	r2, r3, #1
 80071b8:	6022      	str	r2, [r4, #0]
 80071ba:	7019      	strb	r1, [r3, #0]
 80071bc:	68a3      	ldr	r3, [r4, #8]
 80071be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80071c2:	3b01      	subs	r3, #1
 80071c4:	60a3      	str	r3, [r4, #8]
 80071c6:	2900      	cmp	r1, #0
 80071c8:	d1ed      	bne.n	80071a6 <_puts_r+0x52>
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	da11      	bge.n	80071f2 <_puts_r+0x9e>
 80071ce:	4622      	mov	r2, r4
 80071d0:	210a      	movs	r1, #10
 80071d2:	4628      	mov	r0, r5
 80071d4:	f000 f935 	bl	8007442 <__swbuf_r>
 80071d8:	3001      	adds	r0, #1
 80071da:	d0d7      	beq.n	800718c <_puts_r+0x38>
 80071dc:	250a      	movs	r5, #10
 80071de:	e7d7      	b.n	8007190 <_puts_r+0x3c>
 80071e0:	4622      	mov	r2, r4
 80071e2:	4628      	mov	r0, r5
 80071e4:	f000 f92d 	bl	8007442 <__swbuf_r>
 80071e8:	3001      	adds	r0, #1
 80071ea:	d1e7      	bne.n	80071bc <_puts_r+0x68>
 80071ec:	e7ce      	b.n	800718c <_puts_r+0x38>
 80071ee:	3e01      	subs	r6, #1
 80071f0:	e7e4      	b.n	80071bc <_puts_r+0x68>
 80071f2:	6823      	ldr	r3, [r4, #0]
 80071f4:	1c5a      	adds	r2, r3, #1
 80071f6:	6022      	str	r2, [r4, #0]
 80071f8:	220a      	movs	r2, #10
 80071fa:	701a      	strb	r2, [r3, #0]
 80071fc:	e7ee      	b.n	80071dc <_puts_r+0x88>
	...

08007200 <puts>:
 8007200:	4b02      	ldr	r3, [pc, #8]	@ (800720c <puts+0xc>)
 8007202:	4601      	mov	r1, r0
 8007204:	6818      	ldr	r0, [r3, #0]
 8007206:	f7ff bfa5 	b.w	8007154 <_puts_r>
 800720a:	bf00      	nop
 800720c:	200000ac 	.word	0x200000ac

08007210 <setvbuf>:
 8007210:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007214:	461d      	mov	r5, r3
 8007216:	4b57      	ldr	r3, [pc, #348]	@ (8007374 <setvbuf+0x164>)
 8007218:	681f      	ldr	r7, [r3, #0]
 800721a:	4604      	mov	r4, r0
 800721c:	460e      	mov	r6, r1
 800721e:	4690      	mov	r8, r2
 8007220:	b127      	cbz	r7, 800722c <setvbuf+0x1c>
 8007222:	6a3b      	ldr	r3, [r7, #32]
 8007224:	b913      	cbnz	r3, 800722c <setvbuf+0x1c>
 8007226:	4638      	mov	r0, r7
 8007228:	f7ff ff4c 	bl	80070c4 <__sinit>
 800722c:	f1b8 0f02 	cmp.w	r8, #2
 8007230:	d006      	beq.n	8007240 <setvbuf+0x30>
 8007232:	f1b8 0f01 	cmp.w	r8, #1
 8007236:	f200 809a 	bhi.w	800736e <setvbuf+0x15e>
 800723a:	2d00      	cmp	r5, #0
 800723c:	f2c0 8097 	blt.w	800736e <setvbuf+0x15e>
 8007240:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007242:	07d9      	lsls	r1, r3, #31
 8007244:	d405      	bmi.n	8007252 <setvbuf+0x42>
 8007246:	89a3      	ldrh	r3, [r4, #12]
 8007248:	059a      	lsls	r2, r3, #22
 800724a:	d402      	bmi.n	8007252 <setvbuf+0x42>
 800724c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800724e:	f000 fa46 	bl	80076de <__retarget_lock_acquire_recursive>
 8007252:	4621      	mov	r1, r4
 8007254:	4638      	mov	r0, r7
 8007256:	f7ff fe6d 	bl	8006f34 <_fflush_r>
 800725a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800725c:	b141      	cbz	r1, 8007270 <setvbuf+0x60>
 800725e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007262:	4299      	cmp	r1, r3
 8007264:	d002      	beq.n	800726c <setvbuf+0x5c>
 8007266:	4638      	mov	r0, r7
 8007268:	f000 fa68 	bl	800773c <_free_r>
 800726c:	2300      	movs	r3, #0
 800726e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007270:	2300      	movs	r3, #0
 8007272:	61a3      	str	r3, [r4, #24]
 8007274:	6063      	str	r3, [r4, #4]
 8007276:	89a3      	ldrh	r3, [r4, #12]
 8007278:	061b      	lsls	r3, r3, #24
 800727a:	d503      	bpl.n	8007284 <setvbuf+0x74>
 800727c:	6921      	ldr	r1, [r4, #16]
 800727e:	4638      	mov	r0, r7
 8007280:	f000 fa5c 	bl	800773c <_free_r>
 8007284:	89a3      	ldrh	r3, [r4, #12]
 8007286:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800728a:	f023 0303 	bic.w	r3, r3, #3
 800728e:	f1b8 0f02 	cmp.w	r8, #2
 8007292:	81a3      	strh	r3, [r4, #12]
 8007294:	d061      	beq.n	800735a <setvbuf+0x14a>
 8007296:	ab01      	add	r3, sp, #4
 8007298:	466a      	mov	r2, sp
 800729a:	4621      	mov	r1, r4
 800729c:	4638      	mov	r0, r7
 800729e:	f000 ff85 	bl	80081ac <__swhatbuf_r>
 80072a2:	89a3      	ldrh	r3, [r4, #12]
 80072a4:	4318      	orrs	r0, r3
 80072a6:	81a0      	strh	r0, [r4, #12]
 80072a8:	bb2d      	cbnz	r5, 80072f6 <setvbuf+0xe6>
 80072aa:	9d00      	ldr	r5, [sp, #0]
 80072ac:	4628      	mov	r0, r5
 80072ae:	f000 fa8f 	bl	80077d0 <malloc>
 80072b2:	4606      	mov	r6, r0
 80072b4:	2800      	cmp	r0, #0
 80072b6:	d152      	bne.n	800735e <setvbuf+0x14e>
 80072b8:	f8dd 9000 	ldr.w	r9, [sp]
 80072bc:	45a9      	cmp	r9, r5
 80072be:	d140      	bne.n	8007342 <setvbuf+0x132>
 80072c0:	f04f 35ff 	mov.w	r5, #4294967295
 80072c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072c8:	f043 0202 	orr.w	r2, r3, #2
 80072cc:	81a2      	strh	r2, [r4, #12]
 80072ce:	2200      	movs	r2, #0
 80072d0:	60a2      	str	r2, [r4, #8]
 80072d2:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80072d6:	6022      	str	r2, [r4, #0]
 80072d8:	6122      	str	r2, [r4, #16]
 80072da:	2201      	movs	r2, #1
 80072dc:	6162      	str	r2, [r4, #20]
 80072de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80072e0:	07d6      	lsls	r6, r2, #31
 80072e2:	d404      	bmi.n	80072ee <setvbuf+0xde>
 80072e4:	0598      	lsls	r0, r3, #22
 80072e6:	d402      	bmi.n	80072ee <setvbuf+0xde>
 80072e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072ea:	f000 f9f9 	bl	80076e0 <__retarget_lock_release_recursive>
 80072ee:	4628      	mov	r0, r5
 80072f0:	b003      	add	sp, #12
 80072f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80072f6:	2e00      	cmp	r6, #0
 80072f8:	d0d8      	beq.n	80072ac <setvbuf+0x9c>
 80072fa:	6a3b      	ldr	r3, [r7, #32]
 80072fc:	b913      	cbnz	r3, 8007304 <setvbuf+0xf4>
 80072fe:	4638      	mov	r0, r7
 8007300:	f7ff fee0 	bl	80070c4 <__sinit>
 8007304:	f1b8 0f01 	cmp.w	r8, #1
 8007308:	bf08      	it	eq
 800730a:	89a3      	ldrheq	r3, [r4, #12]
 800730c:	6026      	str	r6, [r4, #0]
 800730e:	bf04      	itt	eq
 8007310:	f043 0301 	orreq.w	r3, r3, #1
 8007314:	81a3      	strheq	r3, [r4, #12]
 8007316:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800731a:	f013 0208 	ands.w	r2, r3, #8
 800731e:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8007322:	d01e      	beq.n	8007362 <setvbuf+0x152>
 8007324:	07d9      	lsls	r1, r3, #31
 8007326:	bf41      	itttt	mi
 8007328:	2200      	movmi	r2, #0
 800732a:	426d      	negmi	r5, r5
 800732c:	60a2      	strmi	r2, [r4, #8]
 800732e:	61a5      	strmi	r5, [r4, #24]
 8007330:	bf58      	it	pl
 8007332:	60a5      	strpl	r5, [r4, #8]
 8007334:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007336:	07d2      	lsls	r2, r2, #31
 8007338:	d401      	bmi.n	800733e <setvbuf+0x12e>
 800733a:	059b      	lsls	r3, r3, #22
 800733c:	d513      	bpl.n	8007366 <setvbuf+0x156>
 800733e:	2500      	movs	r5, #0
 8007340:	e7d5      	b.n	80072ee <setvbuf+0xde>
 8007342:	4648      	mov	r0, r9
 8007344:	f000 fa44 	bl	80077d0 <malloc>
 8007348:	4606      	mov	r6, r0
 800734a:	2800      	cmp	r0, #0
 800734c:	d0b8      	beq.n	80072c0 <setvbuf+0xb0>
 800734e:	89a3      	ldrh	r3, [r4, #12]
 8007350:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007354:	81a3      	strh	r3, [r4, #12]
 8007356:	464d      	mov	r5, r9
 8007358:	e7cf      	b.n	80072fa <setvbuf+0xea>
 800735a:	2500      	movs	r5, #0
 800735c:	e7b2      	b.n	80072c4 <setvbuf+0xb4>
 800735e:	46a9      	mov	r9, r5
 8007360:	e7f5      	b.n	800734e <setvbuf+0x13e>
 8007362:	60a2      	str	r2, [r4, #8]
 8007364:	e7e6      	b.n	8007334 <setvbuf+0x124>
 8007366:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007368:	f000 f9ba 	bl	80076e0 <__retarget_lock_release_recursive>
 800736c:	e7e7      	b.n	800733e <setvbuf+0x12e>
 800736e:	f04f 35ff 	mov.w	r5, #4294967295
 8007372:	e7bc      	b.n	80072ee <setvbuf+0xde>
 8007374:	200000ac 	.word	0x200000ac

08007378 <siprintf>:
 8007378:	b40e      	push	{r1, r2, r3}
 800737a:	b510      	push	{r4, lr}
 800737c:	b09d      	sub	sp, #116	@ 0x74
 800737e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007380:	9002      	str	r0, [sp, #8]
 8007382:	9006      	str	r0, [sp, #24]
 8007384:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007388:	480a      	ldr	r0, [pc, #40]	@ (80073b4 <siprintf+0x3c>)
 800738a:	9107      	str	r1, [sp, #28]
 800738c:	9104      	str	r1, [sp, #16]
 800738e:	490a      	ldr	r1, [pc, #40]	@ (80073b8 <siprintf+0x40>)
 8007390:	f853 2b04 	ldr.w	r2, [r3], #4
 8007394:	9105      	str	r1, [sp, #20]
 8007396:	2400      	movs	r4, #0
 8007398:	a902      	add	r1, sp, #8
 800739a:	6800      	ldr	r0, [r0, #0]
 800739c:	9301      	str	r3, [sp, #4]
 800739e:	941b      	str	r4, [sp, #108]	@ 0x6c
 80073a0:	f000 fb28 	bl	80079f4 <_svfiprintf_r>
 80073a4:	9b02      	ldr	r3, [sp, #8]
 80073a6:	701c      	strb	r4, [r3, #0]
 80073a8:	b01d      	add	sp, #116	@ 0x74
 80073aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073ae:	b003      	add	sp, #12
 80073b0:	4770      	bx	lr
 80073b2:	bf00      	nop
 80073b4:	200000ac 	.word	0x200000ac
 80073b8:	ffff0208 	.word	0xffff0208

080073bc <__sread>:
 80073bc:	b510      	push	{r4, lr}
 80073be:	460c      	mov	r4, r1
 80073c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073c4:	f000 f93c 	bl	8007640 <_read_r>
 80073c8:	2800      	cmp	r0, #0
 80073ca:	bfab      	itete	ge
 80073cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80073ce:	89a3      	ldrhlt	r3, [r4, #12]
 80073d0:	181b      	addge	r3, r3, r0
 80073d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80073d6:	bfac      	ite	ge
 80073d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80073da:	81a3      	strhlt	r3, [r4, #12]
 80073dc:	bd10      	pop	{r4, pc}

080073de <__swrite>:
 80073de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073e2:	461f      	mov	r7, r3
 80073e4:	898b      	ldrh	r3, [r1, #12]
 80073e6:	05db      	lsls	r3, r3, #23
 80073e8:	4605      	mov	r5, r0
 80073ea:	460c      	mov	r4, r1
 80073ec:	4616      	mov	r6, r2
 80073ee:	d505      	bpl.n	80073fc <__swrite+0x1e>
 80073f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073f4:	2302      	movs	r3, #2
 80073f6:	2200      	movs	r2, #0
 80073f8:	f000 f910 	bl	800761c <_lseek_r>
 80073fc:	89a3      	ldrh	r3, [r4, #12]
 80073fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007402:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007406:	81a3      	strh	r3, [r4, #12]
 8007408:	4632      	mov	r2, r6
 800740a:	463b      	mov	r3, r7
 800740c:	4628      	mov	r0, r5
 800740e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007412:	f000 b927 	b.w	8007664 <_write_r>

08007416 <__sseek>:
 8007416:	b510      	push	{r4, lr}
 8007418:	460c      	mov	r4, r1
 800741a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800741e:	f000 f8fd 	bl	800761c <_lseek_r>
 8007422:	1c43      	adds	r3, r0, #1
 8007424:	89a3      	ldrh	r3, [r4, #12]
 8007426:	bf15      	itete	ne
 8007428:	6560      	strne	r0, [r4, #84]	@ 0x54
 800742a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800742e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007432:	81a3      	strheq	r3, [r4, #12]
 8007434:	bf18      	it	ne
 8007436:	81a3      	strhne	r3, [r4, #12]
 8007438:	bd10      	pop	{r4, pc}

0800743a <__sclose>:
 800743a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800743e:	f000 b8dd 	b.w	80075fc <_close_r>

08007442 <__swbuf_r>:
 8007442:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007444:	460e      	mov	r6, r1
 8007446:	4614      	mov	r4, r2
 8007448:	4605      	mov	r5, r0
 800744a:	b118      	cbz	r0, 8007454 <__swbuf_r+0x12>
 800744c:	6a03      	ldr	r3, [r0, #32]
 800744e:	b90b      	cbnz	r3, 8007454 <__swbuf_r+0x12>
 8007450:	f7ff fe38 	bl	80070c4 <__sinit>
 8007454:	69a3      	ldr	r3, [r4, #24]
 8007456:	60a3      	str	r3, [r4, #8]
 8007458:	89a3      	ldrh	r3, [r4, #12]
 800745a:	071a      	lsls	r2, r3, #28
 800745c:	d501      	bpl.n	8007462 <__swbuf_r+0x20>
 800745e:	6923      	ldr	r3, [r4, #16]
 8007460:	b943      	cbnz	r3, 8007474 <__swbuf_r+0x32>
 8007462:	4621      	mov	r1, r4
 8007464:	4628      	mov	r0, r5
 8007466:	f000 f82b 	bl	80074c0 <__swsetup_r>
 800746a:	b118      	cbz	r0, 8007474 <__swbuf_r+0x32>
 800746c:	f04f 37ff 	mov.w	r7, #4294967295
 8007470:	4638      	mov	r0, r7
 8007472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007474:	6823      	ldr	r3, [r4, #0]
 8007476:	6922      	ldr	r2, [r4, #16]
 8007478:	1a98      	subs	r0, r3, r2
 800747a:	6963      	ldr	r3, [r4, #20]
 800747c:	b2f6      	uxtb	r6, r6
 800747e:	4283      	cmp	r3, r0
 8007480:	4637      	mov	r7, r6
 8007482:	dc05      	bgt.n	8007490 <__swbuf_r+0x4e>
 8007484:	4621      	mov	r1, r4
 8007486:	4628      	mov	r0, r5
 8007488:	f7ff fd54 	bl	8006f34 <_fflush_r>
 800748c:	2800      	cmp	r0, #0
 800748e:	d1ed      	bne.n	800746c <__swbuf_r+0x2a>
 8007490:	68a3      	ldr	r3, [r4, #8]
 8007492:	3b01      	subs	r3, #1
 8007494:	60a3      	str	r3, [r4, #8]
 8007496:	6823      	ldr	r3, [r4, #0]
 8007498:	1c5a      	adds	r2, r3, #1
 800749a:	6022      	str	r2, [r4, #0]
 800749c:	701e      	strb	r6, [r3, #0]
 800749e:	6962      	ldr	r2, [r4, #20]
 80074a0:	1c43      	adds	r3, r0, #1
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d004      	beq.n	80074b0 <__swbuf_r+0x6e>
 80074a6:	89a3      	ldrh	r3, [r4, #12]
 80074a8:	07db      	lsls	r3, r3, #31
 80074aa:	d5e1      	bpl.n	8007470 <__swbuf_r+0x2e>
 80074ac:	2e0a      	cmp	r6, #10
 80074ae:	d1df      	bne.n	8007470 <__swbuf_r+0x2e>
 80074b0:	4621      	mov	r1, r4
 80074b2:	4628      	mov	r0, r5
 80074b4:	f7ff fd3e 	bl	8006f34 <_fflush_r>
 80074b8:	2800      	cmp	r0, #0
 80074ba:	d0d9      	beq.n	8007470 <__swbuf_r+0x2e>
 80074bc:	e7d6      	b.n	800746c <__swbuf_r+0x2a>
	...

080074c0 <__swsetup_r>:
 80074c0:	b538      	push	{r3, r4, r5, lr}
 80074c2:	4b29      	ldr	r3, [pc, #164]	@ (8007568 <__swsetup_r+0xa8>)
 80074c4:	4605      	mov	r5, r0
 80074c6:	6818      	ldr	r0, [r3, #0]
 80074c8:	460c      	mov	r4, r1
 80074ca:	b118      	cbz	r0, 80074d4 <__swsetup_r+0x14>
 80074cc:	6a03      	ldr	r3, [r0, #32]
 80074ce:	b90b      	cbnz	r3, 80074d4 <__swsetup_r+0x14>
 80074d0:	f7ff fdf8 	bl	80070c4 <__sinit>
 80074d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074d8:	0719      	lsls	r1, r3, #28
 80074da:	d422      	bmi.n	8007522 <__swsetup_r+0x62>
 80074dc:	06da      	lsls	r2, r3, #27
 80074de:	d407      	bmi.n	80074f0 <__swsetup_r+0x30>
 80074e0:	2209      	movs	r2, #9
 80074e2:	602a      	str	r2, [r5, #0]
 80074e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074e8:	81a3      	strh	r3, [r4, #12]
 80074ea:	f04f 30ff 	mov.w	r0, #4294967295
 80074ee:	e033      	b.n	8007558 <__swsetup_r+0x98>
 80074f0:	0758      	lsls	r0, r3, #29
 80074f2:	d512      	bpl.n	800751a <__swsetup_r+0x5a>
 80074f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80074f6:	b141      	cbz	r1, 800750a <__swsetup_r+0x4a>
 80074f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80074fc:	4299      	cmp	r1, r3
 80074fe:	d002      	beq.n	8007506 <__swsetup_r+0x46>
 8007500:	4628      	mov	r0, r5
 8007502:	f000 f91b 	bl	800773c <_free_r>
 8007506:	2300      	movs	r3, #0
 8007508:	6363      	str	r3, [r4, #52]	@ 0x34
 800750a:	89a3      	ldrh	r3, [r4, #12]
 800750c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007510:	81a3      	strh	r3, [r4, #12]
 8007512:	2300      	movs	r3, #0
 8007514:	6063      	str	r3, [r4, #4]
 8007516:	6923      	ldr	r3, [r4, #16]
 8007518:	6023      	str	r3, [r4, #0]
 800751a:	89a3      	ldrh	r3, [r4, #12]
 800751c:	f043 0308 	orr.w	r3, r3, #8
 8007520:	81a3      	strh	r3, [r4, #12]
 8007522:	6923      	ldr	r3, [r4, #16]
 8007524:	b94b      	cbnz	r3, 800753a <__swsetup_r+0x7a>
 8007526:	89a3      	ldrh	r3, [r4, #12]
 8007528:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800752c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007530:	d003      	beq.n	800753a <__swsetup_r+0x7a>
 8007532:	4621      	mov	r1, r4
 8007534:	4628      	mov	r0, r5
 8007536:	f000 fe5f 	bl	80081f8 <__smakebuf_r>
 800753a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800753e:	f013 0201 	ands.w	r2, r3, #1
 8007542:	d00a      	beq.n	800755a <__swsetup_r+0x9a>
 8007544:	2200      	movs	r2, #0
 8007546:	60a2      	str	r2, [r4, #8]
 8007548:	6962      	ldr	r2, [r4, #20]
 800754a:	4252      	negs	r2, r2
 800754c:	61a2      	str	r2, [r4, #24]
 800754e:	6922      	ldr	r2, [r4, #16]
 8007550:	b942      	cbnz	r2, 8007564 <__swsetup_r+0xa4>
 8007552:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007556:	d1c5      	bne.n	80074e4 <__swsetup_r+0x24>
 8007558:	bd38      	pop	{r3, r4, r5, pc}
 800755a:	0799      	lsls	r1, r3, #30
 800755c:	bf58      	it	pl
 800755e:	6962      	ldrpl	r2, [r4, #20]
 8007560:	60a2      	str	r2, [r4, #8]
 8007562:	e7f4      	b.n	800754e <__swsetup_r+0x8e>
 8007564:	2000      	movs	r0, #0
 8007566:	e7f7      	b.n	8007558 <__swsetup_r+0x98>
 8007568:	200000ac 	.word	0x200000ac

0800756c <memmove>:
 800756c:	4288      	cmp	r0, r1
 800756e:	b510      	push	{r4, lr}
 8007570:	eb01 0402 	add.w	r4, r1, r2
 8007574:	d902      	bls.n	800757c <memmove+0x10>
 8007576:	4284      	cmp	r4, r0
 8007578:	4623      	mov	r3, r4
 800757a:	d807      	bhi.n	800758c <memmove+0x20>
 800757c:	1e43      	subs	r3, r0, #1
 800757e:	42a1      	cmp	r1, r4
 8007580:	d008      	beq.n	8007594 <memmove+0x28>
 8007582:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007586:	f803 2f01 	strb.w	r2, [r3, #1]!
 800758a:	e7f8      	b.n	800757e <memmove+0x12>
 800758c:	4402      	add	r2, r0
 800758e:	4601      	mov	r1, r0
 8007590:	428a      	cmp	r2, r1
 8007592:	d100      	bne.n	8007596 <memmove+0x2a>
 8007594:	bd10      	pop	{r4, pc}
 8007596:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800759a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800759e:	e7f7      	b.n	8007590 <memmove+0x24>

080075a0 <memset>:
 80075a0:	4402      	add	r2, r0
 80075a2:	4603      	mov	r3, r0
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d100      	bne.n	80075aa <memset+0xa>
 80075a8:	4770      	bx	lr
 80075aa:	f803 1b01 	strb.w	r1, [r3], #1
 80075ae:	e7f9      	b.n	80075a4 <memset+0x4>

080075b0 <strncmp>:
 80075b0:	b510      	push	{r4, lr}
 80075b2:	b16a      	cbz	r2, 80075d0 <strncmp+0x20>
 80075b4:	3901      	subs	r1, #1
 80075b6:	1884      	adds	r4, r0, r2
 80075b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075bc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80075c0:	429a      	cmp	r2, r3
 80075c2:	d103      	bne.n	80075cc <strncmp+0x1c>
 80075c4:	42a0      	cmp	r0, r4
 80075c6:	d001      	beq.n	80075cc <strncmp+0x1c>
 80075c8:	2a00      	cmp	r2, #0
 80075ca:	d1f5      	bne.n	80075b8 <strncmp+0x8>
 80075cc:	1ad0      	subs	r0, r2, r3
 80075ce:	bd10      	pop	{r4, pc}
 80075d0:	4610      	mov	r0, r2
 80075d2:	e7fc      	b.n	80075ce <strncmp+0x1e>

080075d4 <strncpy>:
 80075d4:	b510      	push	{r4, lr}
 80075d6:	3901      	subs	r1, #1
 80075d8:	4603      	mov	r3, r0
 80075da:	b132      	cbz	r2, 80075ea <strncpy+0x16>
 80075dc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80075e0:	f803 4b01 	strb.w	r4, [r3], #1
 80075e4:	3a01      	subs	r2, #1
 80075e6:	2c00      	cmp	r4, #0
 80075e8:	d1f7      	bne.n	80075da <strncpy+0x6>
 80075ea:	441a      	add	r2, r3
 80075ec:	2100      	movs	r1, #0
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d100      	bne.n	80075f4 <strncpy+0x20>
 80075f2:	bd10      	pop	{r4, pc}
 80075f4:	f803 1b01 	strb.w	r1, [r3], #1
 80075f8:	e7f9      	b.n	80075ee <strncpy+0x1a>
	...

080075fc <_close_r>:
 80075fc:	b538      	push	{r3, r4, r5, lr}
 80075fe:	4d06      	ldr	r5, [pc, #24]	@ (8007618 <_close_r+0x1c>)
 8007600:	2300      	movs	r3, #0
 8007602:	4604      	mov	r4, r0
 8007604:	4608      	mov	r0, r1
 8007606:	602b      	str	r3, [r5, #0]
 8007608:	f7fb f81e 	bl	8002648 <_close>
 800760c:	1c43      	adds	r3, r0, #1
 800760e:	d102      	bne.n	8007616 <_close_r+0x1a>
 8007610:	682b      	ldr	r3, [r5, #0]
 8007612:	b103      	cbz	r3, 8007616 <_close_r+0x1a>
 8007614:	6023      	str	r3, [r4, #0]
 8007616:	bd38      	pop	{r3, r4, r5, pc}
 8007618:	20000854 	.word	0x20000854

0800761c <_lseek_r>:
 800761c:	b538      	push	{r3, r4, r5, lr}
 800761e:	4d07      	ldr	r5, [pc, #28]	@ (800763c <_lseek_r+0x20>)
 8007620:	4604      	mov	r4, r0
 8007622:	4608      	mov	r0, r1
 8007624:	4611      	mov	r1, r2
 8007626:	2200      	movs	r2, #0
 8007628:	602a      	str	r2, [r5, #0]
 800762a:	461a      	mov	r2, r3
 800762c:	f7fb f833 	bl	8002696 <_lseek>
 8007630:	1c43      	adds	r3, r0, #1
 8007632:	d102      	bne.n	800763a <_lseek_r+0x1e>
 8007634:	682b      	ldr	r3, [r5, #0]
 8007636:	b103      	cbz	r3, 800763a <_lseek_r+0x1e>
 8007638:	6023      	str	r3, [r4, #0]
 800763a:	bd38      	pop	{r3, r4, r5, pc}
 800763c:	20000854 	.word	0x20000854

08007640 <_read_r>:
 8007640:	b538      	push	{r3, r4, r5, lr}
 8007642:	4d07      	ldr	r5, [pc, #28]	@ (8007660 <_read_r+0x20>)
 8007644:	4604      	mov	r4, r0
 8007646:	4608      	mov	r0, r1
 8007648:	4611      	mov	r1, r2
 800764a:	2200      	movs	r2, #0
 800764c:	602a      	str	r2, [r5, #0]
 800764e:	461a      	mov	r2, r3
 8007650:	f7fa ffc1 	bl	80025d6 <_read>
 8007654:	1c43      	adds	r3, r0, #1
 8007656:	d102      	bne.n	800765e <_read_r+0x1e>
 8007658:	682b      	ldr	r3, [r5, #0]
 800765a:	b103      	cbz	r3, 800765e <_read_r+0x1e>
 800765c:	6023      	str	r3, [r4, #0]
 800765e:	bd38      	pop	{r3, r4, r5, pc}
 8007660:	20000854 	.word	0x20000854

08007664 <_write_r>:
 8007664:	b538      	push	{r3, r4, r5, lr}
 8007666:	4d07      	ldr	r5, [pc, #28]	@ (8007684 <_write_r+0x20>)
 8007668:	4604      	mov	r4, r0
 800766a:	4608      	mov	r0, r1
 800766c:	4611      	mov	r1, r2
 800766e:	2200      	movs	r2, #0
 8007670:	602a      	str	r2, [r5, #0]
 8007672:	461a      	mov	r2, r3
 8007674:	f7fa ffcc 	bl	8002610 <_write>
 8007678:	1c43      	adds	r3, r0, #1
 800767a:	d102      	bne.n	8007682 <_write_r+0x1e>
 800767c:	682b      	ldr	r3, [r5, #0]
 800767e:	b103      	cbz	r3, 8007682 <_write_r+0x1e>
 8007680:	6023      	str	r3, [r4, #0]
 8007682:	bd38      	pop	{r3, r4, r5, pc}
 8007684:	20000854 	.word	0x20000854

08007688 <__errno>:
 8007688:	4b01      	ldr	r3, [pc, #4]	@ (8007690 <__errno+0x8>)
 800768a:	6818      	ldr	r0, [r3, #0]
 800768c:	4770      	bx	lr
 800768e:	bf00      	nop
 8007690:	200000ac 	.word	0x200000ac

08007694 <__libc_init_array>:
 8007694:	b570      	push	{r4, r5, r6, lr}
 8007696:	4d0d      	ldr	r5, [pc, #52]	@ (80076cc <__libc_init_array+0x38>)
 8007698:	4c0d      	ldr	r4, [pc, #52]	@ (80076d0 <__libc_init_array+0x3c>)
 800769a:	1b64      	subs	r4, r4, r5
 800769c:	10a4      	asrs	r4, r4, #2
 800769e:	2600      	movs	r6, #0
 80076a0:	42a6      	cmp	r6, r4
 80076a2:	d109      	bne.n	80076b8 <__libc_init_array+0x24>
 80076a4:	4d0b      	ldr	r5, [pc, #44]	@ (80076d4 <__libc_init_array+0x40>)
 80076a6:	4c0c      	ldr	r4, [pc, #48]	@ (80076d8 <__libc_init_array+0x44>)
 80076a8:	f000 fe96 	bl	80083d8 <_init>
 80076ac:	1b64      	subs	r4, r4, r5
 80076ae:	10a4      	asrs	r4, r4, #2
 80076b0:	2600      	movs	r6, #0
 80076b2:	42a6      	cmp	r6, r4
 80076b4:	d105      	bne.n	80076c2 <__libc_init_array+0x2e>
 80076b6:	bd70      	pop	{r4, r5, r6, pc}
 80076b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80076bc:	4798      	blx	r3
 80076be:	3601      	adds	r6, #1
 80076c0:	e7ee      	b.n	80076a0 <__libc_init_array+0xc>
 80076c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80076c6:	4798      	blx	r3
 80076c8:	3601      	adds	r6, #1
 80076ca:	e7f2      	b.n	80076b2 <__libc_init_array+0x1e>
 80076cc:	0800a9f4 	.word	0x0800a9f4
 80076d0:	0800a9f4 	.word	0x0800a9f4
 80076d4:	0800a9f4 	.word	0x0800a9f4
 80076d8:	0800a9f8 	.word	0x0800a9f8

080076dc <__retarget_lock_init_recursive>:
 80076dc:	4770      	bx	lr

080076de <__retarget_lock_acquire_recursive>:
 80076de:	4770      	bx	lr

080076e0 <__retarget_lock_release_recursive>:
 80076e0:	4770      	bx	lr

080076e2 <memcpy>:
 80076e2:	440a      	add	r2, r1
 80076e4:	4291      	cmp	r1, r2
 80076e6:	f100 33ff 	add.w	r3, r0, #4294967295
 80076ea:	d100      	bne.n	80076ee <memcpy+0xc>
 80076ec:	4770      	bx	lr
 80076ee:	b510      	push	{r4, lr}
 80076f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076f8:	4291      	cmp	r1, r2
 80076fa:	d1f9      	bne.n	80076f0 <memcpy+0xe>
 80076fc:	bd10      	pop	{r4, pc}
	...

08007700 <__assert_func>:
 8007700:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007702:	4614      	mov	r4, r2
 8007704:	461a      	mov	r2, r3
 8007706:	4b09      	ldr	r3, [pc, #36]	@ (800772c <__assert_func+0x2c>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4605      	mov	r5, r0
 800770c:	68d8      	ldr	r0, [r3, #12]
 800770e:	b14c      	cbz	r4, 8007724 <__assert_func+0x24>
 8007710:	4b07      	ldr	r3, [pc, #28]	@ (8007730 <__assert_func+0x30>)
 8007712:	9100      	str	r1, [sp, #0]
 8007714:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007718:	4906      	ldr	r1, [pc, #24]	@ (8007734 <__assert_func+0x34>)
 800771a:	462b      	mov	r3, r5
 800771c:	f000 fd34 	bl	8008188 <fiprintf>
 8007720:	f000 fdd8 	bl	80082d4 <abort>
 8007724:	4b04      	ldr	r3, [pc, #16]	@ (8007738 <__assert_func+0x38>)
 8007726:	461c      	mov	r4, r3
 8007728:	e7f3      	b.n	8007712 <__assert_func+0x12>
 800772a:	bf00      	nop
 800772c:	200000ac 	.word	0x200000ac
 8007730:	0800a87b 	.word	0x0800a87b
 8007734:	0800a888 	.word	0x0800a888
 8007738:	0800a8b6 	.word	0x0800a8b6

0800773c <_free_r>:
 800773c:	b538      	push	{r3, r4, r5, lr}
 800773e:	4605      	mov	r5, r0
 8007740:	2900      	cmp	r1, #0
 8007742:	d041      	beq.n	80077c8 <_free_r+0x8c>
 8007744:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007748:	1f0c      	subs	r4, r1, #4
 800774a:	2b00      	cmp	r3, #0
 800774c:	bfb8      	it	lt
 800774e:	18e4      	addlt	r4, r4, r3
 8007750:	f000 f8e8 	bl	8007924 <__malloc_lock>
 8007754:	4a1d      	ldr	r2, [pc, #116]	@ (80077cc <_free_r+0x90>)
 8007756:	6813      	ldr	r3, [r2, #0]
 8007758:	b933      	cbnz	r3, 8007768 <_free_r+0x2c>
 800775a:	6063      	str	r3, [r4, #4]
 800775c:	6014      	str	r4, [r2, #0]
 800775e:	4628      	mov	r0, r5
 8007760:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007764:	f000 b8e4 	b.w	8007930 <__malloc_unlock>
 8007768:	42a3      	cmp	r3, r4
 800776a:	d908      	bls.n	800777e <_free_r+0x42>
 800776c:	6820      	ldr	r0, [r4, #0]
 800776e:	1821      	adds	r1, r4, r0
 8007770:	428b      	cmp	r3, r1
 8007772:	bf01      	itttt	eq
 8007774:	6819      	ldreq	r1, [r3, #0]
 8007776:	685b      	ldreq	r3, [r3, #4]
 8007778:	1809      	addeq	r1, r1, r0
 800777a:	6021      	streq	r1, [r4, #0]
 800777c:	e7ed      	b.n	800775a <_free_r+0x1e>
 800777e:	461a      	mov	r2, r3
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	b10b      	cbz	r3, 8007788 <_free_r+0x4c>
 8007784:	42a3      	cmp	r3, r4
 8007786:	d9fa      	bls.n	800777e <_free_r+0x42>
 8007788:	6811      	ldr	r1, [r2, #0]
 800778a:	1850      	adds	r0, r2, r1
 800778c:	42a0      	cmp	r0, r4
 800778e:	d10b      	bne.n	80077a8 <_free_r+0x6c>
 8007790:	6820      	ldr	r0, [r4, #0]
 8007792:	4401      	add	r1, r0
 8007794:	1850      	adds	r0, r2, r1
 8007796:	4283      	cmp	r3, r0
 8007798:	6011      	str	r1, [r2, #0]
 800779a:	d1e0      	bne.n	800775e <_free_r+0x22>
 800779c:	6818      	ldr	r0, [r3, #0]
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	6053      	str	r3, [r2, #4]
 80077a2:	4408      	add	r0, r1
 80077a4:	6010      	str	r0, [r2, #0]
 80077a6:	e7da      	b.n	800775e <_free_r+0x22>
 80077a8:	d902      	bls.n	80077b0 <_free_r+0x74>
 80077aa:	230c      	movs	r3, #12
 80077ac:	602b      	str	r3, [r5, #0]
 80077ae:	e7d6      	b.n	800775e <_free_r+0x22>
 80077b0:	6820      	ldr	r0, [r4, #0]
 80077b2:	1821      	adds	r1, r4, r0
 80077b4:	428b      	cmp	r3, r1
 80077b6:	bf04      	itt	eq
 80077b8:	6819      	ldreq	r1, [r3, #0]
 80077ba:	685b      	ldreq	r3, [r3, #4]
 80077bc:	6063      	str	r3, [r4, #4]
 80077be:	bf04      	itt	eq
 80077c0:	1809      	addeq	r1, r1, r0
 80077c2:	6021      	streq	r1, [r4, #0]
 80077c4:	6054      	str	r4, [r2, #4]
 80077c6:	e7ca      	b.n	800775e <_free_r+0x22>
 80077c8:	bd38      	pop	{r3, r4, r5, pc}
 80077ca:	bf00      	nop
 80077cc:	20000860 	.word	0x20000860

080077d0 <malloc>:
 80077d0:	4b02      	ldr	r3, [pc, #8]	@ (80077dc <malloc+0xc>)
 80077d2:	4601      	mov	r1, r0
 80077d4:	6818      	ldr	r0, [r3, #0]
 80077d6:	f000 b825 	b.w	8007824 <_malloc_r>
 80077da:	bf00      	nop
 80077dc:	200000ac 	.word	0x200000ac

080077e0 <sbrk_aligned>:
 80077e0:	b570      	push	{r4, r5, r6, lr}
 80077e2:	4e0f      	ldr	r6, [pc, #60]	@ (8007820 <sbrk_aligned+0x40>)
 80077e4:	460c      	mov	r4, r1
 80077e6:	6831      	ldr	r1, [r6, #0]
 80077e8:	4605      	mov	r5, r0
 80077ea:	b911      	cbnz	r1, 80077f2 <sbrk_aligned+0x12>
 80077ec:	f000 fd62 	bl	80082b4 <_sbrk_r>
 80077f0:	6030      	str	r0, [r6, #0]
 80077f2:	4621      	mov	r1, r4
 80077f4:	4628      	mov	r0, r5
 80077f6:	f000 fd5d 	bl	80082b4 <_sbrk_r>
 80077fa:	1c43      	adds	r3, r0, #1
 80077fc:	d103      	bne.n	8007806 <sbrk_aligned+0x26>
 80077fe:	f04f 34ff 	mov.w	r4, #4294967295
 8007802:	4620      	mov	r0, r4
 8007804:	bd70      	pop	{r4, r5, r6, pc}
 8007806:	1cc4      	adds	r4, r0, #3
 8007808:	f024 0403 	bic.w	r4, r4, #3
 800780c:	42a0      	cmp	r0, r4
 800780e:	d0f8      	beq.n	8007802 <sbrk_aligned+0x22>
 8007810:	1a21      	subs	r1, r4, r0
 8007812:	4628      	mov	r0, r5
 8007814:	f000 fd4e 	bl	80082b4 <_sbrk_r>
 8007818:	3001      	adds	r0, #1
 800781a:	d1f2      	bne.n	8007802 <sbrk_aligned+0x22>
 800781c:	e7ef      	b.n	80077fe <sbrk_aligned+0x1e>
 800781e:	bf00      	nop
 8007820:	2000085c 	.word	0x2000085c

08007824 <_malloc_r>:
 8007824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007828:	1ccd      	adds	r5, r1, #3
 800782a:	f025 0503 	bic.w	r5, r5, #3
 800782e:	3508      	adds	r5, #8
 8007830:	2d0c      	cmp	r5, #12
 8007832:	bf38      	it	cc
 8007834:	250c      	movcc	r5, #12
 8007836:	2d00      	cmp	r5, #0
 8007838:	4606      	mov	r6, r0
 800783a:	db01      	blt.n	8007840 <_malloc_r+0x1c>
 800783c:	42a9      	cmp	r1, r5
 800783e:	d904      	bls.n	800784a <_malloc_r+0x26>
 8007840:	230c      	movs	r3, #12
 8007842:	6033      	str	r3, [r6, #0]
 8007844:	2000      	movs	r0, #0
 8007846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800784a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007920 <_malloc_r+0xfc>
 800784e:	f000 f869 	bl	8007924 <__malloc_lock>
 8007852:	f8d8 3000 	ldr.w	r3, [r8]
 8007856:	461c      	mov	r4, r3
 8007858:	bb44      	cbnz	r4, 80078ac <_malloc_r+0x88>
 800785a:	4629      	mov	r1, r5
 800785c:	4630      	mov	r0, r6
 800785e:	f7ff ffbf 	bl	80077e0 <sbrk_aligned>
 8007862:	1c43      	adds	r3, r0, #1
 8007864:	4604      	mov	r4, r0
 8007866:	d158      	bne.n	800791a <_malloc_r+0xf6>
 8007868:	f8d8 4000 	ldr.w	r4, [r8]
 800786c:	4627      	mov	r7, r4
 800786e:	2f00      	cmp	r7, #0
 8007870:	d143      	bne.n	80078fa <_malloc_r+0xd6>
 8007872:	2c00      	cmp	r4, #0
 8007874:	d04b      	beq.n	800790e <_malloc_r+0xea>
 8007876:	6823      	ldr	r3, [r4, #0]
 8007878:	4639      	mov	r1, r7
 800787a:	4630      	mov	r0, r6
 800787c:	eb04 0903 	add.w	r9, r4, r3
 8007880:	f000 fd18 	bl	80082b4 <_sbrk_r>
 8007884:	4581      	cmp	r9, r0
 8007886:	d142      	bne.n	800790e <_malloc_r+0xea>
 8007888:	6821      	ldr	r1, [r4, #0]
 800788a:	1a6d      	subs	r5, r5, r1
 800788c:	4629      	mov	r1, r5
 800788e:	4630      	mov	r0, r6
 8007890:	f7ff ffa6 	bl	80077e0 <sbrk_aligned>
 8007894:	3001      	adds	r0, #1
 8007896:	d03a      	beq.n	800790e <_malloc_r+0xea>
 8007898:	6823      	ldr	r3, [r4, #0]
 800789a:	442b      	add	r3, r5
 800789c:	6023      	str	r3, [r4, #0]
 800789e:	f8d8 3000 	ldr.w	r3, [r8]
 80078a2:	685a      	ldr	r2, [r3, #4]
 80078a4:	bb62      	cbnz	r2, 8007900 <_malloc_r+0xdc>
 80078a6:	f8c8 7000 	str.w	r7, [r8]
 80078aa:	e00f      	b.n	80078cc <_malloc_r+0xa8>
 80078ac:	6822      	ldr	r2, [r4, #0]
 80078ae:	1b52      	subs	r2, r2, r5
 80078b0:	d420      	bmi.n	80078f4 <_malloc_r+0xd0>
 80078b2:	2a0b      	cmp	r2, #11
 80078b4:	d917      	bls.n	80078e6 <_malloc_r+0xc2>
 80078b6:	1961      	adds	r1, r4, r5
 80078b8:	42a3      	cmp	r3, r4
 80078ba:	6025      	str	r5, [r4, #0]
 80078bc:	bf18      	it	ne
 80078be:	6059      	strne	r1, [r3, #4]
 80078c0:	6863      	ldr	r3, [r4, #4]
 80078c2:	bf08      	it	eq
 80078c4:	f8c8 1000 	streq.w	r1, [r8]
 80078c8:	5162      	str	r2, [r4, r5]
 80078ca:	604b      	str	r3, [r1, #4]
 80078cc:	4630      	mov	r0, r6
 80078ce:	f000 f82f 	bl	8007930 <__malloc_unlock>
 80078d2:	f104 000b 	add.w	r0, r4, #11
 80078d6:	1d23      	adds	r3, r4, #4
 80078d8:	f020 0007 	bic.w	r0, r0, #7
 80078dc:	1ac2      	subs	r2, r0, r3
 80078de:	bf1c      	itt	ne
 80078e0:	1a1b      	subne	r3, r3, r0
 80078e2:	50a3      	strne	r3, [r4, r2]
 80078e4:	e7af      	b.n	8007846 <_malloc_r+0x22>
 80078e6:	6862      	ldr	r2, [r4, #4]
 80078e8:	42a3      	cmp	r3, r4
 80078ea:	bf0c      	ite	eq
 80078ec:	f8c8 2000 	streq.w	r2, [r8]
 80078f0:	605a      	strne	r2, [r3, #4]
 80078f2:	e7eb      	b.n	80078cc <_malloc_r+0xa8>
 80078f4:	4623      	mov	r3, r4
 80078f6:	6864      	ldr	r4, [r4, #4]
 80078f8:	e7ae      	b.n	8007858 <_malloc_r+0x34>
 80078fa:	463c      	mov	r4, r7
 80078fc:	687f      	ldr	r7, [r7, #4]
 80078fe:	e7b6      	b.n	800786e <_malloc_r+0x4a>
 8007900:	461a      	mov	r2, r3
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	42a3      	cmp	r3, r4
 8007906:	d1fb      	bne.n	8007900 <_malloc_r+0xdc>
 8007908:	2300      	movs	r3, #0
 800790a:	6053      	str	r3, [r2, #4]
 800790c:	e7de      	b.n	80078cc <_malloc_r+0xa8>
 800790e:	230c      	movs	r3, #12
 8007910:	6033      	str	r3, [r6, #0]
 8007912:	4630      	mov	r0, r6
 8007914:	f000 f80c 	bl	8007930 <__malloc_unlock>
 8007918:	e794      	b.n	8007844 <_malloc_r+0x20>
 800791a:	6005      	str	r5, [r0, #0]
 800791c:	e7d6      	b.n	80078cc <_malloc_r+0xa8>
 800791e:	bf00      	nop
 8007920:	20000860 	.word	0x20000860

08007924 <__malloc_lock>:
 8007924:	4801      	ldr	r0, [pc, #4]	@ (800792c <__malloc_lock+0x8>)
 8007926:	f7ff beda 	b.w	80076de <__retarget_lock_acquire_recursive>
 800792a:	bf00      	nop
 800792c:	20000858 	.word	0x20000858

08007930 <__malloc_unlock>:
 8007930:	4801      	ldr	r0, [pc, #4]	@ (8007938 <__malloc_unlock+0x8>)
 8007932:	f7ff bed5 	b.w	80076e0 <__retarget_lock_release_recursive>
 8007936:	bf00      	nop
 8007938:	20000858 	.word	0x20000858

0800793c <__ssputs_r>:
 800793c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007940:	688e      	ldr	r6, [r1, #8]
 8007942:	461f      	mov	r7, r3
 8007944:	42be      	cmp	r6, r7
 8007946:	680b      	ldr	r3, [r1, #0]
 8007948:	4682      	mov	sl, r0
 800794a:	460c      	mov	r4, r1
 800794c:	4690      	mov	r8, r2
 800794e:	d82d      	bhi.n	80079ac <__ssputs_r+0x70>
 8007950:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007954:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007958:	d026      	beq.n	80079a8 <__ssputs_r+0x6c>
 800795a:	6965      	ldr	r5, [r4, #20]
 800795c:	6909      	ldr	r1, [r1, #16]
 800795e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007962:	eba3 0901 	sub.w	r9, r3, r1
 8007966:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800796a:	1c7b      	adds	r3, r7, #1
 800796c:	444b      	add	r3, r9
 800796e:	106d      	asrs	r5, r5, #1
 8007970:	429d      	cmp	r5, r3
 8007972:	bf38      	it	cc
 8007974:	461d      	movcc	r5, r3
 8007976:	0553      	lsls	r3, r2, #21
 8007978:	d527      	bpl.n	80079ca <__ssputs_r+0x8e>
 800797a:	4629      	mov	r1, r5
 800797c:	f7ff ff52 	bl	8007824 <_malloc_r>
 8007980:	4606      	mov	r6, r0
 8007982:	b360      	cbz	r0, 80079de <__ssputs_r+0xa2>
 8007984:	6921      	ldr	r1, [r4, #16]
 8007986:	464a      	mov	r2, r9
 8007988:	f7ff feab 	bl	80076e2 <memcpy>
 800798c:	89a3      	ldrh	r3, [r4, #12]
 800798e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007992:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007996:	81a3      	strh	r3, [r4, #12]
 8007998:	6126      	str	r6, [r4, #16]
 800799a:	6165      	str	r5, [r4, #20]
 800799c:	444e      	add	r6, r9
 800799e:	eba5 0509 	sub.w	r5, r5, r9
 80079a2:	6026      	str	r6, [r4, #0]
 80079a4:	60a5      	str	r5, [r4, #8]
 80079a6:	463e      	mov	r6, r7
 80079a8:	42be      	cmp	r6, r7
 80079aa:	d900      	bls.n	80079ae <__ssputs_r+0x72>
 80079ac:	463e      	mov	r6, r7
 80079ae:	6820      	ldr	r0, [r4, #0]
 80079b0:	4632      	mov	r2, r6
 80079b2:	4641      	mov	r1, r8
 80079b4:	f7ff fdda 	bl	800756c <memmove>
 80079b8:	68a3      	ldr	r3, [r4, #8]
 80079ba:	1b9b      	subs	r3, r3, r6
 80079bc:	60a3      	str	r3, [r4, #8]
 80079be:	6823      	ldr	r3, [r4, #0]
 80079c0:	4433      	add	r3, r6
 80079c2:	6023      	str	r3, [r4, #0]
 80079c4:	2000      	movs	r0, #0
 80079c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079ca:	462a      	mov	r2, r5
 80079cc:	f000 fc89 	bl	80082e2 <_realloc_r>
 80079d0:	4606      	mov	r6, r0
 80079d2:	2800      	cmp	r0, #0
 80079d4:	d1e0      	bne.n	8007998 <__ssputs_r+0x5c>
 80079d6:	6921      	ldr	r1, [r4, #16]
 80079d8:	4650      	mov	r0, sl
 80079da:	f7ff feaf 	bl	800773c <_free_r>
 80079de:	230c      	movs	r3, #12
 80079e0:	f8ca 3000 	str.w	r3, [sl]
 80079e4:	89a3      	ldrh	r3, [r4, #12]
 80079e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079ea:	81a3      	strh	r3, [r4, #12]
 80079ec:	f04f 30ff 	mov.w	r0, #4294967295
 80079f0:	e7e9      	b.n	80079c6 <__ssputs_r+0x8a>
	...

080079f4 <_svfiprintf_r>:
 80079f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079f8:	4698      	mov	r8, r3
 80079fa:	898b      	ldrh	r3, [r1, #12]
 80079fc:	061b      	lsls	r3, r3, #24
 80079fe:	b09d      	sub	sp, #116	@ 0x74
 8007a00:	4607      	mov	r7, r0
 8007a02:	460d      	mov	r5, r1
 8007a04:	4614      	mov	r4, r2
 8007a06:	d510      	bpl.n	8007a2a <_svfiprintf_r+0x36>
 8007a08:	690b      	ldr	r3, [r1, #16]
 8007a0a:	b973      	cbnz	r3, 8007a2a <_svfiprintf_r+0x36>
 8007a0c:	2140      	movs	r1, #64	@ 0x40
 8007a0e:	f7ff ff09 	bl	8007824 <_malloc_r>
 8007a12:	6028      	str	r0, [r5, #0]
 8007a14:	6128      	str	r0, [r5, #16]
 8007a16:	b930      	cbnz	r0, 8007a26 <_svfiprintf_r+0x32>
 8007a18:	230c      	movs	r3, #12
 8007a1a:	603b      	str	r3, [r7, #0]
 8007a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a20:	b01d      	add	sp, #116	@ 0x74
 8007a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a26:	2340      	movs	r3, #64	@ 0x40
 8007a28:	616b      	str	r3, [r5, #20]
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a2e:	2320      	movs	r3, #32
 8007a30:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a34:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a38:	2330      	movs	r3, #48	@ 0x30
 8007a3a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007bd8 <_svfiprintf_r+0x1e4>
 8007a3e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a42:	f04f 0901 	mov.w	r9, #1
 8007a46:	4623      	mov	r3, r4
 8007a48:	469a      	mov	sl, r3
 8007a4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a4e:	b10a      	cbz	r2, 8007a54 <_svfiprintf_r+0x60>
 8007a50:	2a25      	cmp	r2, #37	@ 0x25
 8007a52:	d1f9      	bne.n	8007a48 <_svfiprintf_r+0x54>
 8007a54:	ebba 0b04 	subs.w	fp, sl, r4
 8007a58:	d00b      	beq.n	8007a72 <_svfiprintf_r+0x7e>
 8007a5a:	465b      	mov	r3, fp
 8007a5c:	4622      	mov	r2, r4
 8007a5e:	4629      	mov	r1, r5
 8007a60:	4638      	mov	r0, r7
 8007a62:	f7ff ff6b 	bl	800793c <__ssputs_r>
 8007a66:	3001      	adds	r0, #1
 8007a68:	f000 80a7 	beq.w	8007bba <_svfiprintf_r+0x1c6>
 8007a6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a6e:	445a      	add	r2, fp
 8007a70:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a72:	f89a 3000 	ldrb.w	r3, [sl]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	f000 809f 	beq.w	8007bba <_svfiprintf_r+0x1c6>
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8007a82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a86:	f10a 0a01 	add.w	sl, sl, #1
 8007a8a:	9304      	str	r3, [sp, #16]
 8007a8c:	9307      	str	r3, [sp, #28]
 8007a8e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a92:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a94:	4654      	mov	r4, sl
 8007a96:	2205      	movs	r2, #5
 8007a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a9c:	484e      	ldr	r0, [pc, #312]	@ (8007bd8 <_svfiprintf_r+0x1e4>)
 8007a9e:	f7f8 fbaf 	bl	8000200 <memchr>
 8007aa2:	9a04      	ldr	r2, [sp, #16]
 8007aa4:	b9d8      	cbnz	r0, 8007ade <_svfiprintf_r+0xea>
 8007aa6:	06d0      	lsls	r0, r2, #27
 8007aa8:	bf44      	itt	mi
 8007aaa:	2320      	movmi	r3, #32
 8007aac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ab0:	0711      	lsls	r1, r2, #28
 8007ab2:	bf44      	itt	mi
 8007ab4:	232b      	movmi	r3, #43	@ 0x2b
 8007ab6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007aba:	f89a 3000 	ldrb.w	r3, [sl]
 8007abe:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ac0:	d015      	beq.n	8007aee <_svfiprintf_r+0xfa>
 8007ac2:	9a07      	ldr	r2, [sp, #28]
 8007ac4:	4654      	mov	r4, sl
 8007ac6:	2000      	movs	r0, #0
 8007ac8:	f04f 0c0a 	mov.w	ip, #10
 8007acc:	4621      	mov	r1, r4
 8007ace:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ad2:	3b30      	subs	r3, #48	@ 0x30
 8007ad4:	2b09      	cmp	r3, #9
 8007ad6:	d94b      	bls.n	8007b70 <_svfiprintf_r+0x17c>
 8007ad8:	b1b0      	cbz	r0, 8007b08 <_svfiprintf_r+0x114>
 8007ada:	9207      	str	r2, [sp, #28]
 8007adc:	e014      	b.n	8007b08 <_svfiprintf_r+0x114>
 8007ade:	eba0 0308 	sub.w	r3, r0, r8
 8007ae2:	fa09 f303 	lsl.w	r3, r9, r3
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	9304      	str	r3, [sp, #16]
 8007aea:	46a2      	mov	sl, r4
 8007aec:	e7d2      	b.n	8007a94 <_svfiprintf_r+0xa0>
 8007aee:	9b03      	ldr	r3, [sp, #12]
 8007af0:	1d19      	adds	r1, r3, #4
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	9103      	str	r1, [sp, #12]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	bfbb      	ittet	lt
 8007afa:	425b      	neglt	r3, r3
 8007afc:	f042 0202 	orrlt.w	r2, r2, #2
 8007b00:	9307      	strge	r3, [sp, #28]
 8007b02:	9307      	strlt	r3, [sp, #28]
 8007b04:	bfb8      	it	lt
 8007b06:	9204      	strlt	r2, [sp, #16]
 8007b08:	7823      	ldrb	r3, [r4, #0]
 8007b0a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b0c:	d10a      	bne.n	8007b24 <_svfiprintf_r+0x130>
 8007b0e:	7863      	ldrb	r3, [r4, #1]
 8007b10:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b12:	d132      	bne.n	8007b7a <_svfiprintf_r+0x186>
 8007b14:	9b03      	ldr	r3, [sp, #12]
 8007b16:	1d1a      	adds	r2, r3, #4
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	9203      	str	r2, [sp, #12]
 8007b1c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007b20:	3402      	adds	r4, #2
 8007b22:	9305      	str	r3, [sp, #20]
 8007b24:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007be8 <_svfiprintf_r+0x1f4>
 8007b28:	7821      	ldrb	r1, [r4, #0]
 8007b2a:	2203      	movs	r2, #3
 8007b2c:	4650      	mov	r0, sl
 8007b2e:	f7f8 fb67 	bl	8000200 <memchr>
 8007b32:	b138      	cbz	r0, 8007b44 <_svfiprintf_r+0x150>
 8007b34:	9b04      	ldr	r3, [sp, #16]
 8007b36:	eba0 000a 	sub.w	r0, r0, sl
 8007b3a:	2240      	movs	r2, #64	@ 0x40
 8007b3c:	4082      	lsls	r2, r0
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	3401      	adds	r4, #1
 8007b42:	9304      	str	r3, [sp, #16]
 8007b44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b48:	4824      	ldr	r0, [pc, #144]	@ (8007bdc <_svfiprintf_r+0x1e8>)
 8007b4a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b4e:	2206      	movs	r2, #6
 8007b50:	f7f8 fb56 	bl	8000200 <memchr>
 8007b54:	2800      	cmp	r0, #0
 8007b56:	d036      	beq.n	8007bc6 <_svfiprintf_r+0x1d2>
 8007b58:	4b21      	ldr	r3, [pc, #132]	@ (8007be0 <_svfiprintf_r+0x1ec>)
 8007b5a:	bb1b      	cbnz	r3, 8007ba4 <_svfiprintf_r+0x1b0>
 8007b5c:	9b03      	ldr	r3, [sp, #12]
 8007b5e:	3307      	adds	r3, #7
 8007b60:	f023 0307 	bic.w	r3, r3, #7
 8007b64:	3308      	adds	r3, #8
 8007b66:	9303      	str	r3, [sp, #12]
 8007b68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b6a:	4433      	add	r3, r6
 8007b6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b6e:	e76a      	b.n	8007a46 <_svfiprintf_r+0x52>
 8007b70:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b74:	460c      	mov	r4, r1
 8007b76:	2001      	movs	r0, #1
 8007b78:	e7a8      	b.n	8007acc <_svfiprintf_r+0xd8>
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	3401      	adds	r4, #1
 8007b7e:	9305      	str	r3, [sp, #20]
 8007b80:	4619      	mov	r1, r3
 8007b82:	f04f 0c0a 	mov.w	ip, #10
 8007b86:	4620      	mov	r0, r4
 8007b88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b8c:	3a30      	subs	r2, #48	@ 0x30
 8007b8e:	2a09      	cmp	r2, #9
 8007b90:	d903      	bls.n	8007b9a <_svfiprintf_r+0x1a6>
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d0c6      	beq.n	8007b24 <_svfiprintf_r+0x130>
 8007b96:	9105      	str	r1, [sp, #20]
 8007b98:	e7c4      	b.n	8007b24 <_svfiprintf_r+0x130>
 8007b9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b9e:	4604      	mov	r4, r0
 8007ba0:	2301      	movs	r3, #1
 8007ba2:	e7f0      	b.n	8007b86 <_svfiprintf_r+0x192>
 8007ba4:	ab03      	add	r3, sp, #12
 8007ba6:	9300      	str	r3, [sp, #0]
 8007ba8:	462a      	mov	r2, r5
 8007baa:	4b0e      	ldr	r3, [pc, #56]	@ (8007be4 <_svfiprintf_r+0x1f0>)
 8007bac:	a904      	add	r1, sp, #16
 8007bae:	4638      	mov	r0, r7
 8007bb0:	f3af 8000 	nop.w
 8007bb4:	1c42      	adds	r2, r0, #1
 8007bb6:	4606      	mov	r6, r0
 8007bb8:	d1d6      	bne.n	8007b68 <_svfiprintf_r+0x174>
 8007bba:	89ab      	ldrh	r3, [r5, #12]
 8007bbc:	065b      	lsls	r3, r3, #25
 8007bbe:	f53f af2d 	bmi.w	8007a1c <_svfiprintf_r+0x28>
 8007bc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007bc4:	e72c      	b.n	8007a20 <_svfiprintf_r+0x2c>
 8007bc6:	ab03      	add	r3, sp, #12
 8007bc8:	9300      	str	r3, [sp, #0]
 8007bca:	462a      	mov	r2, r5
 8007bcc:	4b05      	ldr	r3, [pc, #20]	@ (8007be4 <_svfiprintf_r+0x1f0>)
 8007bce:	a904      	add	r1, sp, #16
 8007bd0:	4638      	mov	r0, r7
 8007bd2:	f000 f9bb 	bl	8007f4c <_printf_i>
 8007bd6:	e7ed      	b.n	8007bb4 <_svfiprintf_r+0x1c0>
 8007bd8:	0800a8b7 	.word	0x0800a8b7
 8007bdc:	0800a8c1 	.word	0x0800a8c1
 8007be0:	00000000 	.word	0x00000000
 8007be4:	0800793d 	.word	0x0800793d
 8007be8:	0800a8bd 	.word	0x0800a8bd

08007bec <__sfputc_r>:
 8007bec:	6893      	ldr	r3, [r2, #8]
 8007bee:	3b01      	subs	r3, #1
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	b410      	push	{r4}
 8007bf4:	6093      	str	r3, [r2, #8]
 8007bf6:	da08      	bge.n	8007c0a <__sfputc_r+0x1e>
 8007bf8:	6994      	ldr	r4, [r2, #24]
 8007bfa:	42a3      	cmp	r3, r4
 8007bfc:	db01      	blt.n	8007c02 <__sfputc_r+0x16>
 8007bfe:	290a      	cmp	r1, #10
 8007c00:	d103      	bne.n	8007c0a <__sfputc_r+0x1e>
 8007c02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c06:	f7ff bc1c 	b.w	8007442 <__swbuf_r>
 8007c0a:	6813      	ldr	r3, [r2, #0]
 8007c0c:	1c58      	adds	r0, r3, #1
 8007c0e:	6010      	str	r0, [r2, #0]
 8007c10:	7019      	strb	r1, [r3, #0]
 8007c12:	4608      	mov	r0, r1
 8007c14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007c18:	4770      	bx	lr

08007c1a <__sfputs_r>:
 8007c1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c1c:	4606      	mov	r6, r0
 8007c1e:	460f      	mov	r7, r1
 8007c20:	4614      	mov	r4, r2
 8007c22:	18d5      	adds	r5, r2, r3
 8007c24:	42ac      	cmp	r4, r5
 8007c26:	d101      	bne.n	8007c2c <__sfputs_r+0x12>
 8007c28:	2000      	movs	r0, #0
 8007c2a:	e007      	b.n	8007c3c <__sfputs_r+0x22>
 8007c2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c30:	463a      	mov	r2, r7
 8007c32:	4630      	mov	r0, r6
 8007c34:	f7ff ffda 	bl	8007bec <__sfputc_r>
 8007c38:	1c43      	adds	r3, r0, #1
 8007c3a:	d1f3      	bne.n	8007c24 <__sfputs_r+0xa>
 8007c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c40 <_vfiprintf_r>:
 8007c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c44:	460d      	mov	r5, r1
 8007c46:	b09d      	sub	sp, #116	@ 0x74
 8007c48:	4614      	mov	r4, r2
 8007c4a:	4698      	mov	r8, r3
 8007c4c:	4606      	mov	r6, r0
 8007c4e:	b118      	cbz	r0, 8007c58 <_vfiprintf_r+0x18>
 8007c50:	6a03      	ldr	r3, [r0, #32]
 8007c52:	b90b      	cbnz	r3, 8007c58 <_vfiprintf_r+0x18>
 8007c54:	f7ff fa36 	bl	80070c4 <__sinit>
 8007c58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c5a:	07d9      	lsls	r1, r3, #31
 8007c5c:	d405      	bmi.n	8007c6a <_vfiprintf_r+0x2a>
 8007c5e:	89ab      	ldrh	r3, [r5, #12]
 8007c60:	059a      	lsls	r2, r3, #22
 8007c62:	d402      	bmi.n	8007c6a <_vfiprintf_r+0x2a>
 8007c64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c66:	f7ff fd3a 	bl	80076de <__retarget_lock_acquire_recursive>
 8007c6a:	89ab      	ldrh	r3, [r5, #12]
 8007c6c:	071b      	lsls	r3, r3, #28
 8007c6e:	d501      	bpl.n	8007c74 <_vfiprintf_r+0x34>
 8007c70:	692b      	ldr	r3, [r5, #16]
 8007c72:	b99b      	cbnz	r3, 8007c9c <_vfiprintf_r+0x5c>
 8007c74:	4629      	mov	r1, r5
 8007c76:	4630      	mov	r0, r6
 8007c78:	f7ff fc22 	bl	80074c0 <__swsetup_r>
 8007c7c:	b170      	cbz	r0, 8007c9c <_vfiprintf_r+0x5c>
 8007c7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c80:	07dc      	lsls	r4, r3, #31
 8007c82:	d504      	bpl.n	8007c8e <_vfiprintf_r+0x4e>
 8007c84:	f04f 30ff 	mov.w	r0, #4294967295
 8007c88:	b01d      	add	sp, #116	@ 0x74
 8007c8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c8e:	89ab      	ldrh	r3, [r5, #12]
 8007c90:	0598      	lsls	r0, r3, #22
 8007c92:	d4f7      	bmi.n	8007c84 <_vfiprintf_r+0x44>
 8007c94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c96:	f7ff fd23 	bl	80076e0 <__retarget_lock_release_recursive>
 8007c9a:	e7f3      	b.n	8007c84 <_vfiprintf_r+0x44>
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ca0:	2320      	movs	r3, #32
 8007ca2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007ca6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007caa:	2330      	movs	r3, #48	@ 0x30
 8007cac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007e5c <_vfiprintf_r+0x21c>
 8007cb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007cb4:	f04f 0901 	mov.w	r9, #1
 8007cb8:	4623      	mov	r3, r4
 8007cba:	469a      	mov	sl, r3
 8007cbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cc0:	b10a      	cbz	r2, 8007cc6 <_vfiprintf_r+0x86>
 8007cc2:	2a25      	cmp	r2, #37	@ 0x25
 8007cc4:	d1f9      	bne.n	8007cba <_vfiprintf_r+0x7a>
 8007cc6:	ebba 0b04 	subs.w	fp, sl, r4
 8007cca:	d00b      	beq.n	8007ce4 <_vfiprintf_r+0xa4>
 8007ccc:	465b      	mov	r3, fp
 8007cce:	4622      	mov	r2, r4
 8007cd0:	4629      	mov	r1, r5
 8007cd2:	4630      	mov	r0, r6
 8007cd4:	f7ff ffa1 	bl	8007c1a <__sfputs_r>
 8007cd8:	3001      	adds	r0, #1
 8007cda:	f000 80a7 	beq.w	8007e2c <_vfiprintf_r+0x1ec>
 8007cde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ce0:	445a      	add	r2, fp
 8007ce2:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ce4:	f89a 3000 	ldrb.w	r3, [sl]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f000 809f 	beq.w	8007e2c <_vfiprintf_r+0x1ec>
 8007cee:	2300      	movs	r3, #0
 8007cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8007cf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cf8:	f10a 0a01 	add.w	sl, sl, #1
 8007cfc:	9304      	str	r3, [sp, #16]
 8007cfe:	9307      	str	r3, [sp, #28]
 8007d00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007d04:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d06:	4654      	mov	r4, sl
 8007d08:	2205      	movs	r2, #5
 8007d0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d0e:	4853      	ldr	r0, [pc, #332]	@ (8007e5c <_vfiprintf_r+0x21c>)
 8007d10:	f7f8 fa76 	bl	8000200 <memchr>
 8007d14:	9a04      	ldr	r2, [sp, #16]
 8007d16:	b9d8      	cbnz	r0, 8007d50 <_vfiprintf_r+0x110>
 8007d18:	06d1      	lsls	r1, r2, #27
 8007d1a:	bf44      	itt	mi
 8007d1c:	2320      	movmi	r3, #32
 8007d1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d22:	0713      	lsls	r3, r2, #28
 8007d24:	bf44      	itt	mi
 8007d26:	232b      	movmi	r3, #43	@ 0x2b
 8007d28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d2c:	f89a 3000 	ldrb.w	r3, [sl]
 8007d30:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d32:	d015      	beq.n	8007d60 <_vfiprintf_r+0x120>
 8007d34:	9a07      	ldr	r2, [sp, #28]
 8007d36:	4654      	mov	r4, sl
 8007d38:	2000      	movs	r0, #0
 8007d3a:	f04f 0c0a 	mov.w	ip, #10
 8007d3e:	4621      	mov	r1, r4
 8007d40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d44:	3b30      	subs	r3, #48	@ 0x30
 8007d46:	2b09      	cmp	r3, #9
 8007d48:	d94b      	bls.n	8007de2 <_vfiprintf_r+0x1a2>
 8007d4a:	b1b0      	cbz	r0, 8007d7a <_vfiprintf_r+0x13a>
 8007d4c:	9207      	str	r2, [sp, #28]
 8007d4e:	e014      	b.n	8007d7a <_vfiprintf_r+0x13a>
 8007d50:	eba0 0308 	sub.w	r3, r0, r8
 8007d54:	fa09 f303 	lsl.w	r3, r9, r3
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	9304      	str	r3, [sp, #16]
 8007d5c:	46a2      	mov	sl, r4
 8007d5e:	e7d2      	b.n	8007d06 <_vfiprintf_r+0xc6>
 8007d60:	9b03      	ldr	r3, [sp, #12]
 8007d62:	1d19      	adds	r1, r3, #4
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	9103      	str	r1, [sp, #12]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	bfbb      	ittet	lt
 8007d6c:	425b      	neglt	r3, r3
 8007d6e:	f042 0202 	orrlt.w	r2, r2, #2
 8007d72:	9307      	strge	r3, [sp, #28]
 8007d74:	9307      	strlt	r3, [sp, #28]
 8007d76:	bfb8      	it	lt
 8007d78:	9204      	strlt	r2, [sp, #16]
 8007d7a:	7823      	ldrb	r3, [r4, #0]
 8007d7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d7e:	d10a      	bne.n	8007d96 <_vfiprintf_r+0x156>
 8007d80:	7863      	ldrb	r3, [r4, #1]
 8007d82:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d84:	d132      	bne.n	8007dec <_vfiprintf_r+0x1ac>
 8007d86:	9b03      	ldr	r3, [sp, #12]
 8007d88:	1d1a      	adds	r2, r3, #4
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	9203      	str	r2, [sp, #12]
 8007d8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007d92:	3402      	adds	r4, #2
 8007d94:	9305      	str	r3, [sp, #20]
 8007d96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007e6c <_vfiprintf_r+0x22c>
 8007d9a:	7821      	ldrb	r1, [r4, #0]
 8007d9c:	2203      	movs	r2, #3
 8007d9e:	4650      	mov	r0, sl
 8007da0:	f7f8 fa2e 	bl	8000200 <memchr>
 8007da4:	b138      	cbz	r0, 8007db6 <_vfiprintf_r+0x176>
 8007da6:	9b04      	ldr	r3, [sp, #16]
 8007da8:	eba0 000a 	sub.w	r0, r0, sl
 8007dac:	2240      	movs	r2, #64	@ 0x40
 8007dae:	4082      	lsls	r2, r0
 8007db0:	4313      	orrs	r3, r2
 8007db2:	3401      	adds	r4, #1
 8007db4:	9304      	str	r3, [sp, #16]
 8007db6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dba:	4829      	ldr	r0, [pc, #164]	@ (8007e60 <_vfiprintf_r+0x220>)
 8007dbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007dc0:	2206      	movs	r2, #6
 8007dc2:	f7f8 fa1d 	bl	8000200 <memchr>
 8007dc6:	2800      	cmp	r0, #0
 8007dc8:	d03f      	beq.n	8007e4a <_vfiprintf_r+0x20a>
 8007dca:	4b26      	ldr	r3, [pc, #152]	@ (8007e64 <_vfiprintf_r+0x224>)
 8007dcc:	bb1b      	cbnz	r3, 8007e16 <_vfiprintf_r+0x1d6>
 8007dce:	9b03      	ldr	r3, [sp, #12]
 8007dd0:	3307      	adds	r3, #7
 8007dd2:	f023 0307 	bic.w	r3, r3, #7
 8007dd6:	3308      	adds	r3, #8
 8007dd8:	9303      	str	r3, [sp, #12]
 8007dda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ddc:	443b      	add	r3, r7
 8007dde:	9309      	str	r3, [sp, #36]	@ 0x24
 8007de0:	e76a      	b.n	8007cb8 <_vfiprintf_r+0x78>
 8007de2:	fb0c 3202 	mla	r2, ip, r2, r3
 8007de6:	460c      	mov	r4, r1
 8007de8:	2001      	movs	r0, #1
 8007dea:	e7a8      	b.n	8007d3e <_vfiprintf_r+0xfe>
 8007dec:	2300      	movs	r3, #0
 8007dee:	3401      	adds	r4, #1
 8007df0:	9305      	str	r3, [sp, #20]
 8007df2:	4619      	mov	r1, r3
 8007df4:	f04f 0c0a 	mov.w	ip, #10
 8007df8:	4620      	mov	r0, r4
 8007dfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007dfe:	3a30      	subs	r2, #48	@ 0x30
 8007e00:	2a09      	cmp	r2, #9
 8007e02:	d903      	bls.n	8007e0c <_vfiprintf_r+0x1cc>
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d0c6      	beq.n	8007d96 <_vfiprintf_r+0x156>
 8007e08:	9105      	str	r1, [sp, #20]
 8007e0a:	e7c4      	b.n	8007d96 <_vfiprintf_r+0x156>
 8007e0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e10:	4604      	mov	r4, r0
 8007e12:	2301      	movs	r3, #1
 8007e14:	e7f0      	b.n	8007df8 <_vfiprintf_r+0x1b8>
 8007e16:	ab03      	add	r3, sp, #12
 8007e18:	9300      	str	r3, [sp, #0]
 8007e1a:	462a      	mov	r2, r5
 8007e1c:	4b12      	ldr	r3, [pc, #72]	@ (8007e68 <_vfiprintf_r+0x228>)
 8007e1e:	a904      	add	r1, sp, #16
 8007e20:	4630      	mov	r0, r6
 8007e22:	f3af 8000 	nop.w
 8007e26:	4607      	mov	r7, r0
 8007e28:	1c78      	adds	r0, r7, #1
 8007e2a:	d1d6      	bne.n	8007dda <_vfiprintf_r+0x19a>
 8007e2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e2e:	07d9      	lsls	r1, r3, #31
 8007e30:	d405      	bmi.n	8007e3e <_vfiprintf_r+0x1fe>
 8007e32:	89ab      	ldrh	r3, [r5, #12]
 8007e34:	059a      	lsls	r2, r3, #22
 8007e36:	d402      	bmi.n	8007e3e <_vfiprintf_r+0x1fe>
 8007e38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007e3a:	f7ff fc51 	bl	80076e0 <__retarget_lock_release_recursive>
 8007e3e:	89ab      	ldrh	r3, [r5, #12]
 8007e40:	065b      	lsls	r3, r3, #25
 8007e42:	f53f af1f 	bmi.w	8007c84 <_vfiprintf_r+0x44>
 8007e46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e48:	e71e      	b.n	8007c88 <_vfiprintf_r+0x48>
 8007e4a:	ab03      	add	r3, sp, #12
 8007e4c:	9300      	str	r3, [sp, #0]
 8007e4e:	462a      	mov	r2, r5
 8007e50:	4b05      	ldr	r3, [pc, #20]	@ (8007e68 <_vfiprintf_r+0x228>)
 8007e52:	a904      	add	r1, sp, #16
 8007e54:	4630      	mov	r0, r6
 8007e56:	f000 f879 	bl	8007f4c <_printf_i>
 8007e5a:	e7e4      	b.n	8007e26 <_vfiprintf_r+0x1e6>
 8007e5c:	0800a8b7 	.word	0x0800a8b7
 8007e60:	0800a8c1 	.word	0x0800a8c1
 8007e64:	00000000 	.word	0x00000000
 8007e68:	08007c1b 	.word	0x08007c1b
 8007e6c:	0800a8bd 	.word	0x0800a8bd

08007e70 <_printf_common>:
 8007e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e74:	4616      	mov	r6, r2
 8007e76:	4698      	mov	r8, r3
 8007e78:	688a      	ldr	r2, [r1, #8]
 8007e7a:	690b      	ldr	r3, [r1, #16]
 8007e7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007e80:	4293      	cmp	r3, r2
 8007e82:	bfb8      	it	lt
 8007e84:	4613      	movlt	r3, r2
 8007e86:	6033      	str	r3, [r6, #0]
 8007e88:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007e8c:	4607      	mov	r7, r0
 8007e8e:	460c      	mov	r4, r1
 8007e90:	b10a      	cbz	r2, 8007e96 <_printf_common+0x26>
 8007e92:	3301      	adds	r3, #1
 8007e94:	6033      	str	r3, [r6, #0]
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	0699      	lsls	r1, r3, #26
 8007e9a:	bf42      	ittt	mi
 8007e9c:	6833      	ldrmi	r3, [r6, #0]
 8007e9e:	3302      	addmi	r3, #2
 8007ea0:	6033      	strmi	r3, [r6, #0]
 8007ea2:	6825      	ldr	r5, [r4, #0]
 8007ea4:	f015 0506 	ands.w	r5, r5, #6
 8007ea8:	d106      	bne.n	8007eb8 <_printf_common+0x48>
 8007eaa:	f104 0a19 	add.w	sl, r4, #25
 8007eae:	68e3      	ldr	r3, [r4, #12]
 8007eb0:	6832      	ldr	r2, [r6, #0]
 8007eb2:	1a9b      	subs	r3, r3, r2
 8007eb4:	42ab      	cmp	r3, r5
 8007eb6:	dc26      	bgt.n	8007f06 <_printf_common+0x96>
 8007eb8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007ebc:	6822      	ldr	r2, [r4, #0]
 8007ebe:	3b00      	subs	r3, #0
 8007ec0:	bf18      	it	ne
 8007ec2:	2301      	movne	r3, #1
 8007ec4:	0692      	lsls	r2, r2, #26
 8007ec6:	d42b      	bmi.n	8007f20 <_printf_common+0xb0>
 8007ec8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ecc:	4641      	mov	r1, r8
 8007ece:	4638      	mov	r0, r7
 8007ed0:	47c8      	blx	r9
 8007ed2:	3001      	adds	r0, #1
 8007ed4:	d01e      	beq.n	8007f14 <_printf_common+0xa4>
 8007ed6:	6823      	ldr	r3, [r4, #0]
 8007ed8:	6922      	ldr	r2, [r4, #16]
 8007eda:	f003 0306 	and.w	r3, r3, #6
 8007ede:	2b04      	cmp	r3, #4
 8007ee0:	bf02      	ittt	eq
 8007ee2:	68e5      	ldreq	r5, [r4, #12]
 8007ee4:	6833      	ldreq	r3, [r6, #0]
 8007ee6:	1aed      	subeq	r5, r5, r3
 8007ee8:	68a3      	ldr	r3, [r4, #8]
 8007eea:	bf0c      	ite	eq
 8007eec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ef0:	2500      	movne	r5, #0
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	bfc4      	itt	gt
 8007ef6:	1a9b      	subgt	r3, r3, r2
 8007ef8:	18ed      	addgt	r5, r5, r3
 8007efa:	2600      	movs	r6, #0
 8007efc:	341a      	adds	r4, #26
 8007efe:	42b5      	cmp	r5, r6
 8007f00:	d11a      	bne.n	8007f38 <_printf_common+0xc8>
 8007f02:	2000      	movs	r0, #0
 8007f04:	e008      	b.n	8007f18 <_printf_common+0xa8>
 8007f06:	2301      	movs	r3, #1
 8007f08:	4652      	mov	r2, sl
 8007f0a:	4641      	mov	r1, r8
 8007f0c:	4638      	mov	r0, r7
 8007f0e:	47c8      	blx	r9
 8007f10:	3001      	adds	r0, #1
 8007f12:	d103      	bne.n	8007f1c <_printf_common+0xac>
 8007f14:	f04f 30ff 	mov.w	r0, #4294967295
 8007f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f1c:	3501      	adds	r5, #1
 8007f1e:	e7c6      	b.n	8007eae <_printf_common+0x3e>
 8007f20:	18e1      	adds	r1, r4, r3
 8007f22:	1c5a      	adds	r2, r3, #1
 8007f24:	2030      	movs	r0, #48	@ 0x30
 8007f26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007f2a:	4422      	add	r2, r4
 8007f2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007f30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007f34:	3302      	adds	r3, #2
 8007f36:	e7c7      	b.n	8007ec8 <_printf_common+0x58>
 8007f38:	2301      	movs	r3, #1
 8007f3a:	4622      	mov	r2, r4
 8007f3c:	4641      	mov	r1, r8
 8007f3e:	4638      	mov	r0, r7
 8007f40:	47c8      	blx	r9
 8007f42:	3001      	adds	r0, #1
 8007f44:	d0e6      	beq.n	8007f14 <_printf_common+0xa4>
 8007f46:	3601      	adds	r6, #1
 8007f48:	e7d9      	b.n	8007efe <_printf_common+0x8e>
	...

08007f4c <_printf_i>:
 8007f4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f50:	7e0f      	ldrb	r7, [r1, #24]
 8007f52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007f54:	2f78      	cmp	r7, #120	@ 0x78
 8007f56:	4691      	mov	r9, r2
 8007f58:	4680      	mov	r8, r0
 8007f5a:	460c      	mov	r4, r1
 8007f5c:	469a      	mov	sl, r3
 8007f5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007f62:	d807      	bhi.n	8007f74 <_printf_i+0x28>
 8007f64:	2f62      	cmp	r7, #98	@ 0x62
 8007f66:	d80a      	bhi.n	8007f7e <_printf_i+0x32>
 8007f68:	2f00      	cmp	r7, #0
 8007f6a:	f000 80d1 	beq.w	8008110 <_printf_i+0x1c4>
 8007f6e:	2f58      	cmp	r7, #88	@ 0x58
 8007f70:	f000 80b8 	beq.w	80080e4 <_printf_i+0x198>
 8007f74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007f7c:	e03a      	b.n	8007ff4 <_printf_i+0xa8>
 8007f7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007f82:	2b15      	cmp	r3, #21
 8007f84:	d8f6      	bhi.n	8007f74 <_printf_i+0x28>
 8007f86:	a101      	add	r1, pc, #4	@ (adr r1, 8007f8c <_printf_i+0x40>)
 8007f88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f8c:	08007fe5 	.word	0x08007fe5
 8007f90:	08007ff9 	.word	0x08007ff9
 8007f94:	08007f75 	.word	0x08007f75
 8007f98:	08007f75 	.word	0x08007f75
 8007f9c:	08007f75 	.word	0x08007f75
 8007fa0:	08007f75 	.word	0x08007f75
 8007fa4:	08007ff9 	.word	0x08007ff9
 8007fa8:	08007f75 	.word	0x08007f75
 8007fac:	08007f75 	.word	0x08007f75
 8007fb0:	08007f75 	.word	0x08007f75
 8007fb4:	08007f75 	.word	0x08007f75
 8007fb8:	080080f7 	.word	0x080080f7
 8007fbc:	08008023 	.word	0x08008023
 8007fc0:	080080b1 	.word	0x080080b1
 8007fc4:	08007f75 	.word	0x08007f75
 8007fc8:	08007f75 	.word	0x08007f75
 8007fcc:	08008119 	.word	0x08008119
 8007fd0:	08007f75 	.word	0x08007f75
 8007fd4:	08008023 	.word	0x08008023
 8007fd8:	08007f75 	.word	0x08007f75
 8007fdc:	08007f75 	.word	0x08007f75
 8007fe0:	080080b9 	.word	0x080080b9
 8007fe4:	6833      	ldr	r3, [r6, #0]
 8007fe6:	1d1a      	adds	r2, r3, #4
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	6032      	str	r2, [r6, #0]
 8007fec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ff0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	e09c      	b.n	8008132 <_printf_i+0x1e6>
 8007ff8:	6833      	ldr	r3, [r6, #0]
 8007ffa:	6820      	ldr	r0, [r4, #0]
 8007ffc:	1d19      	adds	r1, r3, #4
 8007ffe:	6031      	str	r1, [r6, #0]
 8008000:	0606      	lsls	r6, r0, #24
 8008002:	d501      	bpl.n	8008008 <_printf_i+0xbc>
 8008004:	681d      	ldr	r5, [r3, #0]
 8008006:	e003      	b.n	8008010 <_printf_i+0xc4>
 8008008:	0645      	lsls	r5, r0, #25
 800800a:	d5fb      	bpl.n	8008004 <_printf_i+0xb8>
 800800c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008010:	2d00      	cmp	r5, #0
 8008012:	da03      	bge.n	800801c <_printf_i+0xd0>
 8008014:	232d      	movs	r3, #45	@ 0x2d
 8008016:	426d      	negs	r5, r5
 8008018:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800801c:	4858      	ldr	r0, [pc, #352]	@ (8008180 <_printf_i+0x234>)
 800801e:	230a      	movs	r3, #10
 8008020:	e011      	b.n	8008046 <_printf_i+0xfa>
 8008022:	6821      	ldr	r1, [r4, #0]
 8008024:	6833      	ldr	r3, [r6, #0]
 8008026:	0608      	lsls	r0, r1, #24
 8008028:	f853 5b04 	ldr.w	r5, [r3], #4
 800802c:	d402      	bmi.n	8008034 <_printf_i+0xe8>
 800802e:	0649      	lsls	r1, r1, #25
 8008030:	bf48      	it	mi
 8008032:	b2ad      	uxthmi	r5, r5
 8008034:	2f6f      	cmp	r7, #111	@ 0x6f
 8008036:	4852      	ldr	r0, [pc, #328]	@ (8008180 <_printf_i+0x234>)
 8008038:	6033      	str	r3, [r6, #0]
 800803a:	bf14      	ite	ne
 800803c:	230a      	movne	r3, #10
 800803e:	2308      	moveq	r3, #8
 8008040:	2100      	movs	r1, #0
 8008042:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008046:	6866      	ldr	r6, [r4, #4]
 8008048:	60a6      	str	r6, [r4, #8]
 800804a:	2e00      	cmp	r6, #0
 800804c:	db05      	blt.n	800805a <_printf_i+0x10e>
 800804e:	6821      	ldr	r1, [r4, #0]
 8008050:	432e      	orrs	r6, r5
 8008052:	f021 0104 	bic.w	r1, r1, #4
 8008056:	6021      	str	r1, [r4, #0]
 8008058:	d04b      	beq.n	80080f2 <_printf_i+0x1a6>
 800805a:	4616      	mov	r6, r2
 800805c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008060:	fb03 5711 	mls	r7, r3, r1, r5
 8008064:	5dc7      	ldrb	r7, [r0, r7]
 8008066:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800806a:	462f      	mov	r7, r5
 800806c:	42bb      	cmp	r3, r7
 800806e:	460d      	mov	r5, r1
 8008070:	d9f4      	bls.n	800805c <_printf_i+0x110>
 8008072:	2b08      	cmp	r3, #8
 8008074:	d10b      	bne.n	800808e <_printf_i+0x142>
 8008076:	6823      	ldr	r3, [r4, #0]
 8008078:	07df      	lsls	r7, r3, #31
 800807a:	d508      	bpl.n	800808e <_printf_i+0x142>
 800807c:	6923      	ldr	r3, [r4, #16]
 800807e:	6861      	ldr	r1, [r4, #4]
 8008080:	4299      	cmp	r1, r3
 8008082:	bfde      	ittt	le
 8008084:	2330      	movle	r3, #48	@ 0x30
 8008086:	f806 3c01 	strble.w	r3, [r6, #-1]
 800808a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800808e:	1b92      	subs	r2, r2, r6
 8008090:	6122      	str	r2, [r4, #16]
 8008092:	f8cd a000 	str.w	sl, [sp]
 8008096:	464b      	mov	r3, r9
 8008098:	aa03      	add	r2, sp, #12
 800809a:	4621      	mov	r1, r4
 800809c:	4640      	mov	r0, r8
 800809e:	f7ff fee7 	bl	8007e70 <_printf_common>
 80080a2:	3001      	adds	r0, #1
 80080a4:	d14a      	bne.n	800813c <_printf_i+0x1f0>
 80080a6:	f04f 30ff 	mov.w	r0, #4294967295
 80080aa:	b004      	add	sp, #16
 80080ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080b0:	6823      	ldr	r3, [r4, #0]
 80080b2:	f043 0320 	orr.w	r3, r3, #32
 80080b6:	6023      	str	r3, [r4, #0]
 80080b8:	4832      	ldr	r0, [pc, #200]	@ (8008184 <_printf_i+0x238>)
 80080ba:	2778      	movs	r7, #120	@ 0x78
 80080bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80080c0:	6823      	ldr	r3, [r4, #0]
 80080c2:	6831      	ldr	r1, [r6, #0]
 80080c4:	061f      	lsls	r7, r3, #24
 80080c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80080ca:	d402      	bmi.n	80080d2 <_printf_i+0x186>
 80080cc:	065f      	lsls	r7, r3, #25
 80080ce:	bf48      	it	mi
 80080d0:	b2ad      	uxthmi	r5, r5
 80080d2:	6031      	str	r1, [r6, #0]
 80080d4:	07d9      	lsls	r1, r3, #31
 80080d6:	bf44      	itt	mi
 80080d8:	f043 0320 	orrmi.w	r3, r3, #32
 80080dc:	6023      	strmi	r3, [r4, #0]
 80080de:	b11d      	cbz	r5, 80080e8 <_printf_i+0x19c>
 80080e0:	2310      	movs	r3, #16
 80080e2:	e7ad      	b.n	8008040 <_printf_i+0xf4>
 80080e4:	4826      	ldr	r0, [pc, #152]	@ (8008180 <_printf_i+0x234>)
 80080e6:	e7e9      	b.n	80080bc <_printf_i+0x170>
 80080e8:	6823      	ldr	r3, [r4, #0]
 80080ea:	f023 0320 	bic.w	r3, r3, #32
 80080ee:	6023      	str	r3, [r4, #0]
 80080f0:	e7f6      	b.n	80080e0 <_printf_i+0x194>
 80080f2:	4616      	mov	r6, r2
 80080f4:	e7bd      	b.n	8008072 <_printf_i+0x126>
 80080f6:	6833      	ldr	r3, [r6, #0]
 80080f8:	6825      	ldr	r5, [r4, #0]
 80080fa:	6961      	ldr	r1, [r4, #20]
 80080fc:	1d18      	adds	r0, r3, #4
 80080fe:	6030      	str	r0, [r6, #0]
 8008100:	062e      	lsls	r6, r5, #24
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	d501      	bpl.n	800810a <_printf_i+0x1be>
 8008106:	6019      	str	r1, [r3, #0]
 8008108:	e002      	b.n	8008110 <_printf_i+0x1c4>
 800810a:	0668      	lsls	r0, r5, #25
 800810c:	d5fb      	bpl.n	8008106 <_printf_i+0x1ba>
 800810e:	8019      	strh	r1, [r3, #0]
 8008110:	2300      	movs	r3, #0
 8008112:	6123      	str	r3, [r4, #16]
 8008114:	4616      	mov	r6, r2
 8008116:	e7bc      	b.n	8008092 <_printf_i+0x146>
 8008118:	6833      	ldr	r3, [r6, #0]
 800811a:	1d1a      	adds	r2, r3, #4
 800811c:	6032      	str	r2, [r6, #0]
 800811e:	681e      	ldr	r6, [r3, #0]
 8008120:	6862      	ldr	r2, [r4, #4]
 8008122:	2100      	movs	r1, #0
 8008124:	4630      	mov	r0, r6
 8008126:	f7f8 f86b 	bl	8000200 <memchr>
 800812a:	b108      	cbz	r0, 8008130 <_printf_i+0x1e4>
 800812c:	1b80      	subs	r0, r0, r6
 800812e:	6060      	str	r0, [r4, #4]
 8008130:	6863      	ldr	r3, [r4, #4]
 8008132:	6123      	str	r3, [r4, #16]
 8008134:	2300      	movs	r3, #0
 8008136:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800813a:	e7aa      	b.n	8008092 <_printf_i+0x146>
 800813c:	6923      	ldr	r3, [r4, #16]
 800813e:	4632      	mov	r2, r6
 8008140:	4649      	mov	r1, r9
 8008142:	4640      	mov	r0, r8
 8008144:	47d0      	blx	sl
 8008146:	3001      	adds	r0, #1
 8008148:	d0ad      	beq.n	80080a6 <_printf_i+0x15a>
 800814a:	6823      	ldr	r3, [r4, #0]
 800814c:	079b      	lsls	r3, r3, #30
 800814e:	d413      	bmi.n	8008178 <_printf_i+0x22c>
 8008150:	68e0      	ldr	r0, [r4, #12]
 8008152:	9b03      	ldr	r3, [sp, #12]
 8008154:	4298      	cmp	r0, r3
 8008156:	bfb8      	it	lt
 8008158:	4618      	movlt	r0, r3
 800815a:	e7a6      	b.n	80080aa <_printf_i+0x15e>
 800815c:	2301      	movs	r3, #1
 800815e:	4632      	mov	r2, r6
 8008160:	4649      	mov	r1, r9
 8008162:	4640      	mov	r0, r8
 8008164:	47d0      	blx	sl
 8008166:	3001      	adds	r0, #1
 8008168:	d09d      	beq.n	80080a6 <_printf_i+0x15a>
 800816a:	3501      	adds	r5, #1
 800816c:	68e3      	ldr	r3, [r4, #12]
 800816e:	9903      	ldr	r1, [sp, #12]
 8008170:	1a5b      	subs	r3, r3, r1
 8008172:	42ab      	cmp	r3, r5
 8008174:	dcf2      	bgt.n	800815c <_printf_i+0x210>
 8008176:	e7eb      	b.n	8008150 <_printf_i+0x204>
 8008178:	2500      	movs	r5, #0
 800817a:	f104 0619 	add.w	r6, r4, #25
 800817e:	e7f5      	b.n	800816c <_printf_i+0x220>
 8008180:	0800a8c8 	.word	0x0800a8c8
 8008184:	0800a8d9 	.word	0x0800a8d9

08008188 <fiprintf>:
 8008188:	b40e      	push	{r1, r2, r3}
 800818a:	b503      	push	{r0, r1, lr}
 800818c:	4601      	mov	r1, r0
 800818e:	ab03      	add	r3, sp, #12
 8008190:	4805      	ldr	r0, [pc, #20]	@ (80081a8 <fiprintf+0x20>)
 8008192:	f853 2b04 	ldr.w	r2, [r3], #4
 8008196:	6800      	ldr	r0, [r0, #0]
 8008198:	9301      	str	r3, [sp, #4]
 800819a:	f7ff fd51 	bl	8007c40 <_vfiprintf_r>
 800819e:	b002      	add	sp, #8
 80081a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80081a4:	b003      	add	sp, #12
 80081a6:	4770      	bx	lr
 80081a8:	200000ac 	.word	0x200000ac

080081ac <__swhatbuf_r>:
 80081ac:	b570      	push	{r4, r5, r6, lr}
 80081ae:	460c      	mov	r4, r1
 80081b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081b4:	2900      	cmp	r1, #0
 80081b6:	b096      	sub	sp, #88	@ 0x58
 80081b8:	4615      	mov	r5, r2
 80081ba:	461e      	mov	r6, r3
 80081bc:	da0d      	bge.n	80081da <__swhatbuf_r+0x2e>
 80081be:	89a3      	ldrh	r3, [r4, #12]
 80081c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80081c4:	f04f 0100 	mov.w	r1, #0
 80081c8:	bf14      	ite	ne
 80081ca:	2340      	movne	r3, #64	@ 0x40
 80081cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80081d0:	2000      	movs	r0, #0
 80081d2:	6031      	str	r1, [r6, #0]
 80081d4:	602b      	str	r3, [r5, #0]
 80081d6:	b016      	add	sp, #88	@ 0x58
 80081d8:	bd70      	pop	{r4, r5, r6, pc}
 80081da:	466a      	mov	r2, sp
 80081dc:	f000 f848 	bl	8008270 <_fstat_r>
 80081e0:	2800      	cmp	r0, #0
 80081e2:	dbec      	blt.n	80081be <__swhatbuf_r+0x12>
 80081e4:	9901      	ldr	r1, [sp, #4]
 80081e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80081ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80081ee:	4259      	negs	r1, r3
 80081f0:	4159      	adcs	r1, r3
 80081f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80081f6:	e7eb      	b.n	80081d0 <__swhatbuf_r+0x24>

080081f8 <__smakebuf_r>:
 80081f8:	898b      	ldrh	r3, [r1, #12]
 80081fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80081fc:	079d      	lsls	r5, r3, #30
 80081fe:	4606      	mov	r6, r0
 8008200:	460c      	mov	r4, r1
 8008202:	d507      	bpl.n	8008214 <__smakebuf_r+0x1c>
 8008204:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008208:	6023      	str	r3, [r4, #0]
 800820a:	6123      	str	r3, [r4, #16]
 800820c:	2301      	movs	r3, #1
 800820e:	6163      	str	r3, [r4, #20]
 8008210:	b003      	add	sp, #12
 8008212:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008214:	ab01      	add	r3, sp, #4
 8008216:	466a      	mov	r2, sp
 8008218:	f7ff ffc8 	bl	80081ac <__swhatbuf_r>
 800821c:	9f00      	ldr	r7, [sp, #0]
 800821e:	4605      	mov	r5, r0
 8008220:	4639      	mov	r1, r7
 8008222:	4630      	mov	r0, r6
 8008224:	f7ff fafe 	bl	8007824 <_malloc_r>
 8008228:	b948      	cbnz	r0, 800823e <__smakebuf_r+0x46>
 800822a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800822e:	059a      	lsls	r2, r3, #22
 8008230:	d4ee      	bmi.n	8008210 <__smakebuf_r+0x18>
 8008232:	f023 0303 	bic.w	r3, r3, #3
 8008236:	f043 0302 	orr.w	r3, r3, #2
 800823a:	81a3      	strh	r3, [r4, #12]
 800823c:	e7e2      	b.n	8008204 <__smakebuf_r+0xc>
 800823e:	89a3      	ldrh	r3, [r4, #12]
 8008240:	6020      	str	r0, [r4, #0]
 8008242:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008246:	81a3      	strh	r3, [r4, #12]
 8008248:	9b01      	ldr	r3, [sp, #4]
 800824a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800824e:	b15b      	cbz	r3, 8008268 <__smakebuf_r+0x70>
 8008250:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008254:	4630      	mov	r0, r6
 8008256:	f000 f81d 	bl	8008294 <_isatty_r>
 800825a:	b128      	cbz	r0, 8008268 <__smakebuf_r+0x70>
 800825c:	89a3      	ldrh	r3, [r4, #12]
 800825e:	f023 0303 	bic.w	r3, r3, #3
 8008262:	f043 0301 	orr.w	r3, r3, #1
 8008266:	81a3      	strh	r3, [r4, #12]
 8008268:	89a3      	ldrh	r3, [r4, #12]
 800826a:	431d      	orrs	r5, r3
 800826c:	81a5      	strh	r5, [r4, #12]
 800826e:	e7cf      	b.n	8008210 <__smakebuf_r+0x18>

08008270 <_fstat_r>:
 8008270:	b538      	push	{r3, r4, r5, lr}
 8008272:	4d07      	ldr	r5, [pc, #28]	@ (8008290 <_fstat_r+0x20>)
 8008274:	2300      	movs	r3, #0
 8008276:	4604      	mov	r4, r0
 8008278:	4608      	mov	r0, r1
 800827a:	4611      	mov	r1, r2
 800827c:	602b      	str	r3, [r5, #0]
 800827e:	f7fa f9ef 	bl	8002660 <_fstat>
 8008282:	1c43      	adds	r3, r0, #1
 8008284:	d102      	bne.n	800828c <_fstat_r+0x1c>
 8008286:	682b      	ldr	r3, [r5, #0]
 8008288:	b103      	cbz	r3, 800828c <_fstat_r+0x1c>
 800828a:	6023      	str	r3, [r4, #0]
 800828c:	bd38      	pop	{r3, r4, r5, pc}
 800828e:	bf00      	nop
 8008290:	20000854 	.word	0x20000854

08008294 <_isatty_r>:
 8008294:	b538      	push	{r3, r4, r5, lr}
 8008296:	4d06      	ldr	r5, [pc, #24]	@ (80082b0 <_isatty_r+0x1c>)
 8008298:	2300      	movs	r3, #0
 800829a:	4604      	mov	r4, r0
 800829c:	4608      	mov	r0, r1
 800829e:	602b      	str	r3, [r5, #0]
 80082a0:	f7fa f9ee 	bl	8002680 <_isatty>
 80082a4:	1c43      	adds	r3, r0, #1
 80082a6:	d102      	bne.n	80082ae <_isatty_r+0x1a>
 80082a8:	682b      	ldr	r3, [r5, #0]
 80082aa:	b103      	cbz	r3, 80082ae <_isatty_r+0x1a>
 80082ac:	6023      	str	r3, [r4, #0]
 80082ae:	bd38      	pop	{r3, r4, r5, pc}
 80082b0:	20000854 	.word	0x20000854

080082b4 <_sbrk_r>:
 80082b4:	b538      	push	{r3, r4, r5, lr}
 80082b6:	4d06      	ldr	r5, [pc, #24]	@ (80082d0 <_sbrk_r+0x1c>)
 80082b8:	2300      	movs	r3, #0
 80082ba:	4604      	mov	r4, r0
 80082bc:	4608      	mov	r0, r1
 80082be:	602b      	str	r3, [r5, #0]
 80082c0:	f7fa f9f6 	bl	80026b0 <_sbrk>
 80082c4:	1c43      	adds	r3, r0, #1
 80082c6:	d102      	bne.n	80082ce <_sbrk_r+0x1a>
 80082c8:	682b      	ldr	r3, [r5, #0]
 80082ca:	b103      	cbz	r3, 80082ce <_sbrk_r+0x1a>
 80082cc:	6023      	str	r3, [r4, #0]
 80082ce:	bd38      	pop	{r3, r4, r5, pc}
 80082d0:	20000854 	.word	0x20000854

080082d4 <abort>:
 80082d4:	b508      	push	{r3, lr}
 80082d6:	2006      	movs	r0, #6
 80082d8:	f000 f85a 	bl	8008390 <raise>
 80082dc:	2001      	movs	r0, #1
 80082de:	f7fa f96f 	bl	80025c0 <_exit>

080082e2 <_realloc_r>:
 80082e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082e6:	4607      	mov	r7, r0
 80082e8:	4614      	mov	r4, r2
 80082ea:	460d      	mov	r5, r1
 80082ec:	b921      	cbnz	r1, 80082f8 <_realloc_r+0x16>
 80082ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80082f2:	4611      	mov	r1, r2
 80082f4:	f7ff ba96 	b.w	8007824 <_malloc_r>
 80082f8:	b92a      	cbnz	r2, 8008306 <_realloc_r+0x24>
 80082fa:	f7ff fa1f 	bl	800773c <_free_r>
 80082fe:	4625      	mov	r5, r4
 8008300:	4628      	mov	r0, r5
 8008302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008306:	f000 f85f 	bl	80083c8 <_malloc_usable_size_r>
 800830a:	4284      	cmp	r4, r0
 800830c:	4606      	mov	r6, r0
 800830e:	d802      	bhi.n	8008316 <_realloc_r+0x34>
 8008310:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008314:	d8f4      	bhi.n	8008300 <_realloc_r+0x1e>
 8008316:	4621      	mov	r1, r4
 8008318:	4638      	mov	r0, r7
 800831a:	f7ff fa83 	bl	8007824 <_malloc_r>
 800831e:	4680      	mov	r8, r0
 8008320:	b908      	cbnz	r0, 8008326 <_realloc_r+0x44>
 8008322:	4645      	mov	r5, r8
 8008324:	e7ec      	b.n	8008300 <_realloc_r+0x1e>
 8008326:	42b4      	cmp	r4, r6
 8008328:	4622      	mov	r2, r4
 800832a:	4629      	mov	r1, r5
 800832c:	bf28      	it	cs
 800832e:	4632      	movcs	r2, r6
 8008330:	f7ff f9d7 	bl	80076e2 <memcpy>
 8008334:	4629      	mov	r1, r5
 8008336:	4638      	mov	r0, r7
 8008338:	f7ff fa00 	bl	800773c <_free_r>
 800833c:	e7f1      	b.n	8008322 <_realloc_r+0x40>

0800833e <_raise_r>:
 800833e:	291f      	cmp	r1, #31
 8008340:	b538      	push	{r3, r4, r5, lr}
 8008342:	4605      	mov	r5, r0
 8008344:	460c      	mov	r4, r1
 8008346:	d904      	bls.n	8008352 <_raise_r+0x14>
 8008348:	2316      	movs	r3, #22
 800834a:	6003      	str	r3, [r0, #0]
 800834c:	f04f 30ff 	mov.w	r0, #4294967295
 8008350:	bd38      	pop	{r3, r4, r5, pc}
 8008352:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008354:	b112      	cbz	r2, 800835c <_raise_r+0x1e>
 8008356:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800835a:	b94b      	cbnz	r3, 8008370 <_raise_r+0x32>
 800835c:	4628      	mov	r0, r5
 800835e:	f000 f831 	bl	80083c4 <_getpid_r>
 8008362:	4622      	mov	r2, r4
 8008364:	4601      	mov	r1, r0
 8008366:	4628      	mov	r0, r5
 8008368:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800836c:	f000 b818 	b.w	80083a0 <_kill_r>
 8008370:	2b01      	cmp	r3, #1
 8008372:	d00a      	beq.n	800838a <_raise_r+0x4c>
 8008374:	1c59      	adds	r1, r3, #1
 8008376:	d103      	bne.n	8008380 <_raise_r+0x42>
 8008378:	2316      	movs	r3, #22
 800837a:	6003      	str	r3, [r0, #0]
 800837c:	2001      	movs	r0, #1
 800837e:	e7e7      	b.n	8008350 <_raise_r+0x12>
 8008380:	2100      	movs	r1, #0
 8008382:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008386:	4620      	mov	r0, r4
 8008388:	4798      	blx	r3
 800838a:	2000      	movs	r0, #0
 800838c:	e7e0      	b.n	8008350 <_raise_r+0x12>
	...

08008390 <raise>:
 8008390:	4b02      	ldr	r3, [pc, #8]	@ (800839c <raise+0xc>)
 8008392:	4601      	mov	r1, r0
 8008394:	6818      	ldr	r0, [r3, #0]
 8008396:	f7ff bfd2 	b.w	800833e <_raise_r>
 800839a:	bf00      	nop
 800839c:	200000ac 	.word	0x200000ac

080083a0 <_kill_r>:
 80083a0:	b538      	push	{r3, r4, r5, lr}
 80083a2:	4d07      	ldr	r5, [pc, #28]	@ (80083c0 <_kill_r+0x20>)
 80083a4:	2300      	movs	r3, #0
 80083a6:	4604      	mov	r4, r0
 80083a8:	4608      	mov	r0, r1
 80083aa:	4611      	mov	r1, r2
 80083ac:	602b      	str	r3, [r5, #0]
 80083ae:	f7fa f8f7 	bl	80025a0 <_kill>
 80083b2:	1c43      	adds	r3, r0, #1
 80083b4:	d102      	bne.n	80083bc <_kill_r+0x1c>
 80083b6:	682b      	ldr	r3, [r5, #0]
 80083b8:	b103      	cbz	r3, 80083bc <_kill_r+0x1c>
 80083ba:	6023      	str	r3, [r4, #0]
 80083bc:	bd38      	pop	{r3, r4, r5, pc}
 80083be:	bf00      	nop
 80083c0:	20000854 	.word	0x20000854

080083c4 <_getpid_r>:
 80083c4:	f7fa b8e4 	b.w	8002590 <_getpid>

080083c8 <_malloc_usable_size_r>:
 80083c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083cc:	1f18      	subs	r0, r3, #4
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	bfbc      	itt	lt
 80083d2:	580b      	ldrlt	r3, [r1, r0]
 80083d4:	18c0      	addlt	r0, r0, r3
 80083d6:	4770      	bx	lr

080083d8 <_init>:
 80083d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083da:	bf00      	nop
 80083dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083de:	bc08      	pop	{r3}
 80083e0:	469e      	mov	lr, r3
 80083e2:	4770      	bx	lr

080083e4 <_fini>:
 80083e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083e6:	bf00      	nop
 80083e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083ea:	bc08      	pop	{r3}
 80083ec:	469e      	mov	lr, r3
 80083ee:	4770      	bx	lr
