-- VHDL Entity Splitter_test.lowpass_tester2.interface
--
-- Created:
--          by - maxime.cesalli.UNKNOWN (WE2330804)
--          at - 09:43:42 15.06.2023
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;
LIBRARY Common;
USE Common.CommonLib.all;

ENTITY lowpass_tester2 IS
    GENERIC( 
        CLOCK_FREQUENCY    : real;
        SAMPLING_FREQUENCY : real;
        DATA_WIDTH_T       : positive;
        DATA_IN_WIDTH_T    : positive
    );
    PORT( 
        en      : IN     std_logic;
        CLKI2s  : OUT    std_uLogic;
        audioIn : OUT    signed (DATA_WIDTH_T-1 DOWNTO 0);
        clock   : OUT    std_ulogic;
        reset   : OUT    std_ulogic;
        sig0    : OUT    std_ulogic;
        sig1    : OUT    std_ulogic;
        sig10   : OUT    std_ulogic;
        sig11   : OUT    std_ulogic;
        sig2    : OUT    std_ulogic;
        sig3    : OUT    std_ulogic;
        sig4    : OUT    std_ulogic;
        sig5    : OUT    std_ulogic;
        sig6    : OUT    std_ulogic;
        sig7    : OUT    std_ulogic;
        sig8    : OUT    std_ulogic;
        sig9    : OUT    std_ulogic
    );

-- Declarations

END lowpass_tester2 ;

