//============================================================================
//  easc — Enhanced Apple Sound Chip, as the Quadra 800's IOSB carries it.
//  Named easc, not asc, because it is NOT the Mac LC's part: that one is the
//  V8's mono FIFO-only ASC (MacLC_MiSTer/rtl/asc.sv, MAME asc_v8_device).
//  MAME wires ASC_EASC into the IOSB (apple/iosb.cpp:89) and routes channel 0
//  to the left speaker and channel 1 to the right, so this part is STEREO,
//  8-bit, 22257 Hz, and plays at full amplitude where the V8 plays at 1/8.
//
//  Both modes Mac OS actually uses are implemented:
//
//    mode 1  FIFO — two independent 1024-byte FIFOs, A -> left, B -> right,
//            popped at 22257 Hz.  This is what the Sound Manager drives for
//            system beeps, alert sounds and every application that plays
//            audio.  It is also the mode the ROM leaves the chip in after
//            startup, so WITHOUT IT THE MACHINE IS SILENT AFTER THE CHIME —
//            which is exactly what the previous revision of this file did:
//            it forced the mixer to zero in every mode but 2.
//
//    mode 2  WAVETABLE — four voices with a 24-bit phase/increment each,
//            summed.  This is the boot chime, and it was all this file did.
//
//  Sample scaling follows MAME's EASC path (asc.cpp asc_easc_device::
//  sound_stream_update): a FIFO byte is offset-binary, so the sample is
//  (byte ^ 0x80) sign-extended and placed in the TOP 8 bits — full 16-bit
//  amplitude, where the classic asc_device path plays at 1/8 of that.  That
//  is the audible difference between this part and the LC's.  The wavetable
//  sum is scaled to match (MAME: sum*256 against a 32768*4 full scale, i.e.
//  sum*64), which is 6 dB louder than this file's previous <<< 5.
//
//  $806 VOLUME is stored and reads back but is NOT applied to the output,
//  following MAME (asc.cpp does not apply it either, and its Mac audio is
//  the reference this core is scored against).  If the guest's Sound
//  control panel ever needs to work, that is the register to hook up.
//
//  Byte map (4 KB window at $50014000):
//    $000-$3FF  FIFO A  / wavetable banks 0,1
//    $400-$7FF  FIFO B  / wavetable banks 2,3
//    $800 version (0 = classic ASC: the ROM then drives the classic
//         register path rather than the EASC extended block at $F00, which
//         Mac OS does not need and this file does not implement)
//    $801 mode      $802 control   $803 fifomode (bit 7 = clear both FIFOs)
//    $804 fifo status (RO)         $806 volume   $807 clock
//    $810+ch*8  phase (24-bit in bytes 1..3 of the 4-byte slot)
//    $814+ch*8  increment (same layout)
//
//  Beat slave: one aligned longword per sel pulse, big-endian byte lanes
//  (be[3] = byte at a+0).
//
//  Storage: four easc_bank block RAMs (128 x 32) covering the 2 KB window.
//  In wavetable mode each voice reads its own 512-byte bank on port B; in
//  FIFO mode banks 0/1 carry FIFO A and banks 2/3 carry FIFO B, and port B
//  free-runs at the read pointer.  Port A is the CPU's, muxed to the write
//  pointer while a FIFO push is draining.  A flat wave[0:2047] with eight
//  asynchronous read points cannot map to M10K and cost 7,781 ALUTs.
//
//  A longword CPU write in FIFO mode carries up to FOUR samples, and MAME's
//  byte handler is called once per lane, so the lanes are drained one per
//  clock in memory order.  The CPU cannot come back within four clocks.
//============================================================================

module easc
#(
	parameter SAMPLE_DIV = 1483            // 33 MHz / 22257 Hz
)
(
	input         clk,
	input         nreset,
	input         ce,

	input         sel,
	input         write,
	input  [11:2] a,
	input   [3:0] be,
	input  [31:0] wdata,
	output [31:0] rdata,

	output        irq,                     // half-empty / full, active high

	output signed [15:0] sample_l,
	output signed [15:0] sample_r
);

reg  [7:0] mode, control, fifomode, volume, clockreg;
reg [23:0] phase [0:3];
reg [23:0] incr  [0:3];

wire fifo_mode = (mode == 8'd1);
wire wt_mode   = (mode == 8'd2);

//----------------------------------------------------------------------------
// FIFO state
//----------------------------------------------------------------------------
reg  [9:0] wrptr_a, rdptr_a, wrptr_b, rdptr_b;
reg [10:0] cap_a, cap_b;               // 0..1024

// Live status ($804), MAME asc.cpp bit order: 0 = A half-empty,
// 1 = A empty-or-full, 2 = B half-empty, 3 = B empty-or-full.  MAME keeps
// these sticky-until-read; a live view of the pointers is what the silicon
// shows and is what the ROM's FIFO POST (fill, then spin until "full")
// needs.  lbmactwo/MacLC's asc.sv reads them live for the same reason.
wire [7:0] fifo_stat = {4'b0,
                        (cap_b == 0) || (cap_b >= 11'd1023),
                        (cap_b < 512),
                        (cap_a == 0) || (cap_a >= 11'd1023),
                        (cap_a < 512)};

//----------------------------------------------------------------------------
// CPU write lane drain (FIFO mode only)
//----------------------------------------------------------------------------
reg [31:0] push_data;
reg  [3:0] push_be;
reg        push_to_b;
wire       push_busy = |push_be;
wire [1:0] push_lane = push_be[3] ? 2'd0 : push_be[2] ? 2'd1 :
                       push_be[1] ? 2'd2 : 2'd3;
wire [7:0] push_byte = (push_lane == 2'd0) ? push_data[31:24] :
                       (push_lane == 2'd1) ? push_data[23:16] :
                       (push_lane == 2'd2) ? push_data[15:8]  : push_data[7:0];
wire       fifo_full = push_to_b ? (cap_b >= 11'd1024) : (cap_a >= 11'd1024);
wire       push_do   = push_busy && !fifo_full;
wire [9:0] push_ptr  = push_to_b ? wrptr_b : wrptr_a;

//----------------------------------------------------------------------------
// sample RAM: bank = byte address [10:9], word = [8:2], lane = [1:0]
//----------------------------------------------------------------------------
wire [31:0] bank_qa [0:3];
wire [31:0] bank_qb [0:3];
wire        cpu_wr = ce && sel && write && !a[11] && !fifo_mode;

// port A is the CPU's, except while a FIFO push is draining
wire  [6:0] pa_addr = push_do ? push_ptr[8:2] : a[8:2];
wire  [3:0] pa_be   = push_do ? (4'b1000 >> push_ptr[1:0]) : be;
wire [31:0] pa_data = push_do ? {4{push_byte}} : wdata;
wire  [1:0] pa_bank = push_do ? {push_to_b, push_ptr[9]} : a[10:9];

generate
	genvar gi;
	for (gi = 0; gi < 4; gi = gi + 1) begin : banks
		// port B: the voice's own bank in wavetable mode; the FIFO read
		// pointer in FIFO mode (banks 0/1 = A, banks 2/3 = B).  It free-runs,
		// so q_b lags the pointer by a clock -- invisible when pops are
		// SAMPLE_DIV clocks apart.
		wire [6:0] pb_addr = fifo_mode ? (gi[1] ? rdptr_b[8:2] : rdptr_a[8:2])
		                               : phase[gi][23:17];
		easc_bank bank
		(
			.clk     (clk),
			.addr_a  (pa_addr),
			.wdata_a (pa_data),
			.be_a    (pa_be),
			.we_a    ((push_do && pa_bank == gi[1:0]) ||
			          (cpu_wr  && a[10:9] == gi[1:0])),
			.q_a     (bank_qa[gi]),
			.addr_b  (pb_addr),
			.q_b     (bank_qb[gi])
		);
	end
endgenerate

function automatic [7:0] lane_byte(input [31:0] q, input [1:0] lane);
	case (lane)
		2'd0: lane_byte = q[31:24];
		2'd1: lane_byte = q[23:16];
		2'd2: lane_byte = q[15:8];
		default: lane_byte = q[7:0];
	endcase
endfunction

wire [7:0] fifo_a_byte = lane_byte(rdptr_a[9] ? bank_qb[1] : bank_qb[0], rdptr_a[1:0]);
wire [7:0] fifo_b_byte = lane_byte(rdptr_b[9] ? bank_qb[3] : bank_qb[2], rdptr_b[1:0]);

//----------------------------------------------------------------------------
// registers
//----------------------------------------------------------------------------
function automatic [7:0] rd_byte(input [11:0] ba);
	case (ba[10:0])
		11'h001: rd_byte = mode;
		11'h002: rd_byte = control;
		11'h003: rd_byte = fifomode;
		11'h004: rd_byte = fifo_stat;
		11'h006: rd_byte = volume;
		11'h007: rd_byte = clockreg;
		default:
			if (ba[10:0] >= 11'h010 && ba[10:0] < 11'h030) begin
				case (ba[1:0])
				2'd1: rd_byte = ba[2] ? incr[ba[4:3]][23:16] : phase[ba[4:3]][23:16];
				2'd2: rd_byte = ba[2] ? incr[ba[4:3]][15:8]  : phase[ba[4:3]][15:8];
				2'd3: rd_byte = ba[2] ? incr[ba[4:3]][7:0]   : phase[ba[4:3]][7:0];
				default: rd_byte = 8'h00;
				endcase
			end
			else rd_byte = 8'h00;          // version, everything else
	endcase
endfunction

assign rdata = a[11] ? {rd_byte({a, 2'd0}), rd_byte({a, 2'd1}),
                        rd_byte({a, 2'd2}), rd_byte({a, 2'd3})}
                     : bank_qa[a[10:9]];

// a read of the status register clears the interrupt (MAME clears R_FIFOSTAT
// on read; here the flags are live, so only the irq latch is cleared)
wire stat_read = ce && sel && !write && a[11] &&
                 (({a, 2'd0} & 12'h7FC) == 12'h004);

reg [$clog2(SAMPLE_DIV)-1:0] sdiv;
wire tick = (sdiv == SAMPLE_DIV-1);

//----------------------------------------------------------------------------
// wavetable mixer (mode 2)
//----------------------------------------------------------------------------
reg [1:0] lane_r [0:3];
always @(posedge clk) begin
	lane_r[0] <= phase[0][16:15];
	lane_r[1] <= phase[1][16:15];
	lane_r[2] <= phase[2][16:15];
	lane_r[3] <= phase[3][16:15];
end

wire [7:0] s0 = lane_byte(bank_qb[0], lane_r[0]);
wire [7:0] s1 = lane_byte(bank_qb[1], lane_r[1]);
wire [7:0] s2 = lane_byte(bank_qb[2], lane_r[2]);
wire [7:0] s3 = lane_byte(bank_qb[3], lane_r[3]);
wire signed [10:0] acc = {3'd0, s0} + {3'd0, s1} + {3'd0, s2} + {3'd0, s3}
                       - 11'd512;

reg signed [15:0] out_l, out_r;
assign sample_l = out_l;
assign sample_r = out_r;

// pop happens on the sample tick when the FIFO has anything left; push is
// one drained lane per clock.  Both can land on the same clock, so each
// pointer has a single driver and the capacity takes the net change.
wire pop_a = tick && fifo_mode && (cap_a != 0);
wire pop_b = tick && fifo_mode && (cap_b != 0);
wire psh_a = push_do && !push_to_b;
wire psh_b = push_do &&  push_to_b;

// interrupt edges: the pop that crosses half-empty, and the push that fills
wire half_cross_a = pop_a && (cap_a == 11'd511);
wire half_cross_b = pop_b && (cap_b == 11'd511);
wire fill_a       = psh_a && (cap_a >= 11'd1022);
wire fill_b       = psh_b && (cap_b >= 11'd1022);

reg irq_r;
assign irq = irq_r;

task automatic wr_byte(input [11:0] ba, input [7:0] d);
	case (ba[10:0])
		11'h001: mode     <= d[1:0];      // only bits 0,1 are writable (MAME)
		11'h002: control  <= d;
		11'h003: fifomode <= d;
		11'h006: volume   <= d;
		11'h007: clockreg <= d;
		default:
			if (ba[10:0] >= 11'h010 && ba[10:0] < 11'h030) begin
				case (ba[1:0])
				2'd1: if (ba[2]) incr[ba[4:3]][23:16] <= d;
				      else       phase[ba[4:3]][23:16] <= d;
				2'd2: if (ba[2]) incr[ba[4:3]][15:8] <= d;
				      else       phase[ba[4:3]][15:8] <= d;
				2'd3: if (ba[2]) incr[ba[4:3]][7:0] <= d;
				      else       phase[ba[4:3]][7:0] <= d;
				default: ;
				endcase
			end
	endcase
endtask

// a mode change, or fifomode bit 7, resets both FIFOs (MAME asc.cpp:439/459)
wire reg_wr      = ce && sel && write && a[11];
wire mode_wr     = reg_wr && (({a, 2'd0} & 12'h7FC) == 12'h000) && be[2];
wire mode_change = mode_wr && (wdata[23:16] & 8'h03) != mode;
wire fifo_clear  = (reg_wr && (({a, 2'd0} & 12'h7FC) == 12'h000) && be[0]
                    && wdata[7]) || mode_change;

always @(posedge clk) begin
	if (!nreset) begin
		mode <= 0; control <= 0; fifomode <= 0; volume <= 0; clockreg <= 0;
		phase[0] <= 0; phase[1] <= 0; phase[2] <= 0; phase[3] <= 0;
		incr[0] <= 0; incr[1] <= 0; incr[2] <= 0; incr[3] <= 0;
		sdiv <= 0; out_l <= 0; out_r <= 0;
		wrptr_a <= 0; rdptr_a <= 0; cap_a <= 0;
		wrptr_b <= 0; rdptr_b <= 0; cap_b <= 0;
		push_be <= 0; push_data <= 0; push_to_b <= 0;
		irq_r <= 0;
	end
	else begin
		sdiv <= tick ? '0 : sdiv + 1'b1;

		// ---- output ------------------------------------------------------
		// mode 0 holds the last sample (MAME): a hard 0 clicks on every sound
		if (tick) begin
			if (wt_mode) begin
				phase[0] <= phase[0] + incr[0];
				phase[1] <= phase[1] + incr[1];
				phase[2] <= phase[2] + incr[2];
				phase[3] <= phase[3] + incr[3];
				out_l <= acc <<< 6;
				out_r <= acc <<< 6;
			end
			else if (fifo_mode) begin
				// hold the last sample when a FIFO runs dry (MAME)
				if (cap_a != 0) begin
					out_l <= {~fifo_a_byte[7], fifo_a_byte[6:0], 8'h00};
					// CONTROL bit 1 is CONTROL_STEREO.  MAME's EASC path
					// ignores it and always plays A left / B right; its
					// classic asc_device mirrors A to both channels when the
					// bit is clear.  Mirroring is kept here because a guest
					// that says "mono" writes only FIFO A, and playing that
					// out of one speaker is worse than any fidelity this
					// costs -- the EASC model in MAME is explicitly
					// incomplete (it does not do the channel volumes either).
					if (!control[1])
						out_r <= {~fifo_a_byte[7], fifo_a_byte[6:0], 8'h00};
				end
				if (control[1] && cap_b != 0)
					out_r <= {~fifo_b_byte[7], fifo_b_byte[6:0], 8'h00};
			end
		end

		// ---- FIFO pointers -----------------------------------------------
		// pop and push can land on the same clock; each pointer has one
		// driver and the capacity picks up the net change.
		if (fifo_clear) begin
			wrptr_a <= 0; rdptr_a <= 0; cap_a <= 0;
			wrptr_b <= 0; rdptr_b <= 0; cap_b <= 0;
			push_be <= 0;
		end
		else begin
			if (pop_a) rdptr_a <= rdptr_a + 1'b1;
			if (pop_b) rdptr_b <= rdptr_b + 1'b1;
			if (psh_a) wrptr_a <= wrptr_a + 1'b1;
			if (psh_b) wrptr_b <= wrptr_b + 1'b1;

			case ({psh_a, pop_a})
				2'b10: cap_a <= cap_a + 1'b1;
				2'b01: cap_a <= cap_a - 1'b1;
				default: ;
			endcase
			case ({psh_b, pop_b})
				2'b10: cap_b <= cap_b + 1'b1;
				2'b01: cap_b <= cap_b - 1'b1;
				default: ;
			endcase

			// drain one lane per clock; a new write reloads the latch (the
			// CPU cannot return inside four clocks)
			if (ce && sel && write && !a[11] && fifo_mode) begin
				push_data <= wdata;
				push_be   <= be;
				push_to_b <= a[10];
			end
			else if (push_do)
				push_be <= push_be & ~(4'b1000 >> push_lane);
			else if (push_busy && fifo_full)
				push_be <= 4'd0;              // FIFO full: drop the rest
		end

		// ---- interrupt ---------------------------------------------------
		// EDGE, not level. MAME raises it when a pop takes the capacity down
		// THROUGH the half-way mark (asc.cpp keeps the cap from before the
		// decrement precisely so the last sample does not re-trigger) and
		// when a push fills the FIFO; it is cleared by a FIFOSTAT read.
		//
		// A level condition here -- "assert whenever cap < 512" -- turns an
		// idle chip left in FIFO mode into a 22 kHz interrupt source that the
		// guest cannot switch off, because an empty FIFO is permanently under
		// half full. That is an interrupt storm of exactly the kind MacLC's
		// asc.sv header warns about, and it hangs the machine.
		if (stat_read)
			irq_r <= 1'b0;
		else if (half_cross_a || half_cross_b || fill_a || fill_b)
			irq_r <= 1'b1;

		// ---- register writes ---------------------------------------------
		if (reg_wr) begin
			if (be[3]) wr_byte({a, 2'd0}, wdata[31:24]);
			if (be[2]) wr_byte({a, 2'd1}, wdata[23:16]);
			if (be[1]) wr_byte({a, 2'd2}, wdata[15:8]);
			if (be[0]) wr_byte({a, 2'd3}, wdata[7:0]);
		end
	end
end

endmodule

//============================================================================
//  easc_bank — one 512-byte quarter of the sample window as 128 x 32 block
//  RAM.  Port A: CPU or FIFO-push read/write with byte enables.  Port B:
//  the voice's (or the FIFO's) read.  Both reads are registered (M10K
//  semantics).  Mixed-port read-during-write is DONT_CARE on hardware and
//  old-data in the sim branch — only reachable by a write racing a read of
//  the same longword.
//============================================================================
module easc_bank
(
	input         clk,
	input   [6:0] addr_a,
	input  [31:0] wdata_a,
	input   [3:0] be_a,
	input         we_a,
	output [31:0] q_a,
	input   [6:0] addr_b,
	output [31:0] q_b
);

`ifdef SIMULATION

	reg [31:0] mem [0:127];
	reg [31:0] q_a_r, q_b_r;
	always @(posedge clk) begin
		if (we_a) begin
			if (be_a[3]) mem[addr_a][31:24] <= wdata_a[31:24];
			if (be_a[2]) mem[addr_a][23:16] <= wdata_a[23:16];
			if (be_a[1]) mem[addr_a][15:8]  <= wdata_a[15:8];
			if (be_a[0]) mem[addr_a][7:0]   <= wdata_a[7:0];
		end
		q_a_r <= mem[addr_a];
		q_b_r <= mem[addr_b];
	end
	assign q_a = q_a_r;
	assign q_b = q_b_r;

`else

	altsyncram ram
	(
		.clock0    (clk),
		.address_a (addr_a),
		.data_a    (wdata_a),
		.wren_a    (we_a),
		.byteena_a (be_a),
		.q_a       (q_a),

		.address_b (addr_b),
		.data_b    (32'd0),
		.wren_b    (1'b0),
		.q_b       (q_b),

		.aclr0(1'b0),
		.aclr1(1'b0),
		.addressstall_a(1'b0),
		.addressstall_b(1'b0),
		.byteena_b(1'b1),
		.clock1(1'b1),
		.clocken0(1'b1),
		.clocken1(1'b1),
		.clocken2(1'b1),
		.clocken3(1'b1),
		.eccstatus(),
		.rden_a(1'b1),
		.rden_b(1'b1)
	);
	defparam
		ram.numwords_a = 128,
		ram.widthad_a  = 7,
		ram.width_a    = 32,
		ram.width_byteena_a = 4,
		ram.numwords_b = 128,
		ram.widthad_b  = 7,
		ram.width_b    = 32,
		ram.width_byteena_b = 1,
		ram.address_reg_b = "CLOCK0",
		ram.clock_enable_input_a = "BYPASS",
		ram.clock_enable_input_b = "BYPASS",
		ram.clock_enable_output_a = "BYPASS",
		ram.clock_enable_output_b = "BYPASS",
		ram.indata_reg_b = "CLOCK0",
		ram.intended_device_family = "Cyclone V",
		ram.lpm_type = "altsyncram",
		ram.operation_mode = "BIDIR_DUAL_PORT",
		ram.outdata_aclr_a = "NONE",
		ram.outdata_aclr_b = "NONE",
		ram.outdata_reg_a = "UNREGISTERED",
		ram.outdata_reg_b = "UNREGISTERED",
		ram.power_up_uninitialized = "FALSE",
		ram.ram_block_type = "M10K",
		ram.read_during_write_mode_mixed_ports = "DONT_CARE",
		ram.read_during_write_mode_port_a = "NEW_DATA_NO_NBE_READ",
		ram.read_during_write_mode_port_b = "NEW_DATA_NO_NBE_READ",
		ram.wrcontrol_wraddress_reg_b = "CLOCK0";

`endif

endmodule
