// Seed: 3726592921
`timescale 1ps / 1ps
`define pp_1 0
module module_0 #(
    parameter id_2 = 32'd36
) (
    id_1,
    _id_2
);
  output _id_2;
  input id_1;
  logic id_3;
  type_6(
      id_2, id_1, id_1
  );
  reg id_4;
  always @(posedge 1) begin
    id_4 = 1;
    id_4[id_2 : 1] <= id_4;
    id_4 <= id_2;
  end
endmodule
