
---------- Begin Simulation Statistics ----------
final_tick                                 6104522000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43409                       # Simulator instruction rate (inst/s)
host_mem_usage                                 885160                       # Number of bytes of host memory used
host_op_rate                                    84835                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   230.37                       # Real time elapsed on the host
host_tick_rate                               26498980                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      19543333                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006105                       # Number of seconds simulated
sim_ticks                                  6104522000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11386380                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6925979                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      19543333                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.220905                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.220905                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1031766                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   500952                       # number of floating regfile writes
system.cpu.idleCycles                          479368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                63556                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2147873                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.759876                       # Inst execution rate
system.cpu.iew.exec_refs                      4098383                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1601244                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  692026                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2589170                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                399                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4381                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1707859                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22509411                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2497139                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            111745                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              21486407                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6621                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                600729                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  61333                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                610209                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            906                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        39391                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          24165                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26133343                       # num instructions consuming a value
system.cpu.iew.wb_count                      21370265                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.593202                       # average fanout of values written-back
system.cpu.iew.wb_producers                  15502354                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.750363                       # insts written-back per cycle
system.cpu.iew.wb_sent                       21446242                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31574819                       # number of integer regfile reads
system.cpu.int_regfile_writes                16999575                       # number of integer regfile writes
system.cpu.ipc                               0.819065                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.819065                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            390071      1.81%      1.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16629415     76.99%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57570      0.27%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40363      0.19%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               20851      0.10%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                14535      0.07%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               146063      0.68%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   50      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                67181      0.31%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               92923      0.43%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6348      0.03%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             106      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             52      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2322469     10.75%     91.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1277450      5.91%     97.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          198098      0.92%     98.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         334500      1.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               21598155                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  948307                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1844994                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       874237                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1239949                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      472653                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021884                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  381794     80.78%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  12532      2.65%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    355      0.08%     83.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   797      0.17%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  169      0.04%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17346      3.67%     87.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 20866      4.41%     91.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             24360      5.15%     96.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            14428      3.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20732430                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           53577370                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20496028                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          24236323                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22504493                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  21598155                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4918                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2965985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             23727                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3935                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3650126                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      11729677                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.841326                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.415333                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6312138     53.81%     53.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              709311      6.05%     59.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              814851      6.95%     66.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              869271      7.41%     74.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              839426      7.16%     81.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              721263      6.15%     87.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              792694      6.76%     94.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              434638      3.71%     97.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              236085      2.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11729677                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.769029                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            116946                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           185810                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2589170                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1707859                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8505935                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         12209045                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            9011                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        52971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114131                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          526                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       100651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1267                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       202337                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1267                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2445760                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1821419                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             60802                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1083305                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1067048                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.499315                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  196998                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 45                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          113245                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              88061                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            25184                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         6781                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct      1269207                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong       233735                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect       724773                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        10442                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         2461                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect       722131                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong        24524                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong         6136                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1222                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         6708                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         8658                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         4594                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1       157111                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2       138325                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3       165034                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4        92913                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5        71732                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6        81666                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7        23874                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8        17710                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9         9274                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10         4691                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11         2055                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12         1490                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0       324135                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1        91535                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2        97203                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3       107131                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4        65771                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5        36224                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6        22156                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7        10582                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8         6137                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9         2900                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10         1135                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11          966                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts         2801027                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             54672                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     11339675                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.723447                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.715185                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6675738     58.87%     58.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1000418      8.82%     67.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          694752      6.13%     73.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          866064      7.64%     81.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          302679      2.67%     84.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          187363      1.65%     85.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          186676      1.65%     87.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          120248      1.06%     88.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1305737     11.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     11339675                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543333                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620363                       # Number of memory references committed
system.cpu.commit.loads                       2209546                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027361                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     683007                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974905                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170739                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292571      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211791     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18839      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135123      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           48      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62266      0.32%     81.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89986      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3687      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103869     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170769      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105677      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240048      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543333                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1305737                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3322431                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3322431                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3343446                       # number of overall hits
system.cpu.dcache.overall_hits::total         3343446                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       168242                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         168242                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       168969                       # number of overall misses
system.cpu.dcache.overall_misses::total        168969                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9554433996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9554433996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9554433996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9554433996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3490673                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3490673                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3512415                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3512415                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048198                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048198                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048106                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048106                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56789.826536                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56789.826536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56545.484651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56545.484651                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       134297                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          372                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2750                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.835273                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    74.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46721                       # number of writebacks
system.cpu.dcache.writebacks::total             46721                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        99183                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        99183                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        99183                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        99183                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69059                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69488                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69488                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4250838496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4250838496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4263228496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4263228496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019784                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019784                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019784                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019784                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61553.722122                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61553.722122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61352.010362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61352.010362                       # average overall mshr miss latency
system.cpu.dcache.replacements                  68966                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1944325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1944325                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       131403                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        131403                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6896009500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6896009500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2075728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2075728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.063305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52479.848253                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52479.848253                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        99083                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99083                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32320                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32320                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1635064000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1635064000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015570                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015570                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50589.851485                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50589.851485                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378106                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378106                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2658424496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2658424496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72163.318657                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72163.318657                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36739                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36739                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2615774496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2615774496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71198.848526                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71198.848526                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        21015                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         21015                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          727                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          727                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        21742                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21742                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.033438                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.033438                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          429                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          429                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12390000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12390000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.019731                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.019731                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28881.118881                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28881.118881                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6104522000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.394125                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3412934                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69478                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.122514                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.394125                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994910                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7094308                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7094308                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6104522000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2142850                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6049208                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3125707                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                350579                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  61333                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1044388                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  7281                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23235980                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 34954                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2496642                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1605388                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5121                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6624                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6104522000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6104522000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6104522000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2561252                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       12288457                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2445760                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1352107                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9089789                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  136992                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         65                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1107                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          8864                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1722727                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 22788                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           11729677                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.039423                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.211313                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7887484     67.24%     67.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   201256      1.72%     68.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   238489      2.03%     70.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   234111      2.00%     72.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   303455      2.59%     75.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   261485      2.23%     77.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   292739      2.50%     80.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   221741      1.89%     82.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2088917     17.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             11729677                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.200324                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.006504                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1687293                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1687293                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1687293                       # number of overall hits
system.cpu.icache.overall_hits::total         1687293                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        35433                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35433                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        35433                       # number of overall misses
system.cpu.icache.overall_misses::total         35433                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1041676499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1041676499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1041676499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1041676499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1722726                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1722726                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1722726                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1722726                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020568                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020568                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020568                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020568                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29398.484435                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29398.484435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29398.484435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29398.484435                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1200                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.157895                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        31681                       # number of writebacks
system.cpu.icache.writebacks::total             31681                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3231                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3231                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3231                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3231                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        32202                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32202                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        32202                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32202                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    884986000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    884986000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    884986000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    884986000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.018692                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018692                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.018692                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018692                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27482.330290                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27482.330290                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27482.330290                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27482.330290                       # average overall mshr miss latency
system.cpu.icache.replacements                  31681                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1687293                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1687293                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        35433                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35433                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1041676499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1041676499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1722726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1722726                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020568                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020568                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29398.484435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29398.484435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3231                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3231                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        32202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    884986000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    884986000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.018692                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018692                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27482.330290                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27482.330290                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6104522000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.833189                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1719495                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32202                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.397149                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.833189                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989909                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989909                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3477654                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3477654                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6104522000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1724083                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2150                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6104522000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6104522000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6104522000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      396929                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  379617                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  787                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 906                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 297031                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1344                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2065                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6104522000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  61333                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2306392                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1650702                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3564                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3293445                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4414241                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22946620                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 25633                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 264759                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  18482                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4060060                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            26354153                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    57076009                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 34217403                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1151273                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422389                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  3931630                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      81                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  60                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1721734                       # count of insts added to the skid buffer
system.cpu.rob.reads                         32301351                       # The number of ROB reads
system.cpu.rob.writes                        45080162                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543333                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                24781                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15711                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40492                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               24781                       # number of overall hits
system.l2.overall_hits::.cpu.data               15711                       # number of overall hits
system.l2.overall_hits::total                   40492                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7409                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              53767                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61176                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7409                       # number of overall misses
system.l2.overall_misses::.cpu.data             53767                       # number of overall misses
system.l2.overall_misses::total                 61176                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    573708000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3989779500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4563487500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    573708000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3989779500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4563487500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            32190                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            69478                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               101668                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           32190                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           69478                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              101668                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.230165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.773871                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.601723                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.230165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.773871                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.601723                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77433.931705                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74204.986330                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74596.042566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77433.931705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74204.986330                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74596.042566                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31873                       # number of writebacks
system.l2.writebacks::total                     31873                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         53767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61164                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        53767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61164                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    497289500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3440608250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3937897750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    497289500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3440608250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3937897750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.229792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.773871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.601605                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.229792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.773871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.601605                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67228.538597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63991.077241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64382.606599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67228.538597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63991.077241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64382.606599                       # average overall mshr miss latency
system.l2.replacements                          54222                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46721                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46721                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46721                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46721                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        31311                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            31311                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        31311                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        31311                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               10                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1537                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1537                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35196                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2543227000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2543227000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.958158                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.958158                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72258.978293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72258.978293                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2183519000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2183519000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.958158                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.958158                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62038.839641                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62038.839641                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          24781                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              24781                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7409                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    573708000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    573708000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        32190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          32190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.230165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.230165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77433.931705                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77433.931705                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7397                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7397                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    497289500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    497289500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.229792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.229792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67228.538597                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67228.538597                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14174                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18571                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18571                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1446552500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1446552500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        32745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.567140                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.567140                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77893.085994                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77893.085994                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18571                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18571                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1257089250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1257089250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.567140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.567140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67690.983253                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67690.983253                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6104522000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7949.955503                       # Cycle average of tags in use
system.l2.tags.total_refs                      201841                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62414                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.233906                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     210.048843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1161.730379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6578.176280                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.025641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.141813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.803000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970454                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4924                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1677286                       # Number of tag accesses
system.l2.tags.data_accesses                  1677286                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6104522000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     53758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000378359500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1939                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1939                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              151477                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29947                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61164                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31873                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61164                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31873                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.17                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31873                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.529654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.864410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.031173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1937     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1939                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.421351                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.399388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.876466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1549     79.89%     79.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      1.34%     81.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              315     16.25%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               39      2.01%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.31%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1939                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3914496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2039872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    641.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    334.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6094566000                       # Total gap between requests
system.mem_ctrls.avgGap                      65506.91                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       473408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3440512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2037824                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 77550379.865942001343                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 563600557.095215678215                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 333822042.086178064346                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7397                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        53767                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31873                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    253165750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1666353500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 137495998000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34225.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30992.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4313870.61                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       473408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3441088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3914496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       473408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       473408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2039872                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2039872                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7397                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        53767                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61164                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31873                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31873                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     77550380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    563694913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        641245293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     77550380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     77550380                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    334157531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       334157531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    334157531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     77550380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    563694913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       975402824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61155                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31841                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3923                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3829                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3793                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2011                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1843                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2084                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1894                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1823                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               772863000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             305775000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1919519250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12637.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31387.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47434                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21884                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.73                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        23678                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   251.361770                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   151.223329                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   291.777032                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10283     43.43%     43.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6127     25.88%     69.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2383     10.06%     79.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1110      4.69%     84.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          710      3.00%     87.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          494      2.09%     89.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          316      1.33%     90.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          242      1.02%     91.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2013      8.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        23678                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3913920                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2037824                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              641.150937                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              333.822042                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.62                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6104522000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        90192480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        47938440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      223510560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      86866020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 481877760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2268548700                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    433835040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3632769000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   595.094751                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1100994000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    203682000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4799846000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        78868440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        41919570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      213136140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79344000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 481877760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2179379610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    508924800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3583450320                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   587.015711                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1294119000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    203682000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4606721000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6104522000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              25968                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31873                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21094                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35196                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35196                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         25968                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       175295                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       175295                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 175295                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5954368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5954368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5954368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61164                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61164    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61164                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6104522000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60405750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76455000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             64947                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78594                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        31681                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44594                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36733                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36733                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         32202                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32745                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        96073                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       207942                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                304015                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4087744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7436736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11524480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54234                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2040640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           155912                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011519                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.106708                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 154116     98.85%     98.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1796      1.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             155912                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6104522000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          179570500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          48327451                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         104231980                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
