{
  "comments": [
    {
      "key": {
        "uuid": "75de16d2_1c945d53",
        "filename": "/COMMIT_MSG",
        "patchSetId": 4
      },
      "lineNbr": 7,
      "author": {
        "id": 1057043
      },
      "writtenOn": "2017-10-20T02:25:46Z",
      "side": 1,
      "message": "Improve alignment, use",
      "range": {
        "startLine": 7,
        "startChar": 8,
        "endLine": 7,
        "endChar": 28
      },
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "fba56802_f0a4e4ca",
        "filename": "/COMMIT_MSG",
        "patchSetId": 4
      },
      "lineNbr": 7,
      "author": {
        "id": 1071873
      },
      "writtenOn": "2017-10-21T16:27:49Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "75de16d2_1c945d53",
      "range": {
        "startLine": 7,
        "startChar": 8,
        "endLine": 7,
        "endChar": 28
      },
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "aff6d140_9a685bb6",
        "filename": "/COMMIT_MSG",
        "patchSetId": 4
      },
      "lineNbr": 52,
      "author": {
        "id": 1057043
      },
      "writtenOn": "2017-10-20T02:25:46Z",
      "side": 1,
      "message": "I think most changes are obvious and need no special treatment here.\n\nI\u0027d just write the summary instead of these:\n\nEnsure that SP is a multiple of 16 at all times.\n\nUse ldc1/sdc1 to load/store FPU registers from/to 8-byte-aligned locations wherever possible.\n\nUse `export ART_MIPS32_CHECK_ALIGNMENT\u003dtrue` when building Android to enable the new runtime alignment checks.",
      "range": {
        "startLine": 9,
        "startChar": 0,
        "endLine": 52,
        "endChar": 32
      },
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "8a96dc4a_604682a8",
        "filename": "/COMMIT_MSG",
        "patchSetId": 4
      },
      "lineNbr": 52,
      "author": {
        "id": 1071873
      },
      "writtenOn": "2017-10-21T16:27:49Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "aff6d140_9a685bb6",
      "range": {
        "startLine": 9,
        "startChar": 0,
        "endLine": 52,
        "endChar": 32
      },
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "0609d687_f7b6cf05",
        "filename": "/COMMIT_MSG",
        "patchSetId": 4
      },
      "lineNbr": 55,
      "author": {
        "id": 1057043
      },
      "writtenOn": "2017-10-20T02:25:46Z",
      "side": 1,
      "message": "Include host tests.\n\nInclude gtests.\n\nAnd non-host tests should be run on both QEMU and CI20.",
      "range": {
        "startLine": 55,
        "startChar": 0,
        "endLine": 55,
        "endChar": 62
      },
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "2ada55aa_538c2dc8",
        "filename": "/COMMIT_MSG",
        "patchSetId": 4
      },
      "lineNbr": 55,
      "author": {
        "id": 1071873
      },
      "writtenOn": "2017-10-21T16:27:49Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "0609d687_f7b6cf05",
      "range": {
        "startLine": 55,
        "startChar": 0,
        "endLine": 55,
        "endChar": 62
      },
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "b6f1daaa_dfdb60e0",
        "filename": "runtime/arch/mips/asm_support_mips.S",
        "patchSetId": 4
      },
      "lineNbr": 176,
      "author": {
        "id": 1057043
      },
      "writtenOn": "2017-10-20T02:25:46Z",
      "side": 1,
      "message": "More generic:\n\nto check whether the address contained in a register is suitably aligned.",
      "range": {
        "startLine": 176,
        "startChar": 30,
        "endLine": 176,
        "endChar": 70
      },
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "1570a50d_3aeb34d7",
        "filename": "runtime/arch/mips/asm_support_mips.S",
        "patchSetId": 4
      },
      "lineNbr": 176,
      "author": {
        "id": 1071873
      },
      "writtenOn": "2017-10-21T16:27:49Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "b6f1daaa_dfdb60e0",
      "range": {
        "startLine": 176,
        "startChar": 30,
        "endLine": 176,
        "endChar": 70
      },
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "511feda7_79c5d233",
        "filename": "runtime/arch/mips/asm_support_mips.S",
        "patchSetId": 4
      },
      "lineNbr": 178,
      "author": {
        "id": 1057043
      },
      "writtenOn": "2017-10-20T02:25:46Z",
      "side": 1,
      "message": "16",
      "range": {
        "startLine": 178,
        "startChar": 6,
        "endLine": 178,
        "endChar": 7
      },
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "e9a74f74_71d42e4b",
        "filename": "runtime/arch/mips/asm_support_mips.S",
        "patchSetId": 4
      },
      "lineNbr": 178,
      "author": {
        "id": 1071873
      },
      "writtenOn": "2017-10-21T16:27:49Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "511feda7_79c5d233",
      "range": {
        "startLine": 178,
        "startChar": 6,
        "endLine": 178,
        "endChar": 7
      },
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "2365e9f4_0fa40226",
        "filename": "runtime/arch/mips/context_mips.cc",
        "patchSetId": 4
      },
      "lineNbr": 109,
      "author": {
        "id": 1057043
      },
      "writtenOn": "2017-10-20T02:25:46Z",
      "side": 1,
      "message": "Add a comment between these declarations:\n\nAlign fprs[] so that art_quick_do_long_jump() can load FPU registers from it using the ldc1 instruction.",
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "79715411_27b7cfaf",
        "filename": "runtime/arch/mips/context_mips.cc",
        "patchSetId": 4
      },
      "lineNbr": 109,
      "author": {
        "id": 1071873
      },
      "writtenOn": "2017-10-21T16:27:49Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "2365e9f4_0fa40226",
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "9063b1e5_cd52bcad",
        "filename": "runtime/arch/mips/quick_entrypoints_mips.S",
        "patchSetId": 4
      },
      "lineNbr": 71,
      "author": {
        "id": 1057043
      },
      "writtenOn": "2017-10-20T02:25:46Z",
      "side": 1,
      "message": "// 4-byte placeholder for register $zero, serving for alignment\n// of the following double precision floating point registers.",
      "range": {
        "startLine": 70,
        "startChar": 0,
        "endLine": 71,
        "endChar": 28
      },
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "d99f730e_a0406ce4",
        "filename": "runtime/arch/mips/quick_entrypoints_mips.S",
        "patchSetId": 4
      },
      "lineNbr": 71,
      "author": {
        "id": 1071873
      },
      "writtenOn": "2017-10-21T16:27:49Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "9063b1e5_cd52bcad",
      "range": {
        "startLine": 70,
        "startChar": 0,
        "endLine": 71,
        "endChar": 28
      },
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "5b7980b3_d7555e35",
        "filename": "runtime/arch/mips/quick_entrypoints_mips.S",
        "patchSetId": 4
      },
      "lineNbr": 228,
      "author": {
        "id": 1057043
      },
      "writtenOn": "2017-10-20T02:25:46Z",
      "side": 1,
      "message": "Align as the above sw\u0027s: add one extra space between the instruction and the 1st operand.",
      "range": {
        "startLine": 223,
        "startChar": 0,
        "endLine": 228,
        "endChar": 24
      },
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "970e1fe4_158226f6",
        "filename": "runtime/arch/mips/quick_entrypoints_mips.S",
        "patchSetId": 4
      },
      "lineNbr": 228,
      "author": {
        "id": 1071873
      },
      "writtenOn": "2017-10-21T16:27:49Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "5b7980b3_d7555e35",
      "range": {
        "startLine": 223,
        "startChar": 0,
        "endLine": 228,
        "endChar": 24
      },
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "fb760723_09404ccc",
        "filename": "runtime/arch/mips/quick_entrypoints_mips.S",
        "patchSetId": 4
      },
      "lineNbr": 712,
      "author": {
        "id": 1057043
      },
      "writtenOn": "2017-10-20T02:25:46Z",
      "side": 1,
      "message": ".\nNote that fprs_ is expected to be an address that is a multiple of 8.",
      "range": {
        "startLine": 712,
        "startChar": 65,
        "endLine": 712,
        "endChar": 93
      },
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "96f9f46e_8fdeca29",
        "filename": "runtime/arch/mips/quick_entrypoints_mips.S",
        "patchSetId": 4
      },
      "lineNbr": 712,
      "author": {
        "id": 1071873
      },
      "writtenOn": "2017-10-21T16:27:49Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "fb760723_09404ccc",
      "range": {
        "startLine": 712,
        "startChar": 65,
        "endLine": 712,
        "endChar": 93
      },
      "revId": "6ea58a2e62261c5ab78acbed78b6264c74d56f3f",
      "serverId": "85c56323-6fa9-3386-8a01-6480fb634889",
      "unresolved": false
    }
  ]
}