// Seed: 1326751746
module module_0 (
    output wand id_0,
    output wor id_1,
    output wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    id_24,
    input tri0 id_5,
    output wor id_6,
    input wor id_7,
    output uwire id_8,
    input supply1 id_9,
    input tri1 id_10,
    output wor id_11,
    output tri0 id_12,
    input uwire id_13,
    input tri id_14,
    input wor id_15,
    input wor id_16,
    input tri0 id_17,
    output wire id_18,
    input wire id_19,
    output wire id_20,
    output wire id_21,
    input tri0 id_22
);
  assign id_21 = "" == id_13;
endmodule
module module_1 (
    inout supply1 id_0,
    input wand id_1,
    input wor id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    id_13,
    output uwire id_6,
    output supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    input wor id_11
);
  generate
    string id_14 = "";
    wire   id_15;
    reg id_16, id_17;
    wire id_18, id_19, id_20;
  endgenerate
  assign id_13 = 1'b0;
  always id_17 <= 1;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_6,
      id_4,
      id_4,
      id_2,
      id_6,
      id_9,
      id_6,
      id_9,
      id_5,
      id_0,
      id_6,
      id_11,
      id_2,
      id_0,
      id_9,
      id_5,
      id_7,
      id_11,
      id_6,
      id_6,
      id_8
  );
  assign modCall_1.id_6 = 0;
endmodule
