Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Thu Jun 12 14:19:56 2014
| Host         : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_timing_summary -file ./report/lloyds_kernel_top_timing_routed.rpt
| Design       : lloyds_kernel_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 982 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 226 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 130 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.337        0.000                      0                 4291        0.013        0.000                      0                 4291        3.971        0.000                       0                  1722  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 2.337        0.000                      0                 4291        0.013        0.000                      0                 4291        3.971        0.000                       0                  1722  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.971ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 grp_load_centres_buffer_fu_522/ap_reg_ppiten_pp0_it1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_load_centres_buffer_fu_522/t_V_reg_205_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.150ns  (logic 1.978ns (27.664%)  route 5.172ns (72.336%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=1721, unset)         0.973     0.973    grp_load_centres_buffer_fu_522/ap_clk
    SLICE_X97Y63                                                      r  grp_load_centres_buffer_fu_522/ap_reg_ppiten_pp0_it1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  grp_load_centres_buffer_fu_522/ap_reg_ppiten_pp0_it1_reg/Q
                         net (fo=4, routed)           0.988     2.417    grp_load_centres_buffer_fu_522/n_3_ap_reg_ppiten_pp0_it1_reg
    SLICE_X99Y63         LUT6 (Prop_lut6_I1_O)        0.124     2.541 r  grp_load_centres_buffer_fu_522/indvar_reg_193[29]_i_3/O
                         net (fo=72, routed)          1.407     3.949    grp_load_centres_buffer_fu_522/n_3_indvar_reg_193[29]_i_3
    SLICE_X99Y47         LUT3 (Prop_lut3_I1_O)        0.124     4.073 r  grp_load_centres_buffer_fu_522/isIter0_reg_415[0]_i_11/O
                         net (fo=2, routed)           0.793     4.865    grp_load_centres_buffer_fu_522/n_3_isIter0_reg_415[0]_i_11
    SLICE_X99Y50         LUT6 (Prop_lut6_I0_O)        0.124     4.989 r  grp_load_centres_buffer_fu_522/ap_reg_ppiten_pp0_it0_i_13/O
                         net (fo=1, routed)           0.000     4.989    grp_load_centres_buffer_fu_522/n_3_ap_reg_ppiten_pp0_it0_i_13
    SLICE_X99Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.539 r  grp_load_centres_buffer_fu_522/ap_reg_ppiten_pp0_it0_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.539    grp_load_centres_buffer_fu_522/n_3_ap_reg_ppiten_pp0_it0_reg_i_6
    SLICE_X99Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.653 r  grp_load_centres_buffer_fu_522/ap_reg_ppiten_pp0_it0_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.653    grp_load_centres_buffer_fu_522/n_3_ap_reg_ppiten_pp0_it0_reg_i_3
    SLICE_X99Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.810 r  grp_load_centres_buffer_fu_522/ap_reg_ppiten_pp0_it0_reg_i_2/CO[1]
                         net (fo=7, routed)           0.991     6.802    grp_load_centres_buffer_fu_522/n_5_ap_reg_ppiten_pp0_it0_reg_i_2
    SLICE_X98Y64         LUT2 (Prop_lut2_I1_O)        0.329     7.131 r  grp_load_centres_buffer_fu_522/t_V_reg_205[7]_i_1/O
                         net (fo=9, routed)           0.992     8.123    grp_load_centres_buffer_fu_522/n_3_t_V_reg_205[7]_i_1
    SLICE_X87Y66         FDRE                                         r  grp_load_centres_buffer_fu_522/t_V_reg_205_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=1721, unset)         0.924    10.924    grp_load_centres_buffer_fu_522/ap_clk
    SLICE_X87Y66                                                      r  grp_load_centres_buffer_fu_522/t_V_reg_205_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X87Y66         FDRE (Setup_fdre_C_R)       -0.429    10.460    grp_load_centres_buffer_fu_522/t_V_reg_205_reg[3]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  2.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 sum_sq_out_2_reg_510_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_buffer_sum_sq_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.642%)  route 0.166ns (50.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=1721, unset)         0.410     0.410    ap_clk
    SLICE_X90Y57                                                      r  sum_sq_out_2_reg_510_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y57         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  sum_sq_out_2_reg_510_reg[11]/Q
                         net (fo=1, routed)           0.166     0.741    output_buffer_sum_sq_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/Q[11]
    RAMB18_X4Y23         RAMB18E1                                     r  output_buffer_sum_sq_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=1721, unset)         0.432     0.432    output_buffer_sum_sq_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ap_clk
    RAMB18_X4Y23                                                      r  output_buffer_sum_sq_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X4Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     0.728    output_buffer_sum_sq_U/lloyds_kernel_top_data_points_buffer_0_value_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884     10.000  6.116  DSP48_X3Y25   lloyds_kernel_top_mul_32s_32s_64_6_U28/lloyds_kernel_top_mul_32s_32s_64_6_MulnS_0_U/buff0_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     4.951   3.971  SLICE_X90Y75  ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it6_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980     4.951   3.971  SLICE_X90Y75  ap_reg_ppstg_closest_centre_value_0_reg_905_pp0_it6_reg[0]_srl5/CLK



