//
// Created by Mai Ho√†ng on 22/10/2021.
//

#ifndef RISCV_SIMULATOR_PIPELINE_HPP
#define RISCV_SIMULATOR_PIPELINE_HPP

#include "global.hpp"
#include "base.hpp"
#include "riscv/riscv.hpp"

struct FReg {
  bool bubbled;
  int stalled;
  uint64_t valP;
  RVInstruction *inst;
};

struct DReg {
  bool bubbled;
  int stalled;
  RVInstruction *inst;
  uint32_t srcA, srcB, dstE, dstM;
  int64_t valA, valB, valC;
  uint64_t valP;
};

struct EReg {
  bool bubbled;
  int stalled;
  RVInstruction *inst;
  int64_t valA, valB, valE, valP;
  uint32_t dstE, dstM;
  bool cond;
};

struct MReg {
  bool bubbled;
  int stalled;
  RVInstruction *inst;
  int64_t valE, valP, valM;
  uint32_t dstE, dstM;
  bool cond;
};

struct PipelineStats {
  unsigned int ctrl_hazards;
  unsigned int data_hazards;
  unsigned int mem_hazards;

  unsigned int cycle_cnt;
  unsigned int inst_cnt;
};

class PipelineArch : public BaseArch {
protected:


  uint64_t predPC, alterPC;

  uint32_t fwE, fwM1, fwM2; // forward destination register

  unsigned int cycle_cost;

  PipelineStats stats;

  FReg curF, nextF;
  DReg curD, nextD;
  EReg curE, nextE;
  MReg curM, nextM;

  virtual void fetch();

  virtual void decode();

  virtual void execute();

  virtual void memory();

  virtual void writeback();

  void run_cycle() override;

  virtual void inc_cycle();

  void print_stats() override;

public:
  explicit PipelineArch(Simulator *sim);
};


#endif //RISCV_SIMULATOR_PIPELINE_HPP
