<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Manipulator: Plik źródłowy system_stm32f0xx.c</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Manipulator
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Wygenerowano przez Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Szukaj');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('system__stm32f0xx_8c_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">system_stm32f0xx.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="system__stm32f0xx_8c.html">Idź do dokumentacji tego pliku.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#include &quot;stm32f0xx.h&quot;</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#if !defined  (HSE_VALUE) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_t_m32_f0xx___system___private___defines.html#gaeafcff4f57440c60e64812dddd13e7cb">  100</a></span>&#160;<span class="preprocessor">  #define HSE_VALUE    ((uint32_t)8000000) </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#if !defined  (HSI_VALUE)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">  #define HSI_VALUE    ((uint32_t)8000000) </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#if !defined (HSI48_VALUE)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define HSI48_VALUE    ((uint32_t)48000000) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_t_m32_f0xx___system___private___defines.html#ga47f01e5e3f2edfa94bf74c08835f3875">  112</a></span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI48_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="comment">/* This variable is updated in three ways:</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">      1) by calling CMSIS function SystemCoreClockUpdate()</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">      2) by calling HAL API function HAL_RCC_GetHCLKFreq()</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">         Note: If you use this function to configure the system clock there is no need to</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">               call the 2 first functions listed above, since SystemCoreClock variable is </span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">               updated automatically.</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;uint32_t <a class="code" href="group___s_t_m32_f0xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = 8000000;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="group___s_t_m32_f0xx___system___private___variables.html#ga6e1d9cd666f0eacbfde31e9932a93466">AHBPrescTable</a>[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_t_m32_f0xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">  139</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="group___s_t_m32_f0xx___system___private___variables.html#ga5b4f8b768465842cf854a8f993b375e9">APBPrescTable</a>[8]  = {0, 0, 0, 0, 1, 2, 3, 4};</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_t_m32_f0xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;{</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="comment">/* Reset the RCC clock configuration to the default reset state ------------*/</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_t_m32_f0xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">  166</a></span>&#160;  <span class="comment">/* Set HSION bit */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  RCC-&gt;CR |= (uint32_t)0x00000001U;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#if defined (STM32F051x8) || defined (STM32F058x8)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">/* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  RCC-&gt;CFGR &amp;= (uint32_t)0xF8FFB80CU;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">/* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  RCC-&gt;CFGR &amp;= (uint32_t)0x08FFB80CU;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F051x8 or STM32F058x8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  </div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="comment">/* Reset HSEON, CSSON and PLLON bits */</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  RCC-&gt;CR &amp;= (uint32_t)0xFEF6FFFFU;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">/* Reset HSEBYP bit */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  RCC-&gt;CR &amp;= (uint32_t)0xFFFBFFFFU;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">/* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  RCC-&gt;CFGR &amp;= (uint32_t)0xFFC0FFFFU;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="comment">/* Reset PREDIV[3:0] bits */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  RCC-&gt;CFGR2 &amp;= (uint32_t)0xFFFFFFF0U;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#if defined (STM32F072xB) || defined (STM32F078xx)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="comment">/* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  RCC-&gt;CFGR3 &amp;= (uint32_t)0xFFFCFE2CU;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#elif defined (STM32F071xB)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="comment">/* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  RCC-&gt;CFGR3 &amp;= (uint32_t)0xFFFFCEACU;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#elif defined (STM32F091xC) || defined (STM32F098xx)</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">/* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  RCC-&gt;CFGR3 &amp;= (uint32_t)0xFFF0FEACU;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="comment">/* Reset USART1SW[1:0], I2C1SW and ADCSW bits */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  RCC-&gt;CFGR3 &amp;= (uint32_t)0xFFFFFEECU;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#elif defined (STM32F051x8) || defined (STM32F058xx)</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="comment">/* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  RCC-&gt;CFGR3 &amp;= (uint32_t)0xFFFFFEACU;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#elif defined (STM32F042x6) || defined (STM32F048xx)</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="comment">/* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  RCC-&gt;CFGR3 &amp;= (uint32_t)0xFFFFFE2CU;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#elif defined (STM32F070x6) || defined (STM32F070xB)</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">/* Reset USART1SW[1:0], I2C1SW, USBSW and ADCSW bits */</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  RCC-&gt;CFGR3 &amp;= (uint32_t)0xFFFFFE6CU;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">/* Set default USB clock to PLLCLK, since there is no HSI48 */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  RCC-&gt;CFGR3 |= (uint32_t)0x00000080U;  </div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"> #warning &quot;No target selected&quot;</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="comment">/* Reset HSI14 bit */</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  RCC-&gt;CR2 &amp;= (uint32_t)0xFFFFFFFEU;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="comment">/* Disable all interrupts */</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  RCC-&gt;CIR = 0x00000000U;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;}</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_t_m32_f0xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;{</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_t_m32_f0xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">  263</a></span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  tmp = RCC-&gt;CFGR &amp; RCC_CFGR_SWS;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">switch</span> (tmp)</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  {</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordflow">case</span> RCC_CFGR_SWS_HSI:  <span class="comment">/* HSI used as system clock */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      <a class="code" href="group___s_t_m32_f0xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="group___s_t_m32_f0xx___system___private___defines.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">case</span> RCC_CFGR_SWS_HSE:  <span class="comment">/* HSE used as system clock */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <a class="code" href="group___s_t_m32_f0xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="group___s_t_m32_f0xx___system___private___defines.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordflow">case</span> RCC_CFGR_SWS_PLL:  <span class="comment">/* PLL used as system clock */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      <span class="comment">/* Get PLL clock source and multiplication factor ----------------------*/</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;      pllmull = RCC-&gt;CFGR &amp; RCC_CFGR_PLLMUL;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      pllsource = RCC-&gt;CFGR &amp; RCC_CFGR_PLLSRC;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      pllmull = ( pllmull &gt;&gt; 18) + 2;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;      predivfactor = (RCC-&gt;CFGR2 &amp; RCC_CFGR2_PREDIV) + 1;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      <span class="keywordflow">if</span> (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;      {</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <span class="comment">/* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        <a class="code" href="group___s_t_m32_f0xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (<a class="code" href="group___s_t_m32_f0xx___system___private___defines.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>/predivfactor) * pllmull;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;      }</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F091xC) || defined(STM32F098xx)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pllsource == RCC_CFGR_PLLSRC_HSI48_PREDIV)</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      {</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        <span class="comment">/* HSI48 used as PLL clock source : SystemCoreClock = HSI48/PREDIV * PLLMUL */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <a class="code" href="group___s_t_m32_f0xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (<a class="code" href="group___s_t_m32_f0xx___system___private___defines.html#ga47f01e5e3f2edfa94bf74c08835f3875">HSI48_VALUE</a>/predivfactor) * pllmull;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;      }</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F042x6 || STM32F048xx || STM32F072xB || STM32F078xx || STM32F091xC || STM32F098xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      {</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#if defined(STM32F042x6) || defined(STM32F048xx)  || defined(STM32F070x6) \</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"> || defined(STM32F078xx) || defined(STM32F071xB)  || defined(STM32F072xB) \</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"> || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx)  || defined(STM32F030xC)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        <span class="comment">/* HSI used as PLL clock source : SystemCoreClock = HSI/PREDIV * PLLMUL */</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        <a class="code" href="group___s_t_m32_f0xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (<a class="code" href="group___s_t_m32_f0xx___system___private___defines.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>/predivfactor) * pllmull;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        <span class="comment">/* HSI used as PLL clock source : SystemCoreClock = HSI/2 * PLLMUL */</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        <a class="code" href="group___s_t_m32_f0xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (<a class="code" href="group___s_t_m32_f0xx___system___private___defines.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; 1) * pllmull;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F042x6 || STM32F048xx || STM32F070x6 || </span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">          STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">          STM32F091xC || STM32F098xx || STM32F030xC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      }</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="keywordflow">default</span>: <span class="comment">/* HSI used as system clock */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      <a class="code" href="group___s_t_m32_f0xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="group___s_t_m32_f0xx___system___private___defines.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="comment">/* Compute HCLK clock frequency ----------------*/</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="comment">/* Get HCLK prescaler */</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  tmp = <a class="code" href="group___s_t_m32_f0xx___system___private___variables.html#ga6e1d9cd666f0eacbfde31e9932a93466">AHBPrescTable</a>[((RCC-&gt;CFGR &amp; RCC_CFGR_HPRE) &gt;&gt; 4)];</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="comment">/* HCLK clock frequency */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="group___s_t_m32_f0xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> &gt;&gt;= tmp;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;}</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="ttc" id="group___s_t_m32_f0xx___system___private___variables_html_ga6e1d9cd666f0eacbfde31e9932a93466"><div class="ttname"><a href="group___s_t_m32_f0xx___system___private___variables.html#ga6e1d9cd666f0eacbfde31e9932a93466">AHBPrescTable</a></div><div class="ttdeci">const uint8_t AHBPrescTable[16]</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f0xx_8c_source.html#l00141">system_stm32f0xx.c:141</a></div></div>
<div class="ttc" id="group___s_t_m32_f0xx___system___private___defines_html_ga47f01e5e3f2edfa94bf74c08835f3875"><div class="ttname"><a href="group___s_t_m32_f0xx___system___private___defines.html#ga47f01e5e3f2edfa94bf74c08835f3875">HSI48_VALUE</a></div><div class="ttdeci">#define HSI48_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f0xx_8c_source.html#l00112">system_stm32f0xx.c:112</a></div></div>
<div class="ttc" id="group___s_t_m32_f0xx___system___private___functions_html_gae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="group___s_t_m32_f0xx___system___private___functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f0xx_8c_source.html#l00263">system_stm32f0xx.c:263</a></div></div>
<div class="ttc" id="group___s_t_m32_f0xx___system___private___defines_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group___s_t_m32_f0xx___system___private___defines.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f0xx_8c_source.html#l00106">system_stm32f0xx.c:106</a></div></div>
<div class="ttc" id="group___s_t_m32_f0xx___system___private___functions_html_ga93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="group___s_t_m32_f0xx___system___private___functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Setup the microcontroller system. Initialize the default HSI clock source, vector table location and ...</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f0xx_8c_source.html#l00166">system_stm32f0xx.c:166</a></div></div>
<div class="ttc" id="group___s_t_m32_f0xx___system___private___variables_html_ga5b4f8b768465842cf854a8f993b375e9"><div class="ttname"><a href="group___s_t_m32_f0xx___system___private___variables.html#ga5b4f8b768465842cf854a8f993b375e9">APBPrescTable</a></div><div class="ttdeci">const uint8_t APBPrescTable[8]</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f0xx_8c_source.html#l00142">system_stm32f0xx.c:142</a></div></div>
<div class="ttc" id="group___s_t_m32_f0xx___system___private___defines_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group___s_t_m32_f0xx___system___private___defines.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f0xx_8c_source.html#l00100">system_stm32f0xx.c:100</a></div></div>
<div class="ttc" id="group___s_t_m32_f0xx___system___private___variables_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___s_t_m32_f0xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32f0xx_8c_source.html#l00139">system_stm32f0xx.c:139</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d6a995d595fb83c738de5770d130fb21.html">USP</a></li><li class="navelem"><a class="el" href="dir_33347c78de22ab335cb94d46be2ef91a.html">STM</a></li><li class="navelem"><a class="el" href="dir_2c7b60441e0c8b29e382900564d1070a.html">Test_doxy</a></li><li class="navelem"><a class="el" href="dir_9e712b2e5a5cc08cf18920f01673154e.html">Manipulator</a></li><li class="navelem"><a class="el" href="dir_b604608a11007dc70b60ee61dbf40d07.html">Src</a></li><li class="navelem"><a class="el" href="system__stm32f0xx_8c.html">system_stm32f0xx.c</a></li>
    <li class="footer">Wygenerowano przez
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
