#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001154650 .scope module, "caminho_tb" "caminho_tb" 2 3;
 .timescale 0 0;
v00000000012b5ee0_0 .var "clk_tb", 0 0;
v00000000012b5a80_0 .net "mem0", 31 0, v00000000012aca20_0;  1 drivers
v00000000012b5b20_0 .net "mem1", 31 0, v00000000012ac160_0;  1 drivers
v00000000012b4ae0_0 .net "mem10", 31 0, v00000000012ac480_0;  1 drivers
v00000000012b53a0_0 .net "mem11", 31 0, v00000000012abc60_0;  1 drivers
v00000000012b4fe0_0 .net "mem12", 31 0, v00000000012ac200_0;  1 drivers
v00000000012b4e00_0 .net "mem13", 31 0, v00000000012ab440_0;  1 drivers
v00000000012b5e40_0 .net "mem14", 31 0, v00000000012abb20_0;  1 drivers
v00000000012b5620_0 .net "mem15", 31 0, v00000000012ac3e0_0;  1 drivers
v00000000012b56c0_0 .net "mem16", 31 0, v00000000012ac840_0;  1 drivers
v00000000012b5940_0 .net "mem17", 31 0, v00000000012abd00_0;  1 drivers
v00000000012b5080_0 .net "mem18", 31 0, v00000000012acac0_0;  1 drivers
v00000000012b4040_0 .net "mem19", 31 0, v00000000012ac520_0;  1 drivers
v00000000012b40e0_0 .net "mem2", 31 0, v00000000012acb60_0;  1 drivers
v00000000012b5120_0 .net "mem20", 31 0, v00000000012aaf40_0;  1 drivers
v00000000012b4540_0 .net "mem21", 31 0, v00000000012ab760_0;  1 drivers
v00000000012b5bc0_0 .net "mem22", 31 0, v00000000012ab3a0_0;  1 drivers
v00000000012b4180_0 .net "mem23", 31 0, v00000000012ab620_0;  1 drivers
v00000000012b42c0_0 .net "mem24", 31 0, v00000000012aacc0_0;  1 drivers
v00000000012b5da0_0 .net "mem25", 31 0, v00000000012aad60_0;  1 drivers
v00000000012b4220_0 .net "mem26", 31 0, v00000000012aae00_0;  1 drivers
v00000000012b59e0_0 .net "mem27", 31 0, v00000000012aaea0_0;  1 drivers
v00000000012b4400_0 .net "mem28", 31 0, v00000000012aafe0_0;  1 drivers
v00000000012b44a0_0 .net "mem29", 31 0, v00000000012ab120_0;  1 drivers
v00000000012b4b80_0 .net "mem3", 31 0, v00000000012abda0_0;  1 drivers
v00000000012b45e0_0 .net "mem30", 31 0, v00000000012abee0_0;  1 drivers
v00000000012b4680_0 .net "mem31", 31 0, v00000000012ab260_0;  1 drivers
v00000000012b4720_0 .net "mem4", 31 0, v00000000012ab4e0_0;  1 drivers
v00000000012b47c0_0 .net "mem5", 31 0, v00000000012ab300_0;  1 drivers
v00000000012b4c20_0 .net "mem6", 31 0, v00000000012ab800_0;  1 drivers
v00000000012b4d60_0 .net "mem7", 31 0, v00000000012ab8a0_0;  1 drivers
v00000000012b51c0_0 .net "mem8", 31 0, v00000000012aba80_0;  1 drivers
v00000000012b5260_0 .net "mem9", 31 0, v00000000012abbc0_0;  1 drivers
v00000000012b5760_0 .net "reg0", 31 0, v00000000012ae990_0;  1 drivers
v00000000012b5800_0 .net "reg1", 31 0, v00000000012aceb0_0;  1 drivers
v00000000012b7630_0 .net "reg10", 31 0, v00000000012ad310_0;  1 drivers
v00000000012b7090_0 .net "reg11", 31 0, v00000000012ad130_0;  1 drivers
v00000000012b6d70_0 .net "reg12", 31 0, v00000000012acff0_0;  1 drivers
v00000000012b6050_0 .net "reg13", 31 0, v00000000012ad090_0;  1 drivers
v00000000012b7130_0 .net "reg14", 31 0, v00000000012adbd0_0;  1 drivers
v00000000012b76d0_0 .net "reg15", 31 0, v00000000012adc70_0;  1 drivers
v00000000012b6910_0 .net "reg16", 31 0, v00000000012add10_0;  1 drivers
v00000000012b69b0_0 .net "reg17", 31 0, v00000000012ad1d0_0;  1 drivers
v00000000012b7950_0 .net "reg18", 31 0, v00000000012ae670_0;  1 drivers
v00000000012b7b30_0 .net "reg19", 31 0, v00000000012ad270_0;  1 drivers
v00000000012b6b90_0 .net "reg2", 31 0, v00000000012addb0_0;  1 drivers
v00000000012b64b0_0 .net "reg20", 31 0, v00000000012ae490_0;  1 drivers
v00000000012b6a50_0 .net "reg21", 31 0, v00000000012ad3b0_0;  1 drivers
v00000000012b6ff0_0 .net "reg22", 31 0, v00000000012ad450_0;  1 drivers
v00000000012b6550_0 .net "reg23", 31 0, v00000000012ad4f0_0;  1 drivers
v00000000012b71d0_0 .net "reg24", 31 0, v00000000012ade50_0;  1 drivers
v00000000012b60f0_0 .net "reg25", 31 0, v00000000012ae710_0;  1 drivers
v00000000012b7770_0 .net "reg26", 31 0, v00000000012ad6d0_0;  1 drivers
v00000000012b7810_0 .net "reg27", 31 0, v00000000012ad770_0;  1 drivers
v00000000012b6c30_0 .net "reg28", 31 0, v00000000012ad810_0;  1 drivers
v00000000012b7590_0 .net "reg29", 31 0, v00000000012ad8b0_0;  1 drivers
v00000000012b6cd0_0 .net "reg3", 31 0, v00000000012adef0_0;  1 drivers
v00000000012b7270_0 .net "reg30", 31 0, v00000000012ad950_0;  1 drivers
v00000000012b6690_0 .net "reg31", 31 0, v00000000012ae170_0;  1 drivers
v00000000012b65f0_0 .net "reg4", 31 0, v00000000012adf90_0;  1 drivers
v00000000012b6190_0 .net "reg5", 31 0, v00000000012ae030_0;  1 drivers
v00000000012b7310_0 .net "reg6", 31 0, v00000000012ae0d0_0;  1 drivers
v00000000012b73b0_0 .net "reg7", 31 0, v00000000012ae7b0_0;  1 drivers
v00000000012b79f0_0 .net "reg8", 31 0, v00000000012ae850_0;  1 drivers
v00000000012b6e10_0 .net "reg9", 31 0, v00000000012ae8f0_0;  1 drivers
v00000000012b6af0_0 .var "rst_tb", 0 0;
S_0000000001244580 .scope module, "main" "main" 2 13, 3 11 0, S_0000000001154650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "reg0";
    .port_info 3 /OUTPUT 32 "reg1";
    .port_info 4 /OUTPUT 32 "reg2";
    .port_info 5 /OUTPUT 32 "reg3";
    .port_info 6 /OUTPUT 32 "reg4";
    .port_info 7 /OUTPUT 32 "reg5";
    .port_info 8 /OUTPUT 32 "reg6";
    .port_info 9 /OUTPUT 32 "reg7";
    .port_info 10 /OUTPUT 32 "reg8";
    .port_info 11 /OUTPUT 32 "reg9";
    .port_info 12 /OUTPUT 32 "reg10";
    .port_info 13 /OUTPUT 32 "reg11";
    .port_info 14 /OUTPUT 32 "reg12";
    .port_info 15 /OUTPUT 32 "reg13";
    .port_info 16 /OUTPUT 32 "reg14";
    .port_info 17 /OUTPUT 32 "reg15";
    .port_info 18 /OUTPUT 32 "reg16";
    .port_info 19 /OUTPUT 32 "reg17";
    .port_info 20 /OUTPUT 32 "reg18";
    .port_info 21 /OUTPUT 32 "reg19";
    .port_info 22 /OUTPUT 32 "reg20";
    .port_info 23 /OUTPUT 32 "reg21";
    .port_info 24 /OUTPUT 32 "reg22";
    .port_info 25 /OUTPUT 32 "reg23";
    .port_info 26 /OUTPUT 32 "reg24";
    .port_info 27 /OUTPUT 32 "reg25";
    .port_info 28 /OUTPUT 32 "reg26";
    .port_info 29 /OUTPUT 32 "reg27";
    .port_info 30 /OUTPUT 32 "reg28";
    .port_info 31 /OUTPUT 32 "reg29";
    .port_info 32 /OUTPUT 32 "reg30";
    .port_info 33 /OUTPUT 32 "reg31";
    .port_info 34 /OUTPUT 32 "mem0";
    .port_info 35 /OUTPUT 32 "mem1";
    .port_info 36 /OUTPUT 32 "mem2";
    .port_info 37 /OUTPUT 32 "mem3";
    .port_info 38 /OUTPUT 32 "mem4";
    .port_info 39 /OUTPUT 32 "mem5";
    .port_info 40 /OUTPUT 32 "mem6";
    .port_info 41 /OUTPUT 32 "mem7";
    .port_info 42 /OUTPUT 32 "mem8";
    .port_info 43 /OUTPUT 32 "mem9";
    .port_info 44 /OUTPUT 32 "mem10";
    .port_info 45 /OUTPUT 32 "mem11";
    .port_info 46 /OUTPUT 32 "mem12";
    .port_info 47 /OUTPUT 32 "mem13";
    .port_info 48 /OUTPUT 32 "mem14";
    .port_info 49 /OUTPUT 32 "mem15";
    .port_info 50 /OUTPUT 32 "mem16";
    .port_info 51 /OUTPUT 32 "mem17";
    .port_info 52 /OUTPUT 32 "mem18";
    .port_info 53 /OUTPUT 32 "mem19";
    .port_info 54 /OUTPUT 32 "mem20";
    .port_info 55 /OUTPUT 32 "mem21";
    .port_info 56 /OUTPUT 32 "mem22";
    .port_info 57 /OUTPUT 32 "mem23";
    .port_info 58 /OUTPUT 32 "mem24";
    .port_info 59 /OUTPUT 32 "mem25";
    .port_info 60 /OUTPUT 32 "mem26";
    .port_info 61 /OUTPUT 32 "mem27";
    .port_info 62 /OUTPUT 32 "mem28";
    .port_info 63 /OUTPUT 32 "mem29";
    .port_info 64 /OUTPUT 32 "mem30";
    .port_info 65 /OUTPUT 32 "mem31";
P_000000000124bbc0 .param/l "AUX1" 0 3 72, C4<0101>;
P_000000000124bbf8 .param/l "AUX2" 0 3 73, C4<1111>;
P_000000000124bc30 .param/l "AUX3" 0 3 76, C4<0110>;
P_000000000124bc68 .param/l "AUX4" 0 3 77, C4<0111>;
P_000000000124bca0 .param/l "EX" 0 3 71, C4<0010>;
P_000000000124bcd8 .param/l "FIM" 0 3 79, C4<1001>;
P_000000000124bd10 .param/l "ID" 0 3 70, C4<0001>;
P_000000000124bd48 .param/l "IF" 0 3 69, C4<0000>;
P_000000000124bd80 .param/l "MEM" 0 3 74, C4<0011>;
P_000000000124bdb8 .param/l "SUMPC" 0 3 78, C4<1000>;
P_000000000124bdf0 .param/l "WB" 0 3 75, C4<0100>;
v00000000012b0720_0 .net "PC", 31 0, v00000000012b0a40_0;  1 drivers
v00000000012af5a0_0 .net "alucontrol", 3 0, v00000000012b0900_0;  1 drivers
v00000000012afd20_0 .net "aluresult1", 0 0, v00000000012248f0_0;  1 drivers
v00000000012afdc0_0 .net "aluresult2", 31 0, v0000000001224f30_0;  1 drivers
v00000000012af3c0_0 .net "alusrc", 0 0, v00000000012af960_0;  1 drivers
v00000000012b0ae0_0 .net "branch", 0 0, v00000000012b09a0_0;  1 drivers
v00000000012b0b80_0 .net "clk", 0 0, v00000000012b5ee0_0;  1 drivers
v00000000012aece0_0 .var "estado", 3 0;
v00000000012aed80_0 .net "funct3", 2 0, v0000000001224fd0_0;  1 drivers
v00000000012aee20_0 .net "funct7", 6 0, v0000000001225070_0;  1 drivers
v00000000012aef60_0 .net "immediate", 11 0, v00000000012242b0_0;  1 drivers
v00000000012af1e0_0 .net "instrucao", 31 0, v00000000012ac5c0_0;  1 drivers
v00000000012af460_0 .net "mem0", 31 0, v00000000012aca20_0;  alias, 1 drivers
v00000000012af500_0 .net "mem1", 31 0, v00000000012ac160_0;  alias, 1 drivers
v00000000012afe60_0 .net "mem10", 31 0, v00000000012ac480_0;  alias, 1 drivers
v00000000012af640_0 .net "mem11", 31 0, v00000000012abc60_0;  alias, 1 drivers
v00000000012af780_0 .net "mem12", 31 0, v00000000012ac200_0;  alias, 1 drivers
v00000000012af820_0 .net "mem13", 31 0, v00000000012ab440_0;  alias, 1 drivers
v00000000012aff00_0 .net "mem14", 31 0, v00000000012abb20_0;  alias, 1 drivers
v00000000012affa0_0 .net "mem15", 31 0, v00000000012ac3e0_0;  alias, 1 drivers
v00000000012b0040_0 .net "mem16", 31 0, v00000000012ac840_0;  alias, 1 drivers
v00000000012b00e0_0 .net "mem17", 31 0, v00000000012abd00_0;  alias, 1 drivers
v00000000012b0180_0 .net "mem18", 31 0, v00000000012acac0_0;  alias, 1 drivers
v00000000012b02c0_0 .net "mem19", 31 0, v00000000012ac520_0;  alias, 1 drivers
v00000000012b0360_0 .net "mem2", 31 0, v00000000012acb60_0;  alias, 1 drivers
v00000000012b0400_0 .net "mem20", 31 0, v00000000012aaf40_0;  alias, 1 drivers
v00000000012b04a0_0 .net "mem21", 31 0, v00000000012ab760_0;  alias, 1 drivers
v00000000012b1d40_0 .net "mem22", 31 0, v00000000012ab3a0_0;  alias, 1 drivers
v00000000012b1020_0 .net "mem23", 31 0, v00000000012ab620_0;  alias, 1 drivers
v00000000012b2060_0 .net "mem24", 31 0, v00000000012aacc0_0;  alias, 1 drivers
v00000000012b2600_0 .net "mem25", 31 0, v00000000012aad60_0;  alias, 1 drivers
v00000000012b18e0_0 .net "mem26", 31 0, v00000000012aae00_0;  alias, 1 drivers
v00000000012b2240_0 .net "mem27", 31 0, v00000000012aaea0_0;  alias, 1 drivers
v00000000012b2c40_0 .net "mem28", 31 0, v00000000012aafe0_0;  alias, 1 drivers
v00000000012b1f20_0 .net "mem29", 31 0, v00000000012ab120_0;  alias, 1 drivers
v00000000012b1b60_0 .net "mem3", 31 0, v00000000012abda0_0;  alias, 1 drivers
v00000000012b1480_0 .net "mem30", 31 0, v00000000012abee0_0;  alias, 1 drivers
v00000000012b1980_0 .net "mem31", 31 0, v00000000012ab260_0;  alias, 1 drivers
v00000000012b1fc0_0 .net "mem4", 31 0, v00000000012ab4e0_0;  alias, 1 drivers
v00000000012b1520_0 .net "mem5", 31 0, v00000000012ab300_0;  alias, 1 drivers
v00000000012b2100_0 .net "mem6", 31 0, v00000000012ab800_0;  alias, 1 drivers
v00000000012b10c0_0 .net "mem7", 31 0, v00000000012ab8a0_0;  alias, 1 drivers
v00000000012b26a0_0 .net "mem8", 31 0, v00000000012aba80_0;  alias, 1 drivers
v00000000012b2740_0 .net "mem9", 31 0, v00000000012abbc0_0;  alias, 1 drivers
v00000000012b1c00_0 .net "memread", 0 0, v00000000012af6e0_0;  1 drivers
v00000000012b1e80_0 .net "memtoreg", 0 0, v00000000012af280_0;  1 drivers
v00000000012b2e20_0 .net "memwrite", 0 0, v00000000012afaa0_0;  1 drivers
v00000000012b21a0_0 .net "negativo", 0 0, v00000000012ac660_0;  1 drivers
v00000000012b1ca0_0 .net "opcode", 6 0, v00000000012abe40_0;  1 drivers
v00000000012b1840_0 .net "pcsrc", 0 0, L_00000000011d26d0;  1 drivers
v00000000012b22e0_0 .net "rd", 4 0, v00000000012ab9e0_0;  1 drivers
v00000000012b2380_0 .net "readdata1R", 31 0, L_00000000011d24a0;  1 drivers
v00000000012b2ec0_0 .net "readdata2R", 31 0, L_00000000011d25f0;  1 drivers
v00000000012b1a20_0 .net "reddataM", 31 0, v00000000012aeb70_0;  1 drivers
v00000000012b2420_0 .net "reg0", 31 0, v00000000012ae990_0;  alias, 1 drivers
v00000000012b2ce0_0 .net "reg1", 31 0, v00000000012aceb0_0;  alias, 1 drivers
v00000000012b2ba0_0 .net "reg10", 31 0, v00000000012ad310_0;  alias, 1 drivers
v00000000012b24c0_0 .net "reg11", 31 0, v00000000012ad130_0;  alias, 1 drivers
v00000000012b2d80_0 .net "reg12", 31 0, v00000000012acff0_0;  alias, 1 drivers
v00000000012b27e0_0 .net "reg13", 31 0, v00000000012ad090_0;  alias, 1 drivers
v00000000012b1160_0 .net "reg14", 31 0, v00000000012adbd0_0;  alias, 1 drivers
v00000000012b15c0_0 .net "reg15", 31 0, v00000000012adc70_0;  alias, 1 drivers
v00000000012b1de0_0 .net "reg16", 31 0, v00000000012add10_0;  alias, 1 drivers
v00000000012b2560_0 .net "reg17", 31 0, v00000000012ad1d0_0;  alias, 1 drivers
v00000000012b1ac0_0 .net "reg18", 31 0, v00000000012ae670_0;  alias, 1 drivers
v00000000012b2920_0 .net "reg19", 31 0, v00000000012ad270_0;  alias, 1 drivers
v00000000012b2880_0 .net "reg2", 31 0, v00000000012addb0_0;  alias, 1 drivers
v00000000012b29c0_0 .net "reg20", 31 0, v00000000012ae490_0;  alias, 1 drivers
v00000000012b2a60_0 .net "reg21", 31 0, v00000000012ad3b0_0;  alias, 1 drivers
v00000000012b2b00_0 .net "reg22", 31 0, v00000000012ad450_0;  alias, 1 drivers
v00000000012b1700_0 .net "reg23", 31 0, v00000000012ad4f0_0;  alias, 1 drivers
v00000000012b1660_0 .net "reg24", 31 0, v00000000012ade50_0;  alias, 1 drivers
v00000000012b1200_0 .net "reg25", 31 0, v00000000012ae710_0;  alias, 1 drivers
v00000000012b12a0_0 .net "reg26", 31 0, v00000000012ad6d0_0;  alias, 1 drivers
v00000000012b1340_0 .net "reg27", 31 0, v00000000012ad770_0;  alias, 1 drivers
v00000000012b13e0_0 .net "reg28", 31 0, v00000000012ad810_0;  alias, 1 drivers
v00000000012b17a0_0 .net "reg29", 31 0, v00000000012ad8b0_0;  alias, 1 drivers
v00000000012b58a0_0 .net "reg3", 31 0, v00000000012adef0_0;  alias, 1 drivers
v00000000012b5300_0 .net "reg30", 31 0, v00000000012ad950_0;  alias, 1 drivers
v00000000012b4f40_0 .net "reg31", 31 0, v00000000012ae170_0;  alias, 1 drivers
v00000000012b4860_0 .net "reg4", 31 0, v00000000012adf90_0;  alias, 1 drivers
v00000000012b4900_0 .net "reg5", 31 0, v00000000012ae030_0;  alias, 1 drivers
v00000000012b5c60_0 .net "reg6", 31 0, v00000000012ae0d0_0;  alias, 1 drivers
v00000000012b5440_0 .net "reg7", 31 0, v00000000012ae7b0_0;  alias, 1 drivers
v00000000012b5d00_0 .net "reg8", 31 0, v00000000012ae850_0;  alias, 1 drivers
v00000000012b49a0_0 .net "reg9", 31 0, v00000000012ae8f0_0;  alias, 1 drivers
v00000000012b4ea0_0 .net "regiwrite", 0 0, v00000000012b0540_0;  1 drivers
v00000000012b54e0_0 .net "rs1", 4 0, v00000000012ac8e0_0;  1 drivers
v00000000012b4cc0_0 .net "rs2", 4 0, v00000000012ac980_0;  1 drivers
v00000000012b4360_0 .net "rst", 0 0, v00000000012b6af0_0;  1 drivers
v00000000012b4a40_0 .net "tipo", 2 0, v00000000012ac700_0;  1 drivers
v00000000012b5580_0 .net "writedataR", 31 0, v00000000012ad9f0_0;  1 drivers
E_000000000121a870 .event posedge, v00000000012b4360_0, v0000000001224670_0;
S_000000000124dba0 .scope module, "alu" "alu" 3 112, 4 1 0, S_0000000001244580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "readdata1R";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /INPUT 1 "alusrc";
    .port_info 4 /INPUT 4 "alucontrol";
    .port_info 5 /INPUT 12 "immediate";
    .port_info 6 /OUTPUT 1 "aluresult1";
    .port_info 7 /OUTPUT 32 "aluresult2";
    .port_info 8 /OUTPUT 1 "pcsrc";
    .port_info 9 /INPUT 1 "branch";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /INPUT 1 "negativo";
L_00000000011d26d0 .functor AND 1, v00000000012248f0_0, v00000000012b09a0_0, C4<1>, C4<1>;
v0000000001224990_0 .net "alucontrol", 3 0, v00000000012b0900_0;  alias, 1 drivers
v00000000012248f0_0 .var "aluresult1", 0 0;
v0000000001224f30_0 .var "aluresult2", 31 0;
v00000000012243f0_0 .net "alusrc", 0 0, v00000000012af960_0;  alias, 1 drivers
v0000000001224210_0 .net "branch", 0 0, v00000000012b09a0_0;  alias, 1 drivers
v0000000001224670_0 .net "clk", 0 0, v00000000012b5ee0_0;  alias, 1 drivers
v00000000012245d0_0 .net "estado", 3 0, v00000000012aece0_0;  1 drivers
v0000000001224df0_0 .net "immediate", 11 0, v00000000012242b0_0;  alias, 1 drivers
v0000000001224a30_0 .net "negativo", 0 0, v00000000012ac660_0;  alias, 1 drivers
v0000000001224850_0 .net "pcsrc", 0 0, L_00000000011d26d0;  alias, 1 drivers
v0000000001224c10_0 .net "readdata1R", 31 0, L_00000000011d24a0;  alias, 1 drivers
v0000000001224d50_0 .net "readdata2R", 31 0, L_00000000011d25f0;  alias, 1 drivers
E_000000000121a3b0 .event posedge, v0000000001224670_0;
S_0000000001153a50 .scope module, "decodificacao" "decodificacao" 3 96, 5 1 0, S_0000000001244580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instrucao";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs1";
    .port_info 4 /OUTPUT 5 "rs2";
    .port_info 5 /OUTPUT 3 "funct3";
    .port_info 6 /OUTPUT 7 "funct7";
    .port_info 7 /OUTPUT 12 "immediate";
    .port_info 8 /OUTPUT 3 "tipo";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 4 "estado";
    .port_info 11 /OUTPUT 1 "negativo";
v0000000001224e90_0 .net "clk", 0 0, v00000000012b5ee0_0;  alias, 1 drivers
v00000000012247b0_0 .net "estado", 3 0, v00000000012aece0_0;  alias, 1 drivers
v0000000001224fd0_0 .var "funct3", 2 0;
v0000000001225070_0 .var "funct7", 6 0;
v00000000012242b0_0 .var "immediate", 11 0;
v00000000012ab580_0 .net "instrucao", 31 0, v00000000012ac5c0_0;  alias, 1 drivers
v00000000012ac660_0 .var "negativo", 0 0;
v00000000012abe40_0 .var "opcode", 6 0;
v00000000012ab9e0_0 .var "rd", 4 0;
v00000000012ac8e0_0 .var "rs1", 4 0;
v00000000012ac980_0 .var "rs2", 4 0;
v00000000012ac700_0 .var "tipo", 2 0;
S_0000000001153be0 .scope module, "lerinstrucao" "lerinstrucao" 3 94, 6 1 0, S_0000000001244580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instrucao";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 4 "estado";
v00000000012ab1c0_0 .net "PC", 31 0, v00000000012b0a40_0;  alias, 1 drivers
v00000000012ac0c0_0 .net "clk", 0 0, v00000000012b5ee0_0;  alias, 1 drivers
v00000000012ac2a0_0 .net "estado", 3 0, v00000000012aece0_0;  alias, 1 drivers
v00000000012ac5c0_0 .var "instrucao", 31 0;
v00000000012ab6c0 .array "instrucoes", 14 0, 31 0;
S_0000000001162fd0 .scope module, "memoria" "memoria" 3 116, 7 1 0, S_0000000001244580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "aluresult2";
    .port_info 2 /INPUT 32 "readdata2R";
    .port_info 3 /OUTPUT 32 "reddataM";
    .port_info 4 /INPUT 1 "memwrite";
    .port_info 5 /INPUT 1 "memread";
    .port_info 6 /INPUT 12 "immediate";
    .port_info 7 /OUTPUT 32 "mem0";
    .port_info 8 /OUTPUT 32 "mem1";
    .port_info 9 /OUTPUT 32 "mem2";
    .port_info 10 /OUTPUT 32 "mem3";
    .port_info 11 /OUTPUT 32 "mem4";
    .port_info 12 /OUTPUT 32 "mem5";
    .port_info 13 /OUTPUT 32 "mem6";
    .port_info 14 /OUTPUT 32 "mem7";
    .port_info 15 /OUTPUT 32 "mem8";
    .port_info 16 /OUTPUT 32 "mem9";
    .port_info 17 /OUTPUT 32 "mem10";
    .port_info 18 /OUTPUT 32 "mem11";
    .port_info 19 /OUTPUT 32 "mem12";
    .port_info 20 /OUTPUT 32 "mem13";
    .port_info 21 /OUTPUT 32 "mem14";
    .port_info 22 /OUTPUT 32 "mem15";
    .port_info 23 /OUTPUT 32 "mem16";
    .port_info 24 /OUTPUT 32 "mem17";
    .port_info 25 /OUTPUT 32 "mem18";
    .port_info 26 /OUTPUT 32 "mem19";
    .port_info 27 /OUTPUT 32 "mem20";
    .port_info 28 /OUTPUT 32 "mem21";
    .port_info 29 /OUTPUT 32 "mem22";
    .port_info 30 /OUTPUT 32 "mem23";
    .port_info 31 /OUTPUT 32 "mem24";
    .port_info 32 /OUTPUT 32 "mem25";
    .port_info 33 /OUTPUT 32 "mem26";
    .port_info 34 /OUTPUT 32 "mem27";
    .port_info 35 /OUTPUT 32 "mem28";
    .port_info 36 /OUTPUT 32 "mem29";
    .port_info 37 /OUTPUT 32 "mem30";
    .port_info 38 /OUTPUT 32 "mem31";
    .port_info 39 /INPUT 4 "estado";
    .port_info 40 /OUTPUT 32 "writedataR";
v00000000012ab940_0 .net "aluresult2", 31 0, v0000000001224f30_0;  alias, 1 drivers
v00000000012ac340_0 .net "clk", 0 0, v00000000012b5ee0_0;  alias, 1 drivers
v00000000012ac7a0_0 .net "estado", 3 0, v00000000012aece0_0;  alias, 1 drivers
v00000000012ab080_0 .net "immediate", 11 0, v00000000012242b0_0;  alias, 1 drivers
v00000000012aca20_0 .var "mem0", 31 0;
v00000000012ac160_0 .var "mem1", 31 0;
v00000000012ac480_0 .var "mem10", 31 0;
v00000000012abc60_0 .var "mem11", 31 0;
v00000000012ac200_0 .var "mem12", 31 0;
v00000000012ab440_0 .var "mem13", 31 0;
v00000000012abb20_0 .var "mem14", 31 0;
v00000000012ac3e0_0 .var "mem15", 31 0;
v00000000012ac840_0 .var "mem16", 31 0;
v00000000012abd00_0 .var "mem17", 31 0;
v00000000012acac0_0 .var "mem18", 31 0;
v00000000012ac520_0 .var "mem19", 31 0;
v00000000012acb60_0 .var "mem2", 31 0;
v00000000012aaf40_0 .var "mem20", 31 0;
v00000000012ab760_0 .var "mem21", 31 0;
v00000000012ab3a0_0 .var "mem22", 31 0;
v00000000012ab620_0 .var "mem23", 31 0;
v00000000012aacc0_0 .var "mem24", 31 0;
v00000000012aad60_0 .var "mem25", 31 0;
v00000000012aae00_0 .var "mem26", 31 0;
v00000000012aaea0_0 .var "mem27", 31 0;
v00000000012aafe0_0 .var "mem28", 31 0;
v00000000012ab120_0 .var "mem29", 31 0;
v00000000012abda0_0 .var "mem3", 31 0;
v00000000012abee0_0 .var "mem30", 31 0;
v00000000012ab260_0 .var "mem31", 31 0;
v00000000012ab4e0_0 .var "mem4", 31 0;
v00000000012ab300_0 .var "mem5", 31 0;
v00000000012ab800_0 .var "mem6", 31 0;
v00000000012ab8a0_0 .var "mem7", 31 0;
v00000000012aba80_0 .var "mem8", 31 0;
v00000000012abbc0_0 .var "mem9", 31 0;
v00000000012abf80 .array "memoria", 31 0, 31 0;
v00000000012ac020_0 .net "memread", 0 0, v00000000012af6e0_0;  alias, 1 drivers
v00000000012ada90_0 .net "memwrite", 0 0, v00000000012afaa0_0;  alias, 1 drivers
v00000000012accd0_0 .net "readdata2R", 31 0, L_00000000011d25f0;  alias, 1 drivers
v00000000012aeb70_0 .var "reddataM", 31 0;
v00000000012ad9f0_0 .var "writedataR", 31 0;
S_00000000011abc20 .scope module, "registradores" "registradores" 3 104, 8 1 0, S_0000000001244580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /OUTPUT 32 "readdata1R";
    .port_info 5 /OUTPUT 32 "readdata2R";
    .port_info 6 /INPUT 1 "regiwrite";
    .port_info 7 /INPUT 1 "memtoreg";
    .port_info 8 /INPUT 32 "writedataR";
    .port_info 9 /INPUT 32 "reddataM";
    .port_info 10 /OUTPUT 32 "reg0";
    .port_info 11 /OUTPUT 32 "reg1";
    .port_info 12 /OUTPUT 32 "reg2";
    .port_info 13 /OUTPUT 32 "reg3";
    .port_info 14 /OUTPUT 32 "reg4";
    .port_info 15 /OUTPUT 32 "reg5";
    .port_info 16 /OUTPUT 32 "reg6";
    .port_info 17 /OUTPUT 32 "reg7";
    .port_info 18 /OUTPUT 32 "reg8";
    .port_info 19 /OUTPUT 32 "reg9";
    .port_info 20 /OUTPUT 32 "reg10";
    .port_info 21 /OUTPUT 32 "reg11";
    .port_info 22 /OUTPUT 32 "reg12";
    .port_info 23 /OUTPUT 32 "reg13";
    .port_info 24 /OUTPUT 32 "reg14";
    .port_info 25 /OUTPUT 32 "reg15";
    .port_info 26 /OUTPUT 32 "reg16";
    .port_info 27 /OUTPUT 32 "reg17";
    .port_info 28 /OUTPUT 32 "reg18";
    .port_info 29 /OUTPUT 32 "reg19";
    .port_info 30 /OUTPUT 32 "reg20";
    .port_info 31 /OUTPUT 32 "reg21";
    .port_info 32 /OUTPUT 32 "reg22";
    .port_info 33 /OUTPUT 32 "reg23";
    .port_info 34 /OUTPUT 32 "reg24";
    .port_info 35 /OUTPUT 32 "reg25";
    .port_info 36 /OUTPUT 32 "reg26";
    .port_info 37 /OUTPUT 32 "reg27";
    .port_info 38 /OUTPUT 32 "reg28";
    .port_info 39 /OUTPUT 32 "reg29";
    .port_info 40 /OUTPUT 32 "reg30";
    .port_info 41 /OUTPUT 32 "reg31";
    .port_info 42 /INPUT 4 "estado";
L_00000000011d24a0 .functor BUFZ 32, L_00000000012b6730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000011d25f0 .functor BUFZ 32, L_00000000012b7db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000012ad590_0 .net *"_ivl_0", 31 0, L_00000000012b6730;  1 drivers
v00000000012aea30_0 .net *"_ivl_10", 6 0, L_00000000012b78b0;  1 drivers
L_00000000012bc070 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000012aead0_0 .net *"_ivl_13", 1 0, L_00000000012bc070;  1 drivers
v00000000012acd70_0 .net *"_ivl_2", 6 0, L_00000000012b67d0;  1 drivers
L_00000000012bc028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000012ae2b0_0 .net *"_ivl_5", 1 0, L_00000000012bc028;  1 drivers
v00000000012ae530_0 .net *"_ivl_8", 31 0, L_00000000012b7db0;  1 drivers
v00000000012ae210 .array "bancoregistradores", 31 0, 31 0;
v00000000012ace10_0 .net "clk", 0 0, v00000000012b5ee0_0;  alias, 1 drivers
v00000000012ad630_0 .net "estado", 3 0, v00000000012aece0_0;  alias, 1 drivers
v00000000012ae350_0 .net "memtoreg", 0 0, v00000000012af280_0;  alias, 1 drivers
v00000000012ae5d0_0 .net "rd", 4 0, v00000000012ab9e0_0;  alias, 1 drivers
v00000000012adb30_0 .net "readdata1R", 31 0, L_00000000011d24a0;  alias, 1 drivers
v00000000012ae3f0_0 .net "readdata2R", 31 0, L_00000000011d25f0;  alias, 1 drivers
v00000000012acf50_0 .net "reddataM", 31 0, v00000000012aeb70_0;  alias, 1 drivers
v00000000012ae990_0 .var "reg0", 31 0;
v00000000012aceb0_0 .var "reg1", 31 0;
v00000000012ad310_0 .var "reg10", 31 0;
v00000000012ad130_0 .var "reg11", 31 0;
v00000000012acff0_0 .var "reg12", 31 0;
v00000000012ad090_0 .var "reg13", 31 0;
v00000000012adbd0_0 .var "reg14", 31 0;
v00000000012adc70_0 .var "reg15", 31 0;
v00000000012add10_0 .var "reg16", 31 0;
v00000000012ad1d0_0 .var "reg17", 31 0;
v00000000012ae670_0 .var "reg18", 31 0;
v00000000012ad270_0 .var "reg19", 31 0;
v00000000012addb0_0 .var "reg2", 31 0;
v00000000012ae490_0 .var "reg20", 31 0;
v00000000012ad3b0_0 .var "reg21", 31 0;
v00000000012ad450_0 .var "reg22", 31 0;
v00000000012ad4f0_0 .var "reg23", 31 0;
v00000000012ade50_0 .var "reg24", 31 0;
v00000000012ae710_0 .var "reg25", 31 0;
v00000000012ad6d0_0 .var "reg26", 31 0;
v00000000012ad770_0 .var "reg27", 31 0;
v00000000012ad810_0 .var "reg28", 31 0;
v00000000012ad8b0_0 .var "reg29", 31 0;
v00000000012adef0_0 .var "reg3", 31 0;
v00000000012ad950_0 .var "reg30", 31 0;
v00000000012ae170_0 .var "reg31", 31 0;
v00000000012adf90_0 .var "reg4", 31 0;
v00000000012ae030_0 .var "reg5", 31 0;
v00000000012ae0d0_0 .var "reg6", 31 0;
v00000000012ae7b0_0 .var "reg7", 31 0;
v00000000012ae850_0 .var "reg8", 31 0;
v00000000012ae8f0_0 .var "reg9", 31 0;
v00000000012af8c0_0 .net "regiwrite", 0 0, v00000000012b0540_0;  alias, 1 drivers
v00000000012b0680_0 .net "rs1", 4 0, v00000000012ac8e0_0;  alias, 1 drivers
v00000000012b0220_0 .net "rs2", 4 0, v00000000012ac980_0;  alias, 1 drivers
v00000000012b07c0_0 .net "writedataR", 31 0, v00000000012ad9f0_0;  alias, 1 drivers
L_00000000012b6730 .array/port v00000000012ae210, L_00000000012b67d0;
L_00000000012b67d0 .concat [ 5 2 0 0], v00000000012ac8e0_0, L_00000000012bc028;
L_00000000012b7db0 .array/port v00000000012ae210, L_00000000012b78b0;
L_00000000012b78b0 .concat [ 5 2 0 0], v00000000012ac980_0, L_00000000012bc070;
S_00000000012b0ca0 .scope module, "sinaisdecontrole" "sinaisdecontrole" 3 100, 9 1 0, S_0000000001244580;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "tipo";
    .port_info 1 /OUTPUT 1 "regiwrite";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "memread";
    .port_info 4 /OUTPUT 4 "alucontrol";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "memtoreg";
    .port_info 9 /OUTPUT 1 "alusrc";
    .port_info 10 /INPUT 7 "funct7";
    .port_info 11 /INPUT 4 "estado";
v00000000012b0900_0 .var "alucontrol", 3 0;
v00000000012af000_0 .var "aluop", 1 0;
v00000000012af960_0 .var "alusrc", 0 0;
v00000000012b09a0_0 .var "branch", 0 0;
v00000000012af0a0_0 .net "clk", 0 0, v00000000012b5ee0_0;  alias, 1 drivers
v00000000012b0860_0 .net "estado", 3 0, v00000000012aece0_0;  alias, 1 drivers
v00000000012afa00_0 .net "funct3", 2 0, v0000000001224fd0_0;  alias, 1 drivers
v00000000012af140_0 .net "funct7", 6 0, v0000000001225070_0;  alias, 1 drivers
v00000000012af6e0_0 .var "memread", 0 0;
v00000000012af280_0 .var "memtoreg", 0 0;
v00000000012afaa0_0 .var "memwrite", 0 0;
v00000000012b0540_0 .var "regiwrite", 0 0;
v00000000012afb40_0 .net "tipo", 2 0, v00000000012ac700_0;  alias, 1 drivers
S_00000000012b0e30 .scope module, "somapc" "somapc" 3 91, 10 1 0, S_0000000001244580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 12 "immediate";
    .port_info 4 /INPUT 4 "estado";
    .port_info 5 /INPUT 1 "negativo";
v00000000012b0a40_0 .var "PC", 31 0;
v00000000012afbe0_0 .net "clk", 0 0, v00000000012b5ee0_0;  alias, 1 drivers
v00000000012b05e0_0 .net "estado", 3 0, v00000000012aece0_0;  alias, 1 drivers
v00000000012aeec0_0 .net "immediate", 11 0, v00000000012242b0_0;  alias, 1 drivers
v00000000012af320_0 .net "negativo", 0 0, v00000000012ac660_0;  alias, 1 drivers
v00000000012afc80_0 .net "pcsrc", 0 0, L_00000000011d26d0;  alias, 1 drivers
    .scope S_00000000012b0e30;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000012b0a40_0, 0;
    %end;
    .thread T_0;
    .scope S_00000000012b0e30;
T_1 ;
    %wait E_000000000121a3b0;
    %load/vec4 v00000000012b05e0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000000012afc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v00000000012b0a40_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000000012b0a40_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v00000000012af320_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.5, 4;
    %load/vec4 v00000000012b0a40_0;
    %load/vec4 v00000000012aeec0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v00000000012b0a40_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v00000000012b0a40_0;
    %load/vec4 v00000000012aeec0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v00000000012b0a40_0, 0;
T_1.6 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001153be0;
T_2 ;
    %vpi_call 6 12 "$readmemb", "entrada/instrucoes3.bin", v00000000012ab6c0 {0 0 0};
    %ix/getv 4, v00000000012ab1c0_0;
    %load/vec4a v00000000012ab6c0, 4;
    %assign/vec4 v00000000012ac5c0_0, 0;
    %end;
    .thread T_2;
    .scope S_0000000001153be0;
T_3 ;
    %wait E_000000000121a3b0;
    %load/vec4 v00000000012ac2a0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %ix/getv 4, v00000000012ab1c0_0;
    %load/vec4a v00000000012ab6c0, 4;
    %assign/vec4 v00000000012ac5c0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001153a50;
T_4 ;
    %wait E_000000000121a3b0;
    %load/vec4 v00000000012247b0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000000012ab580_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v00000000012ab580_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v00000000012ab9e0_0, 0;
    %load/vec4 v00000000012ab580_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012ac8e0_0, 0;
    %load/vec4 v00000000012ab580_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001224fd0_0, 0;
    %load/vec4 v00000000012ab580_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v00000000012242b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012ac660_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000012ac700_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v00000000012ab580_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v00000000012ab9e0_0, 0;
    %load/vec4 v00000000012ab580_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012ac8e0_0, 0;
    %load/vec4 v00000000012ab580_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001224fd0_0, 0;
    %load/vec4 v00000000012ab580_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v00000000012ab580_0;
    %parti/s 12, 20, 6;
    %inv;
    %addi 1, 0, 12;
    %assign/vec4 v00000000012242b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012ac660_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v00000000012ab580_0;
    %parti/s 12, 20, 6;
    %assign/vec4 v00000000012242b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012ac660_0, 0;
T_4.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000012ac700_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v00000000012ab580_0;
    %parti/s 7, 25, 6;
    %load/vec4 v00000000012ab580_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000012242b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012ac660_0, 0;
    %load/vec4 v00000000012ab580_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012ac8e0_0, 0;
    %load/vec4 v00000000012ab580_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v00000000012ac980_0, 0;
    %load/vec4 v00000000012ab580_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001224fd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000012ac700_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v00000000012ab580_0;
    %parti/s 7, 25, 6;
    %assign/vec4 v0000000001225070_0, 0;
    %load/vec4 v00000000012ab580_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v00000000012ac980_0, 0;
    %load/vec4 v00000000012ab580_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012ac8e0_0, 0;
    %load/vec4 v00000000012ab580_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v00000000012ab9e0_0, 0;
    %load/vec4 v00000000012ab580_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001224fd0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000012ac700_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v00000000012ab580_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v00000000012ab580_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000012ab580_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000012ab580_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000012ab580_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %inv;
    %addi 1, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000000012242b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012ac660_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v00000000012ab580_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000012ab580_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000012ab580_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000012ab580_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000000012242b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012ac660_0, 0;
T_4.11 ;
    %load/vec4 v00000000012ab580_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v00000000012ac8e0_0, 0;
    %load/vec4 v00000000012ab580_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v00000000012ac980_0, 0;
    %load/vec4 v00000000012ab580_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0000000001224fd0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000000012ac700_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000012b0ca0;
T_5 ;
    %wait E_000000000121a3b0;
    %load/vec4 v00000000012b0860_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000000012afb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v00000000012afa00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %jmp T_5.13;
T_5.8 ;
    %load/vec4 v00000000012af140_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %jmp T_5.16;
T_5.14 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
T_5.0 ;
    %load/vec4 v00000000012b0860_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.17, 4;
    %load/vec4 v00000000012afb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %jmp T_5.24;
T_5.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.24;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.24;
T_5.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.24;
T_5.22 ;
    %load/vec4 v00000000012afa00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %jmp T_5.30;
T_5.25 ;
    %load/vec4 v00000000012af140_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %jmp T_5.33;
T_5.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.33;
T_5.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.33;
T_5.33 ;
    %pop/vec4 1;
    %jmp T_5.30;
T_5.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.30;
T_5.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.30;
T_5.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.30;
T_5.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.30;
T_5.30 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.23 ;
    %load/vec4 v00000000012afa00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %jmp T_5.36;
T_5.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.36;
T_5.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012b0540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012afaa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af6e0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000012b0900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012b09a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012af280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012af960_0, 0;
    %jmp T_5.36;
T_5.36 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.24 ;
    %pop/vec4 1;
T_5.17 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000011abc20;
T_6 ;
    %vpi_call 8 20 "$readmemb", "entrada/registradores.bin", v00000000012ae210 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae990_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012aceb0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012addb0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012adef0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012adf90_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae030_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae0d0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae7b0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae850_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae8f0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad310_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad130_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012acff0_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad090_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012adbd0_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012adc70_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012add10_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad1d0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae670_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad270_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae490_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad3b0_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad450_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad4f0_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ade50_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae710_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad6d0_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad770_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad810_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad8b0_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad950_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae170_0, 0;
    %end;
    .thread T_6;
    .scope S_00000000011abc20;
T_7 ;
    %wait E_000000000121a3b0;
    %load/vec4 v00000000012ad630_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000012ad630_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000000012af8c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000000012ae350_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v00000000012ae5d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000000012acf50_0;
    %load/vec4 v00000000012ae5d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ae210, 0, 4;
T_7.7 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v00000000012ae5d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v00000000012b07c0_0;
    %load/vec4 v00000000012ae5d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012ae210, 0, 4;
T_7.9 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae990_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012aceb0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012addb0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012adef0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012adf90_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae030_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae0d0_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae7b0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae850_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae8f0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad310_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad130_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012acff0_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad090_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012adbd0_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012adc70_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012add10_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad1d0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae670_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad270_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae490_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad3b0_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad450_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad4f0_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ade50_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae710_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad6d0_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad770_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad810_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad8b0_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ad950_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012ae210, 4;
    %assign/vec4 v00000000012ae170_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000124dba0;
T_8 ;
    %wait E_000000000121a3b0;
    %load/vec4 v00000000012245d0_0;
    %cmpi/e 5, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000012245d0_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000000012243f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000000001224990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.5 ;
    %load/vec4 v0000000001224c10_0;
    %load/vec4 v0000000001224d50_0;
    %and;
    %assign/vec4 v0000000001224f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012248f0_0, 0;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v0000000001224c10_0;
    %load/vec4 v0000000001224d50_0;
    %or;
    %assign/vec4 v0000000001224f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012248f0_0, 0;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0000000001224c10_0;
    %load/vec4 v0000000001224d50_0;
    %add;
    %assign/vec4 v0000000001224f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012248f0_0, 0;
    %jmp T_8.11;
T_8.8 ;
    %load/vec4 v0000000001224c10_0;
    %load/vec4 v0000000001224d50_0;
    %sub;
    %assign/vec4 v0000000001224f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012248f0_0, 0;
    %jmp T_8.11;
T_8.9 ;
    %load/vec4 v0000000001224c10_0;
    %load/vec4 v0000000001224d50_0;
    %xor;
    %assign/vec4 v0000000001224f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012248f0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0000000001224c10_0;
    %ix/getv 4, v0000000001224d50_0;
    %shiftr 4;
    %assign/vec4 v0000000001224f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012248f0_0, 0;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0000000001224990_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %jmp T_8.16;
T_8.12 ;
    %load/vec4 v0000000001224a30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.17, 4;
    %load/vec4 v0000000001224c10_0;
    %load/vec4 v0000000001224df0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %sub;
    %assign/vec4 v0000000001224f30_0, 0;
    %jmp T_8.18;
T_8.17 ;
    %load/vec4 v0000000001224c10_0;
    %load/vec4 v0000000001224df0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %assign/vec4 v0000000001224f30_0, 0;
T_8.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012248f0_0, 0;
    %jmp T_8.16;
T_8.13 ;
    %load/vec4 v0000000001224a30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.19, 4;
    %load/vec4 v0000000001224c10_0;
    %load/vec4 v0000000001224df0_0;
    %pad/u 32;
    %sub;
    %assign/vec4 v0000000001224f30_0, 0;
    %jmp T_8.20;
T_8.19 ;
    %load/vec4 v0000000001224c10_0;
    %load/vec4 v0000000001224df0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0000000001224f30_0, 0;
T_8.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012248f0_0, 0;
    %jmp T_8.16;
T_8.14 ;
    %load/vec4 v0000000001224c10_0;
    %load/vec4 v0000000001224d50_0;
    %sub;
    %assign/vec4 v0000000001224f30_0, 0;
    %load/vec4 v0000000001224f30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012248f0_0, 0;
T_8.21 ;
    %jmp T_8.16;
T_8.15 ;
    %load/vec4 v0000000001224c10_0;
    %load/vec4 v0000000001224d50_0;
    %cmp/ne;
    %jmp/0xz  T_8.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000012248f0_0, 0;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000012248f0_0, 0;
T_8.24 ;
    %jmp T_8.16;
T_8.16 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000001162fd0;
T_9 ;
    %vpi_call 7 18 "$readmemb", "entrada/memoria.bin", v00000000012abf80 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aca20_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ac160_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012acb60_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012abda0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab4e0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab300_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab800_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab8a0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aba80_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012abbc0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ac480_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012abc60_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ac200_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab440_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012abb20_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ac3e0_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ac840_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012abd00_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012acac0_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ac520_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aaf40_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab760_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab3a0_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab620_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aacc0_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aad60_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aae00_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aaea0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aafe0_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab120_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012abee0_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab260_0, 0;
    %end;
    .thread T_9;
    .scope S_0000000001162fd0;
T_10 ;
    %wait E_000000000121a3b0;
    %load/vec4 v00000000012ac7a0_0;
    %cmpi/e 3, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000012ac7a0_0;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v00000000012ac7a0_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000000012ada90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v00000000012accd0_0;
    %ix/getv 3, v00000000012ab940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000012abf80, 0, 4;
T_10.2 ;
    %load/vec4 v00000000012ac020_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.4, 4;
    %ix/getv 4, v00000000012ab940_0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aeb70_0, 0;
T_10.4 ;
    %load/vec4 v00000000012ab940_0;
    %assign/vec4 v00000000012ad9f0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aca20_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ac160_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012acb60_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012abda0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab4e0_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab300_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab800_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab8a0_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aba80_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012abbc0_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ac480_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012abc60_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ac200_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab440_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012abb20_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ac3e0_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ac840_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012abd00_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012acac0_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ac520_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aaf40_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab760_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab3a0_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab620_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aacc0_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aad60_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aae00_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aaea0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012aafe0_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab120_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012abee0_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000012abf80, 4;
    %assign/vec4 v00000000012ab260_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000001244580;
T_11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012aece0_0, 0;
    %end;
    .thread T_11;
    .scope S_0000000001244580;
T_12 ;
    %wait E_000000000121a870;
    %load/vec4 v00000000012b4360_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012aece0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000012aece0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %jmp T_12.13;
T_12.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000012aece0_0, 0;
    %jmp T_12.13;
T_12.3 ;
    %load/vec4 v00000000012af1e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000012aece0_0, 0;
    %jmp T_12.15;
T_12.14 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000012aece0_0, 0;
T_12.15 ;
    %jmp T_12.13;
T_12.4 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000012aece0_0, 0;
    %jmp T_12.13;
T_12.5 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v00000000012aece0_0, 0;
    %jmp T_12.13;
T_12.6 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000012aece0_0, 0;
    %jmp T_12.13;
T_12.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000012aece0_0, 0;
    %jmp T_12.13;
T_12.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000012aece0_0, 0;
    %jmp T_12.13;
T_12.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000012aece0_0, 0;
    %jmp T_12.13;
T_12.10 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000012aece0_0, 0;
    %jmp T_12.13;
T_12.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012aece0_0, 0;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v00000000012b4360_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000012aece0_0, 0;
T_12.16 ;
    %jmp T_12.13;
T_12.13 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000001154650;
T_13 ;
    %vpi_call 2 26 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001154650 {0 0 0};
    %vpi_call 2 28 "$display", "\012Resultados Finais" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012b6af0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000012b6af0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 33 "$display", "--------------Memoria--------------" {0 0 0};
    %vpi_call 2 34 "$display", "memoria [0] =  %d", v00000000012b5a80_0 {0 0 0};
    %vpi_call 2 35 "$display", "memoria [1] =  %d", v00000000012b5b20_0 {0 0 0};
    %vpi_call 2 36 "$display", "memoria [2] =  %d", v00000000012b40e0_0 {0 0 0};
    %vpi_call 2 37 "$display", "memoria [3] =  %d", v00000000012b4b80_0 {0 0 0};
    %vpi_call 2 38 "$display", "memoria [4] =  %d", v00000000012b4720_0 {0 0 0};
    %vpi_call 2 39 "$display", "memoria [5] =  %d", v00000000012b47c0_0 {0 0 0};
    %vpi_call 2 40 "$display", "memoria [6] =  %d", v00000000012b4c20_0 {0 0 0};
    %vpi_call 2 41 "$display", "memoria [7] =  %d", v00000000012b4d60_0 {0 0 0};
    %vpi_call 2 42 "$display", "memoria [8] =  %d", v00000000012b51c0_0 {0 0 0};
    %vpi_call 2 43 "$display", "memoria [9] =  %d", v00000000012b5260_0 {0 0 0};
    %vpi_call 2 44 "$display", "memoria [10] = %d", v00000000012b4ae0_0 {0 0 0};
    %vpi_call 2 45 "$display", "memoria [11] = %d", v00000000012b53a0_0 {0 0 0};
    %vpi_call 2 46 "$display", "memoria [12] = %d", v00000000012b4fe0_0 {0 0 0};
    %vpi_call 2 47 "$display", "memoria [13] = %d", v00000000012b4e00_0 {0 0 0};
    %vpi_call 2 48 "$display", "memoria [14] = %d", v00000000012b5e40_0 {0 0 0};
    %vpi_call 2 49 "$display", "memoria [15] = %d", v00000000012b5620_0 {0 0 0};
    %vpi_call 2 50 "$display", "memoria [16] = %d", v00000000012b56c0_0 {0 0 0};
    %vpi_call 2 51 "$display", "memoria [17] = %d", v00000000012b5940_0 {0 0 0};
    %vpi_call 2 52 "$display", "memoria [18] = %d", v00000000012b5080_0 {0 0 0};
    %vpi_call 2 53 "$display", "memoria [19] = %d", v00000000012b4040_0 {0 0 0};
    %vpi_call 2 54 "$display", "memoria [20] = %d", v00000000012b5120_0 {0 0 0};
    %vpi_call 2 55 "$display", "memoria [21] = %d", v00000000012b4540_0 {0 0 0};
    %vpi_call 2 56 "$display", "memoria [22] = %d", v00000000012b5bc0_0 {0 0 0};
    %vpi_call 2 57 "$display", "memoria [23] = %d", v00000000012b4180_0 {0 0 0};
    %vpi_call 2 58 "$display", "memoria [24] = %d", v00000000012b42c0_0 {0 0 0};
    %vpi_call 2 59 "$display", "memoria [25] = %d", v00000000012b5da0_0 {0 0 0};
    %vpi_call 2 60 "$display", "memoria [26] = %d", v00000000012b4220_0 {0 0 0};
    %vpi_call 2 61 "$display", "memoria [27] = %d", v00000000012b59e0_0 {0 0 0};
    %vpi_call 2 62 "$display", "memoria [28] = %d", v00000000012b4400_0 {0 0 0};
    %vpi_call 2 63 "$display", "memoria [29] = %d", v00000000012b44a0_0 {0 0 0};
    %vpi_call 2 64 "$display", "memoria [30] = %d", v00000000012b45e0_0 {0 0 0};
    %vpi_call 2 65 "$display", "memoria [31] = %d", v00000000012b4680_0 {0 0 0};
    %vpi_call 2 66 "$display", "--------------Registradores--------------" {0 0 0};
    %vpi_call 2 67 "$display", "Registrador [0] =  %d", v00000000012b5760_0 {0 0 0};
    %vpi_call 2 68 "$display", "Registrador [1] =  %d", v00000000012b5800_0 {0 0 0};
    %vpi_call 2 69 "$display", "Registrador [2] =  %d", v00000000012b6b90_0 {0 0 0};
    %vpi_call 2 70 "$display", "Registrador [3] =  %d", v00000000012b6cd0_0 {0 0 0};
    %vpi_call 2 71 "$display", "Registrador [4] =  %d", v00000000012b65f0_0 {0 0 0};
    %vpi_call 2 72 "$display", "Registrador [5] =  %d", v00000000012b6190_0 {0 0 0};
    %vpi_call 2 73 "$display", "Registrador [6] =  %d", v00000000012b7310_0 {0 0 0};
    %vpi_call 2 74 "$display", "Registrador [7] =  %d", v00000000012b73b0_0 {0 0 0};
    %vpi_call 2 75 "$display", "Registrador [8] =  %d", v00000000012b79f0_0 {0 0 0};
    %vpi_call 2 76 "$display", "Registrador [9] =  %d", v00000000012b6e10_0 {0 0 0};
    %vpi_call 2 77 "$display", "Registrador [10] = %d", v00000000012b7630_0 {0 0 0};
    %vpi_call 2 78 "$display", "Registrador [11] = %d", v00000000012b7090_0 {0 0 0};
    %vpi_call 2 79 "$display", "Registrador [12] = %d", v00000000012b6d70_0 {0 0 0};
    %vpi_call 2 80 "$display", "Registrador [13] = %d", v00000000012b6050_0 {0 0 0};
    %vpi_call 2 81 "$display", "Registrador [14] = %d", v00000000012b7130_0 {0 0 0};
    %vpi_call 2 82 "$display", "Registrador [15] = %d", v00000000012b76d0_0 {0 0 0};
    %vpi_call 2 83 "$display", "Registrador [16] = %d", v00000000012b6910_0 {0 0 0};
    %vpi_call 2 84 "$display", "Registrador [17] = %d", v00000000012b69b0_0 {0 0 0};
    %vpi_call 2 85 "$display", "Registrador [18] = %d", v00000000012b7950_0 {0 0 0};
    %vpi_call 2 86 "$display", "Registrador [19] = %d", v00000000012b7b30_0 {0 0 0};
    %vpi_call 2 87 "$display", "Registrador [20] = %d", v00000000012b64b0_0 {0 0 0};
    %vpi_call 2 88 "$display", "Registrador [21] = %d", v00000000012b6a50_0 {0 0 0};
    %vpi_call 2 89 "$display", "Registrador [22] = %d", v00000000012b6ff0_0 {0 0 0};
    %vpi_call 2 90 "$display", "Registrador [23] = %d", v00000000012b6550_0 {0 0 0};
    %vpi_call 2 91 "$display", "Registrador [24] = %d", v00000000012b71d0_0 {0 0 0};
    %vpi_call 2 92 "$display", "Registrador [25] = %d", v00000000012b60f0_0 {0 0 0};
    %vpi_call 2 93 "$display", "Registrador [26] = %d", v00000000012b7770_0 {0 0 0};
    %vpi_call 2 94 "$display", "Registrador [27] = %d", v00000000012b7810_0 {0 0 0};
    %vpi_call 2 95 "$display", "Registrador [28] = %d", v00000000012b6c30_0 {0 0 0};
    %vpi_call 2 96 "$display", "Registrador [29] = %d", v00000000012b7590_0 {0 0 0};
    %vpi_call 2 97 "$display", "Registrador [30] = %d", v00000000012b7270_0 {0 0 0};
    %vpi_call 2 98 "$display", "Registrador [31] = %d", v00000000012b6690_0 {0 0 0};
    %vpi_call 2 99 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000000001154650;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012b5ee0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0000000001154650;
T_15 ;
    %delay 1, 0;
    %load/vec4 v00000000012b5ee0_0;
    %inv;
    %store/vec4 v00000000012b5ee0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./main.v";
    "./modulos/alu.v";
    "./modulos/decodificacao.v";
    "./modulos/lerinstrucao.v";
    "./modulos/memoria.v";
    "./modulos/registradores.v";
    "./modulos/sinaisdecontrole.v";
    "./modulos/somapc.v";
