vhdtdtfi -lib work clk_gen_1Hz_v3.vhd -prj testy -o clk_gen_1Hz_v3.spl -module clk_gen_1Hz_v3 -template C:/Xilinx/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e clk_gen_1Hz_v3.spl {C:/Users/Eryk/Documents/DokumentyPUT/Elektronika-Cyfrowa/lab_6 pomiarf/testy/clk_gen_1Hz_v3.sym} 
