set ::env(PROJECT_NAME) tv80
set ::env(DESIGN_TOP) tv80s
set ::env(DESIGN_DIR) ./core/tv80/rtl
set ::env(TOP_VERILOG) ./core/tv80/rtl/tv80s.v
