# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:48 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs[16] outs[17] outs_valid

.latch        n86 Memory[0][0]  2
.latch        n91 Memory[0][1]  2
.latch        n96 Memory[0][2]  2
.latch       n101 Memory[0][3]  2
.latch       n106 Memory[0][4]  2
.latch       n111 Memory[0][5]  2
.latch       n116 Memory[0][6]  2
.latch       n121 Memory[0][7]  2
.latch       n126 Memory[0][8]  2
.latch       n131 Memory[0][9]  2
.latch       n136 Memory[0][10]  2
.latch       n141 Memory[0][11]  2
.latch       n146 Memory[0][12]  2
.latch       n151 Memory[0][13]  2
.latch       n156 Memory[0][14]  2
.latch       n161 Memory[0][15]  2
.latch       n166 Memory[0][16]  2
.latch       n171 Memory[0][17]  2
.latch       n176 Memory[1][0]  2
.latch       n181 Memory[1][1]  2
.latch       n186 Memory[1][2]  2
.latch       n191 Memory[1][3]  2
.latch       n196 Memory[1][4]  2
.latch       n201 Memory[1][5]  2
.latch       n206 Memory[1][6]  2
.latch       n211 Memory[1][7]  2
.latch       n216 Memory[1][8]  2
.latch       n221 Memory[1][9]  2
.latch       n226 Memory[1][10]  2
.latch       n231 Memory[1][11]  2
.latch       n236 Memory[1][12]  2
.latch       n241 Memory[1][13]  2
.latch       n246 Memory[1][14]  2
.latch       n251 Memory[1][15]  2
.latch       n256 Memory[1][16]  2
.latch       n261 Memory[1][17]  2
.latch       n266 control.valid_reg[0]  2
.latch       n271 control.valid_reg[1]  2

.names outs_ready control.valid_reg[1] ins_ready
01 0
.names Memory[0][0] ins_ready new_n158
10 1
.names ins[0] ins_ready new_n159
11 1
.names new_n158 new_n159 n86
00 0
.names Memory[0][1] ins_ready new_n161_1
10 1
.names ins[1] ins_ready new_n162
11 1
.names new_n161_1 new_n162 n91
00 0
.names Memory[0][2] ins_ready new_n164
10 1
.names ins[2] ins_ready new_n165
11 1
.names new_n164 new_n165 n96
00 0
.names Memory[0][3] ins_ready new_n167
10 1
.names ins[3] ins_ready new_n168
11 1
.names new_n167 new_n168 n101
00 0
.names Memory[0][4] ins_ready new_n170
10 1
.names ins[4] ins_ready new_n171_1
11 1
.names new_n170 new_n171_1 n106
00 0
.names Memory[0][5] ins_ready new_n173
10 1
.names ins[5] ins_ready new_n174
11 1
.names new_n173 new_n174 n111
00 0
.names Memory[0][6] ins_ready new_n176_1
10 1
.names ins[6] ins_ready new_n177
11 1
.names new_n176_1 new_n177 n116
00 0
.names Memory[0][7] ins_ready new_n179
10 1
.names ins[7] ins_ready new_n180
11 1
.names new_n179 new_n180 n121
00 0
.names Memory[0][8] ins_ready new_n182
10 1
.names ins[8] ins_ready new_n183
11 1
.names new_n182 new_n183 n126
00 0
.names Memory[0][9] ins_ready new_n185
10 1
.names ins[9] ins_ready new_n186_1
11 1
.names new_n185 new_n186_1 n131
00 0
.names Memory[0][10] ins_ready new_n188
10 1
.names ins[10] ins_ready new_n189
11 1
.names new_n188 new_n189 n136
00 0
.names Memory[0][11] ins_ready new_n191_1
10 1
.names ins[11] ins_ready new_n192
11 1
.names new_n191_1 new_n192 n141
00 0
.names Memory[0][12] ins_ready new_n194
10 1
.names ins[12] ins_ready new_n195
11 1
.names new_n194 new_n195 n146
00 0
.names Memory[0][13] ins_ready new_n197
10 1
.names ins[13] ins_ready new_n198
11 1
.names new_n197 new_n198 n151
00 0
.names Memory[0][14] ins_ready new_n200
10 1
.names ins[14] ins_ready new_n201_1
11 1
.names new_n200 new_n201_1 n156
00 0
.names Memory[0][15] ins_ready new_n203
10 1
.names ins[15] ins_ready new_n204
11 1
.names new_n203 new_n204 n161
00 0
.names Memory[0][16] ins_ready new_n206_1
10 1
.names ins[16] ins_ready new_n207
11 1
.names new_n206_1 new_n207 n166
00 0
.names Memory[0][17] ins_ready new_n209
10 1
.names ins[17] ins_ready new_n210
11 1
.names new_n209 new_n210 n171
00 0
.names Memory[1][0] ins_ready new_n212
10 1
.names Memory[0][0] ins_ready new_n213
11 1
.names new_n212 new_n213 n176
00 0
.names Memory[1][1] ins_ready new_n215
10 1
.names Memory[0][1] ins_ready new_n216_1
11 1
.names new_n215 new_n216_1 n181
00 0
.names Memory[1][2] ins_ready new_n218
10 1
.names Memory[0][2] ins_ready new_n219
11 1
.names new_n218 new_n219 n186
00 0
.names Memory[1][3] ins_ready new_n221_1
10 1
.names Memory[0][3] ins_ready new_n222
11 1
.names new_n221_1 new_n222 n191
00 0
.names Memory[1][4] ins_ready new_n224
10 1
.names Memory[0][4] ins_ready new_n225
11 1
.names new_n224 new_n225 n196
00 0
.names Memory[1][5] ins_ready new_n227
10 1
.names Memory[0][5] ins_ready new_n228
11 1
.names new_n227 new_n228 n201
00 0
.names Memory[1][6] ins_ready new_n230
10 1
.names Memory[0][6] ins_ready new_n231_1
11 1
.names new_n230 new_n231_1 n206
00 0
.names Memory[1][7] ins_ready new_n233
10 1
.names Memory[0][7] ins_ready new_n234
11 1
.names new_n233 new_n234 n211
00 0
.names Memory[1][8] ins_ready new_n236_1
10 1
.names Memory[0][8] ins_ready new_n237
11 1
.names new_n236_1 new_n237 n216
00 0
.names Memory[1][9] ins_ready new_n239
10 1
.names Memory[0][9] ins_ready new_n240
11 1
.names new_n239 new_n240 n221
00 0
.names Memory[1][10] ins_ready new_n242
10 1
.names Memory[0][10] ins_ready new_n243
11 1
.names new_n242 new_n243 n226
00 0
.names Memory[1][11] ins_ready new_n245
10 1
.names Memory[0][11] ins_ready new_n246_1
11 1
.names new_n245 new_n246_1 n231
00 0
.names Memory[1][12] ins_ready new_n248
10 1
.names Memory[0][12] ins_ready new_n249
11 1
.names new_n248 new_n249 n236
00 0
.names Memory[1][13] ins_ready new_n251_1
10 1
.names Memory[0][13] ins_ready new_n252
11 1
.names new_n251_1 new_n252 n241
00 0
.names Memory[1][14] ins_ready new_n254
10 1
.names Memory[0][14] ins_ready new_n255
11 1
.names new_n254 new_n255 n246
00 0
.names Memory[1][15] ins_ready new_n257
10 1
.names Memory[0][15] ins_ready new_n258
11 1
.names new_n257 new_n258 n251
00 0
.names Memory[1][16] ins_ready new_n260
10 1
.names Memory[0][16] ins_ready new_n261_1
11 1
.names new_n260 new_n261_1 n256
00 0
.names Memory[1][17] ins_ready new_n263
10 1
.names Memory[0][17] ins_ready new_n264
11 1
.names new_n263 new_n264 n261
00 0
.names control.valid_reg[0] ins_ready new_n266_1
10 1
.names ins_valid ins_ready new_n267
11 1
.names new_n266_1 new_n267 new_n268
00 1
.names rst new_n268 n266
00 1
.names control.valid_reg[0] ins_ready new_n270
01 1
.names rst new_n270 n271
00 1
.names Memory[1][0] outs[0]
1 1
.names Memory[1][1] outs[1]
1 1
.names Memory[1][2] outs[2]
1 1
.names Memory[1][3] outs[3]
1 1
.names Memory[1][4] outs[4]
1 1
.names Memory[1][5] outs[5]
1 1
.names Memory[1][6] outs[6]
1 1
.names Memory[1][7] outs[7]
1 1
.names Memory[1][8] outs[8]
1 1
.names Memory[1][9] outs[9]
1 1
.names Memory[1][10] outs[10]
1 1
.names Memory[1][11] outs[11]
1 1
.names Memory[1][12] outs[12]
1 1
.names Memory[1][13] outs[13]
1 1
.names Memory[1][14] outs[14]
1 1
.names Memory[1][15] outs[15]
1 1
.names Memory[1][16] outs[16]
1 1
.names Memory[1][17] outs[17]
1 1
.names control.valid_reg[1] outs_valid
1 1
.end
