digraph "CFG for '_Z18bgr_to_gray_kernelPhS_iiii' function" {
	label="CFG for '_Z18bgr_to_gray_kernelPhS_iiii' function";

	Node0x4702730 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %17 = getelementptr i8, i8 addrspace(4)* %8, i64 6\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 2, !range !4, !invariant.load !5\l  %20 = zext i16 %19 to i32\l  %21 = mul i32 %16, %20\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %23 = add i32 %21, %22\l  %24 = icmp slt i32 %15, %2\l  %25 = icmp slt i32 %23, %3\l  %26 = select i1 %24, i1 %25, i1 false\l  br i1 %26, label %27, label %55\l|{<s0>T|<s1>F}}"];
	Node0x4702730:s0 -> Node0x47061b0;
	Node0x4702730:s1 -> Node0x4706240;
	Node0x47061b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%27:\l27:                                               \l  %28 = mul nsw i32 %23, %4\l  %29 = mul nsw i32 %15, 3\l  %30 = add nsw i32 %28, %29\l  %31 = mul nsw i32 %23, %5\l  %32 = add nsw i32 %31, %15\l  %33 = sext i32 %30 to i64\l  %34 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %33\l  %35 = load i8, i8 addrspace(1)* %34, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %36 = add nsw i32 %30, 1\l  %37 = sext i32 %36 to i64\l  %38 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %37\l  %39 = load i8, i8 addrspace(1)* %38, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %40 = add nsw i32 %30, 2\l  %41 = sext i32 %40 to i64\l  %42 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %41\l  %43 = load i8, i8 addrspace(1)* %42, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %44 = uitofp i8 %43 to float\l  %45 = fmul contract float %44, 0x3FD3333340000000\l  %46 = uitofp i8 %39 to float\l  %47 = fmul contract float %46, 0x3FE2E147A0000000\l  %48 = fadd contract float %47, %45\l  %49 = uitofp i8 %35 to float\l  %50 = fmul contract float %49, 0x3FBC28F5C0000000\l  %51 = fadd contract float %50, %48\l  %52 = fptoui float %51 to i8\l  %53 = sext i32 %32 to i64\l  %54 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %53\l  store i8 %52, i8 addrspace(1)* %54, align 1, !tbaa !7\l  br label %55\l}"];
	Node0x47061b0 -> Node0x4706240;
	Node0x4706240 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%55:\l55:                                               \l  ret void\l}"];
}
