{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd " "Source file: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1684845438368 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v " "Source file: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1684845438368 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd " "Source file: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1684845438368 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v " "Source file: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1684845438368 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1684845438368 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd " "Source file: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1684845438460 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v " "Source file: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1684845438460 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd " "Source file: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1684845438460 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v " "Source file: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1684845438460 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1684845438460 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd " "Source file: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1684845438520 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v " "Source file: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1684845438520 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd " "Source file: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1684845438520 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v " "Source file: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1684845438520 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1684845438520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684845441226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684845441228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 14:37:20 2023 " "Processing started: Tue May 23 14:37:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684845441228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684845441228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684845441229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1684845441562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Assignment4_Qsys-rtl " "Found design unit 1: Assignment4_Qsys-rtl" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442002 ""} { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys " "Found entity 1: Assignment4_Qsys" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_irq_mapper " "Found entity 1: Assignment4_Qsys_irq_mapper" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_irq_mapper.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0 " "Found entity 1: Assignment4_Qsys_mm_interconnect_0" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442014 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442027 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Assignment4_Qsys_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at Assignment4_Qsys_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684845442032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Assignment4_Qsys_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at Assignment4_Qsys_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684845442032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442032 ""} { "Info" "ISGN_ENTITY_NAME" "2 Assignment4_Qsys_mm_interconnect_0_id_router_002 " "Found entity 2: Assignment4_Qsys_mm_interconnect_0_id_router_002" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Assignment4_Qsys_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at Assignment4_Qsys_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684845442033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Assignment4_Qsys_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at Assignment4_Qsys_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684845442033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_id_router_default_decode " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_id_router_default_decode" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442034 ""} { "Info" "ISGN_ENTITY_NAME" "2 Assignment4_Qsys_mm_interconnect_0_id_router " "Found entity 2: Assignment4_Qsys_mm_interconnect_0_id_router" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684845442034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684845442035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442035 ""} { "Info" "ISGN_ENTITY_NAME" "2 Assignment4_Qsys_mm_interconnect_0_addr_router_001 " "Found entity 2: Assignment4_Qsys_mm_interconnect_0_addr_router_001" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Assignment4_Qsys_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at Assignment4_Qsys_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684845442036 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Assignment4_Qsys_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at Assignment4_Qsys_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684845442036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode " "Found entity 1: Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442037 ""} { "Info" "ISGN_ENTITY_NAME" "2 Assignment4_Qsys_mm_interconnect_0_addr_router " "Found entity 2: Assignment4_Qsys_mm_interconnect_0_addr_router" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_bus_demo-behavior " "Found design unit 1: esl_bus_demo-behavior" {  } { { "Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442046 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_bus_demo " "Found entity 1: esl_bus_demo" {  } { { "Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureEncoder-Behavioral " "Found design unit 1: QuadratureEncoder-Behavioral" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442047 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureEncoder " "Found entity 1: QuadratureEncoder" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_sysid " "Found entity 1: Assignment4_Qsys_sysid" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_sys_clk_timer " "Found entity 1: Assignment4_Qsys_sys_clk_timer" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sys_clk_timer.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_jtag_uart_sim_scfifo_w " "Found entity 1: Assignment4_Qsys_jtag_uart_sim_scfifo_w" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442052 ""} { "Info" "ISGN_ENTITY_NAME" "2 Assignment4_Qsys_jtag_uart_scfifo_w " "Found entity 2: Assignment4_Qsys_jtag_uart_scfifo_w" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442052 ""} { "Info" "ISGN_ENTITY_NAME" "3 Assignment4_Qsys_jtag_uart_sim_scfifo_r " "Found entity 3: Assignment4_Qsys_jtag_uart_sim_scfifo_r" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442052 ""} { "Info" "ISGN_ENTITY_NAME" "4 Assignment4_Qsys_jtag_uart_scfifo_r " "Found entity 4: Assignment4_Qsys_jtag_uart_scfifo_r" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442052 ""} { "Info" "ISGN_ENTITY_NAME" "5 Assignment4_Qsys_jtag_uart " "Found entity 5: Assignment4_Qsys_jtag_uart" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_cpu_oci_test_bench " "Found entity 1: Assignment4_Qsys_cpu_oci_test_bench" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_oci_test_bench.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845442053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845442053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_cpu_ic_data_module " "Found entity 1: Assignment4_Qsys_cpu_ic_data_module" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "2 Assignment4_Qsys_cpu_ic_tag_module " "Found entity 2: Assignment4_Qsys_cpu_ic_tag_module" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "3 Assignment4_Qsys_cpu_register_bank_a_module " "Found entity 3: Assignment4_Qsys_cpu_register_bank_a_module" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "4 Assignment4_Qsys_cpu_register_bank_b_module " "Found entity 4: Assignment4_Qsys_cpu_register_bank_b_module" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "5 Assignment4_Qsys_cpu_nios2_oci_debug " "Found entity 5: Assignment4_Qsys_cpu_nios2_oci_debug" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "6 Assignment4_Qsys_cpu_ociram_sp_ram_module " "Found entity 6: Assignment4_Qsys_cpu_ociram_sp_ram_module" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "7 Assignment4_Qsys_cpu_nios2_ocimem " "Found entity 7: Assignment4_Qsys_cpu_nios2_ocimem" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "8 Assignment4_Qsys_cpu_nios2_avalon_reg " "Found entity 8: Assignment4_Qsys_cpu_nios2_avalon_reg" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "9 Assignment4_Qsys_cpu_nios2_oci_break " "Found entity 9: Assignment4_Qsys_cpu_nios2_oci_break" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "10 Assignment4_Qsys_cpu_nios2_oci_xbrk " "Found entity 10: Assignment4_Qsys_cpu_nios2_oci_xbrk" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "11 Assignment4_Qsys_cpu_nios2_oci_dbrk " "Found entity 11: Assignment4_Qsys_cpu_nios2_oci_dbrk" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "12 Assignment4_Qsys_cpu_nios2_oci_itrace " "Found entity 12: Assignment4_Qsys_cpu_nios2_oci_itrace" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "13 Assignment4_Qsys_cpu_nios2_oci_td_mode " "Found entity 13: Assignment4_Qsys_cpu_nios2_oci_td_mode" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "14 Assignment4_Qsys_cpu_nios2_oci_dtrace " "Found entity 14: Assignment4_Qsys_cpu_nios2_oci_dtrace" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "15 Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "16 Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "17 Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "18 Assignment4_Qsys_cpu_nios2_oci_fifo " "Found entity 18: Assignment4_Qsys_cpu_nios2_oci_fifo" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "19 Assignment4_Qsys_cpu_nios2_oci_pib " "Found entity 19: Assignment4_Qsys_cpu_nios2_oci_pib" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "20 Assignment4_Qsys_cpu_nios2_oci_im " "Found entity 20: Assignment4_Qsys_cpu_nios2_oci_im" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "21 Assignment4_Qsys_cpu_nios2_performance_monitors " "Found entity 21: Assignment4_Qsys_cpu_nios2_performance_monitors" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "22 Assignment4_Qsys_cpu_nios2_oci " "Found entity 22: Assignment4_Qsys_cpu_nios2_oci" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""} { "Info" "ISGN_ENTITY_NAME" "23 Assignment4_Qsys_cpu " "Found entity 23: Assignment4_Qsys_cpu" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845443142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_cpu_jtag_debug_module_tck " "Found entity 1: Assignment4_Qsys_cpu_jtag_debug_module_tck" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_tck.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845443145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_cpu_jtag_debug_module_wrapper " "Found entity 1: Assignment4_Qsys_cpu_jtag_debug_module_wrapper" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845443146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_cpu_test_bench " "Found entity 1: Assignment4_Qsys_cpu_test_bench" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_test_bench.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845443148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_cpu_jtag_debug_module_sysclk " "Found entity 1: Assignment4_Qsys_cpu_jtag_debug_module_sysclk" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_sysclk.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845443150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Assignment4_Qsys_onchip_mem " "Found entity 1: Assignment4_Qsys_onchip_mem" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845443151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_quartus2_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nios2_quartus2_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_quartus2_project " "Found entity 1: nios2_quartus2_project" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845443152 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Assignment4_Qsys_cpu.v(1798) " "Verilog HDL or VHDL warning at Assignment4_Qsys_cpu.v(1798): conditional expression evaluates to a constant" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1684845443181 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Assignment4_Qsys_cpu.v(1800) " "Verilog HDL or VHDL warning at Assignment4_Qsys_cpu.v(1800): conditional expression evaluates to a constant" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1684845443182 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Assignment4_Qsys_cpu.v(1956) " "Verilog HDL or VHDL warning at Assignment4_Qsys_cpu.v(1956): conditional expression evaluates to a constant" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1684845443182 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Assignment4_Qsys_cpu.v(2780) " "Verilog HDL or VHDL warning at Assignment4_Qsys_cpu.v(2780): conditional expression evaluates to a constant" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1684845443185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2_quartus2_project " "Elaborating entity \"nios2_quartus2_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684845443282 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst2 " "Block or symbol \"VCC\" of instance \"inst2\" overlaps another block or symbol" {  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.bdf" { { 448 560 592 464 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1684845443283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys Assignment4_Qsys:inst " "Elaborating entity \"Assignment4_Qsys\" for hierarchy \"Assignment4_Qsys:inst\"" {  } { { "nios2_quartus2_project.bdf" "inst" { Schematic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.bdf" { { 328 888 1512 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_onchip_mem Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem " "Elaborating entity \"Assignment4_Qsys_onchip_mem\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "onchip_mem" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" "the_altsyncram" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684845443394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Assignment4_Qsys_onchip_mem.hex " "Parameter \"init_file\" = \"Assignment4_Qsys_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443394 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684845443394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3mf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3mf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3mf1 " "Found entity 1: altsyncram_3mf1" {  } { { "db/altsyncram_3mf1.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/altsyncram_3mf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845443447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3mf1 Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_3mf1:auto_generated " "Elaborating entity \"altsyncram_3mf1\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_3mf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu " "Elaborating entity \"Assignment4_Qsys_cpu\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "cpu" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_test_bench Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_test_bench:the_Assignment4_Qsys_cpu_test_bench " "Elaborating entity \"Assignment4_Qsys_cpu_test_bench\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_test_bench:the_Assignment4_Qsys_cpu_test_bench\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_test_bench" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 4850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_ic_data_module Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data " "Elaborating entity \"Assignment4_Qsys_cpu_ic_data_module\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "Assignment4_Qsys_cpu_ic_data" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 5708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_altsyncram" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684845443499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443499 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684845443499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rkf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rkf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rkf1 " "Found entity 1: altsyncram_rkf1" {  } { { "db/altsyncram_rkf1.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/altsyncram_rkf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845443551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rkf1 Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_rkf1:auto_generated " "Elaborating entity \"altsyncram_rkf1\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_rkf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_ic_tag_module Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag " "Elaborating entity \"Assignment4_Qsys_cpu_ic_tag_module\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "Assignment4_Qsys_cpu_ic_tag" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 5774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_altsyncram" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684845443563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Assignment4_Qsys_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"Assignment4_Qsys_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443563 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684845443563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_81k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_81k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_81k1 " "Found entity 1: altsyncram_81k1" {  } { { "db/altsyncram_81k1.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/altsyncram_81k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845443612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_81k1 Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_81k1:auto_generated " "Elaborating entity \"altsyncram_81k1\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_81k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_register_bank_a_module Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a " "Elaborating entity \"Assignment4_Qsys_cpu_register_bank_a_module\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "Assignment4_Qsys_cpu_register_bank_a" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 6317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_altsyncram" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684845443628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Assignment4_Qsys_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"Assignment4_Qsys_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443629 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684845443629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqj1 " "Found entity 1: altsyncram_dqj1" {  } { { "db/altsyncram_dqj1.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/altsyncram_dqj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845443680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqj1 Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_dqj1:auto_generated " "Elaborating entity \"altsyncram_dqj1\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_dqj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_register_bank_b_module Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b " "Elaborating entity \"Assignment4_Qsys_cpu_register_bank_b_module\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "Assignment4_Qsys_cpu_register_bank_b" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 6339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_altsyncram" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 263 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684845443702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Assignment4_Qsys_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"Assignment4_Qsys_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443703 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 263 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684845443703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eqj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eqj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eqj1 " "Found entity 1: altsyncram_eqj1" {  } { { "db/altsyncram_eqj1.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/altsyncram_eqj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845443754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eqj1 Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_eqj1:auto_generated " "Elaborating entity \"altsyncram_eqj1\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_eqj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 6871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_debug Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_debug\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_debug" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_altera_std_synchronizer" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 358 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684845443778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443778 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 358 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684845443778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_ocimem Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_ocimem\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_ocimem" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_ociram_sp_ram_module Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram " "Elaborating entity \"Assignment4_Qsys_cpu_ociram_sp_ram_module\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "Assignment4_Qsys_cpu_ociram_sp_ram" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_altsyncram" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684845443794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Assignment4_Qsys_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"Assignment4_Qsys_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443794 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684845443794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgb1 " "Found entity 1: altsyncram_dgb1" {  } { { "db/altsyncram_dgb1.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/altsyncram_dgb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845443845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dgb1 Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dgb1:auto_generated " "Elaborating entity \"altsyncram_dgb1\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem\|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_dgb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_avalon_reg Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_avalon_reg\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_avalon_reg" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_break Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_break:the_Assignment4_Qsys_cpu_nios2_oci_break " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_break\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_break:the_Assignment4_Qsys_cpu_nios2_oci_break\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_break" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_xbrk Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_xbrk:the_Assignment4_Qsys_cpu_nios2_oci_xbrk " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_xbrk\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_xbrk:the_Assignment4_Qsys_cpu_nios2_oci_xbrk\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_xbrk" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_dbrk Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_dbrk:the_Assignment4_Qsys_cpu_nios2_oci_dbrk " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_dbrk\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_dbrk:the_Assignment4_Qsys_cpu_nios2_oci_dbrk\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_dbrk" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_itrace Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_itrace:the_Assignment4_Qsys_cpu_nios2_oci_itrace " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_itrace\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_itrace:the_Assignment4_Qsys_cpu_nios2_oci_itrace\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_itrace" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_dtrace Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_dtrace:the_Assignment4_Qsys_cpu_nios2_oci_dtrace " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_dtrace\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_dtrace:the_Assignment4_Qsys_cpu_nios2_oci_dtrace\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_dtrace" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_td_mode Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_dtrace:the_Assignment4_Qsys_cpu_nios2_oci_dtrace\|Assignment4_Qsys_cpu_nios2_oci_td_mode:Assignment4_Qsys_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_td_mode\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_dtrace:the_Assignment4_Qsys_cpu_nios2_oci_dtrace\|Assignment4_Qsys_cpu_nios2_oci_td_mode:Assignment4_Qsys_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "Assignment4_Qsys_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 1945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_fifo Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_fifo\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_fifo" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\|Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt:the_Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\|Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt:the_Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\|Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc:the_Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\|Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc:the_Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\|Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc:the_Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\|Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc:the_Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_oci_test_bench Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\|Assignment4_Qsys_cpu_oci_test_bench:the_Assignment4_Qsys_cpu_oci_test_bench " "Elaborating entity \"Assignment4_Qsys_cpu_oci_test_bench\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo\|Assignment4_Qsys_cpu_oci_test_bench:the_Assignment4_Qsys_cpu_oci_test_bench\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_oci_test_bench" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_pib Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_pib:the_Assignment4_Qsys_cpu_nios2_oci_pib " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_pib\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_pib:the_Assignment4_Qsys_cpu_nios2_oci_pib\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_pib" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_nios2_oci_im Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_im:the_Assignment4_Qsys_cpu_nios2_oci_im " "Elaborating entity \"Assignment4_Qsys_cpu_nios2_oci_im\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_im:the_Assignment4_Qsys_cpu_nios2_oci_im\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_im" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_jtag_debug_module_wrapper Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper " "Elaborating entity \"Assignment4_Qsys_cpu_jtag_debug_module_wrapper\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_jtag_debug_module_tck Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck " "Elaborating entity \"Assignment4_Qsys_cpu_jtag_debug_module_tck\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" "the_Assignment4_Qsys_cpu_jtag_debug_module_tck" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_cpu_jtag_debug_module_sysclk Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk " "Elaborating entity \"Assignment4_Qsys_cpu_jtag_debug_module_sysclk\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" "the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" "Assignment4_Qsys_cpu_jtag_debug_module_phy" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684845443900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443900 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684845443900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443902 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_jtag_uart Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart " "Elaborating entity \"Assignment4_Qsys_jtag_uart\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "jtag_uart" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_jtag_uart_scfifo_w Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w " "Elaborating entity \"Assignment4_Qsys_jtag_uart_scfifo_w\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "the_Assignment4_Qsys_jtag_uart_scfifo_w" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "wfifo" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684845443953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443953 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684845443953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845443997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845443997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845443998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845444002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845444002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845444008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845444008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845444051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845444051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845444097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845444097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845444143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845444143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845444189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845444189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_jtag_uart_scfifo_r Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r " "Elaborating entity \"Assignment4_Qsys_jtag_uart_scfifo_r\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "the_Assignment4_Qsys_jtag_uart_scfifo_r" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "Assignment4_Qsys_jtag_uart_alt_jtag_atlantic" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684845444305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444306 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684845444306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_sys_clk_timer Assignment4_Qsys:inst\|Assignment4_Qsys_sys_clk_timer:sys_clk_timer " "Elaborating entity \"Assignment4_Qsys_sys_clk_timer\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_sys_clk_timer:sys_clk_timer\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "sys_clk_timer" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_sysid Assignment4_Qsys:inst\|Assignment4_Qsys_sysid:sysid " "Elaborating entity \"Assignment4_Qsys_sysid\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_sysid:sysid\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "sysid" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "esl_bus_demo Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0 " "Elaborating entity \"esl_bus_demo\" for hierarchy \"Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "esl_bus_demo_0" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444319 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "user_output esl_bus_demo.vhdl(42) " "VHDL Signal Declaration warning at esl_bus_demo.vhdl(42): used implicit default value for signal \"user_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1684845444320 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable esl_bus_demo.vhdl(48) " "Verilog HDL or VHDL warning at esl_bus_demo.vhdl(48): object \"enable\" assigned a value but never read" {  } { { "Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684845444320 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_masked esl_bus_demo.vhdl(50) " "Verilog HDL or VHDL warning at esl_bus_demo.vhdl(50): object \"mem_masked\" assigned a value but never read" {  } { { "Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684845444320 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadratureEncoder Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder " "Elaborating entity \"QuadratureEncoder\" for hierarchy \"Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\"" {  } { { "Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" "encoder" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444328 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count QuadratureEncoder.vhd(69) " "VHDL Process Statement warning at QuadratureEncoder.vhd(69): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684845444329 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir QuadratureEncoder.vhd(70) " "VHDL Process Statement warning at QuadratureEncoder.vhd(70): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684845444329 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_encoder QuadratureEncoder.vhd(71) " "VHDL Process Statement warning at QuadratureEncoder.vhd(71): signal \"count_encoder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684845444330 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_encoder QuadratureEncoder.vhd(73) " "VHDL Process Statement warning at QuadratureEncoder.vhd(73): signal \"count_encoder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684845444330 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count_encoder QuadratureEncoder.vhd(25) " "VHDL Process Statement warning at QuadratureEncoder.vhd(25): inferring latch(es) for signal or variable \"count_encoder\", which holds its previous value in one or more paths through the process" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1684845444330 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_encoder\[0\] QuadratureEncoder.vhd(25) " "Inferred latch for \"count_encoder\[0\]\" at QuadratureEncoder.vhd(25)" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684845444331 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_encoder\[1\] QuadratureEncoder.vhd(25) " "Inferred latch for \"count_encoder\[1\]\" at QuadratureEncoder.vhd(25)" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684845444331 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_encoder\[2\] QuadratureEncoder.vhd(25) " "Inferred latch for \"count_encoder\[2\]\" at QuadratureEncoder.vhd(25)" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684845444331 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_encoder\[3\] QuadratureEncoder.vhd(25) " "Inferred latch for \"count_encoder\[3\]\" at QuadratureEncoder.vhd(25)" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684845444332 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_encoder\[4\] QuadratureEncoder.vhd(25) " "Inferred latch for \"count_encoder\[4\]\" at QuadratureEncoder.vhd(25)" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684845444332 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_encoder\[5\] QuadratureEncoder.vhd(25) " "Inferred latch for \"count_encoder\[5\]\" at QuadratureEncoder.vhd(25)" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684845444332 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_encoder\[6\] QuadratureEncoder.vhd(25) " "Inferred latch for \"count_encoder\[6\]\" at QuadratureEncoder.vhd(25)" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684845444332 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_encoder\[7\] QuadratureEncoder.vhd(25) " "Inferred latch for \"count_encoder\[7\]\" at QuadratureEncoder.vhd(25)" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684845444332 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_encoder\[8\] QuadratureEncoder.vhd(25) " "Inferred latch for \"count_encoder\[8\]\" at QuadratureEncoder.vhd(25)" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684845444332 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_encoder\[9\] QuadratureEncoder.vhd(25) " "Inferred latch for \"count_encoder\[9\]\" at QuadratureEncoder.vhd(25)" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684845444332 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_encoder\[10\] QuadratureEncoder.vhd(25) " "Inferred latch for \"count_encoder\[10\]\" at QuadratureEncoder.vhd(25)" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684845444332 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_encoder\[11\] QuadratureEncoder.vhd(25) " "Inferred latch for \"count_encoder\[11\]\" at QuadratureEncoder.vhd(25)" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684845444332 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_encoder\[12\] QuadratureEncoder.vhd(25) " "Inferred latch for \"count_encoder\[12\]\" at QuadratureEncoder.vhd(25)" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684845444333 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_encoder\[13\] QuadratureEncoder.vhd(25) " "Inferred latch for \"count_encoder\[13\]\" at QuadratureEncoder.vhd(25)" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684845444333 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0 Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "mm_interconnect_0" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esl_bus_demo_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esl_bus_demo_0_s0_translator\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "esl_bus_demo_0_s0_translator" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_addr_router Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_addr_router\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "addr_router" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router\|Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_addr_router:addr_router\|Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_addr_router_001 Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_addr_router_001\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "addr_router_001" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001\|Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_addr_router_001:addr_router_001\|Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_id_router Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_id_router:id_router " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_id_router\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_id_router:id_router\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "id_router" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_id_router_default_decode Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_id_router:id_router\|Assignment4_Qsys_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_id_router_default_decode\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_id_router:id_router\|Assignment4_Qsys_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_id_router_002 Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_id_router_002\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "id_router_002" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_002\|Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_id_router_002:id_router_002\|Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "limiter" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001 Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002 Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "rsp_xbar_demux" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002 Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001 Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_mm_interconnect_0:mm_interconnect_0\|Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Assignment4_Qsys_irq_mapper Assignment4_Qsys:inst\|Assignment4_Qsys_irq_mapper:irq_mapper " "Elaborating entity \"Assignment4_Qsys_irq_mapper\" for hierarchy \"Assignment4_Qsys:inst\|Assignment4_Qsys_irq_mapper:irq_mapper\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "irq_mapper" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Assignment4_Qsys:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Assignment4_Qsys:inst\|altera_reset_controller:rst_controller\"" {  } { { "Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" "rst_controller" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Assignment4_Qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Assignment4_Qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Assignment4_Qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Assignment4_Qsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845444710 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Assignment4_Qsys_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Assignment4_Qsys_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "the_Assignment4_Qsys_cpu_nios2_oci_itrace" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 3228 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1684845445742 "|nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_itrace:the_Assignment4_Qsys_cpu_nios2_oci_itrace"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Add8\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "Add8" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 6465 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684845448456 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1684845448456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|lpm_add_sub:Add8\"" {  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 6465 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684845448487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|lpm_add_sub:Add8 " "Instantiated megafunction \"Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845448487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845448487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845448487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684845448487 ""}  } { { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 6465 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684845448487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684845448531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684845448531 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1684845449187 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 4764 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 393 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 4755 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 4477 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 4504 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 752 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 4796 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v" 6222 -1 0 } } { "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sys_clk_timer.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sys_clk_timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1684845449312 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1684845449312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684845450831 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1684845452425 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1684845452523 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1684845452523 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684845452591 "|nios2_quartus2_project|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1684845452591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684845452727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.map.smsg " "Generated suppressed messages file /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1684845453126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1684845453843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684845453843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2899 " "Implemented 2899 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1684845454316 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1684845454316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2701 " "Implemented 2701 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1684845454316 ""} { "Info" "ICUT_CUT_TM_RAMS" "190 " "Implemented 190 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1684845454316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1684845454316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684845454354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 14:37:34 2023 " "Processing ended: Tue May 23 14:37:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684845454354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684845454354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684845454354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684845454354 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684845456442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684845456443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 14:37:35 2023 " "Processing started: Tue May 23 14:37:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684845456443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1684845456443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1684845456443 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1684845456477 ""}
{ "Info" "0" "" "Project  = nios2_quartus2_project" {  } {  } 0 0 "Project  = nios2_quartus2_project" 0 0 "Fitter" 0 0 1684845456478 ""}
{ "Info" "0" "" "Revision = nios2_quartus2_project" {  } {  } 0 0 "Revision = nios2_quartus2_project" 0 0 "Fitter" 0 0 1684845456478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1684845456634 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nios2_quartus2_project EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"nios2_quartus2_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684845456720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684845456777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684845456777 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684845457005 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1684845457309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1684845457309 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1684845457309 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1684845457309 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 9374 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684845457321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 9376 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684845457321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 9378 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684845457321 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 9380 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684845457321 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1684845457321 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1684845457322 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1684845457343 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1684845458751 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1684845458757 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1684845458757 ""}
{ "Info" "ISTA_SDC_FOUND" "Assignment4_Qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Assignment4_Qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1684845458801 ""}
{ "Info" "ISTA_SDC_FOUND" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.sdc " "Reading SDC File: 'Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1684845458813 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1684845458832 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hw_dev_tutorial.sdc 2 PLD_CLOCKINPUT port " "Ignored filter at hw_dev_tutorial.sdc(2): PLD_CLOCKINPUT could not be matched with a port" {  } { { "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1684845458833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock hw_dev_tutorial.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at hw_dev_tutorial.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name sopc_clk -period 50 \[get_ports PLD_CLOCKINPUT\] " "create_clock -name sopc_clk -period 50 \[get_ports PLD_CLOCKINPUT\]" {  } { { "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458833 ""}  } { { "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1684845458833 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hw_dev_tutorial.sdc 5 LEDG\[*\] port " "Ignored filter at hw_dev_tutorial.sdc(5): LEDG\[*\] could not be matched with a port" {  } { { "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1684845458833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hw_dev_tutorial.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at hw_dev_tutorial.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports LEDG\[*\]\] " "set_false_path -from * -to \[get_ports LEDG\[*\]\]" {  } { { "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458834 ""}  } { { "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1684845458834 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1684845458834 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684845458844 "|nios2_quartus2_project|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|count\[0\] " "Node: Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|count\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684845458844 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1684845458881 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1684845458881 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1684845458881 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1684845458881 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1684845458881 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1684845458882 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1684845458882 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1684845458882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684845459093 ""}  } { { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.bdf" { { 360 624 800 376 "CLOCK_50" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 9362 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684845459093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684845459093 ""}  } { { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 8976 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684845459093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|Equal0~0  " "Automatically promoted node Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684845459093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|LessThan0~1 " "Destination node Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|LessThan0~1" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 50 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|LessThan0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 5684 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1684845459093 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1684845459093 ""}  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 69 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 5424 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684845459093 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Assignment4_Qsys:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node Assignment4_Qsys:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684845459093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Assignment4_Qsys:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node Assignment4_Qsys:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Assignment4_Qsys:inst|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 4076 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1684845459093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Assignment4_Qsys:inst\|Assignment4_Qsys_cpu:cpu\|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci\|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 1815 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1684845459093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|dir " "Destination node Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|dir" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 27 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|dir } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 662 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1684845459093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|b_last " "Destination node Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|b_last" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 18 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|b_last } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 666 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1684845459093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|a_last " "Destination node Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|a_last" {  } { { "Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd" 18 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|a_last } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 665 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1684845459093 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|slave_readdata\[7\]~2 " "Destination node Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|slave_readdata\[7\]~2" {  } { { "Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl" 83 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|slave_readdata[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 5859 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1684845459093 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1684845459093 ""}  } { { "Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Assignment4_Qsys:inst|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 385 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684845459093 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684845459960 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684845459969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684845459970 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684845459980 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684845459993 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684845460002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684845460002 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684845460011 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684845460085 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1684845460095 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684845460095 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SADDR " "Node \"ADC_SADDR\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ADC_SADDR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDAT " "Node \"ADC_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_IN\[0\] " "Node \"GPIO_0_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_IN\[1\] " "Node \"GPIO_0_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_IN\[0\] " "Node \"GPIO_1_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_IN\[1\] " "Node \"GPIO_1_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[0\] " "Node \"GPIO_2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[10\] " "Node \"GPIO_2\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[11\] " "Node \"GPIO_2\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[12\] " "Node \"GPIO_2\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[1\] " "Node \"GPIO_2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[2\] " "Node \"GPIO_2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[3\] " "Node \"GPIO_2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[4\] " "Node \"GPIO_2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[5\] " "Node \"GPIO_2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[6\] " "Node \"GPIO_2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[7\] " "Node \"GPIO_2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[8\] " "Node \"GPIO_2\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2\[9\] " "Node \"GPIO_2\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[0\] " "Node \"GPIO_2_IN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[1\] " "Node \"GPIO_2_IN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_2_IN\[2\] " "Node \"GPIO_2_IN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_N " "Node \"G_SENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT " "Node \"G_SENSOR_INT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1684845460309 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1684845460309 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684845460317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684845461605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684845462323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684845462360 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684845463436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684845463436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684845464394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1684845466473 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684845466473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684845467189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1684845467191 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1684845467191 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1684845467191 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.82 " "Total time spent on timing analysis during the Fitter is 0.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1684845467321 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684845467390 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684845467954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684845468026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684845468754 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684845470079 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1684845470727 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV E " "3 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.bdf" { { 360 624 800 376 "CLOCK_50" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1684845470740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { KEY[0] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.bdf" { { 456 568 744 472 "KEY" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1684845470740 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/opt/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.1/quartus/linux/pin_planner.ppl" { KEY[1] } } } { "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "nios2_quartus2_project.bdf" "" { Schematic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.bdf" { { 456 568 744 472 "KEY" "" } } } } { "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1684845470740 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1684845470740 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.fit.smsg " "Generated suppressed messages file /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1684845471084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 167 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "732 " "Peak virtual memory: 732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684845471992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 14:37:51 2023 " "Processing ended: Tue May 23 14:37:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684845471992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684845471992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684845471992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684845471992 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1684845474196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684845474198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 14:37:53 2023 " "Processing started: Tue May 23 14:37:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684845474198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1684845474198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1684845474199 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1684845475879 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1684845475915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684845476462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 14:37:56 2023 " "Processing ended: Tue May 23 14:37:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684845476462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684845476462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684845476462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1684845476462 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1684845476595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1684845478570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684845478571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 14:37:58 2023 " "Processing started: Tue May 23 14:37:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684845478571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684845478571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nios2_quartus2_project -c nios2_quartus2_project " "Command: quartus_sta nios2_quartus2_project -c nios2_quartus2_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684845478571 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1684845478603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1684845478865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1684845478921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1684845478921 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1684845479314 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1684845479404 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1684845479404 ""}
{ "Info" "ISTA_SDC_FOUND" "Assignment4_Qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Assignment4_Qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1684845479434 ""}
{ "Info" "ISTA_SDC_FOUND" "Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.sdc " "Reading SDC File: 'Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1684845479446 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1684845479456 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hw_dev_tutorial.sdc 2 PLD_CLOCKINPUT port " "Ignored filter at hw_dev_tutorial.sdc(2): PLD_CLOCKINPUT could not be matched with a port" {  } { { "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1684845479458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock hw_dev_tutorial.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at hw_dev_tutorial.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name sopc_clk -period 50 \[get_ports PLD_CLOCKINPUT\] " "create_clock -name sopc_clk -period 50 \[get_ports PLD_CLOCKINPUT\]" {  } { { "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479459 ""}  } { { "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1684845479459 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hw_dev_tutorial.sdc 5 LEDG\[*\] port " "Ignored filter at hw_dev_tutorial.sdc(5): LEDG\[*\] could not be matched with a port" {  } { { "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1684845479459 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hw_dev_tutorial.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at hw_dev_tutorial.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports LEDG\[*\]\] " "set_false_path -from * -to \[get_ports LEDG\[*\]\]" {  } { { "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479459 ""}  } { { "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" "" { Text "/home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/hw_dev_tutorial.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1684845479459 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1684845479460 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1684845479470 "|nios2_quartus2_project|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|count\[0\] " "Node: Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|count\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1684845479470 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1684845479646 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1684845479646 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1684845479646 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1684845479646 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1684845479646 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1684845479648 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1684845479663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.059 " "Worst-case setup slack is 18.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.059               0.000 altera_reserved_tck  " "   18.059               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684845479679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684845479682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.037 " "Worst-case recovery slack is 48.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.037               0.000 altera_reserved_tck  " "   48.037               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684845479684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.905 " "Worst-case removal slack is 0.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 altera_reserved_tck  " "    0.905               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684845479686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.541 " "Worst-case minimum pulse width slack is 49.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.541               0.000 altera_reserved_tck  " "   49.541               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684845479687 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.341 ns " "Worst Case Available Settling Time: 197.341 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479759 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479759 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845479759 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1684845479764 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1684845479806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1684845480644 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1684845480818 "|nios2_quartus2_project|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|count\[0\] " "Node: Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|count\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1684845480818 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1684845480824 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1684845480824 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1684845480824 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1684845480824 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1684845480824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.006 " "Worst-case setup slack is 19.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.006               0.000 altera_reserved_tck  " "   19.006               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684845480835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684845480840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.309 " "Worst-case recovery slack is 48.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.309               0.000 altera_reserved_tck  " "   48.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684845480842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.808 " "Worst-case removal slack is 0.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 altera_reserved_tck  " "    0.808               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684845480845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.499 " "Worst-case minimum pulse width slack is 49.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.499               0.000 altera_reserved_tck  " "   49.499               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684845480847 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.634 ns " "Worst Case Available Settling Time: 197.634 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480908 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480908 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845480908 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1684845480913 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1684845481169 "|nios2_quartus2_project|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|count\[0\] " "Node: Assignment4_Qsys:inst\|esl_bus_demo:esl_bus_demo_0\|QuadratureEncoder:encoder\|count\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1684845481169 "|nios2_quartus2_project|Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder|count[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1684845481176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1684845481176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1684845481176 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1684845481176 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1684845481176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.895 " "Worst-case setup slack is 22.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.895               0.000 altera_reserved_tck  " "   22.895               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684845481182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684845481188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.173 " "Worst-case recovery slack is 49.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.173               0.000 altera_reserved_tck  " "   49.173               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684845481191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.507 " "Worst-case removal slack is 0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 altera_reserved_tck  " "    0.507               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684845481195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.310 " "Worst-case minimum pulse width slack is 49.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.310               0.000 altera_reserved_tck  " "   49.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684845481198 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.539 ns " "Worst Case Available Settling Time: 198.539 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481266 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1684845481266 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1684845481596 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1684845481596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 27 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684845481710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 14:38:01 2023 " "Processing ended: Tue May 23 14:38:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684845481710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684845481710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684845481710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684845481710 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 207 s " "Quartus II Full Compilation was successful. 0 errors, 207 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684845481896 ""}
