Analysis & Synthesis report for C5G_BSOD
Tue Aug 02 08:29:12 2016
Quartus Prime Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state
 11. State Machine - |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state
 12. State Machine - |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr
 13. State Machine - |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|ctrlstep
 14. State Machine - |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|ctrlstate
 15. State Machine - |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_command
 16. State Machine - |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state
 17. State Machine - |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state
 18. State Machine - |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|ctrlstep
 19. State Machine - |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|ctrlstate
 20. State Machine - |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_command
 21. State Machine - |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|c_state
 22. Registers Protected by Synthesis
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Inverted Register Statistics
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for Top-level Entity: |C5G_BSOD
 29. Source assignments for top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram
 30. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0
 31. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0
 32. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy
 33. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset
 34. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_afi_clk
 35. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_ctl_reset_clk
 36. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_addr_cmd_clk
 37. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_resync_clk
 38. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_seq_clk
 39. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_scc_clk
 40. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_avl_clk
 41. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk
 42. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk
 43. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[2].ureset_read_capture_clk
 44. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[3].ureset_read_capture_clk
 45. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 46. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 47. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
 48. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
 49. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
 50. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
 51. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst
 52. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated
 53. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated
 54. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated
 55. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_2mj1:auto_generated
 56. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux
 57. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 58. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 59. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux
 60. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 61. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 62. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_002:rsp_demux_003
 63. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_cmd_demux:cmd_demux
 64. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_rsp_demux:rsp_demux
 65. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_rsp_demux:rsp_demux_001
 66. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 67. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0
 68. Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_dll_cyclonev:dll0
 69. Source assignments for sld_signaltap:auto_signaltap_0
 70. Parameter Settings for User Entity Instance: hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i
 71. Parameter Settings for User Entity Instance: hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller
 72. Parameter Settings for User Entity Instance: hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller
 73. Parameter Settings for User Entity Instance: top_sync_vg_pattern:vg
 74. Parameter Settings for User Entity Instance: top_sync_vg_pattern:vg|sync_vg:sync_vg
 75. Parameter Settings for User Entity Instance: top_sync_vg_pattern:vg|pattern_vg:pattern_vg
 76. Parameter Settings for User Entity Instance: top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component
 77. Parameter Settings for User Entity Instance: top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ca_prng:prng
 78. Parameter Settings for User Entity Instance: hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller
 79. Parameter Settings for User Entity Instance: hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller
 80. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0
 81. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0
 82. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy
 83. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset
 84. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_afi_clk
 85. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_ctl_reset_clk
 86. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_addr_cmd_clk
 87. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_resync_clk
 88. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_seq_clk
 89. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_scc_clk
 90. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_avl_clk
 91. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk
 92. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk
 93. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[2].ureset_read_capture_clk
 94. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[3].ureset_read_capture_clk
 95. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc
 96. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads
 97. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 98. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc
 99. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[1].acv_ac_ldc
100. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[2].acv_ac_ldc
101. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[3].acv_ac_ldc
102. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[4].acv_ac_ldc
103. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[5].acv_ac_ldc
104. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[6].acv_ac_ldc
105. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[7].acv_ac_ldc
106. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc
107. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[9].acv_ac_ldc
108. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[10].acv_ac_ldc
109. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[11].acv_ac_ldc
110. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[12].acv_ac_ldc
111. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[13].acv_ac_ldc
112. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc
113. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[15].acv_ac_ldc
114. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[16].acv_ac_ldc
115. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[17].acv_ac_ldc
116. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[18].acv_ac_ldc
117. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[19].acv_ac_ldc
118. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:uaddress_pad
119. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:ubank_pad
120. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:ucmd_pad
121. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:ureset_n_pad
122. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
123. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
124. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
125. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
126. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
127. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
128. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
129. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
130. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst
131. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst
132. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst
133. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a
134. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram
135. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b
136. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram
137. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst
138. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst
139. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component
140. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper
141. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst
142. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst
143. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component
144. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_avalon_mm_bridge:trk_mm_bridge
145. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge
146. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst
147. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem
148. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram
149. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator
150. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator
151. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator
152. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trk_mm_bridge_s0_translator
153. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator
154. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator
155. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator
156. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent
157. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent
158. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent
159. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent
160. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor
161. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo
162. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent
163. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor
164. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo
165. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent
166. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
167. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo
168. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent
169. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|altera_merlin_burst_uncompressor:uncompressor
170. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo
171. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router:router|fpga_lpddr2_s0_mm_interconnect_0_router_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_001:router_001|fpga_lpddr2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_002:router_002|fpga_lpddr2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_003:router_003|fpga_lpddr2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_003:router_004|fpga_lpddr2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_005:router_005|fpga_lpddr2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_006:router_006|fpga_lpddr2_s0_mm_interconnect_0_router_006_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
183. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
184. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
185. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
186. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
187. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
188. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
189. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
190. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
191. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
192. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:trk_mm_bridge_m0_translator
193. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator
194. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator
195. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:trk_mm_bridge_m0_agent
196. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent
197. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
198. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo
199. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent
200. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor
201. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo
202. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_router:router|fpga_lpddr2_s0_mm_interconnect_1_router_default_decode:the_default_decode
203. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_router_001:router_001|fpga_lpddr2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode
204. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_router_001:router_002|fpga_lpddr2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode
205. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter
206. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
207. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
208. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
209. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
210. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
211. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0
212. Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_dll_cyclonev:dll0
213. Parameter Settings for User Entity Instance: Avalon_bus_RW_Test:fpga_lpddr2_Verify
214. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
215. scfifo Parameter Settings by Entity Instance
216. altsyncram Parameter Settings by Entity Instance
217. Port Connectivity Checks: "Avalon_bus_RW_Test:fpga_lpddr2_Verify"
218. Port Connectivity Checks: "fpga_lpddr2:fpga_lpddr2_inst"
219. Port Connectivity Checks: "hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller"
220. Port Connectivity Checks: "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ca_prng:prng"
221. Port Connectivity Checks: "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst"
222. Port Connectivity Checks: "top_sync_vg_pattern:vg|pattern_vg:pattern_vg"
223. Port Connectivity Checks: "top_sync_vg_pattern:vg|sync_vg:sync_vg"
224. Port Connectivity Checks: "top_sync_vg_pattern:vg"
225. Port Connectivity Checks: "hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller"
226. Port Connectivity Checks: "ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component"
227. SignalTap II Logic Analyzer Settings
228. Post-Synthesis Netlist Statistics for Top Partition
229. Elapsed Time Per Partition
230. Connections to In-System Debugging Instance "auto_signaltap_0"
231. Analysis & Synthesis Messages
232. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Aug 02 08:29:11 2016       ;
; Quartus Prime Version           ; 16.0.1 Build 218 06/01/2016 SJ Lite Edition ;
; Revision Name                   ; C5G_BSOD                                    ;
; Top-level Entity Name           ; C5G_BSOD                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4363                                        ;
; Total pins                      ; 169                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,442,688                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; C5G_BSOD           ; C5G_BSOD           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 1                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                  ; Library     ;
+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+
; C5G_BSOD.v                                                                        ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/C5G_BSOD.v                                                                        ;             ;
; videogen/top_sync_vg_pattern.v                                                    ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/videogen/top_sync_vg_pattern.v                                                    ;             ;
; videogen/sync_vg.v                                                                ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/videogen/sync_vg.v                                                                ;             ;
; videogen/pattern_vg.v                                                             ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/videogen/pattern_vg.v                                                             ;             ;
; fpga_lpddr2.v                                                                     ; yes             ; User Wizard-Generated File                   ; Z:/C5G_BSOD/fpga_lpddr2.v                                                                     ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_0002.v                                                    ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_0002.v                                                    ; fpga_lpddr2 ;
; fpga_lpddr2/altera_mem_if_dll_cyclonev.sv                                         ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_dll_cyclonev.sv                                         ; fpga_lpddr2 ;
; fpga_lpddr2/altera_mem_if_oct_cyclonev.sv                                         ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_oct_cyclonev.sv                                         ; fpga_lpddr2 ;
; fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0.v                                                      ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0.v                                                      ; fpga_lpddr2 ;
; fpga_lpddr2/altera_avalon_mm_bridge.v                                             ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/altera_avalon_mm_bridge.v                                             ; fpga_lpddr2 ;
; fpga_lpddr2/altera_avalon_sc_fifo.v                                               ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/altera_avalon_sc_fifo.v                                               ; fpga_lpddr2 ;
; fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v                       ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v                       ; fpga_lpddr2 ;
; fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v            ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v            ; fpga_lpddr2 ;
; fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv                        ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv                        ; fpga_lpddr2 ;
; fpga_lpddr2/altera_mem_if_sequencer_rst.sv                                        ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_rst.sv                                        ; fpga_lpddr2 ;
; fpga_lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv                              ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv                              ; fpga_lpddr2 ;
; fpga_lpddr2/altera_merlin_arbitrator.sv                                           ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_arbitrator.sv                                           ; fpga_lpddr2 ;
; fpga_lpddr2/altera_merlin_burst_uncompressor.sv                                   ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_burst_uncompressor.sv                                   ; fpga_lpddr2 ;
; fpga_lpddr2/altera_merlin_master_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_master_agent.sv                                         ; fpga_lpddr2 ;
; fpga_lpddr2/altera_merlin_master_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_master_translator.sv                                    ; fpga_lpddr2 ;
; fpga_lpddr2/altera_merlin_slave_agent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_slave_agent.sv                                          ; fpga_lpddr2 ;
; fpga_lpddr2/altera_merlin_slave_translator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_slave_translator.sv                                     ; fpga_lpddr2 ;
; fpga_lpddr2/altera_merlin_traffic_limiter.sv                                      ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_traffic_limiter.sv                                      ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_irq_mapper.sv                                          ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v                                    ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v                  ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_demux.sv                         ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv                     ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv                     ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_mux.sv                           ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv                       ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv                       ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router.sv                            ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_001.sv                        ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_002.sv                        ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_003.sv                        ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_005.sv                        ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_006.sv                        ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_006.sv                        ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_mux.sv                           ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv                       ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv                       ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v                                    ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_demux.sv                         ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_mux.sv                           ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_router.sv                            ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_router_001.sv                        ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_demux.sv                         ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_mux.sv                           ; fpga_lpddr2 ;
; fpga_lpddr2/sequencer_reg_file.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/sequencer_reg_file.sv                                                 ; fpga_lpddr2 ;
; fpga_lpddr2/sequencer_scc_acv_phase_decode.v                                      ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_acv_phase_decode.v                                      ; fpga_lpddr2 ;
; fpga_lpddr2/sequencer_scc_acv_wrapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_acv_wrapper.sv                                          ; fpga_lpddr2 ;
; fpga_lpddr2/sequencer_scc_mgr.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_mgr.sv                                                  ; fpga_lpddr2 ;
; fpga_lpddr2/sequencer_scc_reg_file.v                                              ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_reg_file.v                                              ; fpga_lpddr2 ;
; fpga_lpddr2/sequencer_trk_mgr.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv                                                  ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_s0_sequencer_mem.hex                                      ; yes             ; User Hexadecimal (Intel-Format) File         ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_sequencer_mem.hex                                      ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_p0_clock_pair_generator.v                                 ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_clock_pair_generator.v                                 ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v                               ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v                               ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v                                      ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v                                      ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_p0_acv_ldc.v                                              ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_ldc.v                                              ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v                                     ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v                                     ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_p0_generic_ddio.v                                         ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_generic_ddio.v                                         ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_p0_reset.v                                                ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_reset.v                                                ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_p0_reset_sync.v                                           ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_reset_sync.v                                           ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_p0.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0.sv                                                     ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_p0_altdqdqs.v                                             ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_altdqdqs.v                                             ; fpga_lpddr2 ;
; fpga_lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv                 ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv                 ; fpga_lpddr2 ;
; fpga_lpddr2/fpga_lpddr2_pll0.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_pll0.sv                                                   ; fpga_lpddr2 ;
; Avalon_bus_RW_Test.v                                                              ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/Avalon_bus_RW_Test.v                                                              ;             ;
; hdmi_tx/hdmi_tx_setup.v                                                           ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/hdmi_tx/hdmi_tx_setup.v                                                           ;             ;
; hdmi_tx/hdmi_tx_ctrl.v                                                            ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/hdmi_tx/hdmi_tx_ctrl.v                                                            ;             ;
; hdmi_rx/hdmi_rx_setup.v                                                           ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/hdmi_rx/hdmi_rx_setup.v                                                           ;             ;
; hdmi_rx/hdmi_rx_ctrl.v                                                            ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/hdmi_rx/hdmi_rx_ctrl.v                                                            ;             ;
; ALTCLKCTRL/synthesis/ALTCLKCTRL.v                                                 ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/ALTCLKCTRL/synthesis/ALTCLKCTRL.v                                                 ; ALTCLKCTRL  ;
; ALTCLKCTRL/synthesis/submodules/ALTCLKCTRL_altclkctrl_0.v                         ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/ALTCLKCTRL/synthesis/submodules/ALTCLKCTRL_altclkctrl_0.v                         ; ALTCLKCTRL  ;
; hdmi_tx_pll.v                                                                     ; yes             ; User Wizard-Generated File                   ; Z:/C5G_BSOD/hdmi_tx_pll.v                                                                     ; hdmi_tx_pll ;
; hdmi_tx_pll/hdmi_tx_pll_0002.v                                                    ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/hdmi_tx_pll/hdmi_tx_pll_0002.v                                                    ; hdmi_tx_pll ;
; i2c_master/i2c_master_defines.v                                                   ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/i2c_master/i2c_master_defines.v                                                   ;             ;
; i2c_master/i2c_master_byte_ctrl.v                                                 ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/i2c_master/i2c_master_byte_ctrl.v                                                 ;             ;
; i2c_master/i2c_master_bit_ctrl.v                                                  ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/i2c_master/i2c_master_bit_ctrl.v                                                  ;             ;
; ca_prng.v                                                                         ; yes             ; User Verilog HDL File                        ; Z:/C5G_BSOD/ca_prng.v                                                                         ;             ;
; fifo.v                                                                            ; yes             ; User Wizard-Generated File                   ; Z:/C5G_BSOD/fifo.v                                                                            ;             ;
; altera_pll.v                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v                              ;             ;
; scfifo.tdf                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf                                ;             ;
; a_regfifo.inc                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc                             ;             ;
; a_dpfifo.inc                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                              ;             ;
; a_i2fifo.inc                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                              ;             ;
; a_fffifo.inc                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc                              ;             ;
; a_f2fifo.inc                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                              ;             ;
; aglobal160.inc                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                            ;             ;
; db/scfifo_d5a1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/scfifo_d5a1.tdf                                                                ;             ;
; db/a_dpfifo_0t91.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/a_dpfifo_0t91.tdf                                                              ;             ;
; db/altsyncram_j9i1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/altsyncram_j9i1.tdf                                                            ;             ;
; db/cmpr_hm8.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/cmpr_hm8.tdf                                                                   ;             ;
; db/cntr_s3b.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/cntr_s3b.tdf                                                                   ;             ;
; db/cntr_947.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/cntr_947.tdf                                                                   ;             ;
; db/cntr_t3b.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/cntr_t3b.tdf                                                                   ;             ;
; altddio_out.tdf                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altddio_out.tdf                           ;             ;
; stratix_ddio.inc                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ddio.inc                          ;             ;
; cyclone_ddio.inc                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cyclone_ddio.inc                          ;             ;
; lpm_mux.inc                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                               ;             ;
; stratix_lcell.inc                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_lcell.inc                         ;             ;
; db/ddio_out_uqe.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/ddio_out_uqe.tdf                                                               ;             ;
; altsyncram.tdf                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                            ;             ;
; stratix_ram_block.inc                                                             ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;             ;
; lpm_decode.inc                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                            ;             ;
; a_rdenreg.inc                                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                             ;             ;
; altrom.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                ;             ;
; altram.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                ;             ;
; altdpram.inc                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                              ;             ;
; db/altsyncram_mri1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/altsyncram_mri1.tdf                                                            ;             ;
; altdpram.tdf                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.tdf                              ;             ;
; memmodes.inc                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/others/maxplus2/memmodes.inc                            ;             ;
; a_hdffe.inc                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_hdffe.inc                               ;             ;
; alt_le_rden_reg.inc                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                       ;             ;
; altsyncram.inc                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.inc                            ;             ;
; db/dpram_k3s1.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/dpram_k3s1.tdf                                                                 ;             ;
; db/decode_5la.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/decode_5la.tdf                                                                 ;             ;
; db/mux_7hb.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/mux_7hb.tdf                                                                    ;             ;
; db/altsyncram_c9v1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/altsyncram_c9v1.tdf                                                            ;             ;
; db/altsyncram_2mj1.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/altsyncram_2mj1.tdf                                                            ;             ;
; sld_signaltap.vhd                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd                         ;             ;
; sld_signaltap_impl.vhd                                                            ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                    ;             ;
; sld_ela_control.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd                       ;             ;
; lpm_shiftreg.tdf                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                          ;             ;
; lpm_constant.inc                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_constant.inc                          ;             ;
; dffeea.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffeea.inc                                ;             ;
; sld_mbpmg.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                             ;             ;
; sld_transition_detector.vhd                                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_transition_detector.vhd               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd              ;             ;
; sld_buffer_manager.vhd                                                            ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                    ;             ;
; sld_gap_detector.vhd                                                              ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_gap_detector.vhd                      ;             ;
; db/altsyncram_ga84.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/altsyncram_ga84.tdf                                                            ;             ;
; db/decode_8la.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/decode_8la.tdf                                                                 ;             ;
; db/mux_nib.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/mux_nib.tdf                                                                    ;             ;
; lpm_mux.tdf                                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                               ;             ;
; muxlut.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc                                ;             ;
; bypassff.inc                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                              ;             ;
; altshift.inc                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                              ;             ;
; db/mux_clc.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/mux_clc.tdf                                                                    ;             ;
; lpm_decode.tdf                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.tdf                            ;             ;
; declut.inc                                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/declut.inc                                ;             ;
; lpm_compare.inc                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                           ;             ;
; db/decode_vnf.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/decode_vnf.tdf                                                                 ;             ;
; lpm_counter.tdf                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                           ;             ;
; lpm_add_sub.inc                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                           ;             ;
; cmpconst.inc                                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cmpconst.inc                              ;             ;
; lpm_counter.inc                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                           ;             ;
; alt_counter_stratix.inc                                                           ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                   ;             ;
; db/cntr_eai.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/cntr_eai.tdf                                                                   ;             ;
; db/cmpr_f9c.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/cmpr_f9c.tdf                                                                   ;             ;
; db/cntr_24j.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/cntr_24j.tdf                                                                   ;             ;
; db/cntr_v8i.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/cntr_v8i.tdf                                                                   ;             ;
; db/cmpr_d9c.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/cmpr_d9c.tdf                                                                   ;             ;
; db/cntr_kri.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/cntr_kri.tdf                                                                   ;             ;
; db/cmpr_99c.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; Z:/C5G_BSOD/db/cmpr_99c.tdf                                                                   ;             ;
; sld_rom_sr.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv         ;             ;
; sld_hub.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                               ; altera_sld  ;
; db/ip/sld8204be94/alt_sld_fab.v                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/C5G_BSOD/db/ip/sld8204be94/alt_sld_fab.v                                                   ; alt_sld_fab ;
; db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab.v                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/C5G_BSOD/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab.v                            ; alt_sld_fab ;
; db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_ident.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; Z:/C5G_BSOD/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_ident.sv                     ; alt_sld_fab ;
; db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/C5G_BSOD/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                  ; alt_sld_fab ;
; db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                ; yes             ; Encrypted Auto-Found VHDL File               ; Z:/C5G_BSOD/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                ; alt_sld_fab ;
; db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/C5G_BSOD/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                          ;             ;
+-----------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                            ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                    ;
+---------------------------------------------+------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2903                                                                                     ;
;                                             ;                                                                                          ;
; Combinational ALUT usage for logic          ; 3912                                                                                     ;
;     -- 7 input functions                    ; 44                                                                                       ;
;     -- 6 input functions                    ; 920                                                                                      ;
;     -- 5 input functions                    ; 814                                                                                      ;
;     -- 4 input functions                    ; 644                                                                                      ;
;     -- <=3 input functions                  ; 1490                                                                                     ;
; Memory ALUT usage                           ; 70                                                                                       ;
;     -- 64-address deep                      ; 0                                                                                        ;
;     -- 32-address deep                      ; 70                                                                                       ;
;                                             ;                                                                                          ;
; Dedicated logic registers                   ; 4203                                                                                     ;
;                                             ;                                                                                          ;
; I/O pins                                    ; 169                                                                                      ;
; I/O registers                               ; 160                                                                                      ;
; Total MLAB memory bits                      ; 1728                                                                                     ;
; Total block memory bits                     ; 3442688                                                                                  ;
;                                             ;                                                                                          ;
; Total DSP Blocks                            ; 0                                                                                        ;
;                                             ;                                                                                          ;
; Total PLLs                                  ; 8                                                                                        ;
;     -- PLLs                                 ; 8                                                                                        ;
;                                             ;                                                                                          ;
; Total DLLs                                  ; 1                                                                                        ;
; Maximum fan-out node                        ; hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1900                                                                                     ;
; Total fan-out                               ; 48787                                                                                    ;
; Average fan-out                             ; 5.04                                                                                     ;
+---------------------------------------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
; |C5G_BSOD                                                                                                                                           ; 3912 (78)         ; 4203 (65)    ; 3442688           ; 0          ; 169  ; 0            ; |C5G_BSOD                                                                                                                                                                                                                                                                                                                                            ; C5G_BSOD                                                             ; work         ;
;    |ALTCLKCTRL:altclk|                                                                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|ALTCLKCTRL:altclk                                                                                                                                                                                                                                                                                                                          ; ALTCLKCTRL                                                           ; ALTCLKCTRL   ;
;       |ALTCLKCTRL_altclkctrl_0:altclkctrl_0|                                                                                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0                                                                                                                                                                                                                                                                                     ; ALTCLKCTRL_altclkctrl_0                                              ; ALTCLKCTRL   ;
;          |ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component|                                                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component                                                                                                                                                                                                                   ; ALTCLKCTRL_altclkctrl_0_sub                                          ; ALTCLKCTRL   ;
;    |Avalon_bus_RW_Test:fpga_lpddr2_Verify|                                                                                                          ; 41 (41)           ; 61 (61)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|Avalon_bus_RW_Test:fpga_lpddr2_Verify                                                                                                                                                                                                                                                                                                      ; Avalon_bus_RW_Test                                                   ; work         ;
;    |fpga_lpddr2:fpga_lpddr2_inst|                                                                                                                   ; 2341 (0)          ; 1627 (0)     ; 116736            ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst                                                                                                                                                                                                                                                                                                               ; fpga_lpddr2                                                          ; fpga_lpddr2  ;
;       |fpga_lpddr2_0002:fpga_lpddr2_inst|                                                                                                           ; 2341 (0)          ; 1627 (0)     ; 116736            ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst                                                                                                                                                                                                                                                                             ; fpga_lpddr2_0002                                                     ; fpga_lpddr2  ;
;          |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                             ; altera_mem_if_dll_cyclonev                                           ; fpga_lpddr2  ;
;          |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                        ; altera_mem_if_hard_memory_controller_top_cyclonev                    ; fpga_lpddr2  ;
;          |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                             ; altera_mem_if_oct_cyclonev                                           ; fpga_lpddr2  ;
;          |fpga_lpddr2_p0:p0|                                                                                                                        ; 13 (0)            ; 69 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0                                                                                                                                                                                                                                                           ; fpga_lpddr2_p0                                                       ; fpga_lpddr2  ;
;             |fpga_lpddr2_p0_acv_hard_memphy:umemphy|                                                                                                ; 13 (12)           ; 69 (12)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                    ; fpga_lpddr2_p0_acv_hard_memphy                                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|                                                                                           ; 0 (0)             ; 40 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                           ; fpga_lpddr2_p0_acv_hard_io_pads                                      ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                      ; fpga_lpddr2_p0_acv_hard_addr_cmd_pads                                ; fpga_lpddr2  ;
;                      |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                 ; altddio_out                                                          ; work         ;
;                         |ddio_out_uqe:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                     ; ddio_out_uqe                                                         ; work         ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                     ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[13].acv_ac_ldc                                                                    ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc                                                                    ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[1].acv_ac_ldc                                                                     ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[2].acv_ac_ldc                                                                     ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[3].acv_ac_ldc                                                                     ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[4].acv_ac_ldc                                                                     ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[5].acv_ac_ldc                                                                     ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[6].acv_ac_ldc                                                                     ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[7].acv_ac_ldc                                                                     ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                     ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[9].acv_ac_ldc                                                                     ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                      ; fpga_lpddr2_p0_clock_pair_generator                                  ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_generic_ddio:uaddress_pad|                                                                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:uaddress_pad                                                                             ; fpga_lpddr2_p0_generic_ddio                                          ; fpga_lpddr2  ;
;                      |fpga_lpddr2_p0_generic_ddio:ucmd_pad|                                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:ucmd_pad                                                                                 ; fpga_lpddr2_p0_generic_ddio                                          ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                                ; 0 (0)             ; 10 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                          ; fpga_lpddr2_p0_altdqdqs                                              ; fpga_lpddr2  ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                       ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                                ; 0 (0)             ; 10 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                          ; fpga_lpddr2_p0_altdqdqs                                              ; fpga_lpddr2  ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                       ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                                                ; 0 (0)             ; 10 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                          ; fpga_lpddr2_p0_altdqdqs                                              ; fpga_lpddr2  ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                       ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                                                ; 0 (0)             ; 10 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                          ; fpga_lpddr2_p0_altdqdqs                                              ; fpga_lpddr2  ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                           ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                       ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2                   ; fpga_lpddr2  ;
;                |fpga_lpddr2_p0_acv_ldc:memphy_ldc|                                                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc                                                                                                                                                                                  ; fpga_lpddr2_p0_acv_ldc                                               ; fpga_lpddr2  ;
;                |fpga_lpddr2_p0_reset:ureset|                                                                                                        ; 1 (1)             ; 17 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset                                                                                                                                                                                        ; fpga_lpddr2_p0_reset                                                 ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_reset_sync:ureset_avl_clk|                                                                                        ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_avl_clk                                                                                                                                               ; fpga_lpddr2_p0_reset_sync                                            ; fpga_lpddr2  ;
;                   |fpga_lpddr2_p0_reset_sync:ureset_scc_clk|                                                                                        ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_scc_clk                                                                                                                                               ; fpga_lpddr2_p0_reset_sync                                            ; fpga_lpddr2  ;
;          |fpga_lpddr2_pll0:pll0|                                                                                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0                                                                                                                                                                                                                                                       ; fpga_lpddr2_pll0                                                     ; fpga_lpddr2  ;
;          |fpga_lpddr2_s0:s0|                                                                                                                        ; 2328 (0)          ; 1558 (0)     ; 116736            ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0                                                                                                                                                                                                                                                           ; fpga_lpddr2_s0                                                       ; fpga_lpddr2  ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 422 (422)         ; 299 (298)    ; 2048              ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                                    ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst                        ; fpga_lpddr2  ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                                 ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module ; fpga_lpddr2  ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                       ; altsyncram                                                           ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated        ; altsyncram_mri1                                                      ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                                 ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module ; fpga_lpddr2  ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                       ; altsyncram                                                           ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated        ; altsyncram_mri1                                                      ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                              ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench             ; fpga_lpddr2  ;
;             |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 1 (1)             ; 0 (0)        ; 114688            ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                                 ; altera_mem_if_sequencer_mem_no_ifdef_params                          ; fpga_lpddr2  ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0 (0)             ; 0 (0)        ; 114688            ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                       ; altsyncram                                                           ; work         ;
;                   |altsyncram_2mj1:auto_generated|                                                                                                  ; 0 (0)             ; 0 (0)        ; 114688            ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_2mj1:auto_generated                                                                                                                                        ; altsyncram_2mj1                                                      ; work         ;
;             |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 9 (9)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                                 ; altera_mem_if_sequencer_rst                                          ; fpga_lpddr2  ;
;             |altera_mem_if_simple_avalon_mm_bridge:hphy_bridge|                                                                                     ; 3 (3)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge                                                                                                                                                                                                         ; altera_mem_if_simple_avalon_mm_bridge                                ; fpga_lpddr2  ;
;             |fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 345 (0)           ; 95 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                        ; fpga_lpddr2_s0_mm_interconnect_0                                     ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|                                                                                ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                                                                                                                                                    ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 5 (5)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|                                                                   ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo                                                                                                                                       ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|                                                                              ; 10 (10)           ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                                  ; altera_merlin_master_agent                                           ; fpga_lpddr2  ;
;                |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 9 (9)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                        ; altera_merlin_master_translator                                      ; fpga_lpddr2  ;
;                |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                                 ; altera_merlin_master_translator                                      ; fpga_lpddr2  ;
;                |altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|                                                             ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator                                                                                                                                 ; altera_merlin_master_translator                                      ; fpga_lpddr2  ;
;                |altera_merlin_slave_agent:hphy_bridge_s0_agent|                                                                                     ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent                                                                                                                                                         ; altera_merlin_slave_agent                                            ; fpga_lpddr2  ;
;                |altera_merlin_slave_agent:sequencer_mem_s1_agent|                                                                                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent                                                                                                                                                       ; altera_merlin_slave_agent                                            ; fpga_lpddr2  ;
;                |altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|                                                                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent                                                                                                                                            ; altera_merlin_slave_agent                                            ; fpga_lpddr2  ;
;                |altera_merlin_slave_translator:hphy_bridge_s0_translator|                                                                           ; 2 (2)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator                                                                                                                                               ; altera_merlin_slave_translator                                       ; fpga_lpddr2  ;
;                |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                             ; altera_merlin_slave_translator                                       ; fpga_lpddr2  ;
;                |altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|                                                              ; 4 (4)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator                                                                                                                                  ; altera_merlin_slave_translator                                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                   ; fpga_lpddr2_s0_mm_interconnect_0_cmd_demux                           ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                           ; fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                           ; fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                           ; fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                               ; fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001                       ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                               ; 58 (51)           ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                   ; fpga_lpddr2_s0_mm_interconnect_0_cmd_mux                             ; fpga_lpddr2  ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 7 (6)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                      ; altera_merlin_arbitrator                                             ; fpga_lpddr2  ;
;                      |altera_merlin_arb_adder:adder|                                                                                                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                        ; altera_merlin_arb_adder                                              ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                               ; 55 (51)           ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                   ; fpga_lpddr2_s0_mm_interconnect_0_cmd_mux                             ; fpga_lpddr2  ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                      ; altera_merlin_arbitrator                                             ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                   ; 73 (69)           ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                       ; fpga_lpddr2_s0_mm_interconnect_0_cmd_mux                             ; fpga_lpddr2  ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 4 (3)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                          ; altera_merlin_arbitrator                                             ; fpga_lpddr2  ;
;                      |altera_merlin_arb_adder:adder|                                                                                                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                            ; altera_merlin_arb_adder                                              ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_router:router|                                                                                     ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router:router                                                                                                                                                         ; fpga_lpddr2_s0_mm_interconnect_0_router                              ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 49 (49)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                       ; fpga_lpddr2_s0_mm_interconnect_0_rsp_mux                             ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                               ; fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001                         ; fpga_lpddr2  ;
;             |fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|                                                                                    ; 39 (0)            ; 60 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                        ; fpga_lpddr2_s0_mm_interconnect_1                                     ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                                       ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                                        ; altera_avalon_sc_fifo                                                ; fpga_lpddr2  ;
;                |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                            ; altera_merlin_slave_agent                                            ; fpga_lpddr2  ;
;                |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                         ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                                             ; altera_merlin_slave_agent                                            ; fpga_lpddr2  ;
;                |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 2 (2)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                                  ; altera_merlin_slave_translator                                       ; fpga_lpddr2  ;
;                |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 7 (7)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                                   ; altera_merlin_slave_translator                                       ; fpga_lpddr2  ;
;                |altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|                                                                             ; 8 (8)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter                                                                                                                                                 ; altera_merlin_traffic_limiter                                        ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_1_cmd_demux:cmd_demux|                                                                               ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                   ; fpga_lpddr2_s0_mm_interconnect_1_cmd_demux                           ; fpga_lpddr2  ;
;                |fpga_lpddr2_s0_mm_interconnect_1_router:router|                                                                                     ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_router:router                                                                                                                                                         ; fpga_lpddr2_s0_mm_interconnect_1_router                              ; fpga_lpddr2  ;
;             |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 9 (9)             ; 8 (4)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                                ; sequencer_reg_file                                                   ; fpga_lpddr2  ;
;                |altsyncram:altsyncram_component|                                                                                                    ; 0 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                                ; altsyncram                                                           ; work         ;
;                   |altsyncram_c9v1:auto_generated|                                                                                                  ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                                 ; altsyncram_c9v1                                                      ; work         ;
;             |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 473 (447)         ; 305 (281)    ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                                  ; sequencer_scc_mgr                                                    ; fpga_lpddr2  ;
;                |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 5 (3)             ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                           ; sequencer_scc_acv_wrapper                                            ; fpga_lpddr2  ;
;                   |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                        ; sequencer_scc_acv_phase_decode                                       ; fpga_lpddr2  ;
;                |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                               ; sequencer_scc_reg_file                                               ; fpga_lpddr2  ;
;                   |altdpram:altdpram_component|                                                                                                     ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                                   ; altdpram                                                             ; work         ;
;                      |dpram_k3s1:auto_generated|                                                                                                    ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                         ; dpram_k3s1                                                           ; work         ;
;                         |decode_5la:wr_decode|                                                                                                      ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                                    ; decode_5la                                                           ; work         ;
;                         |mux_7hb:rd_mux|                                                                                                            ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                          ; mux_7hb                                                              ; work         ;
;             |sequencer_trk_mgr:sequencer_trk_mgr_inst|                                                                                              ; 1027 (1027)       ; 774 (774)    ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst                                                                                                                                                                                                                  ; sequencer_trk_mgr                                                    ; fpga_lpddr2  ;
;    |hdmi_rx_ctrl:hdmi_rx|                                                                                                                           ; 34 (30)           ; 28 (25)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx                                                                                                                                                                                                                                                                                                                       ; hdmi_rx_ctrl                                                         ; work         ;
;       |i2c_master_byte_ctrl:i2c_controller|                                                                                                         ; 4 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller                                                                                                                                                                                                                                                                                   ; i2c_master_byte_ctrl                                                 ; work         ;
;          |i2c_master_bit_ctrl:bit_controller|                                                                                                       ; 4 (4)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                                ; i2c_master_bit_ctrl                                                  ; work         ;
;    |hdmi_tx_ctrl:hdmi_tx|                                                                                                                           ; 229 (106)         ; 130 (43)     ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx                                                                                                                                                                                                                                                                                                                       ; hdmi_tx_ctrl                                                         ; work         ;
;       |hdmi_tx_setup:setupmem|                                                                                                                      ; 16 (16)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem                                                                                                                                                                                                                                                                                                ; hdmi_tx_setup                                                        ; work         ;
;       |i2c_master_byte_ctrl:i2c_controller|                                                                                                         ; 107 (34)          ; 70 (25)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller                                                                                                                                                                                                                                                                                   ; i2c_master_byte_ctrl                                                 ; work         ;
;          |i2c_master_bit_ctrl:bit_controller|                                                                                                       ; 73 (73)           ; 45 (45)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                                                                ; i2c_master_bit_ctrl                                                  ; work         ;
;    |hdmi_tx_pll:pll|                                                                                                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_pll:pll                                                                                                                                                                                                                                                                                                                            ; hdmi_tx_pll                                                          ; hdmi_tx_pll  ;
;       |hdmi_tx_pll_0002:hdmi_tx_pll_inst|                                                                                                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst                                                                                                                                                                                                                                                                                          ; hdmi_tx_pll_0002                                                     ; hdmi_tx_pll  ;
;          |altera_pll:altera_pll_i|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                  ; altera_pll                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                               ; 90 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|             ; 89 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                       ; 89 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                   ; 89 (1)            ; 90 (5)       ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                        ; 88 (0)            ; 85 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                    ; 88 (55)           ; 85 (57)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                      ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                    ; 18 (18)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                                       ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                                 ; 692 (2)           ; 1921 (198)   ; 3276800           ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                                       ; 690 (0)           ; 1723 (0)     ; 3276800           ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                                   ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                                   ; 690 (66)          ; 1723 (486)   ; 3276800           ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                                                  ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                                        ; 2 (0)             ; 94 (94)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                                             ; work         ;
;                |lpm_decode:wdecoder|                                                                                                                ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                                           ; work         ;
;                   |decode_vnf:auto_generated|                                                                                                       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                                       ; 5 (0)             ; 2 (0)        ; 3276800           ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                                           ; work         ;
;                |altsyncram_ga84:auto_generated|                                                                                                     ; 5 (0)             ; 2 (2)        ; 3276800           ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ga84:auto_generated                                                                                                                                                 ; altsyncram_ga84                                                      ; work         ;
;                   |decode_8la:decode2|                                                                                                              ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ga84:auto_generated|decode_8la:decode2                                                                                                                              ; decode_8la                                                           ; work         ;
;                   |mux_nib:mux3|                                                                                                                    ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ga84:auto_generated|mux_nib:mux3                                                                                                                                    ; mux_nib                                                              ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                                        ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                                         ; work         ;
;             |lpm_shiftreg:status_register|                                                                                                          ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                                         ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                               ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                            ; 89 (89)           ; 84 (84)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                                                   ; work         ;
;             |sld_ela_control:ela_control|                                                                                                           ; 341 (2)           ; 812 (4)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                                      ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                                  ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                  ; lpm_shiftreg                                                         ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                                                                    ; 0 (0)             ; 99 (99)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                                    ; lpm_shiftreg                                                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                            ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                                         ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                             ; 99 (0)            ; 495 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                                    ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                                      ; 0 (0)             ; 297 (297)    ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                                  ; 99 (0)            ; 198 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                                       ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                                                            ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                                        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                                            ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                                      ; 21 (21)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                                             ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                                         ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                                                         ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                                                                    ; 219 (21)          ; 198 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                                    ; sld_transition_detector                                              ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                                                                  ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:10:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:11:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:12:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:13:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:14:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:15:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:16:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:17:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:18:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:19:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                                                                  ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:20:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:21:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:22:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:23:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:24:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:25:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:26:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:27:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:28:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:29:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                                                                  ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:30:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:31:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:32:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:33:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:34:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:35:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:36:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:37:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:38:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:39:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                                                                  ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:40:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:41:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:42:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:43:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:44:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:45:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:46:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:47:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:48:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:49:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                                                                  ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:50:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:51:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:52:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:53:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:54:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:55:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:56:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:57:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:58:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:59:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                                                                  ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:60:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:61:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:62:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:63:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:64:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:65:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:66:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:66:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:67:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:67:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:68:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:68:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:69:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:69:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                                                                  ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:70:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:70:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:71:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:71:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:72:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:72:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:73:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:73:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:74:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:74:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:75:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:75:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:76:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:76:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:77:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:77:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:78:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:78:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:79:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:79:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                                                                  ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:80:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:80:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:81:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:81:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:82:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:82:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:83:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:83:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:84:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:84:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:85:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:85:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:86:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:86:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:87:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:87:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:88:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:88:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:89:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:89:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:8:td|                                                                                                  ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:90:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:90:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:91:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:91:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:92:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:92:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:93:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:93:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:94:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:94:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:95:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:95:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:96:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:96:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:97:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:97:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:98:td|                                                                                                 ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:98:td                                                                                                    ; sld_transition_detect                                                ; work         ;
;                   |sld_transition_detect:\td:9:td|                                                                                                  ; 2 (2)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td                                                                                                     ; sld_transition_detect                                                ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                                     ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                              ; sld_gap_detector                                                     ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                                      ; 145 (10)          ; 190 (0)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                                          ; 9 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                                          ; work         ;
;                   |cntr_eai:auto_generated|                                                                                                         ; 9 (9)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_eai:auto_generated                                                             ; cntr_eai                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                                   ; 15 (0)            ; 15 (0)       ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                                          ; work         ;
;                   |cntr_24j:auto_generated|                                                                                                         ; 15 (15)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_24j:auto_generated                                                                                      ; cntr_24j                                                             ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                                         ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                                          ; work         ;
;                   |cntr_v8i:auto_generated|                                                                                                         ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_v8i:auto_generated                                                                            ; cntr_v8i                                                             ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                            ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                                          ; work         ;
;                   |cntr_kri:auto_generated|                                                                                                         ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                                             ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                                   ; 0 (0)             ; 31 (31)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                                    ; 100 (100)         ; 100 (100)    ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                                 ; 1 (1)             ; 31 (31)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                                         ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                                 ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                                           ; work         ;
;    |top_sync_vg_pattern:vg|                                                                                                                         ; 407 (0)           ; 281 (27)     ; 49152             ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg                                                                                                                                                                                                                                                                                                                     ; top_sync_vg_pattern                                                  ; work         ;
;       |pattern_vg:pattern_vg|                                                                                                                       ; 343 (233)         ; 203 (122)    ; 49152             ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg                                                                                                                                                                                                                                                                                               ; pattern_vg                                                           ; work         ;
;          |ca_prng:prng|                                                                                                                             ; 33 (33)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ca_prng:prng                                                                                                                                                                                                                                                                                  ; ca_prng                                                              ; work         ;
;          |fifo:fifo_inst|                                                                                                                           ; 77 (0)            ; 49 (0)       ; 49152             ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst                                                                                                                                                                                                                                                                                ; fifo                                                                 ; work         ;
;             |scfifo:scfifo_component|                                                                                                               ; 77 (0)            ; 49 (0)       ; 49152             ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                        ; scfifo                                                               ; work         ;
;                |scfifo_d5a1:auto_generated|                                                                                                         ; 77 (0)            ; 49 (0)       ; 49152             ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated                                                                                                                                                                                                                             ; scfifo_d5a1                                                          ; work         ;
;                   |a_dpfifo_0t91:dpfifo|                                                                                                            ; 77 (41)           ; 49 (17)      ; 49152             ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo                                                                                                                                                                                                        ; a_dpfifo_0t91                                                        ; work         ;
;                      |altsyncram_j9i1:FIFOram|                                                                                                      ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram                                                                                                                                                                                ; altsyncram_j9i1                                                      ; work         ;
;                      |cntr_947:usedw_counter|                                                                                                       ; 13 (13)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_947:usedw_counter                                                                                                                                                                                 ; cntr_947                                                             ; work         ;
;                      |cntr_s3b:rd_ptr_msb|                                                                                                          ; 11 (11)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_s3b:rd_ptr_msb                                                                                                                                                                                    ; cntr_s3b                                                             ; work         ;
;                      |cntr_t3b:wr_ptr|                                                                                                              ; 12 (12)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_t3b:wr_ptr                                                                                                                                                                                        ; cntr_t3b                                                             ; work         ;
;       |sync_vg:sync_vg|                                                                                                                             ; 64 (64)           ; 51 (51)      ; 0                 ; 0          ; 0    ; 0            ; |C5G_BSOD|top_sync_vg_pattern:vg|sync_vg:sync_vg                                                                                                                                                                                                                                                                                                     ; sync_vg                                                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------+
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_2mj1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Single Port      ; 3584         ; 32           ; --           ; --           ; 114688  ; fpga_lpddr2_s0_sequencer_mem.hex ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                   ; MLAB ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512     ; None                             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                           ; MLAB ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216    ; None                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ga84:auto_generated|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; 32768        ; 100          ; 32768        ; 100          ; 3276800 ; None                             ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|ALTSYNCRAM                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536   ; None                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                                ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+---------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; altclkctrl                                  ; 16.0    ; N/A          ; N/A          ; |C5G_BSOD|ALTCLKCTRL:altclk                                                                                                                                                                                                                                                   ; ALTCLKCTRL.qsys ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; |C5G_BSOD|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_mem_if_lpddr2_emif                   ; 16.0    ; N/A          ; N/A          ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst                                                                                                                                                                                                                                        ; fpga_lpddr2.v   ;
; Altera ; altera_mem_if_lpddr2_hard_memory_controller ; 16.0    ; N/A          ; N/A          ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                 ; fpga_lpddr2.v   ;
; Altera ; altera_mem_if_dll                           ; 16.0    ; N/A          ; N/A          ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                      ; fpga_lpddr2.v   ;
; Altera ; altera_mem_if_oct                           ; 16.0    ; N/A          ; N/A          ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                      ; fpga_lpddr2.v   ;
; Altera ; altera_mem_if_lpddr2_hard_phy_core          ; 16.0    ; N/A          ; N/A          ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0                                                                                                                                                                                    ; fpga_lpddr2.v   ;
; Altera ; altera_mem_if_lpddr2_pll                    ; 16.0    ; N/A          ; N/A          ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0                                                                                                                                                                                ; fpga_lpddr2.v   ;
; Altera ; altera_mem_if_lpddr2_qseq                   ; 16.0    ; N/A          ; N/A          ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0                                                                                                                                                                                    ; fpga_lpddr2.v   ;
; Altera ; altera_pll                                  ; 16.0    ; N/A          ; N/A          ; |C5G_BSOD|hdmi_tx_pll:pll                                                                                                                                                                                                                                                     ; hdmi_tx_pll.v   ;
; Altera ; FIFO                                        ; 16.0    ; N/A          ; N/A          ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst                                                                                                                                                                                                         ; fifo.v          ;
+--------+---------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------+------------------------------+---------------------------------+--------------------------------+------------------------------------+------------------------------------+----------------------------------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+----------------------------------+---------------------------------+------------------------------+---------------------------------+----------------------------------+------------------------------+
; Name                                 ; avl_state.TRK_MGR_STATE_DONE ; avl_state.TRK_MGR_STATE_RELEASE ; avl_state.TRK_MGR_STATE_UPDATE ; avl_state.TRK_MGR_STATE_PAR_SCAN_2 ; avl_state.TRK_MGR_STATE_PAR_SCAN_1 ; avl_state.TRK_MGR_STATE_SER_SCAN ; avl_state.TRK_MGR_STATE_DECR_VFIFO ; avl_state.TRK_MGR_STATE_INCR_VFIFO ; avl_state.TRK_MGR_STATE_WR_PHASE ; avl_state.TRK_MGR_STATE_WR_DELAY ; avl_state.TRK_MGR_STATE_RD_PHASE ; avl_state.TRK_MGR_STATE_RD_DELAY ; avl_state.TRK_MGR_STATE_CLR_SAMPLE ; avl_state.TRK_MGR_STATE_CLR_ALL_SMPL ; avl_state.TRK_MGR_STATE_RD_SAMPLE ; avl_state.TRK_MGR_STATE_DO_SAMPLE ; avl_state.TRK_MGR_STATE_PRECHARGE ; avl_state.TRK_MGR_STATE_READ ; avl_state.TRK_MGR_STATE_ACTIVATE ; avl_state.TRK_MGR_STATE_REFRESH ; avl_state.TRK_MGR_STATE_INIT ; avl_state.TRK_MGR_STATE_JMPADDR ; avl_state.TRK_MGR_STATE_JMPCOUNT ; avl_state.TRK_MGR_STATE_IDLE ;
+--------------------------------------+------------------------------+---------------------------------+--------------------------------+------------------------------------+------------------------------------+----------------------------------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+----------------------------------+---------------------------------+------------------------------+---------------------------------+----------------------------------+------------------------------+
; avl_state.TRK_MGR_STATE_IDLE         ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 0                            ;
; avl_state.TRK_MGR_STATE_JMPCOUNT     ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 1                                ; 1                            ;
; avl_state.TRK_MGR_STATE_JMPADDR      ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 1                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_INIT         ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 1                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_REFRESH      ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 1                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_ACTIVATE     ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 1                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_READ         ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 1                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_PRECHARGE    ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 1                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_DO_SAMPLE    ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 1                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_RD_SAMPLE    ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 1                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_CLR_ALL_SMPL ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 1                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_CLR_SAMPLE   ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 1                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_RD_DELAY     ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 1                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_RD_PHASE     ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 1                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_WR_DELAY     ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 1                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_WR_PHASE     ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 1                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_INCR_VFIFO   ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 1                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_DECR_VFIFO   ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 1                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_SER_SCAN     ; 0                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 1                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_PAR_SCAN_1   ; 0                            ; 0                               ; 0                              ; 0                                  ; 1                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_PAR_SCAN_2   ; 0                            ; 0                               ; 0                              ; 1                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_UPDATE       ; 0                            ; 0                               ; 1                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_RELEASE      ; 0                            ; 1                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
; avl_state.TRK_MGR_STATE_DONE         ; 1                            ; 0                               ; 0                              ; 0                                  ; 0                                  ; 0                                ; 0                                  ; 0                                  ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                  ; 0                                    ; 0                                 ; 0                                 ; 0                                 ; 0                            ; 0                                ; 0                               ; 0                            ; 0                               ; 0                                ; 1                            ;
+--------------------------------------+------------------------------+---------------------------------+--------------------------------+------------------------------------+------------------------------------+----------------------------------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+------------------------------------+--------------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+------------------------------+----------------------------------+---------------------------------+------------------------------+---------------------------------+----------------------------------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state ;
+--------------+-------------+-------------+-------------+--------------+------------+------------------------------------------------------------------------+
; Name         ; state.READ4 ; state.READ3 ; state.READ2 ; state.WRITE2 ; state.IDLE ; state.INIT                                                             ;
+--------------+-------------+-------------+-------------+--------------+------------+------------------------------------------------------------------------+
; state.INIT   ; 0           ; 0           ; 0           ; 0            ; 0          ; 0                                                                      ;
; state.IDLE   ; 0           ; 0           ; 0           ; 0            ; 1          ; 1                                                                      ;
; state.WRITE2 ; 0           ; 0           ; 0           ; 1            ; 0          ; 1                                                                      ;
; state.READ2  ; 0           ; 0           ; 1           ; 0            ; 0          ; 1                                                                      ;
; state.READ3  ; 0           ; 1           ; 0           ; 0            ; 0          ; 1                                                                      ;
; state.READ4  ; 1           ; 0           ; 0           ; 0            ; 0          ; 1                                                                      ;
+--------------+-------------+-------------+-------------+--------------+------------+------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr ;
+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------+
; Name                          ; scc_state_curr.STATE_SCC_IDLE ; scc_state_curr.STATE_SCC_DONE ; scc_state_curr.STATE_SCC_LOAD                                      ;
+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------+
; scc_state_curr.STATE_SCC_IDLE ; 0                             ; 0                             ; 0                                                                  ;
; scc_state_curr.STATE_SCC_LOAD ; 1                             ; 0                             ; 1                                                                  ;
; scc_state_curr.STATE_SCC_DONE ; 1                             ; 1                             ; 0                                                                  ;
+-------------------------------+-------------------------------+-------------------------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|ctrlstep                                       ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; ctrlstep.0011 ; ctrlstep.0010 ; ctrlstep.0001 ; ctrlstep.0000 ; ctrlstep.0100 ;
+---------------+---------------+---------------+---------------+---------------+---------------+
; ctrlstep.0000 ; 0             ; 0             ; 0             ; 0             ; 0             ;
; ctrlstep.0001 ; 0             ; 0             ; 1             ; 1             ; 0             ;
; ctrlstep.0010 ; 0             ; 1             ; 0             ; 1             ; 0             ;
; ctrlstep.0011 ; 1             ; 0             ; 0             ; 1             ; 0             ;
; ctrlstep.0100 ; 0             ; 0             ; 0             ; 1             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|ctrlstate ;
+-------------------+--------------------------------------+
; Name              ; ctrlstate.STARTUP                    ;
+-------------------+--------------------------------------+
; ctrlstate.IDLE    ; 0                                    ;
; ctrlstate.STARTUP ; 1                                    ;
+-------------------+--------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_command                                                                                                                   ;
+----------------------------+---------------------------+----------------------+----------------------------+-----------------------+-----------------------+-----------------+
; Name                       ; i2c_command.I2C_READ_LAST ; i2c_command.I2C_READ ; i2c_command.I2C_WRITE_LAST ; i2c_command.I2C_WRITE ; i2c_command.I2C_START ; i2c_command.000 ;
+----------------------------+---------------------------+----------------------+----------------------------+-----------------------+-----------------------+-----------------+
; i2c_command.000            ; 0                         ; 0                    ; 0                          ; 0                     ; 0                     ; 0               ;
; i2c_command.I2C_START      ; 0                         ; 0                    ; 0                          ; 0                     ; 1                     ; 1               ;
; i2c_command.I2C_WRITE      ; 0                         ; 0                    ; 0                          ; 1                     ; 0                     ; 1               ;
; i2c_command.I2C_WRITE_LAST ; 0                         ; 0                    ; 1                          ; 0                     ; 0                     ; 1               ;
; i2c_command.I2C_READ       ; 0                         ; 1                    ; 0                          ; 0                     ; 0                     ; 1               ;
; i2c_command.I2C_READ_LAST  ; 1                         ; 0                    ; 0                          ; 0                     ; 0                     ; 1               ;
+----------------------------+---------------------------+----------------------+----------------------------+-----------------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state                                    ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state       ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; read_state.0011 ; read_state.0010 ; read_state.0001 ; read_state.0000 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+
; read_state.0000 ; 0               ; 0               ; 0               ; 0               ;
; read_state.0001 ; 0               ; 0               ; 1               ; 1               ;
; read_state.0010 ; 0               ; 1               ; 0               ; 1               ;
; read_state.0011 ; 1               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|ctrlstep                                                                                       ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; ctrlstep.0111 ; ctrlstep.0110 ; ctrlstep.0101 ; ctrlstep.0100 ; ctrlstep.0011 ; ctrlstep.0010 ; ctrlstep.0001 ; ctrlstep.0000 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; ctrlstep.0000 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; ctrlstep.0001 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; ctrlstep.0010 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; ctrlstep.0011 ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; ctrlstep.0100 ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; ctrlstep.0101 ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; ctrlstep.0110 ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; ctrlstep.0111 ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|ctrlstate                                                               ;
+---------------------+--------------------+--------------------+-----------------+----------------+---------------------+
; Name                ; ctrlstate.TXENABLE ; ctrlstate.TXHPDINT ; ctrlstate.TXINT ; ctrlstate.IDLE ; ctrlstate.TXDISABLE ;
+---------------------+--------------------+--------------------+-----------------+----------------+---------------------+
; ctrlstate.IDLE      ; 0                  ; 0                  ; 0               ; 0              ; 0                   ;
; ctrlstate.TXINT     ; 0                  ; 0                  ; 1               ; 1              ; 0                   ;
; ctrlstate.TXHPDINT  ; 0                  ; 1                  ; 0               ; 1              ; 0                   ;
; ctrlstate.TXENABLE  ; 1                  ; 0                  ; 0               ; 1              ; 0                   ;
; ctrlstate.TXDISABLE ; 0                  ; 0                  ; 0               ; 1              ; 1                   ;
+---------------------+--------------------+--------------------+-----------------+----------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_command                                                                                                                   ;
+----------------------------+---------------------------+----------------------+----------------------------+-----------------------+-----------------------+-----------------+
; Name                       ; i2c_command.I2C_READ_LAST ; i2c_command.I2C_READ ; i2c_command.I2C_WRITE_LAST ; i2c_command.I2C_WRITE ; i2c_command.I2C_START ; i2c_command.000 ;
+----------------------------+---------------------------+----------------------+----------------------------+-----------------------+-----------------------+-----------------+
; i2c_command.000            ; 0                         ; 0                    ; 0                          ; 0                     ; 0                     ; 0               ;
; i2c_command.I2C_START      ; 0                         ; 0                    ; 0                          ; 0                     ; 1                     ; 1               ;
; i2c_command.I2C_WRITE      ; 0                         ; 0                    ; 0                          ; 1                     ; 0                     ; 1               ;
; i2c_command.I2C_WRITE_LAST ; 0                         ; 0                    ; 1                          ; 0                     ; 0                     ; 1               ;
; i2c_command.I2C_READ       ; 0                         ; 1                    ; 0                          ; 0                     ; 0                     ; 1               ;
; i2c_command.I2C_READ_LAST  ; 1                         ; 0                    ; 0                          ; 0                     ; 0                     ; 1               ;
+----------------------------+---------------------------+----------------------+----------------------------+-----------------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|c_state                                    ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; Name             ; c_state.ST_IDLE ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+
; c_state.ST_IDLE  ; 0               ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_START ; 1               ; 0               ; 0              ; 0                ; 0               ; 1                ;
; c_state.ST_READ  ; 1               ; 0               ; 0              ; 0                ; 1               ; 0                ;
; c_state.ST_WRITE ; 1               ; 0               ; 0              ; 1                ; 0               ; 0                ;
; c_state.ST_ACK   ; 1               ; 0               ; 1              ; 0                ; 0               ; 0                ;
; c_state.ST_STOP  ; 1               ; 1               ; 0              ; 0                ; 0               ; 0                ;
+------------------+-----------------+-----------------+----------------+------------------+-----------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|afi_clk_reg                                                                      ; yes                                                              ; yes                                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|afi_half_clk_reg                                                                 ; yes                                                              ; yes                                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|avl_clk_reg                                                                      ; yes                                                              ; yes                                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|config_clk_reg                                                                   ; yes                                                              ; yes                                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                        ; yes                                                              ; yes                                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[1]                                        ; yes                                                              ; yes                                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[0]                                        ; yes                                                              ; yes                                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[0] ; yes                                                              ; yes                                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[1] ; yes                                                              ; yes                                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[2] ; yes                                                              ; yes                                        ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|rdaddr_reg[3] ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                     ; Reason for Removal                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][73]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][73]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|av_chipselect_pre                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[13,17,18]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r2                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r3                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[21..24]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[25..29]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[0..31]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ipending_reg[0..31]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_custom                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[0,1]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|field                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_total[11]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_total[10]                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_total[7..9]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_total[5,6]                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_total[3,4]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_total[2]                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_total[1]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_total[0]                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_fp[3..11]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_fp[2]                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_fp[0,1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_bp[6..11]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_bp[5]                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_bp[3,4]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_bp[2]                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_bp[0,1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_sync[3..11]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_sync[2]                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_sync[1]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_sync[0]                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|hv_offset[0..11]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][78]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][77]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[1..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][73]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][73]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][78]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][77]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[24..31]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|avl_writedata[27..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[0..6]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ca_prng:prng|update_rule_reg[0]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ca_prng:prng|update_rule_reg[1..4]                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ca_prng:prng|update_rule_reg[5..7]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_channel[0]                                                                        ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_dest_id[0]                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][60]                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][61]                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][54]                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][61]                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][60]                                                                    ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][61]                                                                 ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][54]                                                                    ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][61]                                                                 ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][62]                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][63]                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][56]                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][63]                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][62]                                                                              ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][78]                                                                           ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][56]                                                                              ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][78]                                                                           ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][63]                                                                              ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][78]                                                                           ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][56]                                                                                ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][77]                                                                             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][63]                                                                                ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][77]                                                                             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][62]                                                                                ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][77]                                                                             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][62]                                                                              ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][77]                                                                           ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][63]                                                                              ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][77]                                                                           ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][56]                                                                              ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][77]                                                                           ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[5]                                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[0]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[9]                                                                                    ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[14]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[21]                                                                                  ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[14]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[8]                                                                                    ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[13]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[20]                                                                                  ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[13]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[7]                                                                                    ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[12]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[19]                                                                                  ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[12]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[6]                                                                                    ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[11]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[18]                                                                                  ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[11]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[5]                                                                                    ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[10]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[17]                                                                                  ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[10]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[4]                                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[9]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[3]                                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[8]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[2]                                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[7]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[1]                                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[6]                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                                                                                                                                                           ; Merged with hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                                                                            ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                                                                                                                                                                           ; Merged with hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                                                                            ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent|hold_waitrequest                                                                 ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent|hold_waitrequest                                                                 ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator|waitrequest_reset_override                                                           ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|waitrequest_reset_override                                                         ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|waitrequest_reset_override                                              ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:trk_mm_bridge_m0_agent|hold_waitrequest                                                                            ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|waitrequest_reset_override                                              ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|waitrequest_reset_override                                               ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][62]                                                                              ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][56]                                                                           ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][63]                                                                              ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][56]                                                                           ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][77]                                                                              ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][56]                                                                           ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][62]                                                                                ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][56]                                                                             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][63]                                                                                ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][56]                                                                             ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][77]                                                                                ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][56]                                                                             ;
; hdmi_tx_ctrl:hdmi_tx|ready                                                                                                                                                                                                                                                        ; Merged with hdmi_rx_ctrl:hdmi_rx|ready                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][62]                                                                              ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][56]                                                                           ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][63]                                                                              ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][56]                                                                           ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][78]                                                                              ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][56]                                                                           ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][60]                                                                    ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][54]                                                                 ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][61]                                                                    ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][54]                                                                 ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][60]                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][54]                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][61]                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][54]                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[14..31]                                                  ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[13]                                                   ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[23]                                                                                                                                                                                                                                            ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[23]                                                                                                                                                                                                                                         ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[20]                                                                                                                                                                                                                                            ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[20]                                                                                                                                                                                                                                         ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[19]                                                                                                                                                                                                                                            ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[19]                                                                                                                                                                                                                                         ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[15]                                                                                                                                                                                                                                            ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[15]                                                                                                                                                                                                                                         ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[12]                                                                                                                                                                                                                                            ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[12]                                                                                                                                                                                                                                         ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[10]                                                                                                                                                                                                                                            ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[10]                                                                                                                                                                                                                                         ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[9]                                                                                                                                                                                                                                             ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[9]                                                                                                                                                                                                                                          ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[7]                                                                                                                                                                                                                                             ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[7]                                                                                                                                                                                                                                          ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[22]                                                                                                                                                                                                                                            ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[22]                                                                                                                                                                                                                                         ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[21]                                                                                                                                                                                                                                            ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[21]                                                                                                                                                                                                                                         ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[18]                                                                                                                                                                                                                                            ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[18]                                                                                                                                                                                                                                         ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[17]                                                                                                                                                                                                                                            ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[17]                                                                                                                                                                                                                                         ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[16]                                                                                                                                                                                                                                            ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[16]                                                                                                                                                                                                                                         ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[14]                                                                                                                                                                                                                                            ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[14]                                                                                                                                                                                                                                         ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[13]                                                                                                                                                                                                                                            ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[13]                                                                                                                                                                                                                                         ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[11]                                                                                                                                                                                                                                            ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[11]                                                                                                                                                                                                                                         ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[8]                                                                                                                                                                                                                                             ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[8]                                                                                                                                                                                                                                          ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[6]                                                                                                                                                                                                                                             ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[6]                                                                                                                                                                                                                                          ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[5]                                                                                                                                                                                                                                             ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[5]                                                                                                                                                                                                                                          ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[4]                                                                                                                                                                                                                                             ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[4]                                                                                                                                                                                                                                          ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[3]                                                                                                                                                                                                                                             ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[3]                                                                                                                                                                                                                                          ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[2]                                                                                                                                                                                                                                             ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[2]                                                                                                                                                                                                                                          ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[1]                                                                                                                                                                                                                                             ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[1]                                                                                                                                                                                                                                          ;
; hdmi_tx_ctrl:hdmi_tx|startup_delay[0]                                                                                                                                                                                                                                             ; Merged with hdmi_rx_ctrl:hdmi_rx|startup_delay[0]                                                                                                                                                                                                                                          ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][62]                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][56]                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][63]                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][56]                                                                ;
; hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|addr[4..6]                                                                                                                                                                                                                            ; Merged with hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|addr[1]                                                                                                                                                                                                                            ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ramp_values[1..3]                                                                                                                                                                                                                    ; Merged with top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ramp_values[0]                                                                                                                                                                                                                    ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]                                                                                                                                                                         ; Merged with hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]                                                                                                                                                                      ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]                                                                                                                                                                         ; Merged with hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[1]                                                                                                                                                                      ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]                                                                                                                                                                         ; Merged with hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]                                                                                                                                                                      ;
; hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|addr[2,3,7]                                                                                                                                                                                                                           ; Merged with hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|addr[0]                                                                                                                                                                                                                            ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[7]                                                                                                                                                                                                                               ; Merged with hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[4]                                                                                                                                                                                                                            ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[0]                                                                                    ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[23]                                                                               ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]     ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]  ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]            ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                 ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]              ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]            ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][61]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][61]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[0,1]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|prev_request[0,1]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|prev_request[0,1]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][63]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][78]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][77]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][77]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[17]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ramp_values[0]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_tx_ctrl:hdmi_tx|startupstep[1]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_tx_ctrl:hdmi_tx|txpowered                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[17]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][54]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][62]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3] ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][54]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][62]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][56]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][64]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3] ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][56]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][64]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][56]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][64]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][56]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][64]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][62]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][62]                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][64]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][64]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][64]                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][64]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_group[0..5]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[2]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][94]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][88]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][88]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][94]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][94]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][94]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][94]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][88]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][88]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][94]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][94]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][94]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem|addr[0]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[7]                                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[20]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[11]                                                                                  ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[17]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[9]                                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[16]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[8]                                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[15]                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[6]                                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[4]                                                                                 ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[0]                                                                                   ; Merged with fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[3]                                                                                 ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.INIT                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.READ4                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~22                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~23                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~24                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~25                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~26                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~27                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~28                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~29                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~30                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~31                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~32                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~33                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~34                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~35                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~36                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~37                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~38                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~39                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~40                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~41                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~42                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~43                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~44                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~45                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~46                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~47                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~48                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~49                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~50                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~51                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~52                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state~53                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~6                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~7                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~8                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~9                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~10                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~11                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~12                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~13                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~14                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~15                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~16                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~17                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~18                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~19                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~20                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~21                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~22                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~23                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~24                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~25                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~26                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~27                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~28                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~29                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~30                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~31                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~32                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~33                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~34                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~35                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~36                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state~37                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~6                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~7                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~8                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~9                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~10                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~11                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~12                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~13                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~14                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~15                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~16                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~17                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~18                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~19                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~20                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~21                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~22                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~23                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~24                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~25                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~26                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~27                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~28                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~29                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~30                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~31                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~32                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~33                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~34                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr~35                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep~7                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep~8                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep~10                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstate~5                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstate~6                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_command~4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_command~5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_command~6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state~7                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state~8                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state~9                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state~10                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_tx_ctrl:hdmi_tx|ctrlstep~10                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_tx_ctrl:hdmi_tx|ctrlstep~11                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_tx_ctrl:hdmi_tx|ctrlstep~12                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_tx_ctrl:hdmi_tx|ctrlstep~13                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_tx_ctrl:hdmi_tx|ctrlstate~7                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_tx_ctrl:hdmi_tx|ctrlstate~8                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_tx_ctrl:hdmi_tx|i2c_command~4                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_tx_ctrl:hdmi_tx|i2c_command~5                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_tx_ctrl:hdmi_tx|i2c_command~6                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_PAR_SCAN_1                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_command.I2C_WRITE                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_tx_ctrl:hdmi_tx|i2c_command.I2C_WRITE                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_command.I2C_READ_LAST                                                                                                                                                                                                                                    ; Merged with hdmi_rx_ctrl:hdmi_rx|i2c_command.I2C_READ                                                                                                                                                                                                                                      ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_PAR_SCAN_2                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_command.I2C_READ                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_tx_ctrl:hdmi_tx|ctrlstate.TXDISABLE                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstate.STARTUP                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_dout[6]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[6]                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[6]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[6]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_dout[5]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[5]                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[5]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[5]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_dout[4]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[4]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[4]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_dout[3]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[3]                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[3]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[3]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_dout[2]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[2]                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[2]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[2]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_dout[1]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[1]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[1]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_dout[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[0]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[0]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_ctrl[0,2]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_dout[7]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[4]                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[7]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[7]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|setupaddr[0..4]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[12]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_READ                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_command.I2C_START                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep.0100                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep.0000                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep.0010                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep.0011                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_ctrl[4]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|core_cmd[0]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_START                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_command.I2C_WRITE_LAST                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep.0001                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_ctrl[3]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[1..4]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; counter[27..32]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_command.000                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_ctrl[1]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|cmd_ack                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|ld                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_WRITE                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_STOP                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|core_cmd[2,3]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|shift                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[6]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[0..5]                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[9,13]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|dcnt[0..2]                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[7]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                                       ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[10..12,14,15]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|core_txd                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_ACK                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|core_cmd[1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[5..8]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sto_condition                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_IDLE                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|dscl_oen                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|slave_wait                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[0..4]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0..2]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0..2]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cSCL[1]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0]                                                                                                                                                                               ; Merged with hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|dscl_oen                                                                                                                                                                           ;
; hdmi_tx_ctrl:hdmi_tx|i2c_command.I2C_READ                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 673                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                   ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hdmi_rx_ctrl:hdmi_rx|ctrlstate.STARTUP                                                                                                                                                                          ; Stuck at GND                   ; hdmi_rx_ctrl:hdmi_rx|i2c_dout[6],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[6],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[6],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[6],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_dout[5],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[5],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[5],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[5],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_dout[4],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[4],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[4],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_dout[3],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[3],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[3],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[3],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_dout[2],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[2],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[2],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_dout[7],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[4],                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[7],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[7],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|setupaddr[0], hdmi_rx_ctrl:hdmi_rx|i2c_command.I2C_START,                                                                                                                                                                                      ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|ctrlstep.0010, hdmi_rx_ctrl:hdmi_rx|ctrlstep.0011,                                                                                                                                                                                             ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_ctrl[4],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_START,                                                                                                                                                                                          ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_command.I2C_WRITE_LAST,                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_command.000,                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_WRITE,                                                                                                                                                                                          ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[6],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[5],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[4],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[3],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[2],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[1],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[0],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[7],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                                    ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[17]                                                                                                         ; Stuck at GND                   ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[0],                                                                                                                                                             ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|core_txd,                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[5],                                                                                                                                                             ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[6],                                                                                                                                                             ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sto_condition,                                                                                                                                                          ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|dSDA,                                                                                                                                                                   ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|al,                                                                                                                                                                     ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|scl_oen,                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sda_oen,                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|clk_en,                                                                                                                                                                 ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|slave_wait,                                                                                                                                                             ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sSCL,                                                                                                                                                                   ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|dSCL,                                                                                                                                                                   ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[4],                                                                                                                                                                 ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[0],                                                                                                                                                                 ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sSDA,                                                                                                                                                                   ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0],                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0],                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cSCL[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cSDA[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0],                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cSDA[0]                                                                                                                                                                 ;
; hdmi_rx_ctrl:hdmi_rx|i2c_command.I2C_READ                                                                                                                                                                       ; Stuck at GND                   ; hdmi_rx_ctrl:hdmi_rx|i2c_ctrl[2], hdmi_rx_ctrl:hdmi_rx|i2c_ctrl[0],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|core_cmd[0],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_ctrl[3], hdmi_rx_ctrl:hdmi_rx|i2c_ctrl[1],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|ld,                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|core_cmd[3],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|core_cmd[2],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|dcnt[2],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack,                                                                                                                                                                ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|core_cmd[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop,                                                                                                                                                               ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_IDLE                                                                                                                                                                                            ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|field                                                                                                                                                                    ; Stuck at GND                   ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_total[10],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                 ; due to stuck port clock_enable ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_total[6],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                 ;                                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_total[5],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                 ;                                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_total[2],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                 ;                                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_total[0],                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                 ;                                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_fp[2],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                 ;                                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_bp[5],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                 ;                                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_bp[2],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                 ;                                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_sync[2],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                 ;                                ; top_sync_vg_pattern:vg|sync_vg:sync_vg|v_sync[0]                                                                                                                                                                                                                    ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep~7                                                                                                                                                                                 ; Lost Fanouts                   ; hdmi_rx_ctrl:hdmi_rx|setupaddr[1], hdmi_rx_ctrl:hdmi_rx|setupaddr[2],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|setupaddr[3], hdmi_rx_ctrl:hdmi_rx|setupaddr[4],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|cmd_ack                                                                                                                                                                                                    ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][77]            ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][56],                                                               ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][64],                                                               ;
;                                                                                                                                                                                                                 ;                                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,           ;
;                                                                                                                                                                                                                 ;                                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][64]                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][78]            ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][56],                                                               ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][64],                                                               ;
;                                                                                                                                                                                                                 ;                                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,           ;
;                                                                                                                                                                                                                 ;                                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][64]                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][77]              ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][56],                                                                 ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][64],                                                                 ;
;                                                                                                                                                                                                                 ;                                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,             ;
;                                                                                                                                                                                                                 ;                                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][64]                                                                  ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[0]                                                                                                                                                             ; Stuck at GND                   ; hdmi_rx_ctrl:hdmi_rx|i2c_dout[0],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[0]                                                                                                                                                                                                                ;
; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|addr[1]                                                                                                                                                             ; Stuck at GND                   ; hdmi_rx_ctrl:hdmi_rx|i2c_dout[1],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|register[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem|value[1]                                                                                                                                                                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0]              ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[0],                                                           ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[1][94],                                                               ;
;                                                                                                                                                                                                                 ;                                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][94]                                                                ;
; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|c_state.ST_READ                                                                                                                                        ; Stuck at GND                   ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|shift,                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|dcnt[1],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                 ;                                ; hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|dcnt[0]                                                                                                                                                                                                    ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                  ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[1][94],                                                               ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem[0][94]                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[18]                                                                      ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|prev_request[1],                                                           ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|prev_request[1]                                                                ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r                                                                        ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r2,                                                                                                                          ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_init_req_r3                                                                                                                           ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[1]              ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[1][94],                                                                 ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem[0][94]                                                                  ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][78] ; Lost Fanouts                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][78],                                                    ;
;                                                                                                                                                                                                                 ;                                ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][61] ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][54],                                                    ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][61]  ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][54],                                                     ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy  ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_PAR_SCAN_1                                                    ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_PAR_SCAN_2,                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[12]                                                                                                                          ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[16]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[16]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[15]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[15]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[14]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[14]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[13]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[13]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[12]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[12]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[11]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[11]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[10]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[10]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[8]                                                        ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[8]                                                                                                        ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[7]                                                        ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[7]                                                                                                        ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[6]                                                        ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[6]                                                                                                        ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[5]                                                        ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[5]                                                                                                        ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[4]                                                        ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[4]                                                                                                        ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[3]                                                        ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[3]                                                                                                        ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[2]                                                        ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[2]                                                                                                        ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[27]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[27]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][73] ; Lost Fanouts                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][73]                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][73]  ; Lost Fanouts                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][73]                                                      ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[31]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[31]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[1]              ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[1]                                                            ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[30]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[30]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[29]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[29]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0]              ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|prev_request[0]                                                            ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[1]                                                        ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[1]                                                                                                        ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]                  ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|prev_request[0]                                                                ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[28]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[28]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][77] ; Lost Fanouts                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][77]                                                     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[6]                                                                                                                                                     ; Stuck at GND                   ; Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[2]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[26]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[26]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[25]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[25]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][63] ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][56]                                                     ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[24]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[24]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[23]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[23]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[22]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[22]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[21]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[21]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][62] ; Lost Fanouts                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][62]                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][62]  ; Lost Fanouts                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][62]                                                      ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][64] ; Lost Fanouts                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][64]                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[1][88]  ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem[0][88]                                                      ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[1][88] ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem[0][88]                                                     ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[1][94] ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|mem[0][94]                                                     ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[9]                                                        ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[9]                                                                                                        ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|i2c_command~5                                                                                                                                                                              ; Lost Fanouts                   ; hdmi_rx_ctrl:hdmi_rx|i2c_command.I2C_WRITE                                                                                                                                                                                                                          ;
; hdmi_tx_ctrl:hdmi_tx|i2c_command~5                                                                                                                                                                              ; Lost Fanouts                   ; hdmi_tx_ctrl:hdmi_tx|i2c_command.I2C_WRITE                                                                                                                                                                                                                          ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[20]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[20]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[19]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[19]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; hdmi_tx_ctrl:hdmi_tx|ctrlstate.TXDISABLE                                                                                                                                                                        ; Stuck at GND                   ; hdmi_tx_ctrl:hdmi_tx|i2c_command.I2C_READ                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[18]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[18]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_ienable_reg[17]                                                       ; Stuck at GND                   ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_control_rd_data[17]                                                                                                       ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
; hdmi_rx_ctrl:hdmi_rx|ctrlstep.0000                                                                                                                                                                              ; Stuck at GND                   ; hdmi_rx_ctrl:hdmi_rx|ctrlstep.0001                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                 ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4203  ;
; Number of registers using Synchronous Clear  ; 751   ;
; Number of registers using Synchronous Load   ; 952   ;
; Number of registers using Asynchronous Clear ; 2372  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2017  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                                                                      ; 26      ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                       ; 14      ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|clk_en                                                                                                                                                                                                                              ; 7       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                           ; 1328    ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                           ; 44      ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                       ; 5       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read                                                                                                                                                                                  ; 4       ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|pre_button[1]                                                                                                                                                                                                                                                                             ; 1       ;
; Avalon_bus_RW_Test:fpga_lpddr2_Verify|pre_button[0]                                                                                                                                                                                                                                                                             ; 2       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                                                                                                                                                                                                                ; 5       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|dSCL                                                                                                                                                                                                                                ; 2       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                                                                                                                                                                                                                ; 4       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_dly                                                                                                                                                                                       ; 1       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[1]                                                                                                                                                                                  ; 2       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]                                                                                                                                                                                                                             ; 2       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0]                                                                                                                                                                                                                             ; 2       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSCL[2]                                                                                                                                                                                                                             ; 1       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSDA[1]                                                                                                                                                                                                                             ; 2       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]                                                                                                                                                                                                                             ; 2       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|fSDA[2]                                                                                                                                                                                                                             ; 1       ;
; hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|dSDA                                                                                                                                                                                                                                ; 1       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]                                                                                                                                                                                  ; 2       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[2]                                                                                                                                                                                  ; 1       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[2]                                                                                                                                                               ; 9       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[14]                                                                                                                                                                                ; 1       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                          ; 32      ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[3]                                                                                                                                                                                  ; 1       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                               ; 1       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[4]                                                                                                                                                                                  ; 1       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|altera_reset_synchronizer_int_chain[0]                                                                                                                                                               ; 1       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[5]                                                                                                                                                                                  ; 1       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[6]                                                                                                                                                                                  ; 1       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[7]                                                                                                                                                                                  ; 1       ;
; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[8]                                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 51                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr[27]                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_curr[21]                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|setupaddr[0]                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_ctrl[1]                                                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|dcnt[2]                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|sr[5]                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|dcnt[1]                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|sr[1]                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_ctrl[4]                                                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]                                                                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[9]                                                                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[18]                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[10]                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[17]                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[24]                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[2]                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[3]                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]                                                                                                                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[0]                                                                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[6]                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trfc[6]                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[2]                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[0]                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][25]                                                                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][21]                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[1]                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[0]                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dm_ena[0]                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[12]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay_result[14]                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ramp_values[19]                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[16]                                                                           ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[0]                                                                              ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][5]                                                                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][1]                                                                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][0]                                                                               ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][4]                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[4]                                                                                    ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[24]                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_dout[1]                                                                                                                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_dout[2]                                                                                                                                                                                             ;
; 16:1               ; 32 bits   ; 320 LEs       ; 256 LEs              ; 64 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|av_readdata_pre[2] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result[9]                                                                                    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[12] ;
; 5:1                ; 28 bits   ; 84 LEs        ; 0 LEs                ; 84 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[6]                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_byteenable[2]                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[5]                                                                                   ;
; 7:1                ; 24 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|b_out[0]                                                                                                                                                                        ;
; 17:1               ; 27 bits   ; 297 LEs       ; 0 LEs                ; 297 LEs                ; Yes        ; |C5G_BSOD|Avalon_bus_RW_Test:fpga_lpddr2_Verify|avl_address[22]                                                                                                                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_decr_loop[3]                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_long_ack                                                                                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[21]                                                                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[8]                                                                             ;
; 18:1               ; 3 bits    ; 36 LEs        ; 15 LEs               ; 21 LEs                 ; Yes        ; |C5G_BSOD|Avalon_bus_RW_Test:fpga_lpddr2_Verify|c_state[1]                                                                                                                                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[7]  ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|av_readdata_pre[2]  ;
; 9:1                ; 32 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[26]                                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[6]                                                                                  ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[4]                                                                                        ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[5]                                                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|core_cmd[3]                                                                                                                                                         ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|core_cmd[3]                                                                                                                                                         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; Yes        ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_dout[7]                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_next                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|core_cmd                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G_BSOD|hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|core_cmd                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[0]                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftRight0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft1                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router:router|src_channel[0]                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_logic_result[8]                                                                    ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wr_data[9]                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|ShiftLeft0                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_dst_regnum[1]                                                                      ;
; 16:1               ; 32 bits   ; 320 LEs       ; 256 LEs              ; 64 LEs                 ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Mux59                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_command                                                                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_command                                                                                                                                                                                             ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr_decode[3]                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|ctrlstep                                                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |C5G_BSOD|hdmi_rx_ctrl:hdmi_rx|i2c_command                                                                                                                                                                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state                                                                                                                                                                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |C5G_BSOD|top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state                                                                                                                                                                      ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |C5G_BSOD|fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Selector2                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for Top-level Entity: |C5G_BSOD                          ;
+------------------------------+-------+------+-------------------------------+
; Assignment                   ; Value ; From ; To                            ;
+------------------------------+-------+------+-------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fpga_lpddr2_test_complete     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fpga_lpddr2_test_complete     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fpga_lpddr2_local_init_done   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fpga_lpddr2_local_init_done   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fpga_lpddr2_local_cal_success ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fpga_lpddr2_local_cal_success ;
+------------------------------+-------+------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0 ;
+---------------------------------------+--------+------+-----------------------------------------------------+
; Assignment                            ; Value  ; From ; To                                                  ;
+---------------------------------------+--------+------+-----------------------------------------------------+
; IP_TOOL_NAME                          ; common ; -    ; -                                                   ;
; IP_TOOL_VERSION                       ; 16.0   ; -    ; -                                                   ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100    ; -    ; -                                                   ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF    ; -    ; -                                                   ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF    ; -    ; -                                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF    ; -    ; -                                                   ;
; IGNORE_LCELL_BUFFERS                  ; off    ; -    ; pll_afi_clk                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS          ; off    ; -    ; pll_afi_clk                                         ;
+---------------------------------------+--------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0 ;
+---------------------------------------+------------------------------------+------+---------------------+
; Assignment                            ; Value                              ; From ; To                  ;
+---------------------------------------+------------------------------------+------+---------------------+
; IP_TOOL_NAME                          ; altera_mem_if_lpddr2_hard_phy_core ; -    ; -                   ;
; IP_TOOL_VERSION                       ; 16.0                               ; -    ; -                   ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                                ; -    ; -                   ;
+---------------------------------------+------------------------------------+------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                  ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[0]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[0]                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[0]                                                                               ;
; DONT_MERGE_REGISTER       ; on    ; -    ; afi_clk_reg                                                                                         ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_clk_reg                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; afi_clk_reg                                                                                         ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_clk_reg                                                                                         ;
; DONT_MERGE_REGISTER       ; on    ; -    ; afi_half_clk_reg                                                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_half_clk_reg                                                                                    ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; afi_half_clk_reg                                                                                    ;
; PRESERVE_REGISTER         ; on    ; -    ; afi_half_clk_reg                                                                                    ;
; DONT_MERGE_REGISTER       ; on    ; -    ; avl_clk_reg                                                                                         ;
; PRESERVE_REGISTER         ; on    ; -    ; avl_clk_reg                                                                                         ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; avl_clk_reg                                                                                         ;
; PRESERVE_REGISTER         ; on    ; -    ; avl_clk_reg                                                                                         ;
; DONT_MERGE_REGISTER       ; on    ; -    ; config_clk_reg                                                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; config_clk_reg                                                                                      ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; config_clk_reg                                                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; config_clk_reg                                                                                      ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[1]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[1]                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[1]                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[2]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[2]                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[2]                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[3]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[3]                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[3]                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[4]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[4]                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[4]                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[5]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[5]                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[5]                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[6]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[6]                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[6]                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[7]                                                                               ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; seq_calib_init_reg[7]                                                                               ;
; PRESERVE_REGISTER         ; on    ; -    ; seq_calib_init_reg[7]                                                                               ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                           ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL                ; OFF   ; -    ; -                                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phy_reset_mem_stable_n                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phy_reset_mem_stable_n                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phy_reset_n                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phy_reset_n                                                                                                                  ;
+------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_afi_clk ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[17]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[17]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[17]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[15]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[15]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[15]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[16]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[16]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[16]                                                                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_ctl_reset_clk ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[15]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[15]                                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[15]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_addr_cmd_clk ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                               ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                              ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_resync_clk ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                             ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                            ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_seq_clk ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_scc_clk ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_avl_clk ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                          ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[2].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[3].ureset_read_capture_clk ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[0]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[0]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[1]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[1]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[1]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[2]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[2]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[2]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[3]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[3]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[3]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[4]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[4]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[4]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[5]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[5]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[5]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[6]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[6]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[6]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[7]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[7]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[7]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[8]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[8]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[8]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[9]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[9]                                                                                                                                                                         ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[9]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[10]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[10]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[10]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[14]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[14]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[14]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[11]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[11]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[11]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[12]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[12]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[12]                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; on                     ; -    ; reset_reg[13]                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; reset_reg[13]                                                                                                                                                                        ;
; GLOBAL_SIGNAL               ; OFF                    ; -    ; reset_reg[13]                                                                                                                                                                        ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                             ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                              ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                              ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_2mj1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_002:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                  ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0 ;
+---------------------------------------+-------------------+------+----------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                 ;
+---------------------------------------+-------------------+------+----------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                  ;
; IP_TOOL_VERSION                       ; 16.0              ; -    ; -                                                  ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                  ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                  ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                  ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                  ;
+---------------------------------------+-------------------+------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_dll_cyclonev:dll0 ;
+---------------------------------------+-------------------+------+----------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                 ;
+---------------------------------------+-------------------+------+----------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                  ;
; IP_TOOL_VERSION                       ; 16.0              ; -    ; -                                                  ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                  ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                  ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                  ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                  ;
+---------------------------------------+-------------------+------+----------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                   ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                 ;
; fractional_vco_multiplier            ; true                   ; String                                                 ;
; pll_type                             ; General                ; String                                                 ;
; pll_subtype                          ; General                ; String                                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                                         ;
; operation_mode                       ; normal                 ; String                                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                                         ;
; data_rate                            ; 0                      ; Signed Integer                                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                         ;
; output_clock_frequency0              ; 148.500000 MHz         ; String                                                 ;
; phase_shift0                         ; 0 ps                   ; String                                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                 ;
; phase_shift1                         ; 0 ps                   ; String                                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                 ;
; phase_shift2                         ; 0 ps                   ; String                                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                 ;
; phase_shift3                         ; 0 ps                   ; String                                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                 ;
; phase_shift4                         ; 0 ps                   ; String                                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                 ;
; phase_shift5                         ; 0 ps                   ; String                                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                 ;
; phase_shift6                         ; 0 ps                   ; String                                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                 ;
; phase_shift7                         ; 0 ps                   ; String                                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                 ;
; phase_shift8                         ; 0 ps                   ; String                                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                 ;
; phase_shift9                         ; 0 ps                   ; String                                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                 ;
; phase_shift10                        ; 0 ps                   ; String                                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                 ;
; phase_shift11                        ; 0 ps                   ; String                                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                 ;
; phase_shift12                        ; 0 ps                   ; String                                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                 ;
; phase_shift13                        ; 0 ps                   ; String                                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                 ;
; phase_shift14                        ; 0 ps                   ; String                                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                 ;
; phase_shift15                        ; 0 ps                   ; String                                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                 ;
; phase_shift16                        ; 0 ps                   ; String                                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                 ;
; phase_shift17                        ; 0 ps                   ; String                                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                                         ;
; clock_name_0                         ;                        ; String                                                 ;
; clock_name_1                         ;                        ; String                                                 ;
; clock_name_2                         ;                        ; String                                                 ;
; clock_name_3                         ;                        ; String                                                 ;
; clock_name_4                         ;                        ; String                                                 ;
; clock_name_5                         ;                        ; String                                                 ;
; clock_name_6                         ;                        ; String                                                 ;
; clock_name_7                         ;                        ; String                                                 ;
; clock_name_8                         ;                        ; String                                                 ;
; clock_name_global_0                  ; false                  ; String                                                 ;
; clock_name_global_1                  ; false                  ; String                                                 ;
; clock_name_global_2                  ; false                  ; String                                                 ;
; clock_name_global_3                  ; false                  ; String                                                 ;
; clock_name_global_4                  ; false                  ; String                                                 ;
; clock_name_global_5                  ; false                  ; String                                                 ;
; clock_name_global_6                  ; false                  ; String                                                 ;
; clock_name_global_7                  ; false                  ; String                                                 ;
; clock_name_global_8                  ; false                  ; String                                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                         ;
; m_cnt_bypass_en                      ; false                  ; String                                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                         ;
; n_cnt_bypass_en                      ; false                  ; String                                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                                         ;
; pll_slf_rst                          ; false                  ; String                                                 ;
; pll_bw_sel                           ; low                    ; String                                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
+--------------------------------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                              ;
; ST_START       ; 00001 ; Unsigned Binary                                                              ;
; ST_READ        ; 00010 ; Unsigned Binary                                                              ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                              ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                              ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                              ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+--------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                               ;
+----------------+--------------------+----------------------------------------------------------------------------------------------------+
; idle           ; 000000000000000000 ; Unsigned Binary                                                                                    ;
; start_a        ; 000000000000000001 ; Unsigned Binary                                                                                    ;
; start_b        ; 000000000000000010 ; Unsigned Binary                                                                                    ;
; start_c        ; 000000000000000100 ; Unsigned Binary                                                                                    ;
; start_d        ; 000000000000001000 ; Unsigned Binary                                                                                    ;
; start_e        ; 000000000000010000 ; Unsigned Binary                                                                                    ;
; stop_a         ; 000000000000100000 ; Unsigned Binary                                                                                    ;
; stop_b         ; 000000000001000000 ; Unsigned Binary                                                                                    ;
; stop_c         ; 000000000010000000 ; Unsigned Binary                                                                                    ;
; stop_d         ; 000000000100000000 ; Unsigned Binary                                                                                    ;
; rd_a           ; 000000001000000000 ; Unsigned Binary                                                                                    ;
; rd_b           ; 000000010000000000 ; Unsigned Binary                                                                                    ;
; rd_c           ; 000000100000000000 ; Unsigned Binary                                                                                    ;
; rd_d           ; 000001000000000000 ; Unsigned Binary                                                                                    ;
; wr_a           ; 000010000000000000 ; Unsigned Binary                                                                                    ;
; wr_b           ; 000100000000000000 ; Unsigned Binary                                                                                    ;
; wr_c           ; 001000000000000000 ; Unsigned Binary                                                                                    ;
; wr_d           ; 010000000000000000 ; Unsigned Binary                                                                                    ;
+----------------+--------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_sync_vg_pattern:vg ;
+-------------------+----------------------+--------------------------+
; Parameter Name    ; Value                ; Type                     ;
+-------------------+----------------------+--------------------------+
; INTERLACED        ; 0                    ; Unsigned Binary          ;
; V_TOTAL_0         ; 010001100101         ; Unsigned Binary          ;
; V_FP_0            ; 000000000100         ; Unsigned Binary          ;
; V_BP_0            ; 000000100100         ; Unsigned Binary          ;
; V_SYNC_0          ; 000000000101         ; Unsigned Binary          ;
; V_TOTAL_1         ; 000000000000         ; Unsigned Binary          ;
; V_FP_1            ; 000000000000         ; Unsigned Binary          ;
; V_BP_1            ; 000000000000         ; Unsigned Binary          ;
; V_SYNC_1          ; 000000000000         ; Unsigned Binary          ;
; H_TOTAL           ; 100010011000         ; Unsigned Binary          ;
; H_FP              ; 000001011000         ; Unsigned Binary          ;
; H_BP              ; 000010010100         ; Unsigned Binary          ;
; H_SYNC            ; 000000101100         ; Unsigned Binary          ;
; HV_OFFSET_0       ; 000000000000         ; Unsigned Binary          ;
; HV_OFFSET_1       ; 000000000000         ; Unsigned Binary          ;
; PATTERN_RAMP_STEP ; 00000001000100010000 ; Unsigned Binary          ;
+-------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_sync_vg_pattern:vg|sync_vg:sync_vg ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; X_BITS         ; 12    ; Signed Integer                                             ;
; Y_BITS         ; 12    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_sync_vg_pattern:vg|pattern_vg:pattern_vg ;
+-------------------+-------+---------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                          ;
+-------------------+-------+---------------------------------------------------------------+
; B                 ; 8     ; Signed Integer                                                ;
; X_BITS            ; 12    ; Signed Integer                                                ;
; Y_BITS            ; 12    ; Signed Integer                                                ;
; FRACTIONAL_BITS   ; 12    ; Signed Integer                                                ;
; INTRAM_DATA_WIDTH ; 8     ; Signed Integer                                                ;
; INTRAM_ADDR_WIDTH ; 18    ; Signed Integer                                                ;
+-------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                     ;
+-------------------------+-------------+------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                           ;
; lpm_width               ; 32          ; Signed Integer                                                                           ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                           ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                  ;
; CBXI_PARAMETER          ; scfifo_d5a1 ; Untyped                                                                                  ;
+-------------------------+-------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ca_prng:prng ;
+----------------+----------+----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                       ;
+----------------+----------+----------------------------------------------------------------------------+
; DEFAULT_RULE   ; 00011110 ; Unsigned Binary                                                            ;
+----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; ST_IDLE        ; 00000 ; Unsigned Binary                                                              ;
; ST_START       ; 00001 ; Unsigned Binary                                                              ;
; ST_READ        ; 00010 ; Unsigned Binary                                                              ;
; ST_WRITE       ; 00100 ; Unsigned Binary                                                              ;
; ST_ACK         ; 01000 ; Unsigned Binary                                                              ;
; ST_STOP        ; 10000 ; Unsigned Binary                                                              ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller ;
+----------------+--------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                               ;
+----------------+--------------------+----------------------------------------------------------------------------------------------------+
; idle           ; 000000000000000000 ; Unsigned Binary                                                                                    ;
; start_a        ; 000000000000000001 ; Unsigned Binary                                                                                    ;
; start_b        ; 000000000000000010 ; Unsigned Binary                                                                                    ;
; start_c        ; 000000000000000100 ; Unsigned Binary                                                                                    ;
; start_d        ; 000000000000001000 ; Unsigned Binary                                                                                    ;
; start_e        ; 000000000000010000 ; Unsigned Binary                                                                                    ;
; stop_a         ; 000000000000100000 ; Unsigned Binary                                                                                    ;
; stop_b         ; 000000000001000000 ; Unsigned Binary                                                                                    ;
; stop_c         ; 000000000010000000 ; Unsigned Binary                                                                                    ;
; stop_d         ; 000000000100000000 ; Unsigned Binary                                                                                    ;
; rd_a           ; 000000001000000000 ; Unsigned Binary                                                                                    ;
; rd_b           ; 000000010000000000 ; Unsigned Binary                                                                                    ;
; rd_c           ; 000000100000000000 ; Unsigned Binary                                                                                    ;
; rd_d           ; 000001000000000000 ; Unsigned Binary                                                                                    ;
; wr_a           ; 000010000000000000 ; Unsigned Binary                                                                                    ;
; wr_b           ; 000100000000000000 ; Unsigned Binary                                                                                    ;
; wr_c           ; 001000000000000000 ; Unsigned Binary                                                                                    ;
; wr_d           ; 010000000000000000 ; Unsigned Binary                                                                                    ;
+----------------+--------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0 ;
+--------------------------------------+-----------+--------------------------------------------------------------------------------+
; Parameter Name                       ; Value     ; Type                                                                           ;
+--------------------------------------+-----------+--------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V ; String                                                                         ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0         ; Signed Integer                                                                 ;
; REF_CLK_FREQ                         ; 50.0 MHz  ; String                                                                         ;
; REF_CLK_PERIOD_PS                    ; 20000     ; Signed Integer                                                                 ;
; PLL_AFI_CLK_FREQ_STR                 ; 330.0 MHz ; String                                                                         ;
; PLL_MEM_CLK_FREQ_STR                 ; 330.0 MHz ; String                                                                         ;
; PLL_WRITE_CLK_FREQ_STR               ; 330.0 MHz ; String                                                                         ;
; PLL_ADDR_CMD_CLK_FREQ_STR            ; 330.0 MHz ; String                                                                         ;
; PLL_AFI_HALF_CLK_FREQ_STR            ; 165.0 MHz ; String                                                                         ;
; PLL_NIOS_CLK_FREQ_STR                ; 66.0 MHz  ; String                                                                         ;
; PLL_CONFIG_CLK_FREQ_STR              ; 22.0 MHz  ; String                                                                         ;
; PLL_P2C_READ_CLK_FREQ_STR            ;           ; String                                                                         ;
; PLL_C2P_WRITE_CLK_FREQ_STR           ;           ; String                                                                         ;
; PLL_HR_CLK_FREQ_STR                  ;           ; String                                                                         ;
; PLL_DR_CLK_FREQ_STR                  ;           ; String                                                                         ;
; PLL_AFI_CLK_FREQ_SIM_STR             ; 3030 ps   ; String                                                                         ;
; PLL_MEM_CLK_FREQ_SIM_STR             ; 3030 ps   ; String                                                                         ;
; PLL_WRITE_CLK_FREQ_SIM_STR           ; 3030 ps   ; String                                                                         ;
; PLL_ADDR_CMD_CLK_FREQ_SIM_STR        ; 3030 ps   ; String                                                                         ;
; PLL_AFI_HALF_CLK_FREQ_SIM_STR        ; 6060 ps   ; String                                                                         ;
; PLL_NIOS_CLK_FREQ_SIM_STR            ; 15150 ps  ; String                                                                         ;
; PLL_CONFIG_CLK_FREQ_SIM_STR          ; 45450 ps  ; String                                                                         ;
; PLL_P2C_READ_CLK_FREQ_SIM_STR        ; 0 ps      ; String                                                                         ;
; PLL_C2P_WRITE_CLK_FREQ_SIM_STR       ; 0 ps      ; String                                                                         ;
; PLL_HR_CLK_FREQ_SIM_STR              ; 0 ps      ; String                                                                         ;
; PLL_DR_CLK_FREQ_SIM_STR              ; 0 ps      ; String                                                                         ;
; AFI_CLK_PHASE                        ; 0 ps      ; String                                                                         ;
; AFI_PHY_CLK_PHASE                    ; 0 ps      ; String                                                                         ;
; MEM_CLK_PHASE                        ; 0 ps      ; String                                                                         ;
; WRITE_CLK_PHASE                      ; 2272 ps   ; String                                                                         ;
; ADDR_CMD_CLK_PHASE                   ; 2272 ps   ; String                                                                         ;
; AFI_HALF_CLK_PHASE                   ; 0 ps      ; String                                                                         ;
; AVL_CLK_PHASE                        ; 14962 ps  ; String                                                                         ;
; CONFIG_CLK_PHASE                     ; 0 ps      ; String                                                                         ;
; MEM_CLK_PHASE_SIM                    ; 0 ps      ; String                                                                         ;
; WRITE_CLK_PHASE_SIM                  ; 2273 ps   ; String                                                                         ;
; ADDR_CMD_CLK_PHASE_SIM               ; 2273 ps   ; String                                                                         ;
; ABSTRACT_REAL_COMPARE_TEST           ; false     ; String                                                                         ;
+--------------------------------------+-----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0 ;
+--------------------------------------+-----------------------------+----------------------------------------------------------+
; Parameter Name                       ; Value                       ; Type                                                     ;
+--------------------------------------+-----------------------------+----------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V                   ; String                                                   ;
; IS_HHP_HPS                           ; false                       ; String                                                   ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                           ; Signed Integer                                           ;
; OCT_TERM_CONTROL_WIDTH               ; 16                          ; Signed Integer                                           ;
; MEM_IF_ADDR_WIDTH                    ; 10                          ; Signed Integer                                           ;
; MEM_IF_BANKADDR_WIDTH                ; 3                           ; Signed Integer                                           ;
; MEM_IF_CK_WIDTH                      ; 1                           ; Signed Integer                                           ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                           ; Signed Integer                                           ;
; MEM_IF_CS_WIDTH                      ; 1                           ; Signed Integer                                           ;
; MEM_IF_DM_WIDTH                      ; 4                           ; Signed Integer                                           ;
; MEM_IF_CONTROL_WIDTH                 ; 1                           ; Signed Integer                                           ;
; MEM_IF_DQ_WIDTH                      ; 32                          ; Signed Integer                                           ;
; MEM_IF_DQS_WIDTH                     ; 4                           ; Signed Integer                                           ;
; MEM_IF_READ_DQS_WIDTH                ; 4                           ; Signed Integer                                           ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                           ; Signed Integer                                           ;
; MEM_IF_ODT_WIDTH                     ; 1                           ; Signed Integer                                           ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                           ; Signed Integer                                           ;
; SCC_DATA_WIDTH                       ; 1                           ; Signed Integer                                           ;
; READ_VALID_FIFO_SIZE                 ; 16                          ; Signed Integer                                           ;
; READ_FIFO_SIZE                       ; 8                           ; Signed Integer                                           ;
; MR3_DS                               ; 2                           ; Signed Integer                                           ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                           ; Signed Integer                                           ;
; CALIB_REG_WIDTH                      ; 8                           ; Signed Integer                                           ;
; TB_PROTOCOL                          ; LPDDR2                      ; String                                                   ;
; TB_MEM_CLK_FREQ                      ; 330.0                       ; String                                                   ;
; TB_RATE                              ; FULL                        ; String                                                   ;
; TB_MEM_DQ_WIDTH                      ; 32                          ; String                                                   ;
; TB_MEM_DQS_WIDTH                     ; 4                           ; String                                                   ;
; TB_PLL_DLL_MASTER                    ; true                        ; String                                                   ;
; FAST_SIM_CALIBRATION                 ; false                       ; String                                                   ;
; AC_ROM_INIT_FILE_NAME                ; fpga_lpddr2_s0_AC_ROM.hex   ; String                                                   ;
; INST_ROM_INIT_FILE_NAME              ; fpga_lpddr2_s0_inst_ROM.hex ; String                                                   ;
+--------------------------------------+-----------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy ;
+---------------------------------+-----------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value                       ; Type                                                                                                 ;
+---------------------------------+-----------------------------+------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V                   ; String                                                                                               ;
; IS_HHP_HPS                      ; false                       ; String                                                                                               ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16                          ; Signed Integer                                                                                       ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16                          ; Signed Integer                                                                                       ;
; MEM_ADDRESS_WIDTH               ; 10                          ; Signed Integer                                                                                       ;
; MEM_BANK_WIDTH                  ; 3                           ; Signed Integer                                                                                       ;
; MEM_IF_CS_WIDTH                 ; 1                           ; Signed Integer                                                                                       ;
; MEM_CLK_EN_WIDTH                ; 1                           ; Signed Integer                                                                                       ;
; MEM_CK_WIDTH                    ; 1                           ; Signed Integer                                                                                       ;
; MEM_ODT_WIDTH                   ; 1                           ; Signed Integer                                                                                       ;
; MEM_DQS_WIDTH                   ; 4                           ; Signed Integer                                                                                       ;
; MEM_DM_WIDTH                    ; 4                           ; Signed Integer                                                                                       ;
; MEM_CONTROL_WIDTH               ; 1                           ; Signed Integer                                                                                       ;
; MEM_DQ_WIDTH                    ; 32                          ; Signed Integer                                                                                       ;
; MEM_READ_DQS_WIDTH              ; 4                           ; Signed Integer                                                                                       ;
; MEM_WRITE_DQS_WIDTH             ; 4                           ; Signed Integer                                                                                       ;
; DLL_DELAY_CTRL_WIDTH            ; 7                           ; Signed Integer                                                                                       ;
; MR3_DS                          ; 2                           ; Signed Integer                                                                                       ;
; TB_PROTOCOL                     ; LPDDR2                      ; String                                                                                               ;
; TB_MEM_CLK_FREQ                 ; 330.0                       ; String                                                                                               ;
; TB_RATE                         ; FULL                        ; String                                                                                               ;
; TB_MEM_DQ_WIDTH                 ; 32                          ; String                                                                                               ;
; TB_MEM_DQS_WIDTH                ; 4                           ; String                                                                                               ;
; TB_PLL_DLL_MASTER               ; true                        ; String                                                                                               ;
; FAST_SIM_MODEL                  ; 0                           ; Signed Integer                                                                                       ;
; FAST_SIM_CALIBRATION            ; false                       ; String                                                                                               ;
; CALIB_REG_WIDTH                 ; 8                           ; Signed Integer                                                                                       ;
; AC_ROM_INIT_FILE_NAME           ; fpga_lpddr2_s0_AC_ROM.hex   ; String                                                                                               ;
; INST_ROM_INIT_FILE_NAME         ; fpga_lpddr2_s0_inst_ROM.hex ; String                                                                                               ;
+---------------------------------+-----------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_READ_DQS_WIDTH ; 4     ; Signed Integer                                                                                                                                                      ;
; NUM_AFI_RESET      ; 4     ; Signed Integer                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_afi_clk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                ;
; NUM_RESET_OUTPUT  ; 4     ; Signed Integer                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_ctl_reset_clk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                      ;
; NUM_RESET_OUTPUT  ; 2     ; Signed Integer                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_addr_cmd_clk ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                     ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_resync_clk ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                   ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_seq_clk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_scc_clk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_avl_clk ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 2     ; Signed Integer                                                                                                                                                                                                ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[0].ureset_read_capture_clk ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                               ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[1].ureset_read_capture_clk ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                               ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[2].ureset_read_capture_clk ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                               ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:read_capture_reset[3].ureset_read_capture_clk ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_SYNC_STAGES ; 15    ; Signed Integer                                                                                                                                                                                                                               ;
; NUM_RESET_OUTPUT  ; 1     ; Signed Integer                                                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                  ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                            ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 10        ; Signed Integer                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                  ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                  ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                  ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                          ;
; IS_HHP_HPS                      ; false     ; String                                                                                                                                                          ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                           ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                         ;
; MEM_ADDRESS_WIDTH     ; 10        ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                 ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                 ;
; AFI_ADDRESS_WIDTH     ; 40        ; Signed Integer                                                                                                                                                                                                                 ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                 ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                 ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                 ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                 ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                 ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                         ;
; IS_HHP_HPS            ; false     ; String                                                                                                                                                                                                                         ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                               ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; false ; String                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:uaddress_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:ubank_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:ucmd_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                            ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                         ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                         ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                              ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                 ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                               ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                               ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                               ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                               ;
; INPUT_FREQ                       ; 330.0   ; Signed Float                                                                                                                                                                                                                                                                         ;
; INPUT_FREQ_PS                    ; 3030 ps ; String                                                                                                                                                                                                                                                                               ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                               ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                               ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                               ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                               ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                               ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                               ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                               ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                               ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                               ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                               ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                               ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                               ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; PREAMBLE_TYPE                    ; low     ; String                                                                                                                                                                                                                                                                               ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                               ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                               ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                               ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                               ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                               ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                               ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                       ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                               ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                               ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                               ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                               ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                               ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                               ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                              ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                 ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                               ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                               ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                               ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                               ;
; INPUT_FREQ                       ; 330.0   ; Signed Float                                                                                                                                                                                                                                                                         ;
; INPUT_FREQ_PS                    ; 3030 ps ; String                                                                                                                                                                                                                                                                               ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                               ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                               ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                               ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                               ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                               ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                               ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                               ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                               ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                               ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                               ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                               ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                               ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; PREAMBLE_TYPE                    ; low     ; String                                                                                                                                                                                                                                                                               ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                               ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                               ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                               ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                               ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                               ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                               ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                       ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                               ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                               ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                               ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                               ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                               ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                               ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                              ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                 ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                               ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                               ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                               ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                               ;
; INPUT_FREQ                       ; 330.0   ; Signed Float                                                                                                                                                                                                                                                                         ;
; INPUT_FREQ_PS                    ; 3030 ps ; String                                                                                                                                                                                                                                                                               ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                               ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                               ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                               ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                               ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                               ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                               ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                               ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                               ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                               ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                               ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                               ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                               ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; PREAMBLE_TYPE                    ; low     ; String                                                                                                                                                                                                                                                                               ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                               ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                               ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                               ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                               ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                               ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                               ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                       ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                               ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                               ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                               ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                               ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                               ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                               ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                              ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                 ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                               ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                               ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                               ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                               ;
; INPUT_FREQ                       ; 330.0   ; Signed Float                                                                                                                                                                                                                                                                         ;
; INPUT_FREQ_PS                    ; 3030 ps ; String                                                                                                                                                                                                                                                                               ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                               ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                               ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                               ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                               ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                               ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                               ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                               ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                               ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                               ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                               ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                               ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                               ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; PREAMBLE_TYPE                    ; low     ; String                                                                                                                                                                                                                                                                               ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                               ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                               ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                               ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                               ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                               ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                               ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                       ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                       ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                               ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                       ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                               ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                               ;
; HHP_HPS                          ; false   ; String                                                                                                                                                                                                                                                                               ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                               ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                               ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                               ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DEPTH            ; 10    ; Signed Integer                                                                                                                               ;
; CLKEN_LAGS_RESET ; 0     ; Signed Integer                                                                                                                               ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                                     ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY  ; CYCLONEV ; String                                                                                                                                                   ;
+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a ;
+------------------------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                                                      ; Type                                                                                                                                                                                                                              ;
+------------------------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file               ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_rf_ram_a.mif ; String                                                                                                                                                                                                                            ;
; intended_device_family ; CYCLONEV                                                   ; String                                                                                                                                                                                                                            ;
+------------------------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; CYCLONEV             ; Untyped                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_mri1      ; Untyped                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b ;
+------------------------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value                                                      ; Type                                                                                                                                                                                                                              ;
+------------------------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file               ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_rf_ram_b.mif ; String                                                                                                                                                                                                                            ;
; intended_device_family ; CYCLONEV                                                   ; String                                                                                                                                                                                                                            ;
+------------------------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; CYCLONEV             ; Untyped                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_mri1      ; Untyped                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst ;
+------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                                                               ;
+------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH         ; 32       ; Signed Integer                                                                                                                     ;
; AVL_ADDR_WIDTH         ; 13       ; Signed Integer                                                                                                                     ;
; MEM_IF_READ_DQS_WIDTH  ; 4        ; Signed Integer                                                                                                                     ;
; MEM_IF_WRITE_DQS_WIDTH ; 4        ; Signed Integer                                                                                                                     ;
; MEM_IF_DQ_WIDTH        ; 32       ; Signed Integer                                                                                                                     ;
; MEM_IF_DM_WIDTH        ; 4        ; Signed Integer                                                                                                                     ;
; MEM_NUMBER_OF_RANKS    ; 1        ; Signed Integer                                                                                                                     ;
; DLL_DELAY_CHAIN_LENGTH ; 8        ; Signed Integer                                                                                                                     ;
; FAMILY                 ; CYCLONEV ; String                                                                                                                             ;
; USE_2X_DLL             ; false    ; String                                                                                                                             ;
; USE_DQS_TRACKING       ; 1        ; Signed Integer                                                                                                                     ;
; USE_SHADOW_REGS        ; 0        ; Signed Integer                                                                                                                     ;
; DUAL_WRITE_CLOCK       ; 0        ; Signed Integer                                                                                                                     ;
; TRK_PARALLEL_SCC_LOAD  ; 0        ; Signed Integer                                                                                                                     ;
; SCC_DATA_WIDTH         ; 1        ; Signed Integer                                                                                                                     ;
+------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 19    ; Signed Integer                                                                                                                                                                                   ;
; DEPTH          ; 6     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component ;
+-------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value        ; Type                                                                                                                                                                                             ;
+-------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA_A                     ; 1            ; Untyped                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                     ; 1            ; Untyped                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                     ; 3            ; Untyped                                                                                                                                                                                          ;
; WIDTH                               ; 19           ; Signed Integer                                                                                                                                                                                   ;
; WIDTHAD                             ; 6            ; Signed Integer                                                                                                                                                                                   ;
; NUMWORDS                            ; 64           ; Untyped                                                                                                                                                                                          ;
; FILE                                ; UNUSED       ; Untyped                                                                                                                                                                                          ;
; LPM_FILE                            ; UNUSED       ; Untyped                                                                                                                                                                                          ;
; INDATA_REG                          ; INCLOCK      ; Untyped                                                                                                                                                                                          ;
; INDATA_ACLR                         ; OFF          ; Untyped                                                                                                                                                                                          ;
; WRADDRESS_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                          ;
; WRADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                          ;
; WRCONTROL_REG                       ; INCLOCK      ; Untyped                                                                                                                                                                                          ;
; WRCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                          ;
; RDADDRESS_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                          ;
; RDADDRESS_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                          ;
; RDCONTROL_REG                       ; UNREGISTERED ; Untyped                                                                                                                                                                                          ;
; RDCONTROL_ACLR                      ; OFF          ; Untyped                                                                                                                                                                                          ;
; OUTDATA_REG                         ; UNREGISTERED ; Untyped                                                                                                                                                                                          ;
; OUTDATA_ACLR                        ; OFF          ; Untyped                                                                                                                                                                                          ;
; OUTDATA_SCLR                        ; ON           ; Untyped                                                                                                                                                                                          ;
; USE_EAB                             ; ON           ; Untyped                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                       ; 2048         ; Untyped                                                                                                                                                                                          ;
; DEVICE_FAMILY                       ; Cyclone V    ; Untyped                                                                                                                                                                                          ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF          ; Untyped                                                                                                                                                                                          ;
; INTENDED_DEVICE_FAMILY              ; Stratix IV   ; Untyped                                                                                                                                                                                          ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF          ; Untyped                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                      ; MLAB         ; Untyped                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE    ; Untyped                                                                                                                                                                                          ;
; BYTE_SIZE                           ; 8            ; Untyped                                                                                                                                                                                          ;
; WIDTH_BYTEENA                       ; 1            ; Signed Integer                                                                                                                                                                                   ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF          ; Untyped                                                                                                                                                                                          ;
; CBXI_PARAMETER                      ; dpram_k3s1   ; Untyped                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                   ; ON           ; AUTO_CARRY                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS                ; OFF          ; IGNORE_CARRY                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                 ; ON           ; AUTO_CASCADE                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS              ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                   ;
+-------------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper ;
+------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                         ;
+------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATAWIDTH              ; 19    ; Signed Integer                                                                                                                                                                               ;
; IO_SDATA_BITS          ; 25    ; Signed Integer                                                                                                                                                                               ;
; DQS_SDATA_BITS         ; 30    ; Signed Integer                                                                                                                                                                               ;
; AVL_DATA_WIDTH         ; 32    ; Signed Integer                                                                                                                                                                               ;
; DLL_DELAY_CHAIN_LENGTH ; 8     ; Signed Integer                                                                                                                                                                               ;
; USE_2X_DLL             ; false ; String                                                                                                                                                                                       ;
+------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                                                            ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH         ; 19    ; Signed Integer                                                                                                                                                                                                                                                  ;
; DLL_DELAY_CHAIN_LENGTH ; 8     ; Signed Integer                                                                                                                                                                                                                                                  ;
; USE_2X_DLL             ; false ; String                                                                                                                                                                                                                                                          ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_DATA_WIDTH      ; 32    ; Signed Integer                                                                                                                             ;
; AVL_ADDR_WIDTH      ; 4     ; Signed Integer                                                                                                                             ;
; AVL_NUM_SYMBOLS     ; 4     ; Signed Integer                                                                                                                             ;
; AVL_SYMBOL_WIDTH    ; 8     ; Signed Integer                                                                                                                             ;
; REGISTER_RDATA      ; 0     ; Signed Integer                                                                                                                             ;
; NUM_REGFILE_WORDS   ; 16    ; Signed Integer                                                                                                                             ;
; DEBUG_REG_FILE_WORD ; 2     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                               ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                               ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                               ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                               ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; MLAB                 ; Untyped                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_c9v1      ; Untyped                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_avalon_mm_bridge:trk_mm_bridge ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                                                          ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                                                                                          ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                                                                                          ;
; HDL_ADDR_WIDTH    ; 16    ; Signed Integer                                                                                                                          ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                                                                                          ;
; PIPELINE_COMMAND  ; 0     ; Signed Integer                                                                                                                          ;
; PIPELINE_RESPONSE ; 0     ; Signed Integer                                                                                                                          ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH                ; 32    ; Signed Integer                                                                                                                              ;
; MASTER_DATA_WIDTH         ; 32    ; Signed Integer                                                                                                                              ;
; SLAVE_DATA_WIDTH          ; 32    ; Signed Integer                                                                                                                              ;
; SYMBOL_WIDTH              ; 8     ; Signed Integer                                                                                                                              ;
; ADDRESS_WIDTH             ; 16    ; Signed Integer                                                                                                                              ;
; BURSTCOUNT_WIDTH          ; 3     ; Signed Integer                                                                                                                              ;
; MASTER_ADDRESS_WIDTH      ; 10    ; Signed Integer                                                                                                                              ;
; SLAVE_ADDRESS_WIDTH       ; 10    ; Signed Integer                                                                                                                              ;
; WORKAROUND_HARD_PHY_ISSUE ; 1     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst ;
+------------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                                                                                                 ;
+------------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
; MEM_CHIP_SELECT_WIDTH  ; 1      ; Signed Integer                                                                                                                       ;
; MEM_NUMBER_OF_RANKS    ; 1      ; Signed Integer                                                                                                                       ;
; MEM_READ_DQS_WIDTH     ; 4      ; Signed Integer                                                                                                                       ;
; AVL_DATA_WIDTH         ; 32     ; Signed Integer                                                                                                                       ;
; AVL_MTR_ADDR_WIDTH     ; 20     ; Signed Integer                                                                                                                       ;
; AVL_ADDR_WIDTH         ; 6      ; Signed Integer                                                                                                                       ;
; RATE                   ; Full   ; String                                                                                                                               ;
; PHASE_WIDTH            ; 3      ; Signed Integer                                                                                                                       ;
; READ_VALID_FIFO_SIZE   ; 16     ; Signed Integer                                                                                                                       ;
; MUX_SEL_SEQUENCER_VAL  ; 3      ; Signed Integer                                                                                                                       ;
; MUX_SEL_CONTROLLER_VAL ; 2      ; Signed Integer                                                                                                                       ;
; PHY_MGR_BASE           ; 557056 ; Signed Integer                                                                                                                       ;
; RW_MGR_BASE            ; 589824 ; Signed Integer                                                                                                                       ;
; SCC_MGR_BASE           ; 98304  ; Signed Integer                                                                                                                       ;
; HARD_PHY               ; 1      ; Signed Integer                                                                                                                       ;
; HARD_VFIFO             ; 1      ; Signed Integer                                                                                                                       ;
; IO_DQS_EN_DELAY_OFFSET ; 0      ; Signed Integer                                                                                                                       ;
; LONGIDLE_COUNTER_WIDTH ; 24     ; Signed Integer                                                                                                                       ;
; TRK_PARALLEL_SCC_LOAD  ; 0      ; Signed Integer                                                                                                                       ;
+------------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem ;
+------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value                            ; Type                                                                                                                              ;
+------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; AVL_ADDR_WIDTH   ; 12                               ; Signed Integer                                                                                                                    ;
; AVL_DATA_WIDTH   ; 32                               ; Signed Integer                                                                                                                    ;
; AVL_SYMBOL_WIDTH ; 8                                ; Signed Integer                                                                                                                    ;
; AVL_NUM_SYMBOLS  ; 4                                ; Signed Integer                                                                                                                    ;
; MEM_SIZE         ; 14336                            ; Signed Integer                                                                                                                    ;
; INIT_FILE        ; fpga_lpddr2_s0_sequencer_mem.hex ; String                                                                                                                            ;
; RAM_BLOCK_TYPE   ; AUTO                             ; String                                                                                                                            ;
+------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                                                                                                      ;
+------------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                                                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                      ; Untyped                                                                                                                                   ;
; WIDTH_A                            ; 32                               ; Signed Integer                                                                                                                            ;
; WIDTHAD_A                          ; 12                               ; Signed Integer                                                                                                                            ;
; NUMWORDS_A                         ; 3584                             ; Signed Integer                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                                                                                                   ;
; WIDTH_B                            ; 1                                ; Untyped                                                                                                                                   ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                                                                                                   ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                                ; Signed Integer                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                                                                                                   ;
; BYTE_SIZE                          ; 8                                ; Signed Integer                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                                                                                                   ;
; INIT_FILE                          ; fpga_lpddr2_s0_sequencer_mem.hex ; Untyped                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 3584                             ; Signed Integer                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_2mj1                  ; Untyped                                                                                                                                   ;
+------------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                             ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trk_mm_bridge_s0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 6     ; Signed Integer                                                                                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                                ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                                                                                     ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                                                                     ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                                                                                                     ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                                                                                                     ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                                                                                                     ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                                                                     ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                                                                                     ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                                                                     ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                                                                                     ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                                                                                     ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                                                     ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                                                     ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                                                                                            ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                                                                            ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                                                                                                            ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                                                                                                            ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                                                                                                            ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                                                                            ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                                                                                            ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                            ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                                                                            ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                                                                                            ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                                                                                            ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                            ;
; ID                        ; 2     ; Signed Integer                                                                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                                                            ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                                                                                                            ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                                                                            ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                                                                                                            ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                                                                                                            ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                                                                                                            ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                                                                            ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                                                                                            ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                            ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                                                                            ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                                                                                            ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                                                                                            ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                                                            ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                                                                ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                                                                ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                                                                                ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                                                                ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                                                                                ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                                                                ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                                                                                ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                                                                                ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                              ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                                                              ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                                                                              ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                                                              ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                                                                              ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                                                              ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                                                                              ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                                                                              ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                              ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                              ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                         ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                                                                ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                                                                ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                                                                                ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                                                                ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                                                                                ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                                                                ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                                                                                ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                                                                                ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                           ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                                                                                                           ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                                                                                                           ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                                                                                           ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                                                                                                           ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                                                                                           ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                                                                                           ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                                                           ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                           ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                           ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router:router|fpga_lpddr2_s0_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_001:router_001|fpga_lpddr2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_002:router_002|fpga_lpddr2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_003:router_003|fpga_lpddr2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_003:router_004|fpga_lpddr2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_005:router_005|fpga_lpddr2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_006:router_006|fpga_lpddr2_s0_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                                          ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                                              ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                                                              ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                         ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:trk_mm_bridge_m0_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                         ;
; UAV_ADDRESS_W               ; 18    ; Signed Integer                                                                                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                                                         ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                               ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                                ;
; UAV_ADDRESS_W                  ; 18    ; Signed Integer                                                                                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:trk_mm_bridge_m0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                                                                                                 ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                                                                                                 ;
; PKT_CACHE_H               ; 82    ; Signed Integer                                                                                                                                                                                 ;
; PKT_CACHE_L               ; 79    ; Signed Integer                                                                                                                                                                                 ;
; PKT_THREAD_ID_H           ; 75    ; Signed Integer                                                                                                                                                                                 ;
; PKT_THREAD_ID_L           ; 75    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                                                                                 ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                                                                                 ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 59    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                                                                                 ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                 ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                                                                                 ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                                                                                 ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                                                                                 ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                                                                                 ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                                                                 ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_ADDR_W                ; 18    ; Signed Integer                                                                                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                                                                 ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                          ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                          ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                                                                                          ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                                                                                          ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                                                                                          ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                                                                                          ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                                                                                          ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                                                                                          ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                                                                                          ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                                                                                          ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                                                                                          ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                                                                          ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                          ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                          ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                           ;
; PKT_ADDR_H                ; 53    ; Signed Integer                                                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 58    ; Signed Integer                                                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 54    ; Signed Integer                                                                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                                                                                           ;
; PKT_TRANS_READ            ; 57    ; Signed Integer                                                                                                                                                                                           ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                                                                                           ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                                                                                           ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                                                                                           ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                                                                                           ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                                                                                           ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                                                                                           ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                                                                           ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                           ;
; ADDR_W                    ; 18    ; Signed Integer                                                                                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                           ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 18    ; Signed Integer                                                                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_router:router|fpga_lpddr2_s0_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_router_001:router_001|fpga_lpddr2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_router_001:router_002|fpga_lpddr2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 55    ; Signed Integer                                                                                                                                                                                      ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                                                                                      ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                                                                                      ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                                                                                      ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 60    ; Signed Integer                                                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 56    ; Signed Integer                                                                                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                                                                      ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                                                                      ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                                                                      ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 8                                                                ; Signed Integer                                      ;
; AVL_ADDR_WIDTH                          ; 26                                                               ; Signed Integer                                      ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                      ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                      ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                      ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                      ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                      ;
; AFI_ADDR_WIDTH                          ; 20                                                               ; Signed Integer                                      ;
; AFI_BANKADDR_WIDTH                      ; 0                                                                ; Signed Integer                                      ;
; AFI_CONTROL_WIDTH                       ; 2                                                                ; Signed Integer                                      ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                      ;
; AFI_ODT_WIDTH                           ; 0                                                                ; Signed Integer                                      ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                      ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                      ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                      ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                      ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                      ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                      ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                      ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                      ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                      ;
; AVL_DATA_WIDTH_PORT_0                   ; 32                                                               ; Signed Integer                                      ;
; AVL_DATA_WIDTH_PORT_1                   ; 32                                                               ; Signed Integer                                      ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                      ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                      ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                      ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                      ;
; AVL_ADDR_WIDTH_PORT_0                   ; 27                                                               ; Signed Integer                                      ;
; AVL_ADDR_WIDTH_PORT_1                   ; 27                                                               ; Signed Integer                                      ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                      ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                      ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                      ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                      ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 4                                                                ; Signed Integer                                      ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 4                                                                ; Signed Integer                                      ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                      ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                      ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                      ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                      ;
; LSB_WFIFO_PORT_0                        ; 0                                                                ; Signed Integer                                      ;
; MSB_WFIFO_PORT_0                        ; 0                                                                ; Signed Integer                                      ;
; LSB_RFIFO_PORT_0                        ; 0                                                                ; Signed Integer                                      ;
; MSB_RFIFO_PORT_0                        ; 0                                                                ; Signed Integer                                      ;
; LSB_WFIFO_PORT_1                        ; 1                                                                ; Signed Integer                                      ;
; MSB_WFIFO_PORT_1                        ; 1                                                                ; Signed Integer                                      ;
; LSB_RFIFO_PORT_1                        ; 1                                                                ; Signed Integer                                      ;
; MSB_RFIFO_PORT_1                        ; 1                                                                ; Signed Integer                                      ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                      ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                      ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                      ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                      ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                      ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                      ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                      ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                      ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                      ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                      ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                      ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                      ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                      ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                      ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                      ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                      ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                      ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                              ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                              ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                              ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                              ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                              ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                              ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                              ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                              ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                              ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                              ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                              ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                              ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                              ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                              ;
; ENUM_CFG_TYPE                           ; LPDDR2                                                           ; String                                              ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                              ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                              ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                              ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                              ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                              ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                              ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                              ;
; ENUM_CMD_PORT_IN_USE_0                  ; TRUE                                                             ; String                                              ;
; ENUM_CMD_PORT_IN_USE_1                  ; TRUE                                                             ; String                                              ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                              ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                              ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                              ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                              ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                              ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                              ;
; ENUM_CPORT0_TYPE                        ; BI_DIRECTION                                                     ; String                                              ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                              ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                              ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_1                                                           ; String                                              ;
; ENUM_CPORT1_TYPE                        ; BI_DIRECTION                                                     ; String                                              ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_1                                                           ; String                                              ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                              ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                              ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                              ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                              ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                              ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                              ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                              ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                              ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                              ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                              ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                              ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                              ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                              ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                              ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                              ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                              ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                              ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                              ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                              ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                              ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                              ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                              ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                              ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                              ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                              ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                              ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                              ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                              ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                              ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                              ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                              ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                              ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                              ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                              ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                              ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                              ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                              ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                              ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                              ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                              ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                              ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                              ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                              ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                              ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                              ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                              ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                              ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                              ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                              ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                              ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                              ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                              ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                              ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                              ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                              ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                              ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                              ;
; ENUM_MEM_IF_MEMTYPE                     ; LPDDR2_SDRAM                                                     ; String                                              ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_14                                                    ; String                                              ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1066_6_6_6                                                  ; String                                              ;
; ENUM_MEM_IF_TCCD                        ; TCCD_2                                                           ; String                                              ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                              ;
; ENUM_MEM_IF_TCWL                        ; TCWL_4                                                           ; String                                              ;
; ENUM_MEM_IF_TFAW                        ; TFAW_17                                                          ; String                                              ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                              ;
; ENUM_MEM_IF_TRAS                        ; TRAS_24                                                          ; String                                              ;
; ENUM_MEM_IF_TRC                         ; TRC_30                                                           ; String                                              ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                              ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                              ;
; ENUM_MEM_IF_TRRD                        ; TRRD_4                                                           ; String                                              ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                              ;
; ENUM_MEM_IF_TWR                         ; TWR_5                                                            ; String                                              ;
; ENUM_MEM_IF_TWTR                        ; TWTR_2                                                           ; String                                              ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                              ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                              ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                              ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                              ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                              ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                              ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                              ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                              ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                              ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                              ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                              ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                              ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                              ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                              ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                              ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                              ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                              ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                              ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                              ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                              ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                              ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                              ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_32                                                        ; String                                              ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_32                                                        ; String                                              ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                              ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                              ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                              ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                              ;
; ENUM_RD_FIFO_IN_USE_0                   ; TRUE                                                             ; String                                              ;
; ENUM_RD_FIFO_IN_USE_1                   ; TRUE                                                             ; String                                              ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                              ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                              ;
; ENUM_RD_PORT_INFO_0                     ; USE_0                                                            ; String                                              ;
; ENUM_RD_PORT_INFO_1                     ; USE_1                                                            ; String                                              ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                              ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                              ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                              ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                              ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                              ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                              ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                              ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_1                                                       ; String                                              ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                              ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                              ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                              ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                              ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                              ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                              ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                              ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                              ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                              ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                              ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                              ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                              ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                              ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                              ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                              ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                              ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                              ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                              ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                              ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                              ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                              ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                              ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                              ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                              ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                              ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                              ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                              ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                              ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                              ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                              ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                              ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                              ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                              ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                              ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                              ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                              ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                              ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                              ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                              ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                              ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                              ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                              ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                              ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                              ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_1                                                       ; String                                              ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                              ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                              ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                              ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                              ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                              ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_32                                                        ; String                                              ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_32                                                        ; String                                              ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                              ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                              ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                              ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                              ;
; ENUM_WR_FIFO_IN_USE_0                   ; TRUE                                                             ; String                                              ;
; ENUM_WR_FIFO_IN_USE_1                   ; TRUE                                                             ; String                                              ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                              ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                              ;
; ENUM_WR_PORT_INFO_0                     ; USE_0                                                            ; String                                              ;
; ENUM_WR_PORT_INFO_1                     ; USE_1                                                            ; String                                              ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                              ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                              ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                              ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                              ;
; ENUM_WRITE_ODT_CHIP                     ; ODT_DISABLED                                                     ; String                                              ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                              ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                              ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                      ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                      ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                      ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                      ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                      ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                      ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                      ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                      ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                      ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 4                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 4                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 4                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                      ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                      ;
; INTG_MEM_IF_TREFI                       ; 1288                                                             ; Signed Integer                                      ;
; INTG_MEM_IF_TRFC                        ; 20                                                               ; Signed Integer                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                      ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                      ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                      ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                      ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                      ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                      ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                      ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                      ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                      ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                      ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                     ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                     ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                     ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                     ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                     ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0 ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                       ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                             ;
+------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_dll_cyclonev:dll0 ;
+----------------------------+---------+------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                 ;
+----------------------------+---------+------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                       ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                               ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                       ;
; DLL_INPUT_FREQUENCY_PS_STR ; 3030 ps ; String                                                                                               ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                       ;
+----------------------------+---------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Avalon_bus_RW_Test:fpga_lpddr2_Verify ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                            ;
; DATA_W         ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 99                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 99                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_sample_depth                                ; 32768                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 32768                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 426                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 99                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 100                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------+
; Name                       ; Value                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                   ;
; Entity Instance            ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                        ;
;     -- lpm_width           ; 32                                                                                  ;
;     -- LPM_NUMWORDS        ; 2048                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                  ;
;     -- USE_EAB             ; ON                                                                                  ;
+----------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 3584                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Avalon_bus_RW_Test:fpga_lpddr2_Verify"                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c_state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_lpddr2:fpga_lpddr2_inst"                                                                                                                                           ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                            ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; afi_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_rdata_valid_0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; avl_rdata_0               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; avl_be_0                  ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; avl_size_0                ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "avl_size_0[7..3]" will be connected to GND. ;
; avl_size_0[2..1]          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; avl_size_0[5]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; avl_be_1                  ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; local_cal_fail            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; pll_mem_clk               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
; pll_write_clk             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
; pll_locked                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
; pll_write_clk_pre_phy_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
; pll_addr_cmd_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
; pll_avl_clk               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
; pll_config_clk            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
; pll_mem_phy_clk           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
; afi_phy_clk               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
; pll_avl_phy_clk           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_rx_ctrl:hdmi_rx|i2c_master_byte_ctrl:i2c_controller"                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rst           ; Input  ; Info     ; Stuck at GND                                                                        ;
; nReset        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ena           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_cnt[4..3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_cnt[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ack_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2c_busy      ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ca_prng:prng"                                                                                                       ;
+---------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type  ; Severity ; Details                                                                                                                                      ;
+---------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; init_pattern_data[28..27] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; init_pattern_data[11..9]  ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; init_pattern_data[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; init_pattern_data[26..17] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; init_pattern_data[15..12] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; init_pattern_data[8..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; init_pattern_data[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; init_pattern_data[31]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; init_pattern_data[30]     ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; init_pattern_data[29]     ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; init_pattern_data[16]     ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; update_rule               ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; load_update_rule          ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst"                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..24]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; empty       ; Output ; Info     ; Explicitly unconnected                                                              ;
; full        ; Output ; Info     ; Explicitly unconnected                                                              ;
; usedw[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "top_sync_vg_pattern:vg|pattern_vg:pattern_vg" ;
+--------------------------+-------+----------+----------------------------+
; Port                     ; Type  ; Severity ; Details                    ;
+--------------------------+-------+----------+----------------------------+
; r_in                     ; Input ; Info     ; Stuck at GND               ;
; g_in                     ; Input ; Info     ; Stuck at GND               ;
; b_in                     ; Input ; Info     ; Stuck at GND               ;
; total_active_pix[10..7]  ; Input ; Info     ; Stuck at VCC               ;
; total_active_pix[6..0]   ; Input ; Info     ; Stuck at GND               ;
; total_active_pix[11]     ; Input ; Info     ; Stuck at GND               ;
; total_active_lines[5..3] ; Input ; Info     ; Stuck at VCC               ;
; total_active_lines[9..6] ; Input ; Info     ; Stuck at GND               ;
; total_active_lines[2..0] ; Input ; Info     ; Stuck at GND               ;
; total_active_lines[11]   ; Input ; Info     ; Stuck at GND               ;
; total_active_lines[10]   ; Input ; Info     ; Stuck at VCC               ;
; ramp_step[19..13]        ; Input ; Info     ; Stuck at GND               ;
; ramp_step[11..9]         ; Input ; Info     ; Stuck at GND               ;
; ramp_step[7..5]          ; Input ; Info     ; Stuck at GND               ;
; ramp_step[3..0]          ; Input ; Info     ; Stuck at GND               ;
; ramp_step[12]            ; Input ; Info     ; Stuck at VCC               ;
; ramp_step[8]             ; Input ; Info     ; Stuck at VCC               ;
; ramp_step[4]             ; Input ; Info     ; Stuck at VCC               ;
+--------------------------+-------+----------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_sync_vg_pattern:vg|sync_vg:sync_vg"                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; interlaced      ; Input  ; Info     ; Stuck at GND                                                                        ;
; clk_out         ; Output ; Info     ; Explicitly unconnected                                                              ;
; v_total_0[6..5] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; v_total_0[9..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; v_total_0[4..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; v_total_0[11]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; v_total_0[10]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; v_total_0[2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; v_total_0[1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; v_total_0[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; v_fp_0[11..3]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; v_fp_0[1..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; v_fp_0[2]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; v_bp_0[11..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; v_bp_0[4..3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; v_bp_0[1..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; v_bp_0[5]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; v_bp_0[2]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; v_sync_0[11..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; v_sync_0[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; v_sync_0[1]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; v_sync_0[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; v_total_1       ; Input  ; Info     ; Stuck at GND                                                                        ;
; v_fp_1          ; Input  ; Info     ; Stuck at GND                                                                        ;
; v_bp_1          ; Input  ; Info     ; Stuck at GND                                                                        ;
; v_sync_1        ; Input  ; Info     ; Stuck at GND                                                                        ;
; h_total[4..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; h_total[10..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; h_total[6..5]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; h_total[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; h_total[11]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; h_total[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; h_fp[4..3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; h_fp[11..7]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; h_fp[2..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; h_fp[6]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; h_fp[5]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; h_bp[11..8]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; h_bp[6..5]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; h_bp[1..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; h_bp[7]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; h_bp[4]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; h_bp[3]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; h_bp[2]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; h_sync[3..2]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; h_sync[11..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; h_sync[1..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; h_sync[5]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; h_sync[4]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; hv_offset_0     ; Input  ; Info     ; Stuck at GND                                                                        ;
; hv_offset_1     ; Input  ; Info     ; Stuck at GND                                                                        ;
; v_count_out     ; Output ; Info     ; Explicitly unconnected                                                              ;
; h_count_out     ; Output ; Info     ; Explicitly unconnected                                                              ;
; y_out[12]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; field_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_sync_vg_pattern:vg"                                                                                                                                                            ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                           ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dip_sw ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (3 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller"                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rst           ; Input  ; Info     ; Stuck at GND                                                                        ;
; nReset        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ena           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_cnt[4..3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_cnt[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ack_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2c_busy      ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component" ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                             ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; ena         ; Input ; Info     ; Stuck at VCC                                                                                                        ;
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 99                  ; 99               ; 32768        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+------------------------------------+----------------+
; Type                               ; Count          ;
+------------------------------------+----------------+
; arriav_clk_phase_select            ; 33             ;
; arriav_clkena                      ; 1              ;
; arriav_ddio_in                     ; 32             ;
; arriav_ddio_out                    ; 209            ;
; arriav_delay_chain                 ; 120            ;
; arriav_dll                         ; 1              ;
; arriav_dqs_config                  ; 4              ;
; arriav_dqs_delay_chain             ; 4              ;
; arriav_dqs_enable_ctrl             ; 4              ;
; arriav_ff                          ; 2192           ;
;     CLR                            ; 462            ;
;     CLR SCLR                       ; 114            ;
;     CLR SCLR SLD                   ; 16             ;
;     CLR SLD                        ; 98             ;
;     ENA                            ; 165            ;
;     ENA CLR                        ; 231            ;
;     ENA CLR SCLR                   ; 214            ;
;     ENA CLR SCLR SLD               ; 69             ;
;     ENA CLR SLD                    ; 471            ;
;     ENA SCLR                       ; 90             ;
;     ENA SLD                        ; 8              ;
;     SCLR                           ; 93             ;
;     SCLR SLD                       ; 29             ;
;     SLD                            ; 2              ;
;     plain                          ; 130            ;
; arriav_io_config                   ; 40             ;
; arriav_io_ibuf                     ; 36             ;
; arriav_io_obuf                     ; 54             ;
; arriav_ir_fifo_userdes             ; 32             ;
; arriav_lcell_comb                  ; 3132           ;
;     arith                          ; 684            ;
;         0 data inputs              ; 2              ;
;         1 data inputs              ; 565            ;
;         2 data inputs              ; 80             ;
;         3 data inputs              ; 31             ;
;         4 data inputs              ; 4              ;
;         5 data inputs              ; 2              ;
;     extend                         ; 43             ;
;         7 data inputs              ; 43             ;
;     normal                         ; 2405           ;
;         0 data inputs              ; 9              ;
;         1 data inputs              ; 19             ;
;         2 data inputs              ; 215            ;
;         3 data inputs              ; 198            ;
;         4 data inputs              ; 594            ;
;         5 data inputs              ; 661            ;
;         6 data inputs              ; 709            ;
; arriav_leveling_delay_chain        ; 27             ;
; arriav_lfifo                       ; 4              ;
; arriav_mem_phy                     ; 1              ;
; arriav_mlab_cell                   ; 70             ;
; arriav_phy_clkbuf                  ; 18             ;
; arriav_read_fifo_read_clock_select ; 32             ;
; arriav_vfifo                       ; 4              ;
; boundary_port                      ; 169            ;
; cyclonev_hmc                       ; 1              ;
; cyclonev_termination               ; 1              ;
; cyclonev_termination_logic         ; 1              ;
; generic_pll                        ; 8              ;
; stratixv_pseudo_diff_out           ; 5              ;
; stratixv_ram_block                 ; 120            ;
;                                    ;                ;
; Max LUT depth                      ; 11.00          ;
; Average LUT depth                  ; 2.69           ;
+------------------------------------+----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:22     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------+---------+
; Name                                                                                             ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                        ; Details ;
+--------------------------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------+---------+
; auto_signaltap_0|gnd                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; auto_signaltap_0|vcc                                                                             ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                      ; N/A     ;
; fpga_lpddr2_test_complete                                                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; fpga_lpddr2_test_complete                                                                ; N/A     ;
; fpga_lpddr2_test_complete                                                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; fpga_lpddr2_test_complete                                                                ; N/A     ;
; fpga_lpddr2_test_complete                                                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; fpga_lpddr2_test_complete                                                                ; N/A     ;
; hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 ; post-fitting ; connected ; Top                            ; post-synthesis    ; hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[0]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[0]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[0]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[0]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[0]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[0]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[10]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[10]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[10]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[10]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[10]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[10]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[11]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[11]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[11]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[11]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[11]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[11]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[12]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[12]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[12]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[12]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[12]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[12]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[13]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[13]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[13]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[13]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[13]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[13]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[14]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[14]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[14]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[14]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[14]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[14]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[15]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[15]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[15]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[15]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[15]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[15]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[16]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[16]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[16]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[16]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[16]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[16]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[17]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[17]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[17]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[17]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[17]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[17]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[18]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[18]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[18]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[18]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[18]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[18]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[19]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[19]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[19]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[19]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[19]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[19]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[1]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[1]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[1]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[1]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[1]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[1]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[20]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[20]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[20]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[20]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[20]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[20]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[21]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[21]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[21]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[21]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[21]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[21]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[22]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[22]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[22]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[22]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[22]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[22]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[23]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[23]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[23]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[23]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[23]                                                             ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[23]                                                     ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[2]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[2]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[2]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[2]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[2]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[2]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[3]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[3]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[3]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[3]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[3]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[3]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[4]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[4]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[4]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[4]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[4]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[4]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[5]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[5]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[5]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[5]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[5]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[5]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[6]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[6]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[6]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[6]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[6]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[6]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[7]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[7]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[7]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[7]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[7]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[7]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[8]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[8]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[8]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[8]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[8]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[8]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[9]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[9]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[9]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[9]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_d[9]                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_d[9]                                                      ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_de                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_de                                                        ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_de                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_de                                                        ; N/A     ;
; top_sync_vg_pattern:vg|adv7513_de                                                                ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|adv7513_de                                                        ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[10]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[10]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[10]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[10]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[10]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[10]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[11]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[11]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[11]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[11]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[11]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[11]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[12]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[12]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[12]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[12]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[12]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[12]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[13]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[13]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[13]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[13]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[13]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[13]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[14]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[14]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[14]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[14]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[14]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[14]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[15]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[15]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[15]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[15]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[15]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[15]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[16]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[16]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[16]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[16]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[16]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[16]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[17]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[17]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[17]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[17]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[17]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[17]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[18]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[18]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[18]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[18]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[18]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[18]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[19]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[19]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[19]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[19]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[19]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[19]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[20]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[20]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[20]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[20]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[20]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[20]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[21]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[21]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[21]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[21]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[21]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[21]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[22]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[22]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[22]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[22]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[22]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[22]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[23]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[23]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[23]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[23]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[23]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[23]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[24]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[24]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[24]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[24]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[24]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[24]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[25]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[25]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[25]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[25]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[25]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[25]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[26]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[26]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[26]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[26]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[26]                                     ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[26]                             ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[7]                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[7]                              ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[7]                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[7]                              ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[7]                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[7]                              ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[8]                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[8]                              ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[8]                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[8]                              ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[8]                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[8]                              ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[9]                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[9]                              ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[9]                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[9]                              ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[9]                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_address[9]                              ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_read                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_read                                    ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_read                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_read                                    ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_read                                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|avl_read                                    ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[0]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[0]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[0]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[0]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[0]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[0]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[10]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[10]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[10]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[10]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[10]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[10]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[11]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[11]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[11]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[11]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[11]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[11]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[12]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[12]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[12]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[12]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[12]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[12]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[13]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[13]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[13]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[13]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[13]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[13]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[14]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[14]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[14]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[14]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[14]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[14]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[15]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[15]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[15]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[15]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[15]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[15]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[16]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[16]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[16]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[16]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[16]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[16]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[17]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[17]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[17]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[17]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[17]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[17]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[18]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[18]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[18]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[18]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[18]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[18]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[19]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[19]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[19]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[19]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[19]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[19]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[1]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[1]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[1]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[1]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[1]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[1]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[20]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[20]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[20]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[20]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[20]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[20]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[21]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[21]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[21]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[21]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[21]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[21]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[22]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[22]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[22]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[22]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[22]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[22]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[23]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[23]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[23]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[23]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[23]                                       ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[23]                               ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[2]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[2]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[2]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[2]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[2]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[2]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[3]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[3]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[3]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[3]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[3]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[3]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[4]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[4]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[4]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[4]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[4]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[4]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[5]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[5]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[5]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[5]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[5]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[5]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[6]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[6]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[6]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[6]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[6]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[6]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[7]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[7]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[7]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[7]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[7]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[7]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[8]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[8]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[8]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[8]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[8]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[8]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[9]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[9]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[9]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[9]                                ; N/A     ;
; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[9]                                        ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo_data[9]                                ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[0]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[0]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[0]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[0]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[0]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[0]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[10]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[10]                                         ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[10]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[10]                                         ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[10]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[10]                                         ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[11]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[11]                                         ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[11]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[11]                                         ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[11]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[11]                                         ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[1]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[1]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[1]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[1]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[1]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[1]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[2]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[2]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[2]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[2]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[2]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[2]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[3]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[3]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[3]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[3]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[3]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[3]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[4]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[4]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[4]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[4]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[4]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[4]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[5]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[5]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[5]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[5]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[5]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[5]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[6]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[6]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[6]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[6]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[6]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[6]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[7]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[7]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[7]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[7]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[7]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[7]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[8]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[8]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[8]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[8]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[8]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[8]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[9]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[9]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[9]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[9]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[9]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|x_out[9]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[0]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[0]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[0]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[0]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[0]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[0]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[10]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[10]                                         ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[10]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[10]                                         ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[10]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[10]                                         ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[11]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[11]                                         ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[11]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[11]                                         ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[11]                                                 ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[11]                                         ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[1]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[1]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[1]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[1]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[1]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[1]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[2]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[2]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[2]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[2]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[2]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[2]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[3]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[3]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[3]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[3]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[3]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[3]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[4]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[4]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[4]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[4]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[4]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[4]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[5]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[5]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[5]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[5]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[5]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[5]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[6]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[6]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[6]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[6]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[6]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[6]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[7]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[7]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[7]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[7]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[7]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[7]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[8]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[8]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[8]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[8]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[8]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[8]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[9]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[9]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[9]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[9]                                          ; N/A     ;
; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[9]                                                  ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|sync_vg:sync_vg|y_out[9]                                          ; N/A     ;
; vg|pattern_vg|read_state.0000                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0000                             ; N/A     ;
; vg|pattern_vg|read_state.0000                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0000                             ; N/A     ;
; vg|pattern_vg|read_state.0000                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0000                             ; N/A     ;
; vg|pattern_vg|read_state.0001                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0001                             ; N/A     ;
; vg|pattern_vg|read_state.0001                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0001                             ; N/A     ;
; vg|pattern_vg|read_state.0001                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0001                             ; N/A     ;
; vg|pattern_vg|read_state.0010                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0010                             ; N/A     ;
; vg|pattern_vg|read_state.0010                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0010                             ; N/A     ;
; vg|pattern_vg|read_state.0010                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0010                             ; N/A     ;
; vg|pattern_vg|read_state.0011                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0011                             ; N/A     ;
; vg|pattern_vg|read_state.0011                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0011                             ; N/A     ;
; vg|pattern_vg|read_state.0011                                                                    ; post-fitting ; connected ; Top                            ; post-synthesis    ; top_sync_vg_pattern:vg|pattern_vg:pattern_vg|read_state.0011                             ; N/A     ;
+--------------------------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition
    Info: Processing started: Tue Aug 02 08:26:52 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off C5G_BSOD -c C5G_BSOD
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (12473): User specified to use only one processors but 2 processors were detected which could be used to decrease run time.
Info (12021): Found 1 design units, including 1 entities, in source file c5g_bsod.v
    Info (12023): Found entity 1: C5G_BSOD File: Z:/C5G_BSOD/C5G_BSOD.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file videogen/top_sync_vg_pattern.v
    Info (12023): Found entity 1: top_sync_vg_pattern File: Z:/C5G_BSOD/videogen/top_sync_vg_pattern.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file videogen/sync_vg.v
    Info (12023): Found entity 1: sync_vg File: Z:/C5G_BSOD/videogen/sync_vg.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file videogen/pattern_vg.v
    Info (12023): Found entity 1: pattern_vg File: Z:/C5G_BSOD/videogen/pattern_vg.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2.v
    Info (12023): Found entity 1: fpga_lpddr2 File: Z:/C5G_BSOD/fpga_lpddr2.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_0002.v
    Info (12023): Found entity 1: fpga_lpddr2_0002 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_0002.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0.v
    Info (12023): Found entity 1: fpga_lpddr2_s0 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: Z:/C5G_BSOD/fpga_lpddr2/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: Z:/C5G_BSOD/fpga_lpddr2/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: Z:/C5G_BSOD/fpga_lpddr2/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 3 design units, including 3 entities, in source file fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 34
    Info (12023): Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 97
    Info (12023): Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v
    Info (12023): Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_sequencer_rst.sv
    Info (12023): Found entity 1: altera_mem_if_sequencer_rst File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_rst.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv
    Info (12023): Found entity 1: altera_mem_if_simple_avalon_mm_bridge File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file fpga_lpddr2/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file fpga_lpddr2/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_irq_mapper.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_irq_mapper File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_cmd_demux File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_002 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_cmd_mux File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_cmd_mux_003 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_router_default_decode File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_router File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_router_001_default_decode File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_router_001 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_router_002_default_decode File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_router_002 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_router_003_default_decode File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_router_003 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_router_005_default_decode File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_router_005 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_router_006_default_decode File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_router_006 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_rsp_mux File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_002 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_1 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_cmd_demux File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_cmd_mux File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_router_default_decode File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: fpga_lpddr2_s0_mm_interconnect_1_router File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_router_001_default_decode File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: fpga_lpddr2_s0_mm_interconnect_1_router_001 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_rsp_demux File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_rsp_mux File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_reg_file.sv
    Info (12023): Found entity 1: sequencer_reg_file File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_reg_file.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_acv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_acv_phase_decode File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_acv_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_acv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_acv_wrapper File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_acv_wrapper.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_mgr.sv
    Info (12023): Found entity 1: sequencer_scc_mgr File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_mgr.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_reg_file.v
    Info (12023): Found entity 1: sequencer_scc_reg_file File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_reg_file.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_siii_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_siii_phase_decode File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_siii_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_siii_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_siii_wrapper File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_siii_wrapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_sv_phase_decode.v
    Info (12023): Found entity 1: sequencer_scc_sv_phase_decode File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_sv_phase_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_sv_wrapper.sv
    Info (12023): Found entity 1: sequencer_scc_sv_wrapper File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_sv_wrapper.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_trk_mgr.sv
    Info (12023): Found entity 1: sequencer_trk_mgr File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_clock_pair_generator.v
    Info (12023): Found entity 1: fpga_lpddr2_p0_clock_pair_generator File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: fpga_lpddr2_p0_acv_hard_addr_cmd_pads File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: fpga_lpddr2_p0_acv_hard_memphy File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_acv_ldc.v
    Info (12023): Found entity 1: fpga_lpddr2_p0_acv_ldc File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: fpga_lpddr2_p0_acv_hard_io_pads File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_generic_ddio.v
    Info (12023): Found entity 1: fpga_lpddr2_p0_generic_ddio File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_reset.v
    Info (12023): Found entity 1: fpga_lpddr2_p0_reset File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_reset_sync.v
    Info (12023): Found entity 1: fpga_lpddr2_p0_reset_sync File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_phy_csr.sv
    Info (12023): Found entity 1: fpga_lpddr2_p0_phy_csr File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_iss_probe.v
    Info (12023): Found entity 1: fpga_lpddr2_p0_iss_probe File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0.sv
    Info (12023): Found entity 1: fpga_lpddr2_p0 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_altdqdqs.v
    Info (12023): Found entity 1: fpga_lpddr2_p0_altdqdqs File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 File: Z:/C5G_BSOD/fpga_lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_pll0.sv
    Info (12023): Found entity 1: fpga_lpddr2_pll0 File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_pll0.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file avalon_bus_rw_test.v
    Info (12023): Found entity 1: Avalon_bus_RW_Test File: Z:/C5G_BSOD/Avalon_bus_RW_Test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_tx/hdmi_tx_setup.v
    Info (12023): Found entity 1: hdmi_tx_setup File: Z:/C5G_BSOD/hdmi_tx/hdmi_tx_setup.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_tx/hdmi_tx_ctrl.v
    Info (12023): Found entity 1: hdmi_tx_ctrl File: Z:/C5G_BSOD/hdmi_tx/hdmi_tx_ctrl.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_rx/hdmi_rx_setup.v
    Info (12023): Found entity 1: hdmi_rx_setup File: Z:/C5G_BSOD/hdmi_rx/hdmi_rx_setup.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_rx/hdmi_rx_ctrl.v
    Info (12023): Found entity 1: hdmi_rx_ctrl File: Z:/C5G_BSOD/hdmi_rx/hdmi_rx_ctrl.v Line: 23
Warning (12090): Entity "ALTCLKCTRL" obtained from "ALTCLKCTRL/synthesis/ALTCLKCTRL.v" instead of from Quartus Prime megafunction library File: Z:/C5G_BSOD/ALTCLKCTRL/synthesis/ALTCLKCTRL.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file altclkctrl/synthesis/altclkctrl.v
    Info (12023): Found entity 1: ALTCLKCTRL File: Z:/C5G_BSOD/ALTCLKCTRL/synthesis/ALTCLKCTRL.v Line: 6
Info (12021): Found 2 design units, including 2 entities, in source file altclkctrl/synthesis/submodules/altclkctrl_altclkctrl_0.v
    Info (12023): Found entity 1: ALTCLKCTRL_altclkctrl_0_sub File: Z:/C5G_BSOD/ALTCLKCTRL/synthesis/submodules/ALTCLKCTRL_altclkctrl_0.v Line: 29
    Info (12023): Found entity 2: ALTCLKCTRL_altclkctrl_0 File: Z:/C5G_BSOD/ALTCLKCTRL/synthesis/submodules/ALTCLKCTRL_altclkctrl_0.v Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_tx_pll.v
    Info (12023): Found entity 1: hdmi_tx_pll File: Z:/C5G_BSOD/hdmi_tx_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_tx_pll/hdmi_tx_pll_0002.v
    Info (12023): Found entity 1: hdmi_tx_pll_0002 File: Z:/C5G_BSOD/hdmi_tx_pll/hdmi_tx_pll_0002.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file i2c_master/timescale.v
Info (12021): Found 0 design units, including 0 entities, in source file i2c_master/i2c_master_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file i2c_master/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: Z:/C5G_BSOD/i2c_master/i2c_master_byte_ctrl.v Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file i2c_master/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: Z:/C5G_BSOD/i2c_master/i2c_master_bit_ctrl.v Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file ca_prng.v
    Info (12023): Found entity 1: ca_prng File: Z:/C5G_BSOD/ca_prng.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file int_ram.v
    Info (12023): Found entity 1: int_ram File: Z:/C5G_BSOD/int_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: Z:/C5G_BSOD/fifo.v Line: 40
Info (12127): Elaborating entity "C5G_BSOD" for the top level hierarchy
Warning (10034): Output port "LEDG[7..2]" at C5G_BSOD.v(22) has no driver File: Z:/C5G_BSOD/C5G_BSOD.v Line: 22
Warning (10034): Output port "LEDR" at C5G_BSOD.v(23) has no driver File: Z:/C5G_BSOD/C5G_BSOD.v Line: 23
Warning (10034): Output port "DDR2LP_CKE[1]" at C5G_BSOD.v(64) has no driver File: Z:/C5G_BSOD/C5G_BSOD.v Line: 64
Warning (10034): Output port "DDR2LP_CS_n[1]" at C5G_BSOD.v(67) has no driver File: Z:/C5G_BSOD/C5G_BSOD.v Line: 67
Warning (10034): Output port "SD_CLK" at C5G_BSOD.v(58) has no driver File: Z:/C5G_BSOD/C5G_BSOD.v Line: 58
Info (12128): Elaborating entity "ALTCLKCTRL" for hierarchy "ALTCLKCTRL:altclk" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 157
Info (12128): Elaborating entity "ALTCLKCTRL_altclkctrl_0" for hierarchy "ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0" File: Z:/C5G_BSOD/ALTCLKCTRL/synthesis/ALTCLKCTRL.v Line: 14
Info (12128): Elaborating entity "ALTCLKCTRL_altclkctrl_0_sub" for hierarchy "ALTCLKCTRL:altclk|ALTCLKCTRL_altclkctrl_0:altclkctrl_0|ALTCLKCTRL_altclkctrl_0_sub:ALTCLKCTRL_altclkctrl_0_sub_component" File: Z:/C5G_BSOD/ALTCLKCTRL/synthesis/submodules/ALTCLKCTRL_altclkctrl_0.v Line: 103
Warning (10036): Verilog HDL or VHDL warning at ALTCLKCTRL_altclkctrl_0.v(47): object "clkselect" assigned a value but never read File: Z:/C5G_BSOD/ALTCLKCTRL/synthesis/submodules/ALTCLKCTRL_altclkctrl_0.v Line: 47
Info (12128): Elaborating entity "hdmi_tx_pll" for hierarchy "hdmi_tx_pll:pll" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 164
Info (12128): Elaborating entity "hdmi_tx_pll_0002" for hierarchy "hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst" File: Z:/C5G_BSOD/hdmi_tx_pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i" File: Z:/C5G_BSOD/hdmi_tx_pll/hdmi_tx_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i" File: Z:/C5G_BSOD/hdmi_tx_pll/hdmi_tx_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "hdmi_tx_pll:pll|hdmi_tx_pll_0002:hdmi_tx_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: Z:/C5G_BSOD/hdmi_tx_pll/hdmi_tx_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "148.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "hdmi_tx_ctrl" for hierarchy "hdmi_tx_ctrl:hdmi_tx" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 173
Warning (10230): Verilog HDL assignment warning at hdmi_tx_ctrl.v(45): truncated value with size 32 to match size of target (24) File: Z:/C5G_BSOD/hdmi_tx/hdmi_tx_ctrl.v Line: 45
Warning (10230): Verilog HDL assignment warning at hdmi_tx_ctrl.v(187): truncated value with size 2 to match size of target (1) File: Z:/C5G_BSOD/hdmi_tx/hdmi_tx_ctrl.v Line: 187
Warning (10230): Verilog HDL assignment warning at hdmi_tx_ctrl.v(198): truncated value with size 32 to match size of target (2) File: Z:/C5G_BSOD/hdmi_tx/hdmi_tx_ctrl.v Line: 198
Info (10264): Verilog HDL Case Statement information at hdmi_tx_ctrl.v(209): all case item expressions in this case statement are onehot File: Z:/C5G_BSOD/hdmi_tx/hdmi_tx_ctrl.v Line: 209
Info (10264): Verilog HDL Case Statement information at hdmi_tx_ctrl.v(269): all case item expressions in this case statement are onehot File: Z:/C5G_BSOD/hdmi_tx/hdmi_tx_ctrl.v Line: 269
Warning (10230): Verilog HDL assignment warning at hdmi_tx_ctrl.v(360): truncated value with size 32 to match size of target (5) File: Z:/C5G_BSOD/hdmi_tx/hdmi_tx_ctrl.v Line: 360
Info (10264): Verilog HDL Case Statement information at hdmi_tx_ctrl.v(372): all case item expressions in this case statement are onehot File: Z:/C5G_BSOD/hdmi_tx/hdmi_tx_ctrl.v Line: 372
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller" File: Z:/C5G_BSOD/hdmi_tx/hdmi_tx_ctrl.v Line: 119
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller" File: Z:/C5G_BSOD/i2c_master/i2c_master_byte_ctrl.v Line: 164
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(180): truncated value with size 16 to match size of target (5) File: Z:/C5G_BSOD/i2c_master/i2c_master_bit_ctrl.v Line: 180
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(211): truncated value with size 16 to match size of target (5) File: Z:/C5G_BSOD/i2c_master/i2c_master_bit_ctrl.v Line: 211
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(226): truncated value with size 16 to match size of target (5) File: Z:/C5G_BSOD/i2c_master/i2c_master_bit_ctrl.v Line: 226
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(255): truncated value with size 14 to match size of target (3) File: Z:/C5G_BSOD/i2c_master/i2c_master_bit_ctrl.v Line: 255
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(256): truncated value with size 14 to match size of target (3) File: Z:/C5G_BSOD/i2c_master/i2c_master_bit_ctrl.v Line: 256
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(257): truncated value with size 5 to match size of target (3) File: Z:/C5G_BSOD/i2c_master/i2c_master_bit_ctrl.v Line: 257
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(258): truncated value with size 32 to match size of target (3) File: Z:/C5G_BSOD/i2c_master/i2c_master_bit_ctrl.v Line: 258
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(410): ignoring full_case attribute on case statement with explicit default case item File: Z:/C5G_BSOD/i2c_master/i2c_master_bit_ctrl.v Line: 410
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(410): all case item expressions in this case statement are onehot File: Z:/C5G_BSOD/i2c_master/i2c_master_bit_ctrl.v Line: 410
Warning (10208): Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(406): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: Z:/C5G_BSOD/i2c_master/i2c_master_bit_ctrl.v Line: 406
Info (12128): Elaborating entity "hdmi_tx_setup" for hierarchy "hdmi_tx_ctrl:hdmi_tx|hdmi_tx_setup:setupmem" File: Z:/C5G_BSOD/hdmi_tx/hdmi_tx_ctrl.v Line: 167
Warning (10230): Verilog HDL assignment warning at hdmi_tx_setup.v(38): truncated value with size 32 to match size of target (5) File: Z:/C5G_BSOD/hdmi_tx/hdmi_tx_setup.v Line: 38
Info (12128): Elaborating entity "top_sync_vg_pattern" for hierarchy "top_sync_vg_pattern:vg" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 195
Warning (10230): Verilog HDL assignment warning at top_sync_vg_pattern.v(134): truncated value with size 8 to match size of target (1) File: Z:/C5G_BSOD/videogen/top_sync_vg_pattern.v Line: 134
Warning (10230): Verilog HDL assignment warning at top_sync_vg_pattern.v(135): truncated value with size 8 to match size of target (1) File: Z:/C5G_BSOD/videogen/top_sync_vg_pattern.v Line: 135
Warning (10230): Verilog HDL assignment warning at top_sync_vg_pattern.v(136): truncated value with size 8 to match size of target (1) File: Z:/C5G_BSOD/videogen/top_sync_vg_pattern.v Line: 136
Info (12128): Elaborating entity "sync_vg" for hierarchy "top_sync_vg_pattern:vg|sync_vg:sync_vg" File: Z:/C5G_BSOD/videogen/top_sync_vg_pattern.v Line: 86
Warning (10230): Verilog HDL assignment warning at sync_vg.v(54): truncated value with size 32 to match size of target (12) File: Z:/C5G_BSOD/videogen/sync_vg.v Line: 54
Warning (10230): Verilog HDL assignment warning at sync_vg.v(68): truncated value with size 32 to match size of target (12) File: Z:/C5G_BSOD/videogen/sync_vg.v Line: 68
Info (12128): Elaborating entity "pattern_vg" for hierarchy "top_sync_vg_pattern:vg|pattern_vg:pattern_vg" File: Z:/C5G_BSOD/videogen/top_sync_vg_pattern.v Line: 125
Warning (10230): Verilog HDL assignment warning at pattern_vg.v(343): truncated value with size 32 to match size of target (27) File: Z:/C5G_BSOD/videogen/pattern_vg.v Line: 343
Warning (10240): Verilog HDL Always Construct warning at pattern_vg.v(145): inferring latch(es) for variable "avl_burstcount", which holds its previous value in one or more paths through the always construct File: Z:/C5G_BSOD/videogen/pattern_vg.v Line: 145
Info (10041): Inferred latch for "avl_burstcount[0]" at pattern_vg.v(145) File: Z:/C5G_BSOD/videogen/pattern_vg.v Line: 145
Info (10041): Inferred latch for "avl_burstcount[1]" at pattern_vg.v(145) File: Z:/C5G_BSOD/videogen/pattern_vg.v Line: 145
Info (10041): Inferred latch for "avl_burstcount[2]" at pattern_vg.v(145) File: Z:/C5G_BSOD/videogen/pattern_vg.v Line: 145
Info (10041): Inferred latch for "avl_burstcount[3]" at pattern_vg.v(145) File: Z:/C5G_BSOD/videogen/pattern_vg.v Line: 145
Info (10041): Inferred latch for "avl_burstcount[4]" at pattern_vg.v(145) File: Z:/C5G_BSOD/videogen/pattern_vg.v Line: 145
Info (10041): Inferred latch for "avl_burstcount[5]" at pattern_vg.v(145) File: Z:/C5G_BSOD/videogen/pattern_vg.v Line: 145
Info (10041): Inferred latch for "avl_burstcount[6]" at pattern_vg.v(145) File: Z:/C5G_BSOD/videogen/pattern_vg.v Line: 145
Info (10041): Inferred latch for "avl_burstcount[7]" at pattern_vg.v(145) File: Z:/C5G_BSOD/videogen/pattern_vg.v Line: 145
Info (12128): Elaborating entity "fifo" for hierarchy "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst" File: Z:/C5G_BSOD/videogen/pattern_vg.v Line: 108
Info (12128): Elaborating entity "scfifo" for hierarchy "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component" File: Z:/C5G_BSOD/fifo.v Line: 83
Info (12130): Elaborated megafunction instantiation "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component" File: Z:/C5G_BSOD/fifo.v Line: 83
Info (12133): Instantiated megafunction "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component" with the following parameter: File: Z:/C5G_BSOD/fifo.v Line: 83
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_d5a1.tdf
    Info (12023): Found entity 1: scfifo_d5a1 File: Z:/C5G_BSOD/db/scfifo_d5a1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_d5a1" for hierarchy "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_0t91.tdf
    Info (12023): Found entity 1: a_dpfifo_0t91 File: Z:/C5G_BSOD/db/a_dpfifo_0t91.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_0t91" for hierarchy "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo" File: Z:/C5G_BSOD/db/scfifo_d5a1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j9i1.tdf
    Info (12023): Found entity 1: altsyncram_j9i1 File: Z:/C5G_BSOD/db/altsyncram_j9i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_j9i1" for hierarchy "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram" File: Z:/C5G_BSOD/db/a_dpfifo_0t91.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hm8.tdf
    Info (12023): Found entity 1: cmpr_hm8 File: Z:/C5G_BSOD/db/cmpr_hm8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_hm8" for hierarchy "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cmpr_hm8:almost_full_comparer" File: Z:/C5G_BSOD/db/a_dpfifo_0t91.tdf Line: 55
Info (12128): Elaborating entity "cmpr_hm8" for hierarchy "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cmpr_hm8:three_comparison" File: Z:/C5G_BSOD/db/a_dpfifo_0t91.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s3b.tdf
    Info (12023): Found entity 1: cntr_s3b File: Z:/C5G_BSOD/db/cntr_s3b.tdf Line: 26
Info (12128): Elaborating entity "cntr_s3b" for hierarchy "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_s3b:rd_ptr_msb" File: Z:/C5G_BSOD/db/a_dpfifo_0t91.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_947.tdf
    Info (12023): Found entity 1: cntr_947 File: Z:/C5G_BSOD/db/cntr_947.tdf Line: 26
Info (12128): Elaborating entity "cntr_947" for hierarchy "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_947:usedw_counter" File: Z:/C5G_BSOD/db/a_dpfifo_0t91.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t3b.tdf
    Info (12023): Found entity 1: cntr_t3b File: Z:/C5G_BSOD/db/cntr_t3b.tdf Line: 26
Info (12128): Elaborating entity "cntr_t3b" for hierarchy "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|cntr_t3b:wr_ptr" File: Z:/C5G_BSOD/db/a_dpfifo_0t91.tdf Line: 59
Info (12128): Elaborating entity "ca_prng" for hierarchy "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|ca_prng:prng" File: Z:/C5G_BSOD/videogen/pattern_vg.v Line: 119
Info (12128): Elaborating entity "hdmi_rx_ctrl" for hierarchy "hdmi_rx_ctrl:hdmi_rx" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 203
Warning (10036): Verilog HDL or VHDL warning at hdmi_rx_ctrl.v(171): object "startupstep" assigned a value but never read File: Z:/C5G_BSOD/hdmi_rx/hdmi_rx_ctrl.v Line: 171
Warning (10230): Verilog HDL assignment warning at hdmi_rx_ctrl.v(41): truncated value with size 32 to match size of target (24) File: Z:/C5G_BSOD/hdmi_rx/hdmi_rx_ctrl.v Line: 41
Warning (10230): Verilog HDL assignment warning at hdmi_rx_ctrl.v(218): truncated value with size 32 to match size of target (5) File: Z:/C5G_BSOD/hdmi_rx/hdmi_rx_ctrl.v Line: 218
Info (12128): Elaborating entity "hdmi_rx_setup" for hierarchy "hdmi_rx_ctrl:hdmi_rx|hdmi_rx_setup:setupmem" File: Z:/C5G_BSOD/hdmi_rx/hdmi_rx_ctrl.v Line: 163
Warning (10230): Verilog HDL assignment warning at hdmi_rx_setup.v(38): truncated value with size 32 to match size of target (5) File: Z:/C5G_BSOD/hdmi_rx/hdmi_rx_setup.v Line: 38
Warning (10027): Verilog HDL or VHDL warning at the hdmi_rx_setup.v(103): index expression is not wide enough to address all of the elements in the array File: Z:/C5G_BSOD/hdmi_rx/hdmi_rx_setup.v Line: 103
Warning (10027): Verilog HDL or VHDL warning at the hdmi_rx_setup.v(104): index expression is not wide enough to address all of the elements in the array File: Z:/C5G_BSOD/hdmi_rx/hdmi_rx_setup.v Line: 104
Warning (10027): Verilog HDL or VHDL warning at the hdmi_rx_setup.v(105): index expression is not wide enough to address all of the elements in the array File: Z:/C5G_BSOD/hdmi_rx/hdmi_rx_setup.v Line: 105
Info (12128): Elaborating entity "fpga_lpddr2" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 265
Info (12128): Elaborating entity "fpga_lpddr2_0002" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst" File: Z:/C5G_BSOD/fpga_lpddr2.v Line: 136
Info (12128): Elaborating entity "fpga_lpddr2_pll0" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_0002.v Line: 157
Info (10648): Verilog HDL Display System Task info at fpga_lpddr2_pll0.sv(159): Using Regular pll emif simulation models File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_pll0.sv Line: 159
Info (12128): Elaborating entity "fpga_lpddr2_p0" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_0002.v Line: 276
Info (10648): Verilog HDL Display System Task info at fpga_lpddr2_p0.sv(391): Using Regular core emif simulation models File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0.sv Line: 391
Info (12128): Elaborating entity "fpga_lpddr2_p0_acv_hard_memphy" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0.sv Line: 557
Warning (10036): Verilog HDL or VHDL warning at fpga_lpddr2_p0_acv_hard_memphy.v(434): object "seq_calib_init_reg" assigned a value but never read File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v Line: 434
Warning (10230): Verilog HDL assignment warning at fpga_lpddr2_p0_acv_hard_memphy.v(555): truncated value with size 4 to match size of target (1) File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v Line: 555
Info (12128): Elaborating entity "fpga_lpddr2_p0_reset" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v Line: 485
Info (12128): Elaborating entity "fpga_lpddr2_p0_reset_sync" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_afi_clk" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_reset.v Line: 87
Info (12128): Elaborating entity "fpga_lpddr2_p0_reset_sync" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_ctl_reset_clk" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_reset.v Line: 95
Info (12128): Elaborating entity "fpga_lpddr2_p0_reset_sync" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_addr_cmd_clk" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_reset.v Line: 103
Info (12128): Elaborating entity "fpga_lpddr2_p0_reset_sync" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_reset:ureset|fpga_lpddr2_p0_reset_sync:ureset_avl_clk" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_reset.v Line: 137
Info (12128): Elaborating entity "fpga_lpddr2_p0_acv_ldc" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_ldc:memphy_ldc" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v Line: 552
Info (12128): Elaborating entity "fpga_lpddr2_p0_acv_hard_io_pads" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v Line: 778
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at fpga_lpddr2_p0_acv_hard_io_pads.v(191) has no driver File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at fpga_lpddr2_p0_acv_hard_io_pads.v(191) has no driver File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at fpga_lpddr2_p0_acv_hard_io_pads.v(191) has no driver File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at fpga_lpddr2_p0_acv_hard_io_pads.v(191) has no driver File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "fpga_lpddr2_p0_acv_hard_addr_cmd_pads" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "fpga_lpddr2_p0_acv_ldc" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_acv_ldc:address_gen[0].acv_ac_ldc" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v Line: 147
Info (12128): Elaborating entity "fpga_lpddr2_p0_generic_ddio" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:uaddress_pad" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "fpga_lpddr2_p0_generic_ddio" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:ubank_pad" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "fpga_lpddr2_p0_generic_ddio" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:ucmd_pad" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "fpga_lpddr2_p0_generic_ddio" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_generic_ddio:ureset_n_pad" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: Z:/C5G_BSOD/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "fpga_lpddr2_p0_clock_pair_generator" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|fpga_lpddr2_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "fpga_lpddr2_p0_altdqdqs" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_p0:p0|fpga_lpddr2_p0_acv_hard_memphy:umemphy|fpga_lpddr2_p0_acv_hard_io_pads:uio_pads|fpga_lpddr2_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "fpga_lpddr2_s0" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_0002.v Line: 301
Info (12128): Elaborating entity "altera_mem_if_sequencer_rst" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0.v Line: 114
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0.v Line: 134
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 803
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 1266
Info (12128): Elaborating entity "altsyncram" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 68
Info (12130): Elaborated megafunction instantiation "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 68
Info (12133): Instantiated megafunction "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 68
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf
    Info (12023): Found entity 1: altsyncram_mri1 File: Z:/C5G_BSOD/db/altsyncram_mri1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mri1" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v Line: 1288
Info (12128): Elaborating entity "sequencer_scc_mgr" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0.v Line: 175
Info (12128): Elaborating entity "sequencer_scc_reg_file" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst" File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_mgr.sv Line: 581
Info (12128): Elaborating entity "altdpram" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_reg_file.v Line: 59
Info (12130): Elaborated megafunction instantiation "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_reg_file.v Line: 59
Info (12133): Instantiated megafunction "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component" with the following parameter: File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_reg_file.v Line: 59
    Info (12134): Parameter "indata_aclr" = "OFF"
    Info (12134): Parameter "indata_reg" = "INCLOCK"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_type" = "altdpram"
    Info (12134): Parameter "outdata_aclr" = "OFF"
    Info (12134): Parameter "outdata_reg" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "rdaddress_aclr" = "OFF"
    Info (12134): Parameter "rdaddress_reg" = "UNREGISTERED"
    Info (12134): Parameter "rdcontrol_aclr" = "OFF"
    Info (12134): Parameter "rdcontrol_reg" = "UNREGISTERED"
    Info (12134): Parameter "width" = "19"
    Info (12134): Parameter "widthad" = "6"
    Info (12134): Parameter "width_byteena" = "1"
    Info (12134): Parameter "wraddress_aclr" = "OFF"
    Info (12134): Parameter "wraddress_reg" = "INCLOCK"
    Info (12134): Parameter "wrcontrol_aclr" = "OFF"
    Info (12134): Parameter "wrcontrol_reg" = "INCLOCK"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf
    Info (12023): Found entity 1: dpram_k3s1 File: Z:/C5G_BSOD/db/dpram_k3s1.tdf Line: 30
Info (12128): Elaborating entity "dpram_k3s1" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.tdf Line: 203
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: Z:/C5G_BSOD/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode" File: Z:/C5G_BSOD/db/dpram_k3s1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: Z:/C5G_BSOD/db/mux_7hb.tdf Line: 23
Info (12128): Elaborating entity "mux_7hb" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux" File: Z:/C5G_BSOD/db/dpram_k3s1.tdf Line: 41
Info (12128): Elaborating entity "sequencer_scc_acv_wrapper" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper" File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_mgr.sv Line: 680
Info (12128): Elaborating entity "sequencer_scc_acv_phase_decode" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst" File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_scc_acv_wrapper.sv Line: 79
Info (12128): Elaborating entity "sequencer_reg_file" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0.v Line: 194
Info (12128): Elaborating entity "altsyncram" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_reg_file.sv Line: 134
Info (12130): Elaborated megafunction instantiation "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_reg_file.sv Line: 134
Info (12133): Instantiated megafunction "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component" with the following parameter: File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_reg_file.sv Line: 134
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf
    Info (12023): Found entity 1: altsyncram_c9v1 File: Z:/C5G_BSOD/db/altsyncram_c9v1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c9v1" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_avalon_mm_bridge:trk_mm_bridge" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0.v Line: 228
Info (12128): Elaborating entity "altera_mem_if_simple_avalon_mm_bridge" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0.v Line: 264
Info (12128): Elaborating entity "sequencer_trk_mgr" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0.v Line: 303
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 373
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 374
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 375
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 442
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 456
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 480
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 524
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 556
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 587
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 621
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 651
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 682
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 696
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 719
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 747
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 761
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 775
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 789
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 799
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(981): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 981
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 859
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 902
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 916
Warning (10230): Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20) File: Z:/C5G_BSOD/fpga_lpddr2/sequencer_trk_mgr.sv Line: 938
Info (12128): Elaborating entity "altera_mem_if_sequencer_mem_no_ifdef_params" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0.v Line: 323
Info (12128): Elaborating entity "altsyncram" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
Info (12130): Elaborated megafunction instantiation "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
Info (12133): Instantiated megafunction "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram" with the following parameter: File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv Line: 83
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "3584"
    Info (12134): Parameter "numwords_a" = "3584"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "init_file" = "fpga_lpddr2_s0_sequencer_mem.hex"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2mj1.tdf
    Info (12023): Found entity 1: altsyncram_2mj1 File: Z:/C5G_BSOD/db/altsyncram_2mj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2mj1" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_2mj1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0.v Line: 374
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 467
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 527
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 587
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:trk_mm_bridge_s0_translator" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 651
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 715
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 779
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 843
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 924
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 1005
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 1086
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 1170
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor" File: Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 1211
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_router" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router:router" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 1602
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_router_default_decode" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router:router|fpga_lpddr2_s0_mm_interconnect_0_router_default_decode:the_default_decode" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_router_001" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_001:router_001" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 1618
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_router_001_default_decode" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_001:router_001|fpga_lpddr2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_router_002" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_002:router_002" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 1634
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_router_002_default_decode" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_002:router_002|fpga_lpddr2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_002.sv Line: 174
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_router_003" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_003:router_003" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 1650
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_router_003_default_decode" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_003:router_003|fpga_lpddr2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_router_005" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_005:router_005" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 1682
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_router_005_default_decode" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_005:router_005|fpga_lpddr2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_router_006" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_006:router_006" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 1698
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_router_006_default_decode" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_router_006:router_006|fpga_lpddr2_s0_mm_interconnect_0_router_006_default_decode:the_default_decode" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_router_006.sv Line: 173
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_cmd_demux" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 1733
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 1756
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_002" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 1773
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_cmd_mux" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 1796
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_mux.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_cmd_mux_003" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 1859
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_rsp_mux" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 1980
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 2003
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_002" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 2020
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v Line: 2049
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_0:mm_interconnect_0|fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_1" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0.v Line: 402
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:trk_mm_bridge_m0_translator" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v Line: 250
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v Line: 314
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v Line: 378
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:trk_mm_bridge_m0_agent" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v Line: 459
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v Line: 543
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|altera_merlin_burst_uncompressor:uncompressor" File: Z:/C5G_BSOD/fpga_lpddr2/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v Line: 584
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_1_router" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_router:router" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v Line: 725
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_1_router_default_decode" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_router:router|fpga_lpddr2_s0_mm_interconnect_1_router_default_decode:the_default_decode" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_router.sv Line: 180
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_1_router_001" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_router_001:router_001" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v Line: 741
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_1_router_001_default_decode" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_router_001:router_001|fpga_lpddr2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v Line: 807
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_1_cmd_demux" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_cmd_demux:cmd_demux" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v Line: 830
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_1_cmd_mux" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_cmd_mux:cmd_mux" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v Line: 847
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_1_rsp_demux" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_rsp_demux:rsp_demux" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v Line: 881
Info (12128): Elaborating entity "fpga_lpddr2_s0_mm_interconnect_1_rsp_mux" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_mm_interconnect_1:mm_interconnect_1|fpga_lpddr2_s0_mm_interconnect_1_rsp_mux:rsp_mux" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v Line: 921
Info (12128): Elaborating entity "fpga_lpddr2_s0_irq_mapper" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_s0:s0|fpga_lpddr2_s0_irq_mapper:irq_mapper" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_s0.v Line: 408
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_0002.v Line: 855
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32) File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (32) File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: Z:/C5G_BSOD/fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_oct_cyclonev:oct0" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_0002.v Line: 863
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|altera_mem_if_dll_cyclonev:dll0" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_0002.v Line: 875
Info (12128): Elaborating entity "Avalon_bus_RW_Test" for hierarchy "Avalon_bus_RW_Test:fpga_lpddr2_Verify" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 288
Warning (10036): Verilog HDL or VHDL warning at Avalon_bus_RW_Test.v(61): object "r_in" assigned a value but never read File: Z:/C5G_BSOD/Avalon_bus_RW_Test.v Line: 61
Warning (10036): Verilog HDL or VHDL warning at Avalon_bus_RW_Test.v(62): object "g_in" assigned a value but never read File: Z:/C5G_BSOD/Avalon_bus_RW_Test.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at Avalon_bus_RW_Test.v(63): object "b_in" assigned a value but never read File: Z:/C5G_BSOD/Avalon_bus_RW_Test.v Line: 63
Warning (10036): Verilog HDL or VHDL warning at Avalon_bus_RW_Test.v(64): object "hs_in" assigned a value but never read File: Z:/C5G_BSOD/Avalon_bus_RW_Test.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at Avalon_bus_RW_Test.v(65): object "vs_in" assigned a value but never read File: Z:/C5G_BSOD/Avalon_bus_RW_Test.v Line: 65
Warning (10036): Verilog HDL or VHDL warning at Avalon_bus_RW_Test.v(66): object "de_in" assigned a value but never read File: Z:/C5G_BSOD/Avalon_bus_RW_Test.v Line: 66
Warning (10230): Verilog HDL assignment warning at Avalon_bus_RW_Test.v(179): truncated value with size 32 to match size of target (1) File: Z:/C5G_BSOD/Avalon_bus_RW_Test.v Line: 179
Warning (12020): Port "phy_ddio_address" on the entity instantiation of "uaddr_cmd_pads" is connected to a signal of width 64. The formal width of the signal in the module is 40.  The extra bits will be ignored. File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v Line: 244
Warning (12020): Port "phy_ddio_cke" on the entity instantiation of "uaddr_cmd_pads" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v Line: 244
Warning (12020): Port "phy_ddio_cs_n" on the entity instantiation of "uaddr_cmd_pads" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v Line: 244
Warning (12020): Port "phy_ddio_odt" on the entity instantiation of "uaddr_cmd_pads" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v Line: 244
Warning (12010): Port "phy_ddio_dmdout" on the entity instantiation of "uio_pads" is connected to a signal of width 20. The formal width of the signal in the module is 25.  The extra bits will be driven by GND. File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v Line: 778
Warning (12010): Port "read_capture_clk" on the entity instantiation of "ureset" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v Line: 485
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ga84.tdf
    Info (12023): Found entity 1: altsyncram_ga84 File: Z:/C5G_BSOD/db/altsyncram_ga84.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: Z:/C5G_BSOD/db/decode_8la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nib.tdf
    Info (12023): Found entity 1: mux_nib File: Z:/C5G_BSOD/db/mux_nib.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc File: Z:/C5G_BSOD/db/mux_clc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: Z:/C5G_BSOD/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_eai.tdf
    Info (12023): Found entity 1: cntr_eai File: Z:/C5G_BSOD/db/cntr_eai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: Z:/C5G_BSOD/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf
    Info (12023): Found entity 1: cntr_24j File: Z:/C5G_BSOD/db/cntr_24j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf
    Info (12023): Found entity 1: cntr_v8i File: Z:/C5G_BSOD/db/cntr_v8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: Z:/C5G_BSOD/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: Z:/C5G_BSOD/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: Z:/C5G_BSOD/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.08.02.08:28:23 Progress: Loading sld8204be94/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8204be94/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: Z:/C5G_BSOD/db/ip/sld8204be94/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: Z:/C5G_BSOD/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: Z:/C5G_BSOD/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: Z:/C5G_BSOD/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: Z:/C5G_BSOD/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 93
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: Z:/C5G_BSOD/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: Z:/C5G_BSOD/db/ip/sld8204be94/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|q_b[24]" File: Z:/C5G_BSOD/db/altsyncram_j9i1.tdf Line: 758
        Warning (14320): Synthesized away node "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|q_b[25]" File: Z:/C5G_BSOD/db/altsyncram_j9i1.tdf Line: 788
        Warning (14320): Synthesized away node "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|q_b[26]" File: Z:/C5G_BSOD/db/altsyncram_j9i1.tdf Line: 818
        Warning (14320): Synthesized away node "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|q_b[27]" File: Z:/C5G_BSOD/db/altsyncram_j9i1.tdf Line: 848
        Warning (14320): Synthesized away node "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|q_b[28]" File: Z:/C5G_BSOD/db/altsyncram_j9i1.tdf Line: 878
        Warning (14320): Synthesized away node "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|q_b[29]" File: Z:/C5G_BSOD/db/altsyncram_j9i1.tdf Line: 908
        Warning (14320): Synthesized away node "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|q_b[30]" File: Z:/C5G_BSOD/db/altsyncram_j9i1.tdf Line: 938
        Warning (14320): Synthesized away node "top_sync_vg_pattern:vg|pattern_vg:pattern_vg|fifo:fifo_inst|scfifo:scfifo_component|scfifo_d5a1:auto_generated|a_dpfifo_0t91:dpfifo|altsyncram_j9i1:FIFOram|q_b[31]" File: Z:/C5G_BSOD/db/altsyncram_j9i1.tdf Line: 968
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|afi_phy_clk" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_pll0.sv Line: 202
        Warning (14320): Synthesized away node "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_mem_clk" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_pll0.sv Line: 235
        Warning (14320): Synthesized away node "fpga_lpddr2:fpga_lpddr2_inst|fpga_lpddr2_0002:fpga_lpddr2_inst|fpga_lpddr2_pll0:pll0|pll_addr_cmd_clk" File: Z:/C5G_BSOD/fpga_lpddr2/fpga_lpddr2_pll0.sv Line: 331
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: Z:/C5G_BSOD/C5G_BSOD.v Line: 59
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: Z:/C5G_BSOD/C5G_BSOD.v Line: 60
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: Z:/C5G_BSOD/C5G_BSOD.v Line: 60
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: Z:/C5G_BSOD/C5G_BSOD.v Line: 60
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: Z:/C5G_BSOD/C5G_BSOD.v Line: 60
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "hdmi_tx_ctrl:hdmi_tx|scl" to the node "hdmi_tx_ctrl:hdmi_tx|i2c_master_byte_ctrl:i2c_controller|i2c_master_bit_ctrl:bit_controller|cSCL[0]" into a wire File: Z:/C5G_BSOD/hdmi_tx/hdmi_tx_ctrl.v Line: 29
Warning (13030): Reduced the following open-drain buffers that are fed by GND
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "hdmi_rx_ctrl:hdmi_rx|scl" to the output pin "HDMI_RX_I2C_SCL" to GND File: Z:/C5G_BSOD/hdmi_rx/hdmi_rx_ctrl.v Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 22
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 22
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 22
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 22
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 22
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 22
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 23
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 23
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 23
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 23
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 23
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 23
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 23
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 23
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 23
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 23
    Warning (13410): Pin "HDMI_RX_I2C_SCL" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 54
    Warning (13410): Pin "SD_CLK" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 58
    Warning (13410): Pin "DDR2LP_CKE[1]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 64
    Warning (13410): Pin "DDR2LP_CS_n[1]" is stuck at GND File: Z:/C5G_BSOD/C5G_BSOD.v Line: 67
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 235 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "fpga_lpddr2_local_init_done" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 102
    Info (17048): Logic cell "fpga_lpddr2_local_cal_success" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 103
Info (144001): Generated suppressed messages file Z:/C5G_BSOD/C5G_BSOD.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 330 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 858 node(s), including 241 DDIO, 8 PLL, 0 transceiver and 7 LCELL
Warning (21074): Design contains 41 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_125_p" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 15
    Warning (15610): No output dependent on input pin "CLOCK_50_B7A" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 18
    Warning (15610): No output dependent on input pin "CLOCK_50_B8A" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 19
    Warning (15610): No output dependent on input pin "SW[3]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 26
    Warning (15610): No output dependent on input pin "SW[4]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 26
    Warning (15610): No output dependent on input pin "SW[5]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 26
    Warning (15610): No output dependent on input pin "SW[6]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 26
    Warning (15610): No output dependent on input pin "SW[7]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 26
    Warning (15610): No output dependent on input pin "SW[8]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 26
    Warning (15610): No output dependent on input pin "KEY[1]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 30
    Warning (15610): No output dependent on input pin "KEY[2]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 30
    Warning (15610): No output dependent on input pin "KEY[3]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 30
    Warning (15610): No output dependent on input pin "HDMI_RX_CLK" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 46
    Warning (15610): No output dependent on input pin "HDMI_RX_D[0]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[1]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[2]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[3]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[4]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[5]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[6]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[7]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[8]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[9]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[10]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[11]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[12]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[13]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[14]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[15]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[16]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[17]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[18]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[19]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[20]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[21]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[22]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_D[23]" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 47
    Warning (15610): No output dependent on input pin "HDMI_RX_DE" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 48
    Warning (15610): No output dependent on input pin "HDMI_RX_HS" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 49
    Warning (15610): No output dependent on input pin "HDMI_RX_INT" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 50
    Warning (15610): No output dependent on input pin "HDMI_RX_VS" File: Z:/C5G_BSOD/C5G_BSOD.v Line: 51
Info (21057): Implemented 7757 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 54 input pins
    Info (21059): Implemented 72 output pins
    Info (21060): Implemented 47 bidirectional pins
    Info (21061): Implemented 6411 logic cells
    Info (21064): Implemented 590 RAM segments
    Info (21065): Implemented 8 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 175 warnings
    Info: Peak virtual memory: 1225 megabytes
    Info: Processing ended: Tue Aug 02 08:29:12 2016
    Info: Elapsed time: 00:02:20
    Info: Total CPU time (on all processors): 00:02:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Z:/C5G_BSOD/C5G_BSOD.map.smsg.


