# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Aug 16 2018 00:34:08

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_Switch_1
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_LED_1
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_Switch_1
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_LED_1
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: i_Clk  | Frequency: 205.75 MHz  | Target: 25.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
i_Clk         i_Clk          40000            35140       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port   Clock Port  Setup Times  Clock Reference:Phase  
----------  ----------  -----------  ---------------------  
i_Switch_1  i_Clk       2512         i_Clk:R                


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
o_LED_1    i_Clk       8474          i_Clk:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port   Clock Port  Hold Times  Clock Reference:Phase  
----------  ----------  ----------  ---------------------  
i_Switch_1  i_Clk       189         i_Clk:R                


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
o_LED_1    i_Clk       8062                  i_Clk:R                


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for i_Clk
***********************************
Clock: i_Clk
Frequency: 205.75 MHz | Target: 25.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_1_LC_2_7_5/sr
Capture Clock    : Instance.r_Count_1_LC_2_7_5/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__153/I                                              SRMux                          0              6575  35140  RISE       1
I__153/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_1_LC_2_7_5/sr                        LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (i_Clk:R vs. i_Clk:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_1_LC_2_7_5/sr
Capture Clock    : Instance.r_Count_1_LC_2_7_5/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__153/I                                              SRMux                          0              6575  35140  RISE       1
I__153/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_1_LC_2_7_5/sr                        LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Setup Time        : 2512


Data Path Delay                4690
+ Setup Time                    203
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 2512

Data Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                                            Clocked_Logic              0      0                  RISE  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
i_Switch_1_ibuf_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
i_Switch_1_ibuf_preio/PADIN                           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_Switch_1_ibuf_preio/DIN0                            PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__75/I                                               Odrv4                      0      1127               RISE  1       
I__75/O                                               Odrv4                      351    1478               RISE  1       
I__76/I                                               Span4Mux_v                 0      1478               RISE  1       
I__76/O                                               Span4Mux_v                 351    1829               RISE  1       
I__77/I                                               LocalMux                   0      1829               RISE  1       
I__77/O                                               LocalMux                   330    2158               RISE  1       
I__79/I                                               InMux                      0      2158               RISE  1       
I__79/O                                               InMux                      259    2418               RISE  1       
Instance.r_State_RNILDTA3_LC_1_7_3/in0                LogicCell40_SEQ_MODE_0000  0      2418               RISE  1       
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000  449    2867               RISE  1       
I__88/I                                               LocalMux                   0      2867               RISE  1       
I__88/O                                               LocalMux                   330    3196               RISE  1       
I__89/I                                               IoInMux                    0      3196               RISE  1       
I__89/O                                               IoInMux                    259    3456               RISE  1       
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      3456               RISE  1       
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                     617    4073               RISE  18      
I__151/I                                              gio2CtrlBuf                0      4073               RISE  1       
I__151/O                                              gio2CtrlBuf                0      4073               RISE  1       
I__152/I                                              GlobalMux                  0      4073               RISE  1       
I__152/O                                              GlobalMux                  154    4227               RISE  1       
I__153/I                                              SRMux                      0      4227               RISE  1       
I__153/O                                              SRMux                      463    4690               RISE  1       
Instance.r_Count_1_LC_2_7_5/sr                        LogicCell40_SEQ_MODE_1000  0      4690               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Clocked_Logic              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__156/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__156/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__157/I                                            GlobalMux                  0      1918               RISE  1       
I__157/O                                            GlobalMux                  154    2073               RISE  1       
I__159/I                                            ClkMux                     0      2073               RISE  1       
I__159/O                                            ClkMux                     309    2381               RISE  1       
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_1
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8474


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5553
---------------------------- ------
Clock To Out Delay             8474

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Clocked_Logic              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__156/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__156/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__157/I                                            GlobalMux                  0      1918               RISE  1       
I__157/O                                            GlobalMux                  154    2073               RISE  1       
I__160/I                                            ClkMux                     0      2073               RISE  1       
I__160/O                                            ClkMux                     309    2381               RISE  1       
r_LED_1_LC_1_5_7/clk                                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_1_LC_1_5_7/lcout             LogicCell40_SEQ_MODE_1000  540    2921               RISE  2       
I__47/I                            Odrv4                      0      2921               RISE  1       
I__47/O                            Odrv4                      351    3272               RISE  1       
I__49/I                            IoSpan4Mux                 0      3272               RISE  1       
I__49/O                            IoSpan4Mux                 288    3560               RISE  1       
I__50/I                            LocalMux                   0      3560               RISE  1       
I__50/O                            LocalMux                   330    3889               RISE  1       
I__51/I                            IoInMux                    0      3889               RISE  1       
I__51/O                            IoInMux                    259    4149               RISE  1       
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4149               RISE  1       
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6386               FALL  1       
o_LED_1_obuf_iopad/DIN             IO_PAD                     0      6386               FALL  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8474               FALL  1       
o_LED_1                            Clocked_Logic              0      8474               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_Switch_1
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_Switch_1
Clock Port        : i_Clk
Clock Reference   : i_Clk:R
Hold Time         : 189


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2192
---------------------------- ------
Hold Time                       189

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Switch_1                           Clocked_Logic              0      0                  FALL  1       
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__75/I                              Odrv4                      0      923                FALL  1       
I__75/O                              Odrv4                      372    1295               FALL  1       
I__76/I                              Span4Mux_v                 0      1295               FALL  1       
I__76/O                              Span4Mux_v                 372    1666               FALL  1       
I__77/I                              LocalMux                   0      1666               FALL  1       
I__77/O                              LocalMux                   309    1975               FALL  1       
I__78/I                              InMux                      0      1975               FALL  1       
I__78/O                              InMux                      217    2192               FALL  1       
Instance.r_State_LC_1_7_6/in1        LogicCell40_SEQ_MODE_1000  0      2192               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Clocked_Logic              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__156/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__156/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__157/I                                            GlobalMux                  0      1918               RISE  1       
I__157/O                                            GlobalMux                  154    2073               RISE  1       
I__158/I                                            ClkMux                     0      2073               RISE  1       
I__158/O                                            ClkMux                     309    2381               RISE  1       
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_LED_1   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_LED_1
Clock Port         : i_Clk
Clock Reference    : i_Clk:R
Clock to Out Delay : 8062


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5141
---------------------------- ------
Clock To Out Delay             8062

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               Clocked_Logic              0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__156/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__156/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__157/I                                            GlobalMux                  0      1918               RISE  1       
I__157/O                                            GlobalMux                  154    2073               RISE  1       
I__160/I                                            ClkMux                     0      2073               RISE  1       
I__160/O                                            ClkMux                     309    2381               RISE  1       
r_LED_1_LC_1_5_7/clk                                LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
r_LED_1_LC_1_5_7/lcout             LogicCell40_SEQ_MODE_1000  540    2921               FALL  2       
I__47/I                            Odrv4                      0      2921               FALL  1       
I__47/O                            Odrv4                      372    3293               FALL  1       
I__49/I                            IoSpan4Mux                 0      3293               FALL  1       
I__49/O                            IoSpan4Mux                 323    3616               FALL  1       
I__50/I                            LocalMux                   0      3616               FALL  1       
I__50/O                            LocalMux                   309    3924               FALL  1       
I__51/I                            IoInMux                    0      3924               FALL  1       
I__51/O                            IoInMux                    217    4142               FALL  1       
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4142               FALL  1       
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6148               RISE  1       
o_LED_1_obuf_iopad/DIN             IO_PAD                     0      6148               RISE  1       
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8062               RISE  1       
o_LED_1                            Clocked_Logic              0      8062               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_1_LC_2_7_5/sr
Capture Clock    : Instance.r_Count_1_LC_2_7_5/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__153/I                                              SRMux                          0              6575  35140  RISE       1
I__153/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_1_LC_2_7_5/sr                        LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_0_LC_2_7_2/sr
Capture Clock    : Instance.r_Count_0_LC_2_7_2/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__153/I                                              SRMux                          0              6575  35140  RISE       1
I__153/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_0_LC_2_7_2/sr                        LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_0_LC_2_7_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_17_LC_2_7_0/sr
Capture Clock    : Instance.r_Count_17_LC_2_7_0/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__153/I                                              SRMux                          0              6575  35140  RISE       1
I__153/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_17_LC_2_7_0/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_16_LC_2_6_7/sr
Capture Clock    : Instance.r_Count_16_LC_2_6_7/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__154/I                                              SRMux                          0              6575  35140  RISE       1
I__154/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_16_LC_2_6_7/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_16_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_15_LC_2_6_6/sr
Capture Clock    : Instance.r_Count_15_LC_2_6_6/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__154/I                                              SRMux                          0              6575  35140  RISE       1
I__154/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_15_LC_2_6_6/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_15_LC_2_6_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_14_LC_2_6_5/sr
Capture Clock    : Instance.r_Count_14_LC_2_6_5/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__154/I                                              SRMux                          0              6575  35140  RISE       1
I__154/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_14_LC_2_6_5/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_14_LC_2_6_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_13_LC_2_6_4/sr
Capture Clock    : Instance.r_Count_13_LC_2_6_4/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__154/I                                              SRMux                          0              6575  35140  RISE       1
I__154/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_13_LC_2_6_4/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_13_LC_2_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_12_LC_2_6_3/sr
Capture Clock    : Instance.r_Count_12_LC_2_6_3/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__154/I                                              SRMux                          0              6575  35140  RISE       1
I__154/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_12_LC_2_6_3/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_12_LC_2_6_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_11_LC_2_6_2/sr
Capture Clock    : Instance.r_Count_11_LC_2_6_2/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__154/I                                              SRMux                          0              6575  35140  RISE       1
I__154/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_11_LC_2_6_2/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_11_LC_2_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_10_LC_2_6_1/sr
Capture Clock    : Instance.r_Count_10_LC_2_6_1/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__154/I                                              SRMux                          0              6575  35140  RISE       1
I__154/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_10_LC_2_6_1/sr                       LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_10_LC_2_6_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_9_LC_2_6_0/sr
Capture Clock    : Instance.r_Count_9_LC_2_6_0/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__154/I                                              SRMux                          0              6575  35140  RISE       1
I__154/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_9_LC_2_6_0/sr                        LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_9_LC_2_6_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_8_LC_2_5_7/sr
Capture Clock    : Instance.r_Count_8_LC_2_5_7/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__155/I                                              SRMux                          0              6575  35140  RISE       1
I__155/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_8_LC_2_5_7/sr                        LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_8_LC_2_5_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_7_LC_2_5_6/sr
Capture Clock    : Instance.r_Count_7_LC_2_5_6/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__155/I                                              SRMux                          0              6575  35140  RISE       1
I__155/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_7_LC_2_5_6/sr                        LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_7_LC_2_5_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_6_LC_2_5_5/sr
Capture Clock    : Instance.r_Count_6_LC_2_5_5/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__155/I                                              SRMux                          0              6575  35140  RISE       1
I__155/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_6_LC_2_5_5/sr                        LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_6_LC_2_5_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_5_LC_2_5_4/sr
Capture Clock    : Instance.r_Count_5_LC_2_5_4/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__155/I                                              SRMux                          0              6575  35140  RISE       1
I__155/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_5_LC_2_5_4/sr                        LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_5_LC_2_5_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_4_LC_2_5_3/sr
Capture Clock    : Instance.r_Count_4_LC_2_5_3/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__155/I                                              SRMux                          0              6575  35140  RISE       1
I__155/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_4_LC_2_5_3/sr                        LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_4_LC_2_5_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_3_LC_2_5_2/sr
Capture Clock    : Instance.r_Count_3_LC_2_5_2/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__155/I                                              SRMux                          0              6575  35140  RISE       1
I__155/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_3_LC_2_5_2/sr                        LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_3_LC_2_5_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_2_LC_2_5_1/sr
Capture Clock    : Instance.r_Count_2_LC_2_5_1/clk
Setup Constraint : 40000p
Path slack       : 35140p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -203
--------------------------------------   ----- 
End-of-path required time (ps)           42178

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout                    LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                                              Odrv4                          0              2921  35140  RISE       1
I__180/O                                              Odrv4                        351              3272  35140  RISE       1
I__182/I                                              LocalMux                       0              3272  35140  RISE       1
I__182/O                                              LocalMux                     330              3602  35140  RISE       1
I__184/I                                              InMux                          0              3602  35140  RISE       1
I__184/O                                              InMux                        259              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/in0              LogicCell40_SEQ_MODE_0000      0              3861  35140  RISE       1
Instance.r_Count_RNIELV5_17_LC_1_6_7/lcout            LogicCell40_SEQ_MODE_0000    449              4310  35140  RISE       1
I__90/I                                               LocalMux                       0              4310  35140  RISE       1
I__90/O                                               LocalMux                     330              4640  35140  RISE       1
I__91/I                                               InMux                          0              4640  35140  RISE       1
I__91/O                                               InMux                        259              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/in3                LogicCell40_SEQ_MODE_0000      0              4899  35140  RISE       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    316              5215  35140  RISE       1
I__88/I                                               LocalMux                       0              5215  35140  RISE       1
I__88/O                                               LocalMux                     330              5544  35140  RISE       1
I__89/I                                               IoInMux                        0              5544  35140  RISE       1
I__89/O                                               IoInMux                      259              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5804  35140  RISE       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       617              6421  35140  RISE      18
I__151/I                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__151/O                                              gio2CtrlBuf                    0              6421  35140  RISE       1
I__152/I                                              GlobalMux                      0              6421  35140  RISE       1
I__152/O                                              GlobalMux                    154              6575  35140  RISE       1
I__155/I                                              SRMux                          0              6575  35140  RISE       1
I__155/O                                              SRMux                        463              7038  35140  RISE       1
Instance.r_Count_2_LC_2_5_1/sr                        LogicCell40_SEQ_MODE_1000      0              7038  35140  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_2_LC_2_5_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_17_LC_2_7_0/in3
Capture Clock    : Instance.r_Count_17_LC_2_7_0/clk
Setup Constraint : 40000p
Path slack       : 35441p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3746
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__164/I                                      Odrv4                          0              2921  35441  RISE       1
I__164/O                                      Odrv4                        351              3272  35441  RISE       1
I__167/I                                      LocalMux                       0              3272  35441  RISE       1
I__167/O                                      LocalMux                     330              3602  35441  RISE       1
I__170/I                                      InMux                          0              3602  35441  RISE       1
I__170/O                                      InMux                        259              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
Instance.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
Instance.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
Instance.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
Instance.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
Instance.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
Instance.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
Instance.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
Instance.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
Instance.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
Instance.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
Instance.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
Instance.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
Instance.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
Instance.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
Instance.r_Count_9_LC_2_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
Instance.r_Count_9_LC_2_6_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
Instance.r_Count_10_LC_2_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
Instance.r_Count_10_LC_2_6_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
Instance.r_Count_11_LC_2_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
Instance.r_Count_11_LC_2_6_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
Instance.r_Count_12_LC_2_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
Instance.r_Count_12_LC_2_6_3/carryout         LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
Instance.r_Count_13_LC_2_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              5706  35441  RISE       1
Instance.r_Count_13_LC_2_6_4/carryout         LogicCell40_SEQ_MODE_1000    126              5832  35441  RISE       2
Instance.r_Count_14_LC_2_6_5/carryin          LogicCell40_SEQ_MODE_1000      0              5832  35441  RISE       1
Instance.r_Count_14_LC_2_6_5/carryout         LogicCell40_SEQ_MODE_1000    126              5958  35441  RISE       2
Instance.r_Count_15_LC_2_6_6/carryin          LogicCell40_SEQ_MODE_1000      0              5958  35441  RISE       1
Instance.r_Count_15_LC_2_6_6/carryout         LogicCell40_SEQ_MODE_1000    126              6084  35441  RISE       2
Instance.r_Count_16_LC_2_6_7/carryin          LogicCell40_SEQ_MODE_1000      0              6084  35441  RISE       1
Instance.r_Count_16_LC_2_6_7/carryout         LogicCell40_SEQ_MODE_1000    126              6211  35441  RISE       1
IN_MUX_bfv_2_7_0_/carryinitin                 ICE_CARRY_IN_MUX               0              6211  35441  RISE       1
IN_MUX_bfv_2_7_0_/carryinitout                ICE_CARRY_IN_MUX             196              6407  35441  RISE       1
I__186/I                                      InMux                          0              6407  35441  RISE       1
I__186/O                                      InMux                        259              6667  35441  RISE       1
Instance.r_Count_17_LC_2_7_0/in3              LogicCell40_SEQ_MODE_1000      0              6667  35441  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_16_LC_2_6_7/in3
Capture Clock    : Instance.r_Count_16_LC_2_6_7/clk
Setup Constraint : 40000p
Path slack       : 35764p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3423
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__164/I                                      Odrv4                          0              2921  35441  RISE       1
I__164/O                                      Odrv4                        351              3272  35441  RISE       1
I__167/I                                      LocalMux                       0              3272  35441  RISE       1
I__167/O                                      LocalMux                     330              3602  35441  RISE       1
I__170/I                                      InMux                          0              3602  35441  RISE       1
I__170/O                                      InMux                        259              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
Instance.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
Instance.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
Instance.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
Instance.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
Instance.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
Instance.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
Instance.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
Instance.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
Instance.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
Instance.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
Instance.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
Instance.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
Instance.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
Instance.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
Instance.r_Count_9_LC_2_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
Instance.r_Count_9_LC_2_6_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
Instance.r_Count_10_LC_2_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
Instance.r_Count_10_LC_2_6_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
Instance.r_Count_11_LC_2_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
Instance.r_Count_11_LC_2_6_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
Instance.r_Count_12_LC_2_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
Instance.r_Count_12_LC_2_6_3/carryout         LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
Instance.r_Count_13_LC_2_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              5706  35441  RISE       1
Instance.r_Count_13_LC_2_6_4/carryout         LogicCell40_SEQ_MODE_1000    126              5832  35441  RISE       2
Instance.r_Count_14_LC_2_6_5/carryin          LogicCell40_SEQ_MODE_1000      0              5832  35441  RISE       1
Instance.r_Count_14_LC_2_6_5/carryout         LogicCell40_SEQ_MODE_1000    126              5958  35441  RISE       2
Instance.r_Count_15_LC_2_6_6/carryin          LogicCell40_SEQ_MODE_1000      0              5958  35441  RISE       1
Instance.r_Count_15_LC_2_6_6/carryout         LogicCell40_SEQ_MODE_1000    126              6084  35441  RISE       2
I__187/I                                      InMux                          0              6084  35764  RISE       1
I__187/O                                      InMux                        259              6344  35764  RISE       1
Instance.r_Count_16_LC_2_6_7/in3              LogicCell40_SEQ_MODE_1000      0              6344  35764  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_16_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_15_LC_2_6_6/in3
Capture Clock    : Instance.r_Count_15_LC_2_6_6/clk
Setup Constraint : 40000p
Path slack       : 35890p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6218
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__164/I                                      Odrv4                          0              2921  35441  RISE       1
I__164/O                                      Odrv4                        351              3272  35441  RISE       1
I__167/I                                      LocalMux                       0              3272  35441  RISE       1
I__167/O                                      LocalMux                     330              3602  35441  RISE       1
I__170/I                                      InMux                          0              3602  35441  RISE       1
I__170/O                                      InMux                        259              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
Instance.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
Instance.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
Instance.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
Instance.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
Instance.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
Instance.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
Instance.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
Instance.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
Instance.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
Instance.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
Instance.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
Instance.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
Instance.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
Instance.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
Instance.r_Count_9_LC_2_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
Instance.r_Count_9_LC_2_6_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
Instance.r_Count_10_LC_2_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
Instance.r_Count_10_LC_2_6_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
Instance.r_Count_11_LC_2_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
Instance.r_Count_11_LC_2_6_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
Instance.r_Count_12_LC_2_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
Instance.r_Count_12_LC_2_6_3/carryout         LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
Instance.r_Count_13_LC_2_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              5706  35441  RISE       1
Instance.r_Count_13_LC_2_6_4/carryout         LogicCell40_SEQ_MODE_1000    126              5832  35441  RISE       2
Instance.r_Count_14_LC_2_6_5/carryin          LogicCell40_SEQ_MODE_1000      0              5832  35441  RISE       1
Instance.r_Count_14_LC_2_6_5/carryout         LogicCell40_SEQ_MODE_1000    126              5958  35441  RISE       2
I__196/I                                      InMux                          0              5958  35890  RISE       1
I__196/O                                      InMux                        259              6218  35890  RISE       1
Instance.r_Count_15_LC_2_6_6/in3              LogicCell40_SEQ_MODE_1000      0              6218  35890  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_15_LC_2_6_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_14_LC_2_6_5/in3
Capture Clock    : Instance.r_Count_14_LC_2_6_5/clk
Setup Constraint : 40000p
Path slack       : 36017p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__164/I                                      Odrv4                          0              2921  35441  RISE       1
I__164/O                                      Odrv4                        351              3272  35441  RISE       1
I__167/I                                      LocalMux                       0              3272  35441  RISE       1
I__167/O                                      LocalMux                     330              3602  35441  RISE       1
I__170/I                                      InMux                          0              3602  35441  RISE       1
I__170/O                                      InMux                        259              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
Instance.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
Instance.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
Instance.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
Instance.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
Instance.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
Instance.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
Instance.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
Instance.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
Instance.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
Instance.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
Instance.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
Instance.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
Instance.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
Instance.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
Instance.r_Count_9_LC_2_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
Instance.r_Count_9_LC_2_6_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
Instance.r_Count_10_LC_2_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
Instance.r_Count_10_LC_2_6_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
Instance.r_Count_11_LC_2_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
Instance.r_Count_11_LC_2_6_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
Instance.r_Count_12_LC_2_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
Instance.r_Count_12_LC_2_6_3/carryout         LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
Instance.r_Count_13_LC_2_6_4/carryin          LogicCell40_SEQ_MODE_1000      0              5706  35441  RISE       1
Instance.r_Count_13_LC_2_6_4/carryout         LogicCell40_SEQ_MODE_1000    126              5832  35441  RISE       2
I__203/I                                      InMux                          0              5832  36016  RISE       1
I__203/O                                      InMux                        259              6091  36016  RISE       1
Instance.r_Count_14_LC_2_6_5/in3              LogicCell40_SEQ_MODE_1000      0              6091  36016  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_14_LC_2_6_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_State_LC_1_7_6/in0
Capture Clock    : Instance.r_State_LC_1_7_6/clk
Setup Constraint : 40000p
Path slack       : 36107p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__180/I                               Odrv4                          0              2921  35140  RISE       1
I__180/O                               Odrv4                        351              3272  35140  RISE       1
I__182/I                               LocalMux                       0              3272  35140  RISE       1
I__182/O                               LocalMux                     330              3602  35140  RISE       1
I__185/I                               InMux                          0              3602  36108  RISE       1
I__185/O                               InMux                        259              3861  36108  RISE       1
Instance.r_State_RNO_2_LC_1_6_5/in0    LogicCell40_SEQ_MODE_0000      0              3861  36108  RISE       1
Instance.r_State_RNO_2_LC_1_6_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310  36108  RISE       1
I__43/I                                LocalMux                       0              4310  36108  RISE       1
I__43/O                                LocalMux                     330              4640  36108  RISE       1
I__44/I                                InMux                          0              4640  36108  RISE       1
I__44/O                                InMux                        259              4899  36108  RISE       1
Instance.r_State_RNO_0_LC_1_6_3/in3    LogicCell40_SEQ_MODE_0000      0              4899  36108  RISE       1
Instance.r_State_RNO_0_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_0000    316              5215  36108  RISE       1
I__80/I                                LocalMux                       0              5215  36108  RISE       1
I__80/O                                LocalMux                     330              5544  36108  RISE       1
I__81/I                                InMux                          0              5544  36108  RISE       1
I__81/O                                InMux                        259              5804  36108  RISE       1
Instance.r_State_LC_1_7_6/in0          LogicCell40_SEQ_MODE_1000      0              5804  36108  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_13_LC_2_6_4/in3
Capture Clock    : Instance.r_Count_13_LC_2_6_4/clk
Setup Constraint : 40000p
Path slack       : 36143p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       3044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__164/I                                      Odrv4                          0              2921  35441  RISE       1
I__164/O                                      Odrv4                        351              3272  35441  RISE       1
I__167/I                                      LocalMux                       0              3272  35441  RISE       1
I__167/O                                      LocalMux                     330              3602  35441  RISE       1
I__170/I                                      InMux                          0              3602  35441  RISE       1
I__170/O                                      InMux                        259              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
Instance.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
Instance.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
Instance.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
Instance.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
Instance.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
Instance.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
Instance.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
Instance.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
Instance.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
Instance.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
Instance.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
Instance.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
Instance.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
Instance.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
Instance.r_Count_9_LC_2_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
Instance.r_Count_9_LC_2_6_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
Instance.r_Count_10_LC_2_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
Instance.r_Count_10_LC_2_6_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
Instance.r_Count_11_LC_2_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
Instance.r_Count_11_LC_2_6_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
Instance.r_Count_12_LC_2_6_3/carryin          LogicCell40_SEQ_MODE_1000      0              5579  35441  RISE       1
Instance.r_Count_12_LC_2_6_3/carryout         LogicCell40_SEQ_MODE_1000    126              5706  35441  RISE       2
I__209/I                                      InMux                          0              5706  36143  RISE       1
I__209/O                                      InMux                        259              5965  36143  RISE       1
Instance.r_Count_13_LC_2_6_4/in3              LogicCell40_SEQ_MODE_1000      0              5965  36143  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_13_LC_2_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_12_LC_2_6_3/in3
Capture Clock    : Instance.r_Count_12_LC_2_6_3/clk
Setup Constraint : 40000p
Path slack       : 36269p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2918
-------------------------------------   ---- 
End-of-path arrival time (ps)           5839
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__164/I                                      Odrv4                          0              2921  35441  RISE       1
I__164/O                                      Odrv4                        351              3272  35441  RISE       1
I__167/I                                      LocalMux                       0              3272  35441  RISE       1
I__167/O                                      LocalMux                     330              3602  35441  RISE       1
I__170/I                                      InMux                          0              3602  35441  RISE       1
I__170/O                                      InMux                        259              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
Instance.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
Instance.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
Instance.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
Instance.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
Instance.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
Instance.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
Instance.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
Instance.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
Instance.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
Instance.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
Instance.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
Instance.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
Instance.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
Instance.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
Instance.r_Count_9_LC_2_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
Instance.r_Count_9_LC_2_6_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
Instance.r_Count_10_LC_2_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
Instance.r_Count_10_LC_2_6_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
Instance.r_Count_11_LC_2_6_2/carryin          LogicCell40_SEQ_MODE_1000      0              5453  35441  RISE       1
Instance.r_Count_11_LC_2_6_2/carryout         LogicCell40_SEQ_MODE_1000    126              5579  35441  RISE       2
I__217/I                                      InMux                          0              5579  36269  RISE       1
I__217/O                                      InMux                        259              5839  36269  RISE       1
Instance.r_Count_12_LC_2_6_3/in3              LogicCell40_SEQ_MODE_1000      0              5839  36269  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_12_LC_2_6_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_11_LC_2_6_2/in3
Capture Clock    : Instance.r_Count_11_LC_2_6_2/clk
Setup Constraint : 40000p
Path slack       : 36395p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__164/I                                      Odrv4                          0              2921  35441  RISE       1
I__164/O                                      Odrv4                        351              3272  35441  RISE       1
I__167/I                                      LocalMux                       0              3272  35441  RISE       1
I__167/O                                      LocalMux                     330              3602  35441  RISE       1
I__170/I                                      InMux                          0              3602  35441  RISE       1
I__170/O                                      InMux                        259              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
Instance.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
Instance.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
Instance.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
Instance.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
Instance.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
Instance.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
Instance.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
Instance.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
Instance.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
Instance.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
Instance.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
Instance.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
Instance.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
Instance.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
Instance.r_Count_9_LC_2_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
Instance.r_Count_9_LC_2_6_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
Instance.r_Count_10_LC_2_6_1/carryin          LogicCell40_SEQ_MODE_1000      0              5327  35441  RISE       1
Instance.r_Count_10_LC_2_6_1/carryout         LogicCell40_SEQ_MODE_1000    126              5453  35441  RISE       2
I__96/I                                       InMux                          0              5453  36395  RISE       1
I__96/O                                       InMux                        259              5713  36395  RISE       1
Instance.r_Count_11_LC_2_6_2/in3              LogicCell40_SEQ_MODE_1000      0              5713  36395  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_11_LC_2_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_State_LC_1_7_6/in2
Capture Clock    : Instance.r_State_LC_1_7_6/clk
Setup Constraint : 40000p
Path slack       : 36445p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -372
--------------------------------------   ----- 
End-of-path required time (ps)           42010

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2644
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout      LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__163/I                               Odrv4                          0              2921  36444  RISE       1
I__163/O                               Odrv4                        351              3272  36444  RISE       1
I__166/I                               LocalMux                       0              3272  36444  RISE       1
I__166/O                               LocalMux                     330              3602  36444  RISE       1
I__169/I                               InMux                          0              3602  36444  RISE       1
I__169/O                               InMux                        259              3861  36444  RISE       1
Instance.r_State_RNO_4_LC_1_6_0/in1    LogicCell40_SEQ_MODE_0000      0              3861  36444  RISE       1
Instance.r_State_RNO_4_LC_1_6_0/lcout  LogicCell40_SEQ_MODE_0000    400              4261  36444  RISE       1
I__85/I                                Odrv4                          0              4261  36444  RISE       1
I__85/O                                Odrv4                        351              4612  36444  RISE       1
I__86/I                                LocalMux                       0              4612  36444  RISE       1
I__86/O                                LocalMux                     330              4941  36444  RISE       1
I__87/I                                InMux                          0              4941  36444  RISE       1
I__87/O                                InMux                        259              5201  36444  RISE       1
Instance.r_State_RNO_1_LC_1_7_5/in0    LogicCell40_SEQ_MODE_0000      0              5201  36444  RISE       1
Instance.r_State_RNO_1_LC_1_7_5/ltout  LogicCell40_SEQ_MODE_0000    365              5565  36444  RISE       1
I__74/I                                CascadeMux                     0              5565  36444  RISE       1
I__74/O                                CascadeMux                     0              5565  36444  RISE       1
Instance.r_State_LC_1_7_6/in2          LogicCell40_SEQ_MODE_1000      0              5565  36444  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_10_LC_2_6_1/in3
Capture Clock    : Instance.r_Count_10_LC_2_6_1/clk
Setup Constraint : 40000p
Path slack       : 36522p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2665
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__164/I                                      Odrv4                          0              2921  35441  RISE       1
I__164/O                                      Odrv4                        351              3272  35441  RISE       1
I__167/I                                      LocalMux                       0              3272  35441  RISE       1
I__167/O                                      LocalMux                     330              3602  35441  RISE       1
I__170/I                                      InMux                          0              3602  35441  RISE       1
I__170/O                                      InMux                        259              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
Instance.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
Instance.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
Instance.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
Instance.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
Instance.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
Instance.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
Instance.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
Instance.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
Instance.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
Instance.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
Instance.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
Instance.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
Instance.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
Instance.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
Instance.r_Count_9_LC_2_6_0/carryin           LogicCell40_SEQ_MODE_1000      0              5201  35441  RISE       1
Instance.r_Count_9_LC_2_6_0/carryout          LogicCell40_SEQ_MODE_1000    126              5327  35441  RISE       2
I__102/I                                      InMux                          0              5327  36521  RISE       1
I__102/O                                      InMux                        259              5586  36521  RISE       1
Instance.r_Count_10_LC_2_6_1/in3              LogicCell40_SEQ_MODE_1000      0              5586  36521  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_10_LC_2_6_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_9_LC_2_6_0/in3
Capture Clock    : Instance.r_Count_9_LC_2_6_0/clk
Setup Constraint : 40000p
Path slack       : 36648p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__164/I                                      Odrv4                          0              2921  35441  RISE       1
I__164/O                                      Odrv4                        351              3272  35441  RISE       1
I__167/I                                      LocalMux                       0              3272  35441  RISE       1
I__167/O                                      LocalMux                     330              3602  35441  RISE       1
I__170/I                                      InMux                          0              3602  35441  RISE       1
I__170/O                                      InMux                        259              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
Instance.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
Instance.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
Instance.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
Instance.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
Instance.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
Instance.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
Instance.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
Instance.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
Instance.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
Instance.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
Instance.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
Instance.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
Instance.r_Count_8_LC_2_5_7/carryin           LogicCell40_SEQ_MODE_1000      0              4878  35441  RISE       1
Instance.r_Count_8_LC_2_5_7/carryout          LogicCell40_SEQ_MODE_1000    126              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5004  35441  RISE       1
IN_MUX_bfv_2_6_0_/carryinitout                ICE_CARRY_IN_MUX             196              5201  35441  RISE       2
I__108/I                                      InMux                          0              5201  36648  RISE       1
I__108/O                                      InMux                        259              5460  36648  RISE       1
Instance.r_Count_9_LC_2_6_0/in3               LogicCell40_SEQ_MODE_1000      0              5460  36648  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_9_LC_2_6_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_8_LC_2_5_7/in3
Capture Clock    : Instance.r_Count_8_LC_2_5_7/clk
Setup Constraint : 40000p
Path slack       : 36970p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__164/I                                      Odrv4                          0              2921  35441  RISE       1
I__164/O                                      Odrv4                        351              3272  35441  RISE       1
I__167/I                                      LocalMux                       0              3272  35441  RISE       1
I__167/O                                      LocalMux                     330              3602  35441  RISE       1
I__170/I                                      InMux                          0              3602  35441  RISE       1
I__170/O                                      InMux                        259              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
Instance.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
Instance.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
Instance.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
Instance.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
Instance.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
Instance.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
Instance.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
Instance.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
Instance.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
Instance.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
Instance.r_Count_7_LC_2_5_6/carryin           LogicCell40_SEQ_MODE_1000      0              4752  35441  RISE       1
Instance.r_Count_7_LC_2_5_6/carryout          LogicCell40_SEQ_MODE_1000    126              4878  35441  RISE       2
I__116/I                                      InMux                          0              4878  36970  RISE       1
I__116/O                                      InMux                        259              5138  36970  RISE       1
Instance.r_Count_8_LC_2_5_7/in3               LogicCell40_SEQ_MODE_1000      0              5138  36970  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_8_LC_2_5_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_7_LC_2_5_6/in3
Capture Clock    : Instance.r_Count_7_LC_2_5_6/clk
Setup Constraint : 40000p
Path slack       : 37097p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2090
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__164/I                                      Odrv4                          0              2921  35441  RISE       1
I__164/O                                      Odrv4                        351              3272  35441  RISE       1
I__167/I                                      LocalMux                       0              3272  35441  RISE       1
I__167/O                                      LocalMux                     330              3602  35441  RISE       1
I__170/I                                      InMux                          0              3602  35441  RISE       1
I__170/O                                      InMux                        259              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
Instance.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
Instance.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
Instance.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
Instance.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
Instance.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
Instance.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
Instance.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
Instance.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
Instance.r_Count_6_LC_2_5_5/carryin           LogicCell40_SEQ_MODE_1000      0              4626  35441  RISE       1
Instance.r_Count_6_LC_2_5_5/carryout          LogicCell40_SEQ_MODE_1000    126              4752  35441  RISE       2
I__124/I                                      InMux                          0              4752  37096  RISE       1
I__124/O                                      InMux                        259              5011  37096  RISE       1
Instance.r_Count_7_LC_2_5_6/in3               LogicCell40_SEQ_MODE_1000      0              5011  37096  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_7_LC_2_5_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_6_LC_2_5_5/in3
Capture Clock    : Instance.r_Count_6_LC_2_5_5/clk
Setup Constraint : 40000p
Path slack       : 37223p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4885
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__164/I                                      Odrv4                          0              2921  35441  RISE       1
I__164/O                                      Odrv4                        351              3272  35441  RISE       1
I__167/I                                      LocalMux                       0              3272  35441  RISE       1
I__167/O                                      LocalMux                     330              3602  35441  RISE       1
I__170/I                                      InMux                          0              3602  35441  RISE       1
I__170/O                                      InMux                        259              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
Instance.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
Instance.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
Instance.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
Instance.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
Instance.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
Instance.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
Instance.r_Count_5_LC_2_5_4/carryin           LogicCell40_SEQ_MODE_1000      0              4499  35441  RISE       1
Instance.r_Count_5_LC_2_5_4/carryout          LogicCell40_SEQ_MODE_1000    126              4626  35441  RISE       2
I__130/I                                      InMux                          0              4626  37223  RISE       1
I__130/O                                      InMux                        259              4885  37223  RISE       1
Instance.r_Count_6_LC_2_5_5/in3               LogicCell40_SEQ_MODE_1000      0              4885  37223  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_6_LC_2_5_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_5_LC_2_5_4/in3
Capture Clock    : Instance.r_Count_5_LC_2_5_4/clk
Setup Constraint : 40000p
Path slack       : 37349p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__164/I                                      Odrv4                          0              2921  35441  RISE       1
I__164/O                                      Odrv4                        351              3272  35441  RISE       1
I__167/I                                      LocalMux                       0              3272  35441  RISE       1
I__167/O                                      LocalMux                     330              3602  35441  RISE       1
I__170/I                                      InMux                          0              3602  35441  RISE       1
I__170/O                                      InMux                        259              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
Instance.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
Instance.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
Instance.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
Instance.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
Instance.r_Count_4_LC_2_5_3/carryin           LogicCell40_SEQ_MODE_1000      0              4373  35441  RISE       1
Instance.r_Count_4_LC_2_5_3/carryout          LogicCell40_SEQ_MODE_1000    126              4499  35441  RISE       2
I__136/I                                      InMux                          0              4499  37349  RISE       1
I__136/O                                      InMux                        259              4759  37349  RISE       1
Instance.r_Count_5_LC_2_5_4/in3               LogicCell40_SEQ_MODE_1000      0              4759  37349  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_5_LC_2_5_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_4_LC_2_5_3/in3
Capture Clock    : Instance.r_Count_4_LC_2_5_3/clk
Setup Constraint : 40000p
Path slack       : 37475p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__164/I                                      Odrv4                          0              2921  35441  RISE       1
I__164/O                                      Odrv4                        351              3272  35441  RISE       1
I__167/I                                      LocalMux                       0              3272  35441  RISE       1
I__167/O                                      LocalMux                     330              3602  35441  RISE       1
I__170/I                                      InMux                          0              3602  35441  RISE       1
I__170/O                                      InMux                        259              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
Instance.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
Instance.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
Instance.r_Count_3_LC_2_5_2/carryin           LogicCell40_SEQ_MODE_1000      0              4247  35441  RISE       1
Instance.r_Count_3_LC_2_5_2/carryout          LogicCell40_SEQ_MODE_1000    126              4373  35441  RISE       2
I__143/I                                      InMux                          0              4373  37475  RISE       1
I__143/O                                      InMux                        259              4633  37475  RISE       1
Instance.r_Count_4_LC_2_5_3/in3               LogicCell40_SEQ_MODE_1000      0              4633  37475  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_4_LC_2_5_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_3_LC_2_5_2/in3
Capture Clock    : Instance.r_Count_3_LC_2_5_2/clk
Setup Constraint : 40000p
Path slack       : 37602p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1585
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__164/I                                      Odrv4                          0              2921  35441  RISE       1
I__164/O                                      Odrv4                        351              3272  35441  RISE       1
I__167/I                                      LocalMux                       0              3272  35441  RISE       1
I__167/O                                      LocalMux                     330              3602  35441  RISE       1
I__170/I                                      InMux                          0              3602  35441  RISE       1
I__170/O                                      InMux                        259              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
Instance.r_Count_2_LC_2_5_1/carryin           LogicCell40_SEQ_MODE_1000      0              4121  35441  RISE       1
Instance.r_Count_2_LC_2_5_1/carryout          LogicCell40_SEQ_MODE_1000    126              4247  35441  RISE       2
I__54/I                                       InMux                          0              4247  37601  RISE       1
I__54/O                                       InMux                        259              4506  37601  RISE       1
Instance.r_Count_3_LC_2_5_2/in3               LogicCell40_SEQ_MODE_1000      0              4506  37601  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_3_LC_2_5_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_2_LC_2_5_1/in3
Capture Clock    : Instance.r_Count_2_LC_2_5_1/clk
Setup Constraint : 40000p
Path slack       : 37728p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout             LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__164/I                                      Odrv4                          0              2921  35441  RISE       1
I__164/O                                      Odrv4                        351              3272  35441  RISE       1
I__167/I                                      LocalMux                       0              3272  35441  RISE       1
I__167/O                                      LocalMux                     330              3602  35441  RISE       1
I__170/I                                      InMux                          0              3602  35441  RISE       1
I__170/O                                      InMux                        259              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in1       LogicCell40_SEQ_MODE_0000      0              3861  35441  RISE       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    259              4121  35441  RISE       2
I__60/I                                       InMux                          0              4121  37728  RISE       1
I__60/O                                       InMux                        259              4380  37728  RISE       1
Instance.r_Count_2_LC_2_5_1/in3               LogicCell40_SEQ_MODE_1000      0              4380  37728  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_2_LC_2_5_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : r_LED_1_LC_1_5_7/in3
Capture Clock    : r_LED_1_LC_1_5_7/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36444  RISE       4
I__66/I                          Odrv4                          0              2921  38247  RISE       1
I__66/O                          Odrv4                        351              3272  38247  RISE       1
I__69/I                          LocalMux                       0              3272  38247  RISE       1
I__69/O                          LocalMux                     330              3602  38247  RISE       1
I__71/I                          InMux                          0              3602  38247  RISE       1
I__71/O                          InMux                        259              3861  38247  RISE       1
r_LED_1_LC_1_5_7/in3             LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_1_5_7/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_State_LC_1_7_6/in3
Capture Clock    : Instance.r_State_LC_1_7_6/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36444  RISE       4
I__67/I                          Odrv4                          0              2921  38247  RISE       1
I__67/O                          Odrv4                        351              3272  38247  RISE       1
I__70/I                          LocalMux                       0              3272  38247  RISE       1
I__70/O                          LocalMux                     330              3602  38247  RISE       1
I__73/I                          InMux                          0              3602  38247  RISE       1
I__73/O                          InMux                        259              3861  38247  RISE       1
Instance.r_State_LC_1_7_6/in3    LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : r_Switch_1_LC_1_5_3/in3
Capture Clock    : r_Switch_1_LC_1_5_3/clk
Setup Constraint : 40000p
Path slack       : 38247p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36444  RISE       4
I__66/I                          Odrv4                          0              2921  38247  RISE       1
I__66/O                          Odrv4                        351              3272  38247  RISE       1
I__69/I                          LocalMux                       0              3272  38247  RISE       1
I__69/O                          LocalMux                     330              3602  38247  RISE       1
I__72/I                          InMux                          0              3602  38247  RISE       1
I__72/O                          InMux                        259              3861  38247  RISE       1
r_Switch_1_LC_1_5_3/in3          LogicCell40_SEQ_MODE_1000      0              3861  38247  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_0_LC_2_7_2/lcout
Path End         : Instance.r_Count_1_LC_2_7_5/in0
Capture Clock    : Instance.r_Count_1_LC_2_7_5/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_0_LC_2_7_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_0_LC_2_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       4
I__173/I                           LocalMux                       0              2921  38401  RISE       1
I__173/O                           LocalMux                     330              3251  38401  RISE       1
I__177/I                           InMux                          0              3251  38401  RISE       1
I__177/O                           InMux                        259              3510  38401  RISE       1
Instance.r_Count_1_LC_2_7_5/in0    LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_1_5_3/lcout
Path End         : r_LED_1_LC_1_5_7/in0
Capture Clock    : r_LED_1_LC_1_5_7/clk
Setup Constraint : 40000p
Path slack       : 38401p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -470
--------------------------------------   ----- 
End-of-path required time (ps)           41911

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38401  RISE       1
I__52/I                    LocalMux                       0              2921  38401  RISE       1
I__52/O                    LocalMux                     330              3251  38401  RISE       1
I__53/I                    InMux                          0              3251  38401  RISE       1
I__53/O                    InMux                        259              3510  38401  RISE       1
r_LED_1_LC_1_5_7/in0       LogicCell40_SEQ_MODE_1000      0              3510  38401  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_1_5_7/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_16_LC_2_6_7/lcout
Path End         : Instance.r_Count_16_LC_2_6_7/in1
Capture Clock    : Instance.r_Count_16_LC_2_6_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_16_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_16_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35210  RISE       3
I__190/I                            LocalMux                       0              2921  37882  RISE       1
I__190/O                            LocalMux                     330              3251  37882  RISE       1
I__193/I                            InMux                          0              3251  37882  RISE       1
I__193/O                            InMux                        259              3510  37882  RISE       1
Instance.r_Count_16_LC_2_6_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_16_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_15_LC_2_6_6/lcout
Path End         : Instance.r_Count_15_LC_2_6_6/in1
Capture Clock    : Instance.r_Count_15_LC_2_6_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_15_LC_2_6_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_15_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35539  RISE       3
I__198/I                            LocalMux                       0              2921  37756  RISE       1
I__198/O                            LocalMux                     330              3251  37756  RISE       1
I__201/I                            InMux                          0              3251  37756  RISE       1
I__201/O                            InMux                        259              3510  37756  RISE       1
Instance.r_Count_15_LC_2_6_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_15_LC_2_6_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_14_LC_2_6_5/lcout
Path End         : Instance.r_Count_14_LC_2_6_5/in1
Capture Clock    : Instance.r_Count_14_LC_2_6_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_14_LC_2_6_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_14_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35624  RISE       3
I__205/I                            LocalMux                       0              2921  37629  RISE       1
I__205/O                            LocalMux                     330              3251  37629  RISE       1
I__208/I                            InMux                          0              3251  37629  RISE       1
I__208/O                            InMux                        259              3510  37629  RISE       1
Instance.r_Count_14_LC_2_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_14_LC_2_6_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_13_LC_2_6_4/lcout
Path End         : Instance.r_Count_13_LC_2_6_4/in1
Capture Clock    : Instance.r_Count_13_LC_2_6_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_13_LC_2_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_13_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36079  RISE       3
I__212/I                            LocalMux                       0              2921  37503  RISE       1
I__212/O                            LocalMux                     330              3251  37503  RISE       1
I__215/I                            InMux                          0              3251  37503  RISE       1
I__215/O                            InMux                        259              3510  37503  RISE       1
Instance.r_Count_13_LC_2_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_13_LC_2_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_12_LC_2_6_3/lcout
Path End         : Instance.r_Count_12_LC_2_6_3/in1
Capture Clock    : Instance.r_Count_12_LC_2_6_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_12_LC_2_6_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_12_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36086  RISE       3
I__220/I                            LocalMux                       0              2921  37377  RISE       1
I__220/O                            LocalMux                     330              3251  37377  RISE       1
I__223/I                            InMux                          0              3251  37377  RISE       1
I__223/O                            InMux                        259              3510  37377  RISE       1
Instance.r_Count_12_LC_2_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_12_LC_2_6_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_11_LC_2_6_2/lcout
Path End         : Instance.r_Count_11_LC_2_6_2/in1
Capture Clock    : Instance.r_Count_11_LC_2_6_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_11_LC_2_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_11_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35848  RISE       3
I__98/I                             LocalMux                       0              2921  37251  RISE       1
I__98/O                             LocalMux                     330              3251  37251  RISE       1
I__101/I                            InMux                          0              3251  37251  RISE       1
I__101/O                            InMux                        259              3510  37251  RISE       1
Instance.r_Count_11_LC_2_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_11_LC_2_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_10_LC_2_6_1/lcout
Path End         : Instance.r_Count_10_LC_2_6_1/in1
Capture Clock    : Instance.r_Count_10_LC_2_6_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_10_LC_2_6_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_10_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35743  RISE       3
I__104/I                            LocalMux                       0              2921  37124  RISE       1
I__104/O                            LocalMux                     330              3251  37124  RISE       1
I__107/I                            InMux                          0              3251  37124  RISE       1
I__107/O                            InMux                        259              3510  37124  RISE       1
Instance.r_Count_10_LC_2_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_10_LC_2_6_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_9_LC_2_6_0/lcout
Path End         : Instance.r_Count_9_LC_2_6_0/in1
Capture Clock    : Instance.r_Count_9_LC_2_6_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_9_LC_2_6_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_9_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35778  RISE       3
I__111/I                           LocalMux                       0              2921  36998  RISE       1
I__111/O                           LocalMux                     330              3251  36998  RISE       1
I__114/I                           InMux                          0              3251  36998  RISE       1
I__114/O                           InMux                        259              3510  36998  RISE       1
Instance.r_Count_9_LC_2_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_9_LC_2_6_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_8_LC_2_5_7/lcout
Path End         : Instance.r_Count_8_LC_2_5_7/in1
Capture Clock    : Instance.r_Count_8_LC_2_5_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_8_LC_2_5_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_8_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35385  RISE       3
I__118/I                           LocalMux                       0              2921  36676  RISE       1
I__118/O                           LocalMux                     330              3251  36676  RISE       1
I__121/I                           InMux                          0              3251  36676  RISE       1
I__121/O                           InMux                        259              3510  36676  RISE       1
Instance.r_Count_8_LC_2_5_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_8_LC_2_5_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_7_LC_2_5_6/lcout
Path End         : Instance.r_Count_7_LC_2_5_6/in1
Capture Clock    : Instance.r_Count_7_LC_2_5_6/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_7_LC_2_5_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_7_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35287  RISE       3
I__126/I                           LocalMux                       0              2921  36549  RISE       1
I__126/O                           LocalMux                     330              3251  36549  RISE       1
I__129/I                           InMux                          0              3251  36549  RISE       1
I__129/O                           InMux                        259              3510  36549  RISE       1
Instance.r_Count_7_LC_2_5_6/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_7_LC_2_5_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_6_LC_2_5_5/lcout
Path End         : Instance.r_Count_6_LC_2_5_5/in1
Capture Clock    : Instance.r_Count_6_LC_2_5_5/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_6_LC_2_5_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_6_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35203  RISE       3
I__132/I                           LocalMux                       0              2921  36423  RISE       1
I__132/O                           LocalMux                     330              3251  36423  RISE       1
I__135/I                           InMux                          0              3251  36423  RISE       1
I__135/O                           InMux                        259              3510  36423  RISE       1
Instance.r_Count_6_LC_2_5_5/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_6_LC_2_5_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_5_LC_2_5_4/lcout
Path End         : Instance.r_Count_5_LC_2_5_4/in1
Capture Clock    : Instance.r_Count_5_LC_2_5_4/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_5_LC_2_5_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_5_LC_2_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35154  RISE       3
I__138/I                           LocalMux                       0              2921  36297  RISE       1
I__138/O                           LocalMux                     330              3251  36297  RISE       1
I__141/I                           InMux                          0              3251  36297  RISE       1
I__141/O                           InMux                        259              3510  36297  RISE       1
Instance.r_Count_5_LC_2_5_4/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_5_LC_2_5_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_4_LC_2_5_3/lcout
Path End         : Instance.r_Count_4_LC_2_5_3/in1
Capture Clock    : Instance.r_Count_4_LC_2_5_3/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_4_LC_2_5_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_4_LC_2_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35224  RISE       3
I__145/I                           LocalMux                       0              2921  36171  RISE       1
I__145/O                           LocalMux                     330              3251  36171  RISE       1
I__148/I                           InMux                          0              3251  36171  RISE       1
I__148/O                           InMux                        259              3510  36171  RISE       1
Instance.r_Count_4_LC_2_5_3/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_4_LC_2_5_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_3_LC_2_5_2/lcout
Path End         : Instance.r_Count_3_LC_2_5_2/in1
Capture Clock    : Instance.r_Count_3_LC_2_5_2/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_3_LC_2_5_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_3_LC_2_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  36044  RISE       2
I__56/I                            LocalMux                       0              2921  36044  RISE       1
I__56/O                            LocalMux                     330              3251  36044  RISE       1
I__58/I                            InMux                          0              3251  36044  RISE       1
I__58/O                            InMux                        259              3510  36044  RISE       1
Instance.r_Count_3_LC_2_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_3_LC_2_5_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_2_LC_2_5_1/lcout
Path End         : Instance.r_Count_2_LC_2_5_1/in1
Capture Clock    : Instance.r_Count_2_LC_2_5_1/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_2_LC_2_5_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_2_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35918  RISE       2
I__62/I                            LocalMux                       0              2921  35918  RISE       1
I__62/O                            LocalMux                     330              3251  35918  RISE       1
I__64/I                            InMux                          0              3251  35918  RISE       1
I__64/O                            InMux                        259              3510  35918  RISE       1
Instance.r_Count_2_LC_2_5_1/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_2_LC_2_5_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_1_LC_1_5_7/lcout
Path End         : r_LED_1_LC_1_5_7/in1
Capture Clock    : r_LED_1_LC_1_5_7/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_1_5_7/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_1_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921  38471  RISE       2
I__46/I                 LocalMux                       0              2921  38471  RISE       1
I__46/O                 LocalMux                     330              3251  38471  RISE       1
I__48/I                 InMux                          0              3251  38471  RISE       1
I__48/O                 InMux                        259              3510  38471  RISE       1
r_LED_1_LC_1_5_7/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_1_5_7/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_17_LC_2_7_0/in1
Capture Clock    : Instance.r_Count_17_LC_2_7_0/clk
Setup Constraint : 40000p
Path slack       : 38472p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -400
--------------------------------------   ----- 
End-of-path required time (ps)           41982

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35140  RISE       3
I__181/I                            LocalMux                       0              2921  38471  RISE       1
I__181/O                            LocalMux                     330              3251  38471  RISE       1
I__183/I                            InMux                          0              3251  38471  RISE       1
I__183/O                            InMux                        259              3510  38471  RISE       1
Instance.r_Count_17_LC_2_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3510  38471  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_1_LC_2_7_5/in3
Capture Clock    : Instance.r_Count_1_LC_2_7_5/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35441  RISE       3
I__165/I                           LocalMux                       0              2921  38597  RISE       1
I__165/O                           LocalMux                     330              3251  38597  RISE       1
I__168/I                           InMux                          0              3251  38597  RISE       1
I__168/O                           InMux                        259              3510  38597  RISE       1
Instance.r_Count_1_LC_2_7_5/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_0_LC_2_7_2/lcout
Path End         : Instance.r_Count_0_LC_2_7_2/in3
Capture Clock    : Instance.r_Count_0_LC_2_7_2/clk
Setup Constraint : 40000p
Path slack       : 38598p

Capture Clock Arrival Time (i_Clk:R#2)   40000
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -274
--------------------------------------   ----- 
End-of-path required time (ps)           42108

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        589
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_0_LC_2_7_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_0_LC_2_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921  35469  RISE       4
I__173/I                           LocalMux                       0              2921  38401  RISE       1
I__173/O                           LocalMux                     330              3251  38401  RISE       1
I__176/I                           InMux                          0              3251  38597  RISE       1
I__176/O                           InMux                        259              3510  38597  RISE       1
Instance.r_Count_0_LC_2_7_2/in3    LogicCell40_SEQ_MODE_1000      0              3510  38597  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_0_LC_2_7_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : Instance.r_State_LC_1_7_6/in1
Capture Clock    : Instance.r_State_LC_1_7_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    +INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                              -379
--------------------------------------   ----- 
End-of-path required time (ps)            +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2242
---------------------------------------   ---- 
End-of-path arrival time (ps)             2242
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           Clocked_Logic                  0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__75/I                              Odrv4                          0               973   +INF  FALL       1
I__75/O                              Odrv4                        372              1345   +INF  FALL       1
I__76/I                              Span4Mux_v                     0              1345   +INF  FALL       1
I__76/O                              Span4Mux_v                   372              1716   +INF  FALL       1
I__77/I                              LocalMux                       0              1716   +INF  FALL       1
I__77/O                              LocalMux                     309              2025   +INF  FALL       1
I__78/I                              InMux                          0              2025   +INF  FALL       1
I__78/O                              InMux                        217              2242   +INF  FALL       1
Instance.r_State_LC_1_7_6/in1        LogicCell40_SEQ_MODE_1000      0              2242   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_1_LC_1_5_7/lcout
Path End         : o_LED_1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_1_5_7/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_1_LC_1_5_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__47/I                            Odrv4                          0              2921   +INF  RISE       1
I__47/O                            Odrv4                        351              3272   +INF  RISE       1
I__49/I                            IoSpan4Mux                     0              3272   +INF  RISE       1
I__49/O                            IoSpan4Mux                   288              3560   +INF  RISE       1
I__50/I                            LocalMux                       0              3560   +INF  RISE       1
I__50/O                            LocalMux                     330              3889   +INF  RISE       1
I__51/I                            IoInMux                        0              3889   +INF  RISE       1
I__51/O                            IoInMux                      259              4149   +INF  RISE       1
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_LED_1_obuf_iopad/DIN             IO_PAD                         0              6386   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8474   +INF  FALL       1
o_LED_1                            Clocked_Logic                  0              8474   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_1_LC_2_7_5/lcout
Path End         : Instance.r_Count_1_LC_2_7_5/in3
Capture Clock    : Instance.r_Count_1_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_1_LC_2_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__165/I                           LocalMux                       0              2921   1066  FALL       1
I__165/O                           LocalMux                     309              3230   1066  FALL       1
I__168/I                           InMux                          0              3230   1066  FALL       1
I__168/O                           InMux                        217              3447   1066  FALL       1
Instance.r_Count_1_LC_2_7_5/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_0_LC_2_7_2/lcout
Path End         : Instance.r_Count_0_LC_2_7_2/in3
Capture Clock    : Instance.r_Count_0_LC_2_7_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_0_LC_2_7_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_0_LC_2_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__173/I                           LocalMux                       0              2921   1066  FALL       1
I__173/O                           LocalMux                     309              3230   1066  FALL       1
I__176/I                           InMux                          0              3230   1066  FALL       1
I__176/O                           InMux                        217              3447   1066  FALL       1
Instance.r_Count_0_LC_2_7_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_0_LC_2_7_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_17_LC_2_7_0/lcout
Path End         : Instance.r_Count_17_LC_2_7_0/in1
Capture Clock    : Instance.r_Count_17_LC_2_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_17_LC_2_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__181/I                            LocalMux                       0              2921   1066  FALL       1
I__181/O                            LocalMux                     309              3230   1066  FALL       1
I__183/I                            InMux                          0              3230   1066  FALL       1
I__183/O                            InMux                        217              3447   1066  FALL       1
Instance.r_Count_17_LC_2_7_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_16_LC_2_6_7/lcout
Path End         : Instance.r_Count_16_LC_2_6_7/in1
Capture Clock    : Instance.r_Count_16_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_16_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_16_LC_2_6_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__190/I                            LocalMux                       0              2921   1066  FALL       1
I__190/O                            LocalMux                     309              3230   1066  FALL       1
I__193/I                            InMux                          0              3230   1066  FALL       1
I__193/O                            InMux                        217              3447   1066  FALL       1
Instance.r_Count_16_LC_2_6_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_16_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_15_LC_2_6_6/lcout
Path End         : Instance.r_Count_15_LC_2_6_6/in1
Capture Clock    : Instance.r_Count_15_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_15_LC_2_6_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_15_LC_2_6_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__198/I                            LocalMux                       0              2921   1066  FALL       1
I__198/O                            LocalMux                     309              3230   1066  FALL       1
I__201/I                            InMux                          0              3230   1066  FALL       1
I__201/O                            InMux                        217              3447   1066  FALL       1
Instance.r_Count_15_LC_2_6_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_15_LC_2_6_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_14_LC_2_6_5/lcout
Path End         : Instance.r_Count_14_LC_2_6_5/in1
Capture Clock    : Instance.r_Count_14_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_14_LC_2_6_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_14_LC_2_6_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__205/I                            LocalMux                       0              2921   1066  FALL       1
I__205/O                            LocalMux                     309              3230   1066  FALL       1
I__208/I                            InMux                          0              3230   1066  FALL       1
I__208/O                            InMux                        217              3447   1066  FALL       1
Instance.r_Count_14_LC_2_6_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_14_LC_2_6_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_13_LC_2_6_4/lcout
Path End         : Instance.r_Count_13_LC_2_6_4/in1
Capture Clock    : Instance.r_Count_13_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_13_LC_2_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_13_LC_2_6_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__212/I                            LocalMux                       0              2921   1066  FALL       1
I__212/O                            LocalMux                     309              3230   1066  FALL       1
I__215/I                            InMux                          0              3230   1066  FALL       1
I__215/O                            InMux                        217              3447   1066  FALL       1
Instance.r_Count_13_LC_2_6_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_13_LC_2_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_12_LC_2_6_3/lcout
Path End         : Instance.r_Count_12_LC_2_6_3/in1
Capture Clock    : Instance.r_Count_12_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_12_LC_2_6_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_12_LC_2_6_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__220/I                            LocalMux                       0              2921   1066  FALL       1
I__220/O                            LocalMux                     309              3230   1066  FALL       1
I__223/I                            InMux                          0              3230   1066  FALL       1
I__223/O                            InMux                        217              3447   1066  FALL       1
Instance.r_Count_12_LC_2_6_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_12_LC_2_6_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_11_LC_2_6_2/lcout
Path End         : Instance.r_Count_11_LC_2_6_2/in1
Capture Clock    : Instance.r_Count_11_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_11_LC_2_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_11_LC_2_6_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__98/I                             LocalMux                       0              2921   1066  FALL       1
I__98/O                             LocalMux                     309              3230   1066  FALL       1
I__101/I                            InMux                          0              3230   1066  FALL       1
I__101/O                            InMux                        217              3447   1066  FALL       1
Instance.r_Count_11_LC_2_6_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_11_LC_2_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_10_LC_2_6_1/lcout
Path End         : Instance.r_Count_10_LC_2_6_1/in1
Capture Clock    : Instance.r_Count_10_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_10_LC_2_6_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_10_LC_2_6_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__104/I                            LocalMux                       0              2921   1066  FALL       1
I__104/O                            LocalMux                     309              3230   1066  FALL       1
I__107/I                            InMux                          0              3230   1066  FALL       1
I__107/O                            InMux                        217              3447   1066  FALL       1
Instance.r_Count_10_LC_2_6_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_10_LC_2_6_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_9_LC_2_6_0/lcout
Path End         : Instance.r_Count_9_LC_2_6_0/in1
Capture Clock    : Instance.r_Count_9_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_9_LC_2_6_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_9_LC_2_6_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__111/I                           LocalMux                       0              2921   1066  FALL       1
I__111/O                           LocalMux                     309              3230   1066  FALL       1
I__114/I                           InMux                          0              3230   1066  FALL       1
I__114/O                           InMux                        217              3447   1066  FALL       1
Instance.r_Count_9_LC_2_6_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_9_LC_2_6_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_8_LC_2_5_7/lcout
Path End         : Instance.r_Count_8_LC_2_5_7/in1
Capture Clock    : Instance.r_Count_8_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_8_LC_2_5_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_8_LC_2_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__118/I                           LocalMux                       0              2921   1066  FALL       1
I__118/O                           LocalMux                     309              3230   1066  FALL       1
I__121/I                           InMux                          0              3230   1066  FALL       1
I__121/O                           InMux                        217              3447   1066  FALL       1
Instance.r_Count_8_LC_2_5_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_8_LC_2_5_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_7_LC_2_5_6/lcout
Path End         : Instance.r_Count_7_LC_2_5_6/in1
Capture Clock    : Instance.r_Count_7_LC_2_5_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_7_LC_2_5_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_7_LC_2_5_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__126/I                           LocalMux                       0              2921   1066  FALL       1
I__126/O                           LocalMux                     309              3230   1066  FALL       1
I__129/I                           InMux                          0              3230   1066  FALL       1
I__129/O                           InMux                        217              3447   1066  FALL       1
Instance.r_Count_7_LC_2_5_6/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_7_LC_2_5_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_6_LC_2_5_5/lcout
Path End         : Instance.r_Count_6_LC_2_5_5/in1
Capture Clock    : Instance.r_Count_6_LC_2_5_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_6_LC_2_5_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_6_LC_2_5_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__132/I                           LocalMux                       0              2921   1066  FALL       1
I__132/O                           LocalMux                     309              3230   1066  FALL       1
I__135/I                           InMux                          0              3230   1066  FALL       1
I__135/O                           InMux                        217              3447   1066  FALL       1
Instance.r_Count_6_LC_2_5_5/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_6_LC_2_5_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_5_LC_2_5_4/lcout
Path End         : Instance.r_Count_5_LC_2_5_4/in1
Capture Clock    : Instance.r_Count_5_LC_2_5_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_5_LC_2_5_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_5_LC_2_5_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__138/I                           LocalMux                       0              2921   1066  FALL       1
I__138/O                           LocalMux                     309              3230   1066  FALL       1
I__141/I                           InMux                          0              3230   1066  FALL       1
I__141/O                           InMux                        217              3447   1066  FALL       1
Instance.r_Count_5_LC_2_5_4/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_5_LC_2_5_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_4_LC_2_5_3/lcout
Path End         : Instance.r_Count_4_LC_2_5_3/in1
Capture Clock    : Instance.r_Count_4_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_4_LC_2_5_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_4_LC_2_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__145/I                           LocalMux                       0              2921   1066  FALL       1
I__145/O                           LocalMux                     309              3230   1066  FALL       1
I__148/I                           InMux                          0              3230   1066  FALL       1
I__148/O                           InMux                        217              3447   1066  FALL       1
Instance.r_Count_4_LC_2_5_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_4_LC_2_5_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_3_LC_2_5_2/lcout
Path End         : Instance.r_Count_3_LC_2_5_2/in1
Capture Clock    : Instance.r_Count_3_LC_2_5_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_3_LC_2_5_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_3_LC_2_5_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__56/I                            LocalMux                       0              2921   1066  FALL       1
I__56/O                            LocalMux                     309              3230   1066  FALL       1
I__58/I                            InMux                          0              3230   1066  FALL       1
I__58/O                            InMux                        217              3447   1066  FALL       1
Instance.r_Count_3_LC_2_5_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_3_LC_2_5_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_2_LC_2_5_1/lcout
Path End         : Instance.r_Count_2_LC_2_5_1/in1
Capture Clock    : Instance.r_Count_2_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_2_LC_2_5_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_2_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__62/I                            LocalMux                       0              2921   1066  FALL       1
I__62/O                            LocalMux                     309              3230   1066  FALL       1
I__64/I                            InMux                          0              3230   1066  FALL       1
I__64/O                            InMux                        217              3447   1066  FALL       1
Instance.r_Count_2_LC_2_5_1/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_2_LC_2_5_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_1_LC_1_5_7/lcout
Path End         : r_LED_1_LC_1_5_7/in1
Capture Clock    : r_LED_1_LC_1_5_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_1_5_7/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_1_LC_1_5_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__46/I                 LocalMux                       0              2921   1066  FALL       1
I__46/O                 LocalMux                     309              3230   1066  FALL       1
I__48/I                 InMux                          0              3230   1066  FALL       1
I__48/O                 InMux                        217              3447   1066  FALL       1
r_LED_1_LC_1_5_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_1_5_7/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_Switch_1_LC_1_5_3/lcout
Path End         : r_LED_1_LC_1_5_7/in0
Capture Clock    : r_LED_1_LC_1_5_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_Switch_1_LC_1_5_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__52/I                    LocalMux                       0              2921   1066  FALL       1
I__52/O                    LocalMux                     309              3230   1066  FALL       1
I__53/I                    InMux                          0              3230   1066  FALL       1
I__53/O                    InMux                        217              3447   1066  FALL       1
r_LED_1_LC_1_5_7/in0       LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_1_5_7/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_0_LC_2_7_2/lcout
Path End         : Instance.r_Count_1_LC_2_7_5/in0
Capture Clock    : Instance.r_Count_1_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        526
-------------------------------------   ---- 
End-of-path arrival time (ps)           3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_0_LC_2_7_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_0_LC_2_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__173/I                           LocalMux                       0              2921   1066  FALL       1
I__173/O                           LocalMux                     309              3230   1066  FALL       1
I__177/I                           InMux                          0              3230   1066  FALL       1
I__177/O                           InMux                        217              3447   1066  FALL       1
Instance.r_Count_1_LC_2_7_5/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_10_LC_2_6_1/lcout
Path End         : Instance.r_State_LC_1_7_6/in2
Capture Clock    : Instance.r_State_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        793
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_10_LC_2_6_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_10_LC_2_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__103/I                               LocalMux                       0              2921   1333  FALL       1
I__103/O                               LocalMux                     309              3230   1333  FALL       1
I__106/I                               InMux                          0              3230   1333  FALL       1
I__106/O                               InMux                        217              3447   1333  FALL       1
Instance.r_State_RNO_1_LC_1_7_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
Instance.r_State_RNO_1_LC_1_7_5/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__74/I                                CascadeMux                     0              3714   1333  RISE       1
I__74/O                                CascadeMux                     0              3714   1333  RISE       1
Instance.r_State_LC_1_7_6/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : r_LED_1_LC_1_5_7/in3
Capture Clock    : r_LED_1_LC_1_5_7/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__66/I                          Odrv4                          0              2921   1438  FALL       1
I__66/O                          Odrv4                        372              3293   1438  FALL       1
I__69/I                          LocalMux                       0              3293   1438  FALL       1
I__69/O                          LocalMux                     309              3602   1438  FALL       1
I__71/I                          InMux                          0              3602   1438  FALL       1
I__71/O                          InMux                        217              3819   1438  FALL       1
r_LED_1_LC_1_5_7/in3             LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_1_5_7/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_State_LC_1_7_6/in3
Capture Clock    : Instance.r_State_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__67/I                          Odrv4                          0              2921   1438  FALL       1
I__67/O                          Odrv4                        372              3293   1438  FALL       1
I__70/I                          LocalMux                       0              3293   1438  FALL       1
I__70/O                          LocalMux                     309              3602   1438  FALL       1
I__73/I                          InMux                          0              3602   1438  FALL       1
I__73/O                          InMux                        217              3819   1438  FALL       1
Instance.r_State_LC_1_7_6/in3    LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : r_Switch_1_LC_1_5_3/in3
Capture Clock    : r_Switch_1_LC_1_5_3/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__66/I                          Odrv4                          0              2921   1438  FALL       1
I__66/O                          Odrv4                        372              3293   1438  FALL       1
I__69/I                          LocalMux                       0              3293   1438  FALL       1
I__69/O                          LocalMux                     309              3602   1438  FALL       1
I__72/I                          InMux                          0              3602   1438  FALL       1
I__72/O                          InMux                        217              3819   1438  FALL       1
r_Switch_1_LC_1_5_3/in3          LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
r_Switch_1_LC_1_5_3/clk                             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_15_LC_2_6_6/lcout
Path End         : Instance.r_Count_16_LC_2_6_7/in3
Capture Clock    : Instance.r_Count_16_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_15_LC_2_6_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_15_LC_2_6_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__198/I                               LocalMux                       0              2921   1066  FALL       1
I__198/O                               LocalMux                     309              3230   1066  FALL       1
I__201/I                               InMux                          0              3230   1066  FALL       1
I__201/O                               InMux                        217              3447   1066  FALL       1
Instance.r_Count_15_LC_2_6_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Instance.r_Count_15_LC_2_6_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__187/I                               InMux                          0              3693   1529  FALL       1
I__187/O                               InMux                        217              3910   1529  FALL       1
Instance.r_Count_16_LC_2_6_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_16_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_14_LC_2_6_5/lcout
Path End         : Instance.r_Count_15_LC_2_6_6/in3
Capture Clock    : Instance.r_Count_15_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_14_LC_2_6_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_14_LC_2_6_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__205/I                               LocalMux                       0              2921   1066  FALL       1
I__205/O                               LocalMux                     309              3230   1066  FALL       1
I__208/I                               InMux                          0              3230   1066  FALL       1
I__208/O                               InMux                        217              3447   1066  FALL       1
Instance.r_Count_14_LC_2_6_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Instance.r_Count_14_LC_2_6_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__196/I                               InMux                          0              3693   1529  FALL       1
I__196/O                               InMux                        217              3910   1529  FALL       1
Instance.r_Count_15_LC_2_6_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_15_LC_2_6_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_13_LC_2_6_4/lcout
Path End         : Instance.r_Count_14_LC_2_6_5/in3
Capture Clock    : Instance.r_Count_14_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_13_LC_2_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_13_LC_2_6_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__212/I                               LocalMux                       0              2921   1066  FALL       1
I__212/O                               LocalMux                     309              3230   1066  FALL       1
I__215/I                               InMux                          0              3230   1066  FALL       1
I__215/O                               InMux                        217              3447   1066  FALL       1
Instance.r_Count_13_LC_2_6_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Instance.r_Count_13_LC_2_6_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__203/I                               InMux                          0              3693   1529  FALL       1
I__203/O                               InMux                        217              3910   1529  FALL       1
Instance.r_Count_14_LC_2_6_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_14_LC_2_6_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_12_LC_2_6_3/lcout
Path End         : Instance.r_Count_13_LC_2_6_4/in3
Capture Clock    : Instance.r_Count_13_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_12_LC_2_6_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_12_LC_2_6_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__220/I                               LocalMux                       0              2921   1066  FALL       1
I__220/O                               LocalMux                     309              3230   1066  FALL       1
I__223/I                               InMux                          0              3230   1066  FALL       1
I__223/O                               InMux                        217              3447   1066  FALL       1
Instance.r_Count_12_LC_2_6_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Instance.r_Count_12_LC_2_6_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__209/I                               InMux                          0              3693   1529  FALL       1
I__209/O                               InMux                        217              3910   1529  FALL       1
Instance.r_Count_13_LC_2_6_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_13_LC_2_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_11_LC_2_6_2/lcout
Path End         : Instance.r_Count_12_LC_2_6_3/in3
Capture Clock    : Instance.r_Count_12_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_11_LC_2_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_11_LC_2_6_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__98/I                                LocalMux                       0              2921   1066  FALL       1
I__98/O                                LocalMux                     309              3230   1066  FALL       1
I__101/I                               InMux                          0              3230   1066  FALL       1
I__101/O                               InMux                        217              3447   1066  FALL       1
Instance.r_Count_11_LC_2_6_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Instance.r_Count_11_LC_2_6_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__217/I                               InMux                          0              3693   1529  FALL       1
I__217/O                               InMux                        217              3910   1529  FALL       1
Instance.r_Count_12_LC_2_6_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_12_LC_2_6_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_10_LC_2_6_1/lcout
Path End         : Instance.r_Count_11_LC_2_6_2/in3
Capture Clock    : Instance.r_Count_11_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_10_LC_2_6_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_10_LC_2_6_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__104/I                               LocalMux                       0              2921   1066  FALL       1
I__104/O                               LocalMux                     309              3230   1066  FALL       1
I__107/I                               InMux                          0              3230   1066  FALL       1
I__107/O                               InMux                        217              3447   1066  FALL       1
Instance.r_Count_10_LC_2_6_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Instance.r_Count_10_LC_2_6_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__96/I                                InMux                          0              3693   1529  FALL       1
I__96/O                                InMux                        217              3910   1529  FALL       1
Instance.r_Count_11_LC_2_6_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_11_LC_2_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_9_LC_2_6_0/lcout
Path End         : Instance.r_Count_10_LC_2_6_1/in3
Capture Clock    : Instance.r_Count_10_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_9_LC_2_6_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_9_LC_2_6_0/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__111/I                              LocalMux                       0              2921   1066  FALL       1
I__111/O                              LocalMux                     309              3230   1066  FALL       1
I__114/I                              InMux                          0              3230   1066  FALL       1
I__114/O                              InMux                        217              3447   1066  FALL       1
Instance.r_Count_9_LC_2_6_0/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Instance.r_Count_9_LC_2_6_0/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__102/I                              InMux                          0              3693   1529  FALL       1
I__102/O                              InMux                        217              3910   1529  FALL       1
Instance.r_Count_10_LC_2_6_1/in3      LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_10_LC_2_6_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_7_LC_2_5_6/lcout
Path End         : Instance.r_Count_8_LC_2_5_7/in3
Capture Clock    : Instance.r_Count_8_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_7_LC_2_5_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_7_LC_2_5_6/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__126/I                              LocalMux                       0              2921   1066  FALL       1
I__126/O                              LocalMux                     309              3230   1066  FALL       1
I__129/I                              InMux                          0              3230   1066  FALL       1
I__129/O                              InMux                        217              3447   1066  FALL       1
Instance.r_Count_7_LC_2_5_6/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Instance.r_Count_7_LC_2_5_6/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__116/I                              InMux                          0              3693   1529  FALL       1
I__116/O                              InMux                        217              3910   1529  FALL       1
Instance.r_Count_8_LC_2_5_7/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_8_LC_2_5_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_6_LC_2_5_5/lcout
Path End         : Instance.r_Count_7_LC_2_5_6/in3
Capture Clock    : Instance.r_Count_7_LC_2_5_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_6_LC_2_5_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_6_LC_2_5_5/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__132/I                              LocalMux                       0              2921   1066  FALL       1
I__132/O                              LocalMux                     309              3230   1066  FALL       1
I__135/I                              InMux                          0              3230   1066  FALL       1
I__135/O                              InMux                        217              3447   1066  FALL       1
Instance.r_Count_6_LC_2_5_5/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Instance.r_Count_6_LC_2_5_5/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__124/I                              InMux                          0              3693   1529  FALL       1
I__124/O                              InMux                        217              3910   1529  FALL       1
Instance.r_Count_7_LC_2_5_6/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_7_LC_2_5_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_5_LC_2_5_4/lcout
Path End         : Instance.r_Count_6_LC_2_5_5/in3
Capture Clock    : Instance.r_Count_6_LC_2_5_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_5_LC_2_5_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_5_LC_2_5_4/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__138/I                              LocalMux                       0              2921   1066  FALL       1
I__138/O                              LocalMux                     309              3230   1066  FALL       1
I__141/I                              InMux                          0              3230   1066  FALL       1
I__141/O                              InMux                        217              3447   1066  FALL       1
Instance.r_Count_5_LC_2_5_4/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Instance.r_Count_5_LC_2_5_4/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__130/I                              InMux                          0              3693   1529  FALL       1
I__130/O                              InMux                        217              3910   1529  FALL       1
Instance.r_Count_6_LC_2_5_5/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_6_LC_2_5_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_4_LC_2_5_3/lcout
Path End         : Instance.r_Count_5_LC_2_5_4/in3
Capture Clock    : Instance.r_Count_5_LC_2_5_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_4_LC_2_5_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_4_LC_2_5_3/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__145/I                              LocalMux                       0              2921   1066  FALL       1
I__145/O                              LocalMux                     309              3230   1066  FALL       1
I__148/I                              InMux                          0              3230   1066  FALL       1
I__148/O                              InMux                        217              3447   1066  FALL       1
Instance.r_Count_4_LC_2_5_3/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Instance.r_Count_4_LC_2_5_3/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__136/I                              InMux                          0              3693   1529  FALL       1
I__136/O                              InMux                        217              3910   1529  FALL       1
Instance.r_Count_5_LC_2_5_4/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_5_LC_2_5_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_3_LC_2_5_2/lcout
Path End         : Instance.r_Count_4_LC_2_5_3/in3
Capture Clock    : Instance.r_Count_4_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_3_LC_2_5_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_3_LC_2_5_2/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__56/I                               LocalMux                       0              2921   1066  FALL       1
I__56/O                               LocalMux                     309              3230   1066  FALL       1
I__58/I                               InMux                          0              3230   1066  FALL       1
I__58/O                               InMux                        217              3447   1066  FALL       1
Instance.r_Count_3_LC_2_5_2/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Instance.r_Count_3_LC_2_5_2/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__143/I                              InMux                          0              3693   1529  FALL       1
I__143/O                              InMux                        217              3910   1529  FALL       1
Instance.r_Count_4_LC_2_5_3/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_4_LC_2_5_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_2_LC_2_5_1/lcout
Path End         : Instance.r_Count_3_LC_2_5_2/in3
Capture Clock    : Instance.r_Count_3_LC_2_5_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                        989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_2_LC_2_5_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_2_LC_2_5_1/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__62/I                               LocalMux                       0              2921   1066  FALL       1
I__62/O                               LocalMux                     309              3230   1066  FALL       1
I__64/I                               InMux                          0              3230   1066  FALL       1
I__64/O                               InMux                        217              3447   1066  FALL       1
Instance.r_Count_2_LC_2_5_1/in1       LogicCell40_SEQ_MODE_1000      0              3447   1529  FALL       1
Instance.r_Count_2_LC_2_5_1/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1529  FALL       2
I__54/I                               InMux                          0              3693   1529  FALL       1
I__54/O                               InMux                        217              3910   1529  FALL       1
Instance.r_Count_3_LC_2_5_2/in3       LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_3_LC_2_5_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_16_LC_2_6_7/lcout
Path End         : Instance.r_Count_17_LC_2_7_0/in3
Capture Clock    : Instance.r_Count_17_LC_2_7_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_16_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_16_LC_2_6_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__190/I                               LocalMux                       0              2921   1066  FALL       1
I__190/O                               LocalMux                     309              3230   1066  FALL       1
I__193/I                               InMux                          0              3230   1066  FALL       1
I__193/O                               InMux                        217              3447   1066  FALL       1
Instance.r_Count_16_LC_2_6_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
Instance.r_Count_16_LC_2_6_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_2_7_0_/carryinitin          ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_2_7_0_/carryinitout         ICE_CARRY_IN_MUX             175              3868   1704  FALL       1
I__186/I                               InMux                          0              3868   1704  FALL       1
I__186/O                               InMux                        217              4086   1704  FALL       1
Instance.r_Count_17_LC_2_7_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_8_LC_2_5_7/lcout
Path End         : Instance.r_Count_9_LC_2_6_0/in3
Capture Clock    : Instance.r_Count_9_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 1705p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_8_LC_2_5_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_8_LC_2_5_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__118/I                              LocalMux                       0              2921   1066  FALL       1
I__118/O                              LocalMux                     309              3230   1066  FALL       1
I__121/I                              InMux                          0              3230   1066  FALL       1
I__121/O                              InMux                        217              3447   1066  FALL       1
Instance.r_Count_8_LC_2_5_7/in1       LogicCell40_SEQ_MODE_1000      0              3447   1704  FALL       1
Instance.r_Count_8_LC_2_5_7/carryout  LogicCell40_SEQ_MODE_1000    245              3693   1704  FALL       1
IN_MUX_bfv_2_6_0_/carryinitin         ICE_CARRY_IN_MUX               0              3693   1704  FALL       1
IN_MUX_bfv_2_6_0_/carryinitout        ICE_CARRY_IN_MUX             175              3868   1704  FALL       2
I__108/I                              InMux                          0              3868   1704  FALL       1
I__108/O                              InMux                        217              4086   1704  FALL       1
Instance.r_Count_9_LC_2_6_0/in3       LogicCell40_SEQ_MODE_1000      0              4086   1704  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_9_LC_2_6_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_0_LC_2_7_2/lcout
Path End         : Instance.r_Count_2_LC_2_5_1/in3
Capture Clock    : Instance.r_Count_2_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 1789p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_0_LC_2_7_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_0_LC_2_7_2/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__171/I                                      Odrv4                          0              2921   1788  FALL       1
I__171/O                                      Odrv4                        372              3293   1788  FALL       1
I__174/I                                      LocalMux                       0              3293   1788  FALL       1
I__174/O                                      LocalMux                     309              3602   1788  FALL       1
I__178/I                                      InMux                          0              3602   1788  FALL       1
I__178/O                                      InMux                        217              3819   1788  FALL       1
I__179/I                                      CascadeMux                     0              3819   1788  FALL       1
I__179/O                                      CascadeMux                     0              3819   1788  FALL       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/in2       LogicCell40_SEQ_MODE_0000      0              3819   1788  FALL       1
Instance.r_Count_2_cry_1_c_LC_2_5_0/carryout  LogicCell40_SEQ_MODE_0000    133              3952   1788  FALL       2
I__60/I                                       InMux                          0              3952   1788  FALL       1
I__60/O                                       InMux                        217              4170   1788  FALL       1
Instance.r_Count_2_LC_2_5_1/in3               LogicCell40_SEQ_MODE_1000      0              4170   1788  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_2_LC_2_5_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_Count_0_LC_2_7_2/lcout
Path End         : Instance.r_State_LC_1_7_6/in0
Capture Clock    : Instance.r_State_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                                0
--------------------------------------   ---- 
End-of-path required time (ps)           2381

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       1431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_0_LC_2_7_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_Count_0_LC_2_7_2/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__172/I                               LocalMux                       0              2921   1971  FALL       1
I__172/O                               LocalMux                     309              3230   1971  FALL       1
I__175/I                               InMux                          0              3230   1971  FALL       1
I__175/O                               InMux                        217              3447   1971  FALL       1
Instance.r_State_RNO_0_LC_1_6_3/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
Instance.r_State_RNO_0_LC_1_6_3/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__80/I                                LocalMux                       0              3826   1971  FALL       1
I__80/O                                LocalMux                     309              4135   1971  FALL       1
I__81/I                                InMux                          0              4135   1971  FALL       1
I__81/O                                InMux                        217              4352   1971  FALL       1
Instance.r_State_LC_1_7_6/in0          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_1_LC_2_7_5/sr
Capture Clock    : Instance.r_Count_1_LC_2_7_5/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__153/I                                              SRMux                          0              4990   3164  FALL       1
I__153/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_1_LC_2_7_5/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_1_LC_2_7_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_0_LC_2_7_2/sr
Capture Clock    : Instance.r_Count_0_LC_2_7_2/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__153/I                                              SRMux                          0              4990   3164  FALL       1
I__153/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_0_LC_2_7_2/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_0_LC_2_7_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_17_LC_2_7_0/sr
Capture Clock    : Instance.r_Count_17_LC_2_7_0/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__153/I                                              SRMux                          0              4990   3164  FALL       1
I__153/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_17_LC_2_7_0/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__159/I                                            ClkMux                         0              2073  RISE       1
I__159/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_17_LC_2_7_0/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_16_LC_2_6_7/sr
Capture Clock    : Instance.r_Count_16_LC_2_6_7/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__154/I                                              SRMux                          0              4990   3164  FALL       1
I__154/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_16_LC_2_6_7/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_16_LC_2_6_7/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_15_LC_2_6_6/sr
Capture Clock    : Instance.r_Count_15_LC_2_6_6/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__154/I                                              SRMux                          0              4990   3164  FALL       1
I__154/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_15_LC_2_6_6/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_15_LC_2_6_6/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_14_LC_2_6_5/sr
Capture Clock    : Instance.r_Count_14_LC_2_6_5/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__154/I                                              SRMux                          0              4990   3164  FALL       1
I__154/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_14_LC_2_6_5/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_14_LC_2_6_5/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_13_LC_2_6_4/sr
Capture Clock    : Instance.r_Count_13_LC_2_6_4/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__154/I                                              SRMux                          0              4990   3164  FALL       1
I__154/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_13_LC_2_6_4/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_13_LC_2_6_4/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_12_LC_2_6_3/sr
Capture Clock    : Instance.r_Count_12_LC_2_6_3/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__154/I                                              SRMux                          0              4990   3164  FALL       1
I__154/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_12_LC_2_6_3/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_12_LC_2_6_3/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_11_LC_2_6_2/sr
Capture Clock    : Instance.r_Count_11_LC_2_6_2/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__154/I                                              SRMux                          0              4990   3164  FALL       1
I__154/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_11_LC_2_6_2/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_11_LC_2_6_2/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_10_LC_2_6_1/sr
Capture Clock    : Instance.r_Count_10_LC_2_6_1/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__154/I                                              SRMux                          0              4990   3164  FALL       1
I__154/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_10_LC_2_6_1/sr                       LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_10_LC_2_6_1/clk                    LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_9_LC_2_6_0/sr
Capture Clock    : Instance.r_Count_9_LC_2_6_0/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__154/I                                              SRMux                          0              4990   3164  FALL       1
I__154/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_9_LC_2_6_0/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__161/I                                            ClkMux                         0              2073  RISE       1
I__161/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_9_LC_2_6_0/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_8_LC_2_5_7/sr
Capture Clock    : Instance.r_Count_8_LC_2_5_7/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__155/I                                              SRMux                          0              4990   3164  FALL       1
I__155/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_8_LC_2_5_7/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_8_LC_2_5_7/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_7_LC_2_5_6/sr
Capture Clock    : Instance.r_Count_7_LC_2_5_6/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__155/I                                              SRMux                          0              4990   3164  FALL       1
I__155/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_7_LC_2_5_6/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_7_LC_2_5_6/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_6_LC_2_5_5/sr
Capture Clock    : Instance.r_Count_6_LC_2_5_5/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__155/I                                              SRMux                          0              4990   3164  FALL       1
I__155/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_6_LC_2_5_5/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_6_LC_2_5_5/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_5_LC_2_5_4/sr
Capture Clock    : Instance.r_Count_5_LC_2_5_4/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__155/I                                              SRMux                          0              4990   3164  FALL       1
I__155/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_5_LC_2_5_4/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_5_LC_2_5_4/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_4_LC_2_5_3/sr
Capture Clock    : Instance.r_Count_4_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__155/I                                              SRMux                          0              4990   3164  FALL       1
I__155/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_4_LC_2_5_3/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_4_LC_2_5_3/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_3_LC_2_5_2/sr
Capture Clock    : Instance.r_Count_3_LC_2_5_2/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__155/I                                              SRMux                          0              4990   3164  FALL       1
I__155/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_3_LC_2_5_2/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_3_LC_2_5_2/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Instance.r_State_LC_1_7_6/lcout
Path End         : Instance.r_Count_2_LC_2_5_1/sr
Capture Clock    : Instance.r_Count_2_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 3164p

Capture Clock Arrival Time (i_Clk:R#1)      0
+ Capture Clock Source Latency              0
+ Capture Clock Path Delay               2381
- Setup Time                             -197
--------------------------------------   ---- 
End-of-path required time (ps)           2184

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       2427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
Instance.r_State_LC_1_7_6/lcout                       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       4
I__65/I                                               LocalMux                       0              2921   3164  FALL       1
I__65/O                                               LocalMux                     309              3230   3164  FALL       1
I__68/I                                               InMux                          0              3230   3164  FALL       1
I__68/O                                               InMux                        217              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/in1                LogicCell40_SEQ_MODE_0000      0              3447   3164  FALL       1
Instance.r_State_RNILDTA3_LC_1_7_3/lcout              LogicCell40_SEQ_MODE_0000    379              3826   3164  FALL       1
I__88/I                                               LocalMux                       0              3826   3164  FALL       1
I__88/O                                               LocalMux                     309              4135   3164  FALL       1
I__89/I                                               IoInMux                        0              4135   3164  FALL       1
I__89/O                                               IoInMux                      217              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4352   3164  FALL       1
Instance.r_State_RNILDTA3_0/GLOBALBUFFEROUTPUT        ICE_GB                       561              4913   3164  FALL      18
I__151/I                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__151/O                                              gio2CtrlBuf                    0              4913   3164  FALL       1
I__152/I                                              GlobalMux                      0              4913   3164  FALL       1
I__152/O                                              GlobalMux                     77              4990   3164  FALL       1
I__155/I                                              SRMux                          0              4990   3164  FALL       1
I__155/O                                              SRMux                        358              5348   3164  FALL       1
Instance.r_Count_2_LC_2_5_1/sr                        LogicCell40_SEQ_MODE_1000      0              5348   3164  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__162/I                                            ClkMux                         0              2073  RISE       1
I__162/O                                            ClkMux                       309              2381  RISE       1
Instance.r_Count_2_LC_2_5_1/clk                     LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_Switch_1
Path End         : Instance.r_State_LC_1_7_6/in1
Capture Clock    : Instance.r_State_LC_1_7_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (i_Clk:R#1)    -INF
+ Capture Clock Source Latency               0
+ Capture Clock Path Delay                2381
- Setup Time                                 0
--------------------------------------   ----- 
End-of-path required time (ps)            -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2242
---------------------------------------   ---- 
End-of-path arrival time (ps)             2242
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_Switch_1                           Clocked_Logic                  0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_Switch_1_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_Switch_1_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_Switch_1_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__75/I                              Odrv4                          0               973   +INF  FALL       1
I__75/O                              Odrv4                        372              1345   +INF  FALL       1
I__76/I                              Span4Mux_v                     0              1345   +INF  FALL       1
I__76/O                              Span4Mux_v                   372              1716   +INF  FALL       1
I__77/I                              LocalMux                       0              1716   +INF  FALL       1
I__77/O                              LocalMux                     309              2025   +INF  FALL       1
I__78/I                              InMux                          0              2025   +INF  FALL       1
I__78/O                              InMux                        217              2242   +INF  FALL       1
Instance.r_State_LC_1_7_6/in1        LogicCell40_SEQ_MODE_1000      0              2242   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__158/I                                            ClkMux                         0              2073  RISE       1
I__158/O                                            ClkMux                       309              2381  RISE       1
Instance.r_State_LC_1_7_6/clk                       LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : r_LED_1_LC_1_5_7/lcout
Path End         : o_LED_1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (i_Clk:R#1)      0
+ Launch Clock Source Latency              0
+ Launch Clock Path Delay               2381
+ Clock To Q                             540
+ Data Path Delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               Clocked_Logic                  0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__156/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__156/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__157/I                                            GlobalMux                      0              1918  RISE       1
I__157/O                                            GlobalMux                    154              2073  RISE       1
I__160/I                                            ClkMux                         0              2073  RISE       1
I__160/O                                            ClkMux                       309              2381  RISE       1
r_LED_1_LC_1_5_7/clk                                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
r_LED_1_LC_1_5_7/lcout             LogicCell40_SEQ_MODE_1000    540              2921   +INF  RISE       2
I__47/I                            Odrv4                          0              2921   +INF  RISE       1
I__47/O                            Odrv4                        351              3272   +INF  RISE       1
I__49/I                            IoSpan4Mux                     0              3272   +INF  RISE       1
I__49/O                            IoSpan4Mux                   288              3560   +INF  RISE       1
I__50/I                            LocalMux                       0              3560   +INF  RISE       1
I__50/O                            LocalMux                     330              3889   +INF  RISE       1
I__51/I                            IoInMux                        0              3889   +INF  RISE       1
I__51/O                            IoInMux                      259              4149   +INF  RISE       1
o_LED_1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4149   +INF  RISE       1
o_LED_1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6386   +INF  FALL       1
o_LED_1_obuf_iopad/DIN             IO_PAD                         0              6386   +INF  FALL       1
o_LED_1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8474   +INF  FALL       1
o_LED_1                            Clocked_Logic                  0              8474   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

