
Hello.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008aec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003dc  08008c80  08008c80  00009c80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800905c  0800905c  0000b1e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800905c  0800905c  0000a05c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009064  08009064  0000b1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009064  08009064  0000a064  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009068  08009068  0000a068  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800906c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b1e4  2**0
                  CONTENTS
 10 .bss          0000056c  200001e4  200001e4  0000b1e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000750  20000750  0000b1e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b1e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000117c7  00000000  00000000  0000b214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000027c3  00000000  00000000  0001c9db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001090  00000000  00000000  0001f1a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d10  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003af7  00000000  00000000  00020f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000158cd  00000000  00000000  00024a37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cfcc4  00000000  00000000  0003a304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00109fc8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000057e0  00000000  00000000  0010a00c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  0010f7ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008c64 	.word	0x08008c64

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08008c64 	.word	0x08008c64

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b08e      	sub	sp, #56	@ 0x38
 8000ed8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]
 8000ee2:	605a      	str	r2, [r3, #4]
 8000ee4:	609a      	str	r2, [r3, #8]
 8000ee6:	60da      	str	r2, [r3, #12]
 8000ee8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	623b      	str	r3, [r7, #32]
 8000eee:	4b81      	ldr	r3, [pc, #516]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	4a80      	ldr	r2, [pc, #512]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000ef4:	f043 0310 	orr.w	r3, r3, #16
 8000ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efa:	4b7e      	ldr	r3, [pc, #504]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	f003 0310 	and.w	r3, r3, #16
 8000f02:	623b      	str	r3, [r7, #32]
 8000f04:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	61fb      	str	r3, [r7, #28]
 8000f0a:	4b7a      	ldr	r3, [pc, #488]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	4a79      	ldr	r2, [pc, #484]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f10:	f043 0320 	orr.w	r3, r3, #32
 8000f14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f16:	4b77      	ldr	r3, [pc, #476]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1a:	f003 0320 	and.w	r3, r3, #32
 8000f1e:	61fb      	str	r3, [r7, #28]
 8000f20:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	61bb      	str	r3, [r7, #24]
 8000f26:	4b73      	ldr	r3, [pc, #460]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2a:	4a72      	ldr	r2, [pc, #456]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f32:	4b70      	ldr	r3, [pc, #448]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f3a:	61bb      	str	r3, [r7, #24]
 8000f3c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f3e:	2300      	movs	r3, #0
 8000f40:	617b      	str	r3, [r7, #20]
 8000f42:	4b6c      	ldr	r3, [pc, #432]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f46:	4a6b      	ldr	r2, [pc, #428]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f48:	f043 0304 	orr.w	r3, r3, #4
 8000f4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f4e:	4b69      	ldr	r3, [pc, #420]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f52:	f003 0304 	and.w	r3, r3, #4
 8000f56:	617b      	str	r3, [r7, #20]
 8000f58:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	613b      	str	r3, [r7, #16]
 8000f5e:	4b65      	ldr	r3, [pc, #404]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f62:	4a64      	ldr	r2, [pc, #400]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f64:	f043 0301 	orr.w	r3, r3, #1
 8000f68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f6a:	4b62      	ldr	r3, [pc, #392]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	613b      	str	r3, [r7, #16]
 8000f74:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	60fb      	str	r3, [r7, #12]
 8000f7a:	4b5e      	ldr	r3, [pc, #376]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7e:	4a5d      	ldr	r2, [pc, #372]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f80:	f043 0302 	orr.w	r3, r3, #2
 8000f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f86:	4b5b      	ldr	r3, [pc, #364]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8a:	f003 0302 	and.w	r3, r3, #2
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f92:	2300      	movs	r3, #0
 8000f94:	60bb      	str	r3, [r7, #8]
 8000f96:	4b57      	ldr	r3, [pc, #348]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f9a:	4a56      	ldr	r2, [pc, #344]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000f9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fa2:	4b54      	ldr	r3, [pc, #336]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fae:	2300      	movs	r3, #0
 8000fb0:	607b      	str	r3, [r7, #4]
 8000fb2:	4b50      	ldr	r3, [pc, #320]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb6:	4a4f      	ldr	r2, [pc, #316]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000fb8:	f043 0308 	orr.w	r3, r3, #8
 8000fbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fbe:	4b4d      	ldr	r3, [pc, #308]	@ (80010f4 <MX_GPIO_Init+0x220>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc2:	f003 0308 	and.w	r3, r3, #8
 8000fc6:	607b      	str	r3, [r7, #4]
 8000fc8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M4_IN1_Pin|M4_IN2_Pin|M3_IN1_Pin, GPIO_PIN_RESET);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	212a      	movs	r1, #42	@ 0x2a
 8000fce:	484a      	ldr	r0, [pc, #296]	@ (80010f8 <MX_GPIO_Init+0x224>)
 8000fd0:	f002 f982 	bl	80032d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M3_IN2_Pin|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	f24f 010a 	movw	r1, #61450	@ 0xf00a
 8000fda:	4848      	ldr	r0, [pc, #288]	@ (80010fc <MX_GPIO_Init+0x228>)
 8000fdc:	f002 f97c 	bl	80032d8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15|GPIO_PIN_3, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, M1_IN1_Pin|GPIO_PIN_1|M2_IN1_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	f248 010b 	movw	r1, #32779	@ 0x800b
 8000fe6:	4846      	ldr	r0, [pc, #280]	@ (8001100 <MX_GPIO_Init+0x22c>)
 8000fe8:	f002 f976 	bl	80032d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M1_IN2_Pin|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12
 8000fec:	2200      	movs	r2, #0
 8000fee:	f24d 5180 	movw	r1, #54656	@ 0xd580
 8000ff2:	4844      	ldr	r0, [pc, #272]	@ (8001104 <MX_GPIO_Init+0x230>)
 8000ff4:	f002 f970 	bl	80032d8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|M2_IN2_Pin, GPIO_PIN_RESET);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	f44f 4102 	mov.w	r1, #33280	@ 0x8200
 8000ffe:	4842      	ldr	r0, [pc, #264]	@ (8001108 <MX_GPIO_Init+0x234>)
 8001000:	f002 f96a 	bl	80032d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M4_IN1_Pin M4_IN2_Pin M3_IN1_Pin */
  GPIO_InitStruct.Pin = M4_IN1_Pin|M4_IN2_Pin|M3_IN1_Pin;
 8001004:	232a      	movs	r3, #42	@ 0x2a
 8001006:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001008:	2301      	movs	r3, #1
 800100a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001010:	2300      	movs	r3, #0
 8001012:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001014:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001018:	4619      	mov	r1, r3
 800101a:	4837      	ldr	r0, [pc, #220]	@ (80010f8 <MX_GPIO_Init+0x224>)
 800101c:	f001 ffc0 	bl	8002fa0 <HAL_GPIO_Init>

  /*Configure GPIO pins : M3_IN2_Pin PB12 PB13 PB14
                           PB15 PB3 */
  GPIO_InitStruct.Pin = M3_IN2_Pin|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 8001020:	f24f 030a 	movw	r3, #61450	@ 0xf00a
 8001024:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_15|GPIO_PIN_3;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001026:	2301      	movs	r3, #1
 8001028:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102a:	2300      	movs	r3, #0
 800102c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102e:	2300      	movs	r3, #0
 8001030:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001032:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001036:	4619      	mov	r1, r3
 8001038:	4830      	ldr	r0, [pc, #192]	@ (80010fc <MX_GPIO_Init+0x228>)
 800103a:	f001 ffb1 	bl	8002fa0 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_IN1_Pin PG1 M2_IN1_Pin PG15 */
  GPIO_InitStruct.Pin = M1_IN1_Pin|GPIO_PIN_1|M2_IN1_Pin|GPIO_PIN_15;
 800103e:	f248 030b 	movw	r3, #32779	@ 0x800b
 8001042:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001044:	2301      	movs	r3, #1
 8001046:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001048:	2300      	movs	r3, #0
 800104a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104c:	2300      	movs	r3, #0
 800104e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001050:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001054:	4619      	mov	r1, r3
 8001056:	482a      	ldr	r0, [pc, #168]	@ (8001100 <MX_GPIO_Init+0x22c>)
 8001058:	f001 ffa2 	bl	8002fa0 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_IN2_Pin PE8 PE10 PE12
                           PE14 PE15 */
  GPIO_InitStruct.Pin = M1_IN2_Pin|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12
 800105c:	f24d 5380 	movw	r3, #54656	@ 0xd580
 8001060:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001062:	2301      	movs	r3, #1
 8001064:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001066:	2300      	movs	r3, #0
 8001068:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106a:	2300      	movs	r3, #0
 800106c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800106e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001072:	4619      	mov	r1, r3
 8001074:	4823      	ldr	r0, [pc, #140]	@ (8001104 <MX_GPIO_Init+0x230>)
 8001076:	f001 ff93 	bl	8002fa0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_5;
 800107a:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 800107e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001080:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001084:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001086:	2300      	movs	r3, #0
 8001088:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800108a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800108e:	4619      	mov	r1, r3
 8001090:	481a      	ldr	r0, [pc, #104]	@ (80010fc <MX_GPIO_Init+0x228>)
 8001092:	f001 ff85 	bl	8002fa0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 M2_IN2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|M2_IN2_Pin;
 8001096:	f44f 4302 	mov.w	r3, #33280	@ 0x8200
 800109a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800109c:	2301      	movs	r3, #1
 800109e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a0:	2300      	movs	r3, #0
 80010a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a4:	2300      	movs	r3, #0
 80010a6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ac:	4619      	mov	r1, r3
 80010ae:	4816      	ldr	r0, [pc, #88]	@ (8001108 <MX_GPIO_Init+0x234>)
 80010b0:	f001 ff76 	bl	8002fa0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80010b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80010b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010ba:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010be:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c0:	2300      	movs	r3, #0
 80010c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010c8:	4619      	mov	r1, r3
 80010ca:	480f      	ldr	r0, [pc, #60]	@ (8001108 <MX_GPIO_Init+0x234>)
 80010cc:	f001 ff68 	bl	8002fa0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80010d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010d6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010e4:	4619      	mov	r1, r3
 80010e6:	4806      	ldr	r0, [pc, #24]	@ (8001100 <MX_GPIO_Init+0x22c>)
 80010e8:	f001 ff5a 	bl	8002fa0 <HAL_GPIO_Init>

}
 80010ec:	bf00      	nop
 80010ee:	3738      	adds	r7, #56	@ 0x38
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	40023800 	.word	0x40023800
 80010f8:	40020800 	.word	0x40020800
 80010fc:	40020400 	.word	0x40020400
 8001100:	40021800 	.word	0x40021800
 8001104:	40021000 	.word	0x40021000
 8001108:	40020c00 	.word	0x40020c00

0800110c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001110:	4b12      	ldr	r3, [pc, #72]	@ (800115c <MX_I2C1_Init+0x50>)
 8001112:	4a13      	ldr	r2, [pc, #76]	@ (8001160 <MX_I2C1_Init+0x54>)
 8001114:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001116:	4b11      	ldr	r3, [pc, #68]	@ (800115c <MX_I2C1_Init+0x50>)
 8001118:	4a12      	ldr	r2, [pc, #72]	@ (8001164 <MX_I2C1_Init+0x58>)
 800111a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800111c:	4b0f      	ldr	r3, [pc, #60]	@ (800115c <MX_I2C1_Init+0x50>)
 800111e:	2200      	movs	r2, #0
 8001120:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001122:	4b0e      	ldr	r3, [pc, #56]	@ (800115c <MX_I2C1_Init+0x50>)
 8001124:	2200      	movs	r2, #0
 8001126:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001128:	4b0c      	ldr	r3, [pc, #48]	@ (800115c <MX_I2C1_Init+0x50>)
 800112a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800112e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001130:	4b0a      	ldr	r3, [pc, #40]	@ (800115c <MX_I2C1_Init+0x50>)
 8001132:	2200      	movs	r2, #0
 8001134:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001136:	4b09      	ldr	r3, [pc, #36]	@ (800115c <MX_I2C1_Init+0x50>)
 8001138:	2200      	movs	r2, #0
 800113a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800113c:	4b07      	ldr	r3, [pc, #28]	@ (800115c <MX_I2C1_Init+0x50>)
 800113e:	2200      	movs	r2, #0
 8001140:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001142:	4b06      	ldr	r3, [pc, #24]	@ (800115c <MX_I2C1_Init+0x50>)
 8001144:	2200      	movs	r2, #0
 8001146:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001148:	4804      	ldr	r0, [pc, #16]	@ (800115c <MX_I2C1_Init+0x50>)
 800114a:	f002 f8df 	bl	800330c <HAL_I2C_Init>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001154:	f000 fdee 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}
 800115c:	20000200 	.word	0x20000200
 8001160:	40005400 	.word	0x40005400
 8001164:	000186a0 	.word	0x000186a0

08001168 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800116c:	4b12      	ldr	r3, [pc, #72]	@ (80011b8 <MX_I2C3_Init+0x50>)
 800116e:	4a13      	ldr	r2, [pc, #76]	@ (80011bc <MX_I2C3_Init+0x54>)
 8001170:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001172:	4b11      	ldr	r3, [pc, #68]	@ (80011b8 <MX_I2C3_Init+0x50>)
 8001174:	4a12      	ldr	r2, [pc, #72]	@ (80011c0 <MX_I2C3_Init+0x58>)
 8001176:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001178:	4b0f      	ldr	r3, [pc, #60]	@ (80011b8 <MX_I2C3_Init+0x50>)
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800117e:	4b0e      	ldr	r3, [pc, #56]	@ (80011b8 <MX_I2C3_Init+0x50>)
 8001180:	2200      	movs	r2, #0
 8001182:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001184:	4b0c      	ldr	r3, [pc, #48]	@ (80011b8 <MX_I2C3_Init+0x50>)
 8001186:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800118a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800118c:	4b0a      	ldr	r3, [pc, #40]	@ (80011b8 <MX_I2C3_Init+0x50>)
 800118e:	2200      	movs	r2, #0
 8001190:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001192:	4b09      	ldr	r3, [pc, #36]	@ (80011b8 <MX_I2C3_Init+0x50>)
 8001194:	2200      	movs	r2, #0
 8001196:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001198:	4b07      	ldr	r3, [pc, #28]	@ (80011b8 <MX_I2C3_Init+0x50>)
 800119a:	2200      	movs	r2, #0
 800119c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800119e:	4b06      	ldr	r3, [pc, #24]	@ (80011b8 <MX_I2C3_Init+0x50>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80011a4:	4804      	ldr	r0, [pc, #16]	@ (80011b8 <MX_I2C3_Init+0x50>)
 80011a6:	f002 f8b1 	bl	800330c <HAL_I2C_Init>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80011b0:	f000 fdc0 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20000254 	.word	0x20000254
 80011bc:	40005c00 	.word	0x40005c00
 80011c0:	000186a0 	.word	0x000186a0

080011c4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08c      	sub	sp, #48	@ 0x30
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011cc:	f107 031c 	add.w	r3, r7, #28
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a42      	ldr	r2, [pc, #264]	@ (80012ec <HAL_I2C_MspInit+0x128>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d12c      	bne.n	8001240 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	61bb      	str	r3, [r7, #24]
 80011ea:	4b41      	ldr	r3, [pc, #260]	@ (80012f0 <HAL_I2C_MspInit+0x12c>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ee:	4a40      	ldr	r2, [pc, #256]	@ (80012f0 <HAL_I2C_MspInit+0x12c>)
 80011f0:	f043 0302 	orr.w	r3, r3, #2
 80011f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011f6:	4b3e      	ldr	r3, [pc, #248]	@ (80012f0 <HAL_I2C_MspInit+0x12c>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fa:	f003 0302 	and.w	r3, r3, #2
 80011fe:	61bb      	str	r3, [r7, #24]
 8001200:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001202:	23c0      	movs	r3, #192	@ 0xc0
 8001204:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001206:	2312      	movs	r3, #18
 8001208:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120a:	2300      	movs	r3, #0
 800120c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800120e:	2303      	movs	r3, #3
 8001210:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001212:	2304      	movs	r3, #4
 8001214:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001216:	f107 031c 	add.w	r3, r7, #28
 800121a:	4619      	mov	r1, r3
 800121c:	4835      	ldr	r0, [pc, #212]	@ (80012f4 <HAL_I2C_MspInit+0x130>)
 800121e:	f001 febf 	bl	8002fa0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	617b      	str	r3, [r7, #20]
 8001226:	4b32      	ldr	r3, [pc, #200]	@ (80012f0 <HAL_I2C_MspInit+0x12c>)
 8001228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800122a:	4a31      	ldr	r2, [pc, #196]	@ (80012f0 <HAL_I2C_MspInit+0x12c>)
 800122c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001230:	6413      	str	r3, [r2, #64]	@ 0x40
 8001232:	4b2f      	ldr	r3, [pc, #188]	@ (80012f0 <HAL_I2C_MspInit+0x12c>)
 8001234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001236:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800123a:	617b      	str	r3, [r7, #20]
 800123c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 800123e:	e050      	b.n	80012e2 <HAL_I2C_MspInit+0x11e>
  else if(i2cHandle->Instance==I2C3)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a2c      	ldr	r2, [pc, #176]	@ (80012f8 <HAL_I2C_MspInit+0x134>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d14b      	bne.n	80012e2 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	613b      	str	r3, [r7, #16]
 800124e:	4b28      	ldr	r3, [pc, #160]	@ (80012f0 <HAL_I2C_MspInit+0x12c>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001252:	4a27      	ldr	r2, [pc, #156]	@ (80012f0 <HAL_I2C_MspInit+0x12c>)
 8001254:	f043 0304 	orr.w	r3, r3, #4
 8001258:	6313      	str	r3, [r2, #48]	@ 0x30
 800125a:	4b25      	ldr	r3, [pc, #148]	@ (80012f0 <HAL_I2C_MspInit+0x12c>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125e:	f003 0304 	and.w	r3, r3, #4
 8001262:	613b      	str	r3, [r7, #16]
 8001264:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	4b21      	ldr	r3, [pc, #132]	@ (80012f0 <HAL_I2C_MspInit+0x12c>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126e:	4a20      	ldr	r2, [pc, #128]	@ (80012f0 <HAL_I2C_MspInit+0x12c>)
 8001270:	f043 0301 	orr.w	r3, r3, #1
 8001274:	6313      	str	r3, [r2, #48]	@ 0x30
 8001276:	4b1e      	ldr	r3, [pc, #120]	@ (80012f0 <HAL_I2C_MspInit+0x12c>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001282:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001286:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001288:	2312      	movs	r3, #18
 800128a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001290:	2303      	movs	r3, #3
 8001292:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001294:	2304      	movs	r3, #4
 8001296:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001298:	f107 031c 	add.w	r3, r7, #28
 800129c:	4619      	mov	r1, r3
 800129e:	4817      	ldr	r0, [pc, #92]	@ (80012fc <HAL_I2C_MspInit+0x138>)
 80012a0:	f001 fe7e 	bl	8002fa0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80012a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012aa:	2312      	movs	r3, #18
 80012ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b2:	2303      	movs	r3, #3
 80012b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80012b6:	2304      	movs	r3, #4
 80012b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ba:	f107 031c 	add.w	r3, r7, #28
 80012be:	4619      	mov	r1, r3
 80012c0:	480f      	ldr	r0, [pc, #60]	@ (8001300 <HAL_I2C_MspInit+0x13c>)
 80012c2:	f001 fe6d 	bl	8002fa0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	60bb      	str	r3, [r7, #8]
 80012ca:	4b09      	ldr	r3, [pc, #36]	@ (80012f0 <HAL_I2C_MspInit+0x12c>)
 80012cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ce:	4a08      	ldr	r2, [pc, #32]	@ (80012f0 <HAL_I2C_MspInit+0x12c>)
 80012d0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80012d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80012d6:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <HAL_I2C_MspInit+0x12c>)
 80012d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80012de:	60bb      	str	r3, [r7, #8]
 80012e0:	68bb      	ldr	r3, [r7, #8]
}
 80012e2:	bf00      	nop
 80012e4:	3730      	adds	r7, #48	@ 0x30
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40005400 	.word	0x40005400
 80012f0:	40023800 	.word	0x40023800
 80012f4:	40020400 	.word	0x40020400
 80012f8:	40005c00 	.word	0x40005c00
 80012fc:	40020800 	.word	0x40020800
 8001300:	40020000 	.word	0x40020000

08001304 <Motor_Init>:
void Motor_Init(Motor_ID id,
                TIM_HandleTypeDef* pwm_tim, uint32_t pwm_ch,
                GPIO_TypeDef* in1_port, uint16_t in1_pin,
                GPIO_TypeDef* in2_port, uint16_t in2_pin,
                TIM_HandleTypeDef* encoder_tim)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	60b9      	str	r1, [r7, #8]
 800130c:	607a      	str	r2, [r7, #4]
 800130e:	603b      	str	r3, [r7, #0]
 8001310:	4603      	mov	r3, r0
 8001312:	73fb      	strb	r3, [r7, #15]
    motors[id].pwm_tim = pwm_tim;
 8001314:	7bfa      	ldrb	r2, [r7, #15]
 8001316:	4938      	ldr	r1, [pc, #224]	@ (80013f8 <Motor_Init+0xf4>)
 8001318:	4613      	mov	r3, r2
 800131a:	00db      	lsls	r3, r3, #3
 800131c:	4413      	add	r3, r2
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	440b      	add	r3, r1
 8001322:	68ba      	ldr	r2, [r7, #8]
 8001324:	601a      	str	r2, [r3, #0]
    motors[id].pwm_channel = pwm_ch;
 8001326:	7bfa      	ldrb	r2, [r7, #15]
 8001328:	4933      	ldr	r1, [pc, #204]	@ (80013f8 <Motor_Init+0xf4>)
 800132a:	4613      	mov	r3, r2
 800132c:	00db      	lsls	r3, r3, #3
 800132e:	4413      	add	r3, r2
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	440b      	add	r3, r1
 8001334:	3304      	adds	r3, #4
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	601a      	str	r2, [r3, #0]

    motors[id].in1_port = in1_port;
 800133a:	7bfa      	ldrb	r2, [r7, #15]
 800133c:	492e      	ldr	r1, [pc, #184]	@ (80013f8 <Motor_Init+0xf4>)
 800133e:	4613      	mov	r3, r2
 8001340:	00db      	lsls	r3, r3, #3
 8001342:	4413      	add	r3, r2
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	440b      	add	r3, r1
 8001348:	3308      	adds	r3, #8
 800134a:	683a      	ldr	r2, [r7, #0]
 800134c:	601a      	str	r2, [r3, #0]
    motors[id].in1_pin = in1_pin;
 800134e:	7bfa      	ldrb	r2, [r7, #15]
 8001350:	4929      	ldr	r1, [pc, #164]	@ (80013f8 <Motor_Init+0xf4>)
 8001352:	4613      	mov	r3, r2
 8001354:	00db      	lsls	r3, r3, #3
 8001356:	4413      	add	r3, r2
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	440b      	add	r3, r1
 800135c:	330c      	adds	r3, #12
 800135e:	8b3a      	ldrh	r2, [r7, #24]
 8001360:	801a      	strh	r2, [r3, #0]
    motors[id].in2_port = in2_port;
 8001362:	7bfa      	ldrb	r2, [r7, #15]
 8001364:	4924      	ldr	r1, [pc, #144]	@ (80013f8 <Motor_Init+0xf4>)
 8001366:	4613      	mov	r3, r2
 8001368:	00db      	lsls	r3, r3, #3
 800136a:	4413      	add	r3, r2
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	440b      	add	r3, r1
 8001370:	3310      	adds	r3, #16
 8001372:	69fa      	ldr	r2, [r7, #28]
 8001374:	601a      	str	r2, [r3, #0]
    motors[id].in2_pin = in2_pin;
 8001376:	7bfa      	ldrb	r2, [r7, #15]
 8001378:	491f      	ldr	r1, [pc, #124]	@ (80013f8 <Motor_Init+0xf4>)
 800137a:	4613      	mov	r3, r2
 800137c:	00db      	lsls	r3, r3, #3
 800137e:	4413      	add	r3, r2
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	440b      	add	r3, r1
 8001384:	3314      	adds	r3, #20
 8001386:	8c3a      	ldrh	r2, [r7, #32]
 8001388:	801a      	strh	r2, [r3, #0]

    motors[id].encoder_tim = encoder_tim;
 800138a:	7bfa      	ldrb	r2, [r7, #15]
 800138c:	491a      	ldr	r1, [pc, #104]	@ (80013f8 <Motor_Init+0xf4>)
 800138e:	4613      	mov	r3, r2
 8001390:	00db      	lsls	r3, r3, #3
 8001392:	4413      	add	r3, r2
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	440b      	add	r3, r1
 8001398:	3318      	adds	r3, #24
 800139a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800139c:	601a      	str	r2, [r3, #0]
    motors[id].encoder_offset = 0;
 800139e:	7bfa      	ldrb	r2, [r7, #15]
 80013a0:	4915      	ldr	r1, [pc, #84]	@ (80013f8 <Motor_Init+0xf4>)
 80013a2:	4613      	mov	r3, r2
 80013a4:	00db      	lsls	r3, r3, #3
 80013a6:	4413      	add	r3, r2
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	440b      	add	r3, r1
 80013ac:	331c      	adds	r3, #28
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
    motors[id].encoder_total = 0;
 80013b2:	7bfa      	ldrb	r2, [r7, #15]
 80013b4:	4910      	ldr	r1, [pc, #64]	@ (80013f8 <Motor_Init+0xf4>)
 80013b6:	4613      	mov	r3, r2
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	4413      	add	r3, r2
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	440b      	add	r3, r1
 80013c0:	3320      	adds	r3, #32
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]

    HAL_TIM_PWM_Start(pwm_tim, pwm_ch);
 80013c6:	6879      	ldr	r1, [r7, #4]
 80013c8:	68b8      	ldr	r0, [r7, #8]
 80013ca:	f002 fde3 	bl	8003f94 <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(encoder_tim, TIM_CHANNEL_ALL);
 80013ce:	213c      	movs	r1, #60	@ 0x3c
 80013d0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013d2:	f002 ff4d 	bl	8004270 <HAL_TIM_Encoder_Start>

    motors[id].encoder_offset = (int32_t)__HAL_TIM_GET_COUNTER(encoder_tim);
 80013d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013dc:	7bfa      	ldrb	r2, [r7, #15]
 80013de:	4618      	mov	r0, r3
 80013e0:	4905      	ldr	r1, [pc, #20]	@ (80013f8 <Motor_Init+0xf4>)
 80013e2:	4613      	mov	r3, r2
 80013e4:	00db      	lsls	r3, r3, #3
 80013e6:	4413      	add	r3, r2
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	440b      	add	r3, r1
 80013ec:	331c      	adds	r3, #28
 80013ee:	6018      	str	r0, [r3, #0]
}
 80013f0:	bf00      	nop
 80013f2:	3710      	adds	r7, #16
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	200002ac 	.word	0x200002ac

080013fc <Motor_SetSpeed>:

void Motor_SetSpeed(Motor_ID id, int16_t speed)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	4603      	mov	r3, r0
 8001404:	460a      	mov	r2, r1
 8001406:	71fb      	strb	r3, [r7, #7]
 8001408:	4613      	mov	r3, r2
 800140a:	80bb      	strh	r3, [r7, #4]
    speed = (speed > 100) ? 100 : (speed < -100) ? -100 : speed;
 800140c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001410:	2b64      	cmp	r3, #100	@ 0x64
 8001412:	dc08      	bgt.n	8001426 <Motor_SetSpeed+0x2a>
 8001414:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001418:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 800141c:	4293      	cmp	r3, r2
 800141e:	bfb8      	it	lt
 8001420:	4613      	movlt	r3, r2
 8001422:	b21b      	sxth	r3, r3
 8001424:	e000      	b.n	8001428 <Motor_SetSpeed+0x2c>
 8001426:	2364      	movs	r3, #100	@ 0x64
 8001428:	80bb      	strh	r3, [r7, #4]

    if(speed >= 0) {
 800142a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	db2c      	blt.n	800148c <Motor_SetSpeed+0x90>
        HAL_GPIO_WritePin(motors[id].in1_port, motors[id].in1_pin, GPIO_PIN_SET);
 8001432:	79fa      	ldrb	r2, [r7, #7]
 8001434:	495e      	ldr	r1, [pc, #376]	@ (80015b0 <Motor_SetSpeed+0x1b4>)
 8001436:	4613      	mov	r3, r2
 8001438:	00db      	lsls	r3, r3, #3
 800143a:	4413      	add	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	440b      	add	r3, r1
 8001440:	3308      	adds	r3, #8
 8001442:	6818      	ldr	r0, [r3, #0]
 8001444:	79fa      	ldrb	r2, [r7, #7]
 8001446:	495a      	ldr	r1, [pc, #360]	@ (80015b0 <Motor_SetSpeed+0x1b4>)
 8001448:	4613      	mov	r3, r2
 800144a:	00db      	lsls	r3, r3, #3
 800144c:	4413      	add	r3, r2
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	440b      	add	r3, r1
 8001452:	330c      	adds	r3, #12
 8001454:	881b      	ldrh	r3, [r3, #0]
 8001456:	2201      	movs	r2, #1
 8001458:	4619      	mov	r1, r3
 800145a:	f001 ff3d 	bl	80032d8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motors[id].in2_port, motors[id].in2_pin, GPIO_PIN_RESET);
 800145e:	79fa      	ldrb	r2, [r7, #7]
 8001460:	4953      	ldr	r1, [pc, #332]	@ (80015b0 <Motor_SetSpeed+0x1b4>)
 8001462:	4613      	mov	r3, r2
 8001464:	00db      	lsls	r3, r3, #3
 8001466:	4413      	add	r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	440b      	add	r3, r1
 800146c:	3310      	adds	r3, #16
 800146e:	6818      	ldr	r0, [r3, #0]
 8001470:	79fa      	ldrb	r2, [r7, #7]
 8001472:	494f      	ldr	r1, [pc, #316]	@ (80015b0 <Motor_SetSpeed+0x1b4>)
 8001474:	4613      	mov	r3, r2
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	4413      	add	r3, r2
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	440b      	add	r3, r1
 800147e:	3314      	adds	r3, #20
 8001480:	881b      	ldrh	r3, [r3, #0]
 8001482:	2200      	movs	r2, #0
 8001484:	4619      	mov	r1, r3
 8001486:	f001 ff27 	bl	80032d8 <HAL_GPIO_WritePin>
 800148a:	e02f      	b.n	80014ec <Motor_SetSpeed+0xf0>
    } else {
        HAL_GPIO_WritePin(motors[id].in1_port, motors[id].in1_pin, GPIO_PIN_RESET);
 800148c:	79fa      	ldrb	r2, [r7, #7]
 800148e:	4948      	ldr	r1, [pc, #288]	@ (80015b0 <Motor_SetSpeed+0x1b4>)
 8001490:	4613      	mov	r3, r2
 8001492:	00db      	lsls	r3, r3, #3
 8001494:	4413      	add	r3, r2
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	440b      	add	r3, r1
 800149a:	3308      	adds	r3, #8
 800149c:	6818      	ldr	r0, [r3, #0]
 800149e:	79fa      	ldrb	r2, [r7, #7]
 80014a0:	4943      	ldr	r1, [pc, #268]	@ (80015b0 <Motor_SetSpeed+0x1b4>)
 80014a2:	4613      	mov	r3, r2
 80014a4:	00db      	lsls	r3, r3, #3
 80014a6:	4413      	add	r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	440b      	add	r3, r1
 80014ac:	330c      	adds	r3, #12
 80014ae:	881b      	ldrh	r3, [r3, #0]
 80014b0:	2200      	movs	r2, #0
 80014b2:	4619      	mov	r1, r3
 80014b4:	f001 ff10 	bl	80032d8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motors[id].in2_port, motors[id].in2_pin, GPIO_PIN_SET);
 80014b8:	79fa      	ldrb	r2, [r7, #7]
 80014ba:	493d      	ldr	r1, [pc, #244]	@ (80015b0 <Motor_SetSpeed+0x1b4>)
 80014bc:	4613      	mov	r3, r2
 80014be:	00db      	lsls	r3, r3, #3
 80014c0:	4413      	add	r3, r2
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	440b      	add	r3, r1
 80014c6:	3310      	adds	r3, #16
 80014c8:	6818      	ldr	r0, [r3, #0]
 80014ca:	79fa      	ldrb	r2, [r7, #7]
 80014cc:	4938      	ldr	r1, [pc, #224]	@ (80015b0 <Motor_SetSpeed+0x1b4>)
 80014ce:	4613      	mov	r3, r2
 80014d0:	00db      	lsls	r3, r3, #3
 80014d2:	4413      	add	r3, r2
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	440b      	add	r3, r1
 80014d8:	3314      	adds	r3, #20
 80014da:	881b      	ldrh	r3, [r3, #0]
 80014dc:	2201      	movs	r2, #1
 80014de:	4619      	mov	r1, r3
 80014e0:	f001 fefa 	bl	80032d8 <HAL_GPIO_WritePin>
        speed = -speed;
 80014e4:	88bb      	ldrh	r3, [r7, #4]
 80014e6:	425b      	negs	r3, r3
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	80bb      	strh	r3, [r7, #4]
    }

    uint32_t duty = (speed * 999) / 100;
 80014ec:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014f0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80014f4:	fb02 f303 	mul.w	r3, r2, r3
 80014f8:	4a2e      	ldr	r2, [pc, #184]	@ (80015b4 <Motor_SetSpeed+0x1b8>)
 80014fa:	fb82 1203 	smull	r1, r2, r2, r3
 80014fe:	1152      	asrs	r2, r2, #5
 8001500:	17db      	asrs	r3, r3, #31
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 8001506:	79fa      	ldrb	r2, [r7, #7]
 8001508:	4929      	ldr	r1, [pc, #164]	@ (80015b0 <Motor_SetSpeed+0x1b4>)
 800150a:	4613      	mov	r3, r2
 800150c:	00db      	lsls	r3, r3, #3
 800150e:	4413      	add	r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	440b      	add	r3, r1
 8001514:	3304      	adds	r3, #4
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d10b      	bne.n	8001534 <Motor_SetSpeed+0x138>
 800151c:	79fa      	ldrb	r2, [r7, #7]
 800151e:	4924      	ldr	r1, [pc, #144]	@ (80015b0 <Motor_SetSpeed+0x1b4>)
 8001520:	4613      	mov	r3, r2
 8001522:	00db      	lsls	r3, r3, #3
 8001524:	4413      	add	r3, r2
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	440b      	add	r3, r1
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	68fa      	ldr	r2, [r7, #12]
 8001530:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001532:	e038      	b.n	80015a6 <Motor_SetSpeed+0x1aa>
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 8001534:	79fa      	ldrb	r2, [r7, #7]
 8001536:	491e      	ldr	r1, [pc, #120]	@ (80015b0 <Motor_SetSpeed+0x1b4>)
 8001538:	4613      	mov	r3, r2
 800153a:	00db      	lsls	r3, r3, #3
 800153c:	4413      	add	r3, r2
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	440b      	add	r3, r1
 8001542:	3304      	adds	r3, #4
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2b04      	cmp	r3, #4
 8001548:	d10b      	bne.n	8001562 <Motor_SetSpeed+0x166>
 800154a:	79fa      	ldrb	r2, [r7, #7]
 800154c:	4918      	ldr	r1, [pc, #96]	@ (80015b0 <Motor_SetSpeed+0x1b4>)
 800154e:	4613      	mov	r3, r2
 8001550:	00db      	lsls	r3, r3, #3
 8001552:	4413      	add	r3, r2
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	440b      	add	r3, r1
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001560:	e021      	b.n	80015a6 <Motor_SetSpeed+0x1aa>
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 8001562:	79fa      	ldrb	r2, [r7, #7]
 8001564:	4912      	ldr	r1, [pc, #72]	@ (80015b0 <Motor_SetSpeed+0x1b4>)
 8001566:	4613      	mov	r3, r2
 8001568:	00db      	lsls	r3, r3, #3
 800156a:	4413      	add	r3, r2
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	440b      	add	r3, r1
 8001570:	3304      	adds	r3, #4
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2b08      	cmp	r3, #8
 8001576:	d10b      	bne.n	8001590 <Motor_SetSpeed+0x194>
 8001578:	79fa      	ldrb	r2, [r7, #7]
 800157a:	490d      	ldr	r1, [pc, #52]	@ (80015b0 <Motor_SetSpeed+0x1b4>)
 800157c:	4613      	mov	r3, r2
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	4413      	add	r3, r2
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	440b      	add	r3, r1
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800158e:	e00a      	b.n	80015a6 <Motor_SetSpeed+0x1aa>
    __HAL_TIM_SET_COMPARE(motors[id].pwm_tim, motors[id].pwm_channel, duty);
 8001590:	79fa      	ldrb	r2, [r7, #7]
 8001592:	4907      	ldr	r1, [pc, #28]	@ (80015b0 <Motor_SetSpeed+0x1b4>)
 8001594:	4613      	mov	r3, r2
 8001596:	00db      	lsls	r3, r3, #3
 8001598:	4413      	add	r3, r2
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	440b      	add	r3, r1
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80015a6:	bf00      	nop
 80015a8:	3710      	adds	r7, #16
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	200002ac 	.word	0x200002ac
 80015b4:	51eb851f 	.word	0x51eb851f

080015b8 <Motor_GetEncoder>:

int32_t Motor_GetEncoder(Motor_ID id)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	71fb      	strb	r3, [r7, #7]
    int32_t current_cnt = (int32_t)__HAL_TIM_GET_COUNTER(motors[id].encoder_tim);
 80015c2:	79fa      	ldrb	r2, [r7, #7]
 80015c4:	492a      	ldr	r1, [pc, #168]	@ (8001670 <Motor_GetEncoder+0xb8>)
 80015c6:	4613      	mov	r3, r2
 80015c8:	00db      	lsls	r3, r3, #3
 80015ca:	4413      	add	r3, r2
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	440b      	add	r3, r1
 80015d0:	3318      	adds	r3, #24
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d8:	60bb      	str	r3, [r7, #8]
    int32_t diff = current_cnt - motors[id].encoder_offset;
 80015da:	79fa      	ldrb	r2, [r7, #7]
 80015dc:	4924      	ldr	r1, [pc, #144]	@ (8001670 <Motor_GetEncoder+0xb8>)
 80015de:	4613      	mov	r3, r2
 80015e0:	00db      	lsls	r3, r3, #3
 80015e2:	4413      	add	r3, r2
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	440b      	add	r3, r1
 80015e8:	331c      	adds	r3, #28
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	68ba      	ldr	r2, [r7, #8]
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	60fb      	str	r3, [r7, #12]
    
    if (diff > 32767) diff -= 65536;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80015f8:	db04      	blt.n	8001604 <Motor_GetEncoder+0x4c>
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8001600:	60fb      	str	r3, [r7, #12]
 8001602:	e007      	b.n	8001614 <Motor_GetEncoder+0x5c>
    else if (diff < -32768) diff += 65536;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 800160a:	da03      	bge.n	8001614 <Motor_GetEncoder+0x5c>
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001612:	60fb      	str	r3, [r7, #12]
    
    motors[id].encoder_total += diff;
 8001614:	79fa      	ldrb	r2, [r7, #7]
 8001616:	4916      	ldr	r1, [pc, #88]	@ (8001670 <Motor_GetEncoder+0xb8>)
 8001618:	4613      	mov	r3, r2
 800161a:	00db      	lsls	r3, r3, #3
 800161c:	4413      	add	r3, r2
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	440b      	add	r3, r1
 8001622:	3320      	adds	r3, #32
 8001624:	6819      	ldr	r1, [r3, #0]
 8001626:	79fa      	ldrb	r2, [r7, #7]
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	4419      	add	r1, r3
 800162c:	4810      	ldr	r0, [pc, #64]	@ (8001670 <Motor_GetEncoder+0xb8>)
 800162e:	4613      	mov	r3, r2
 8001630:	00db      	lsls	r3, r3, #3
 8001632:	4413      	add	r3, r2
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	4403      	add	r3, r0
 8001638:	3320      	adds	r3, #32
 800163a:	6019      	str	r1, [r3, #0]
    
    motors[id].encoder_offset = current_cnt;
 800163c:	79fa      	ldrb	r2, [r7, #7]
 800163e:	490c      	ldr	r1, [pc, #48]	@ (8001670 <Motor_GetEncoder+0xb8>)
 8001640:	4613      	mov	r3, r2
 8001642:	00db      	lsls	r3, r3, #3
 8001644:	4413      	add	r3, r2
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	440b      	add	r3, r1
 800164a:	331c      	adds	r3, #28
 800164c:	68ba      	ldr	r2, [r7, #8]
 800164e:	601a      	str	r2, [r3, #0]
    
    return motors[id].encoder_total;
 8001650:	79fa      	ldrb	r2, [r7, #7]
 8001652:	4907      	ldr	r1, [pc, #28]	@ (8001670 <Motor_GetEncoder+0xb8>)
 8001654:	4613      	mov	r3, r2
 8001656:	00db      	lsls	r3, r3, #3
 8001658:	4413      	add	r3, r2
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	440b      	add	r3, r1
 800165e:	3320      	adds	r3, #32
 8001660:	681b      	ldr	r3, [r3, #0]
}
 8001662:	4618      	mov	r0, r3
 8001664:	3714      	adds	r7, #20
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr
 800166e:	bf00      	nop
 8001670:	200002ac 	.word	0x200002ac

08001674 <PID_Calculate>:

float PID_Calculate(PIDController* pid, float error, float dt) {
 8001674:	b580      	push	{r7, lr}
 8001676:	b088      	sub	sp, #32
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001680:	edc7 0a01 	vstr	s1, [r7, #4]
    float proportional = pid->Kp * error;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	edd3 7a00 	vldr	s15, [r3]
 800168a:	ed97 7a02 	vldr	s14, [r7, #8]
 800168e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001692:	edc7 7a07 	vstr	s15, [r7, #28]

    pid->integral += error * dt;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	ed93 7a03 	vldr	s14, [r3, #12]
 800169c:	edd7 6a02 	vldr	s13, [r7, #8]
 80016a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80016a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	edc3 7a03 	vstr	s15, [r3, #12]
    pid->integral = fmaxf(fminf(pid->integral, pid->max_integral), -pid->max_integral);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	edd3 7a03 	vldr	s15, [r3, #12]
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	ed93 7a05 	vldr	s14, [r3, #20]
 80016be:	eef0 0a47 	vmov.f32	s1, s14
 80016c2:	eeb0 0a67 	vmov.f32	s0, s15
 80016c6:	f007 fa94 	bl	8008bf2 <fminf>
 80016ca:	eeb0 7a40 	vmov.f32	s14, s0
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	edd3 7a05 	vldr	s15, [r3, #20]
 80016d4:	eef1 7a67 	vneg.f32	s15, s15
 80016d8:	eef0 0a67 	vmov.f32	s1, s15
 80016dc:	eeb0 0a47 	vmov.f32	s0, s14
 80016e0:	f007 fa6a 	bl	8008bb8 <fmaxf>
 80016e4:	eef0 7a40 	vmov.f32	s15, s0
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	edc3 7a03 	vstr	s15, [r3, #12]

    float derivative = pid->Kd * (error - pid->prev_error) / dt;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	ed93 7a02 	vldr	s14, [r3, #8]
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	edd3 7a04 	vldr	s15, [r3, #16]
 80016fa:	edd7 6a02 	vldr	s13, [r7, #8]
 80016fe:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001702:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001706:	ed97 7a01 	vldr	s14, [r7, #4]
 800170a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800170e:	edc7 7a06 	vstr	s15, [r7, #24]

    float output = proportional + (pid->Ki * pid->integral) + derivative;
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	ed93 7a01 	vldr	s14, [r3, #4]
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	edd3 7a03 	vldr	s15, [r3, #12]
 800171e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001722:	edd7 7a07 	vldr	s15, [r7, #28]
 8001726:	ee77 7a27 	vadd.f32	s15, s14, s15
 800172a:	ed97 7a06 	vldr	s14, [r7, #24]
 800172e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001732:	edc7 7a05 	vstr	s15, [r7, #20]

    pid->prev_error = error;
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	68ba      	ldr	r2, [r7, #8]
 800173a:	611a      	str	r2, [r3, #16]

    return output;
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	ee07 3a90 	vmov	s15, r3
}
 8001742:	eeb0 0a67 	vmov.f32	s0, s15
 8001746:	3720      	adds	r7, #32
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <Motor_Forward>:

void Motor_Forward(Motor_ID id,Motor_ID id2,int16_t speed){
 800174c:	b580      	push	{r7, lr}
 800174e:	b08c      	sub	sp, #48	@ 0x30
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	71fb      	strb	r3, [r7, #7]
 8001756:	460b      	mov	r3, r1
 8001758:	71bb      	strb	r3, [r7, #6]
 800175a:	4613      	mov	r3, r2
 800175c:	80bb      	strh	r3, [r7, #4]
  uint32_t current_time = HAL_GetTick();
 800175e:	f001 fa4b 	bl	8002bf8 <HAL_GetTick>
 8001762:	62f8      	str	r0, [r7, #44]	@ 0x2c
  float dt = (current_time - prev_time) / 1000.0f;
 8001764:	4b47      	ldr	r3, [pc, #284]	@ (8001884 <Motor_Forward+0x138>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	ee07 3a90 	vmov	s15, r3
 8001770:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001774:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8001888 <Motor_Forward+0x13c>
 8001778:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800177c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
  prev_time = current_time;
 8001780:	4a40      	ldr	r2, [pc, #256]	@ (8001884 <Motor_Forward+0x138>)
 8001782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001784:	6013      	str	r3, [r2, #0]

  int32_t enc1 = Motor_GetEncoder(id);
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff ff15 	bl	80015b8 <Motor_GetEncoder>
 800178e:	6278      	str	r0, [r7, #36]	@ 0x24
  int32_t enc2 = -Motor_GetEncoder(id2);
 8001790:	79bb      	ldrb	r3, [r7, #6]
 8001792:	4618      	mov	r0, r3
 8001794:	f7ff ff10 	bl	80015b8 <Motor_GetEncoder>
 8001798:	4603      	mov	r3, r0
 800179a:	425b      	negs	r3, r3
 800179c:	623b      	str	r3, [r7, #32]

  int32_t position_error = enc1 - enc2;
 800179e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017a0:	6a3b      	ldr	r3, [r7, #32]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	61fb      	str	r3, [r7, #28]

  float pid_output = PID_Calculate(&pid, position_error, dt);
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	ee07 3a90 	vmov	s15, r3
 80017ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017b0:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 80017b4:	eeb0 0a67 	vmov.f32	s0, s15
 80017b8:	4834      	ldr	r0, [pc, #208]	@ (800188c <Motor_Forward+0x140>)
 80017ba:	f7ff ff5b 	bl	8001674 <PID_Calculate>
 80017be:	ed87 0a06 	vstr	s0, [r7, #24]

  float base_speed = speed;
 80017c2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80017c6:	ee07 3a90 	vmov	s15, r3
 80017ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017ce:	edc7 7a05 	vstr	s15, [r7, #20]

  float speed1 = base_speed - pid_output;
 80017d2:	ed97 7a05 	vldr	s14, [r7, #20]
 80017d6:	edd7 7a06 	vldr	s15, [r7, #24]
 80017da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017de:	edc7 7a04 	vstr	s15, [r7, #16]
  float speed2 = -(base_speed + pid_output);
 80017e2:	ed97 7a05 	vldr	s14, [r7, #20]
 80017e6:	edd7 7a06 	vldr	s15, [r7, #24]
 80017ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017ee:	eef1 7a67 	vneg.f32	s15, s15
 80017f2:	edc7 7a03 	vstr	s15, [r7, #12]
  
  speed1 = fmaxf(fminf(speed1, 100.0f), -100.0f);
 80017f6:	eddf 0a26 	vldr	s1, [pc, #152]	@ 8001890 <Motor_Forward+0x144>
 80017fa:	ed97 0a04 	vldr	s0, [r7, #16]
 80017fe:	f007 f9f8 	bl	8008bf2 <fminf>
 8001802:	eef0 7a40 	vmov.f32	s15, s0
 8001806:	eddf 0a23 	vldr	s1, [pc, #140]	@ 8001894 <Motor_Forward+0x148>
 800180a:	eeb0 0a67 	vmov.f32	s0, s15
 800180e:	f007 f9d3 	bl	8008bb8 <fmaxf>
 8001812:	ed87 0a04 	vstr	s0, [r7, #16]
	speed2 = fmaxf(fminf(speed2, 100.0f), -100.0f);
 8001816:	eddf 0a1e 	vldr	s1, [pc, #120]	@ 8001890 <Motor_Forward+0x144>
 800181a:	ed97 0a03 	vldr	s0, [r7, #12]
 800181e:	f007 f9e8 	bl	8008bf2 <fminf>
 8001822:	eef0 7a40 	vmov.f32	s15, s0
 8001826:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 8001894 <Motor_Forward+0x148>
 800182a:	eeb0 0a67 	vmov.f32	s0, s15
 800182e:	f007 f9c3 	bl	8008bb8 <fmaxf>
 8001832:	ed87 0a03 	vstr	s0, [r7, #12]

  Motor_SetSpeed(id,speed1);
 8001836:	edd7 7a04 	vldr	s15, [r7, #16]
 800183a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800183e:	ee17 3a90 	vmov	r3, s15
 8001842:	b21a      	sxth	r2, r3
 8001844:	79fb      	ldrb	r3, [r7, #7]
 8001846:	4611      	mov	r1, r2
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff fdd7 	bl	80013fc <Motor_SetSpeed>
  Motor_SetSpeed(id2,speed2);
 800184e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001852:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001856:	ee17 3a90 	vmov	r3, s15
 800185a:	b21a      	sxth	r2, r3
 800185c:	79bb      	ldrb	r3, [r7, #6]
 800185e:	4611      	mov	r1, r2
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff fdcb 	bl	80013fc <Motor_SetSpeed>

  Debug_Output("Forward", position_error, pid_output, speed1, speed2);
 8001866:	ed97 1a03 	vldr	s2, [r7, #12]
 800186a:	edd7 0a04 	vldr	s1, [r7, #16]
 800186e:	ed97 0a06 	vldr	s0, [r7, #24]
 8001872:	69f9      	ldr	r1, [r7, #28]
 8001874:	4808      	ldr	r0, [pc, #32]	@ (8001898 <Motor_Forward+0x14c>)
 8001876:	f000 f8b9 	bl	80019ec <Debug_Output>
}
 800187a:	bf00      	nop
 800187c:	3730      	adds	r7, #48	@ 0x30
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	2000036c 	.word	0x2000036c
 8001888:	447a0000 	.word	0x447a0000
 800188c:	2000033c 	.word	0x2000033c
 8001890:	42c80000 	.word	0x42c80000
 8001894:	c2c80000 	.word	0xc2c80000
 8001898:	08008c80 	.word	0x08008c80

0800189c <Motor_Rightward>:

void Motor_Rightward(Motor_ID id, Motor_ID id2, int16_t speed) {
 800189c:	b580      	push	{r7, lr}
 800189e:	b08c      	sub	sp, #48	@ 0x30
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4603      	mov	r3, r0
 80018a4:	71fb      	strb	r3, [r7, #7]
 80018a6:	460b      	mov	r3, r1
 80018a8:	71bb      	strb	r3, [r7, #6]
 80018aa:	4613      	mov	r3, r2
 80018ac:	80bb      	strh	r3, [r7, #4]
    uint32_t current_time = HAL_GetTick();
 80018ae:	f001 f9a3 	bl	8002bf8 <HAL_GetTick>
 80018b2:	62f8      	str	r0, [r7, #44]	@ 0x2c
    float dt = (current_time - prev_time) / 1000.0f;
 80018b4:	4b47      	ldr	r3, [pc, #284]	@ (80019d4 <Motor_Rightward+0x138>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	ee07 3a90 	vmov	s15, r3
 80018c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018c4:	eddf 6a44 	vldr	s13, [pc, #272]	@ 80019d8 <Motor_Rightward+0x13c>
 80018c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018cc:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    prev_time = current_time;
 80018d0:	4a40      	ldr	r2, [pc, #256]	@ (80019d4 <Motor_Rightward+0x138>)
 80018d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018d4:	6013      	str	r3, [r2, #0]

    int32_t enc1 = Motor_GetEncoder(id);
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff fe6d 	bl	80015b8 <Motor_GetEncoder>
 80018de:	6278      	str	r0, [r7, #36]	@ 0x24
    int32_t enc2 = -Motor_GetEncoder(id2);
 80018e0:	79bb      	ldrb	r3, [r7, #6]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7ff fe68 	bl	80015b8 <Motor_GetEncoder>
 80018e8:	4603      	mov	r3, r0
 80018ea:	425b      	negs	r3, r3
 80018ec:	623b      	str	r3, [r7, #32]

    int32_t position_error = enc1 - enc2;
 80018ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018f0:	6a3b      	ldr	r3, [r7, #32]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	61fb      	str	r3, [r7, #28]

    float pid_output = PID_Calculate(&pid2, position_error, dt);
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	ee07 3a90 	vmov	s15, r3
 80018fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001900:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 8001904:	eeb0 0a67 	vmov.f32	s0, s15
 8001908:	4834      	ldr	r0, [pc, #208]	@ (80019dc <Motor_Rightward+0x140>)
 800190a:	f7ff feb3 	bl	8001674 <PID_Calculate>
 800190e:	ed87 0a06 	vstr	s0, [r7, #24]

    float base_speed = speed;
 8001912:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001916:	ee07 3a90 	vmov	s15, r3
 800191a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800191e:	edc7 7a05 	vstr	s15, [r7, #20]

    float speed1 = base_speed - pid_output;
 8001922:	ed97 7a05 	vldr	s14, [r7, #20]
 8001926:	edd7 7a06 	vldr	s15, [r7, #24]
 800192a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800192e:	edc7 7a04 	vstr	s15, [r7, #16]
    float speed2 = -(base_speed + pid_output);
 8001932:	ed97 7a05 	vldr	s14, [r7, #20]
 8001936:	edd7 7a06 	vldr	s15, [r7, #24]
 800193a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800193e:	eef1 7a67 	vneg.f32	s15, s15
 8001942:	edc7 7a03 	vstr	s15, [r7, #12]
    
    speed1 = fmaxf(fminf(speed1, 100.0f), -100.0f);
 8001946:	eddf 0a26 	vldr	s1, [pc, #152]	@ 80019e0 <Motor_Rightward+0x144>
 800194a:	ed97 0a04 	vldr	s0, [r7, #16]
 800194e:	f007 f950 	bl	8008bf2 <fminf>
 8001952:	eef0 7a40 	vmov.f32	s15, s0
 8001956:	eddf 0a23 	vldr	s1, [pc, #140]	@ 80019e4 <Motor_Rightward+0x148>
 800195a:	eeb0 0a67 	vmov.f32	s0, s15
 800195e:	f007 f92b 	bl	8008bb8 <fmaxf>
 8001962:	ed87 0a04 	vstr	s0, [r7, #16]
    speed2 = fmaxf(fminf(speed2, 100.0f), -100.0f);
 8001966:	eddf 0a1e 	vldr	s1, [pc, #120]	@ 80019e0 <Motor_Rightward+0x144>
 800196a:	ed97 0a03 	vldr	s0, [r7, #12]
 800196e:	f007 f940 	bl	8008bf2 <fminf>
 8001972:	eef0 7a40 	vmov.f32	s15, s0
 8001976:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 80019e4 <Motor_Rightward+0x148>
 800197a:	eeb0 0a67 	vmov.f32	s0, s15
 800197e:	f007 f91b 	bl	8008bb8 <fmaxf>
 8001982:	ed87 0a03 	vstr	s0, [r7, #12]

    Motor_SetSpeed(id, speed1);
 8001986:	edd7 7a04 	vldr	s15, [r7, #16]
 800198a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800198e:	ee17 3a90 	vmov	r3, s15
 8001992:	b21a      	sxth	r2, r3
 8001994:	79fb      	ldrb	r3, [r7, #7]
 8001996:	4611      	mov	r1, r2
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff fd2f 	bl	80013fc <Motor_SetSpeed>
    Motor_SetSpeed(id2, speed2);
 800199e:	edd7 7a03 	vldr	s15, [r7, #12]
 80019a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019a6:	ee17 3a90 	vmov	r3, s15
 80019aa:	b21a      	sxth	r2, r3
 80019ac:	79bb      	ldrb	r3, [r7, #6]
 80019ae:	4611      	mov	r1, r2
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff fd23 	bl	80013fc <Motor_SetSpeed>
    
    Debug_Output("RIGHT", position_error, pid_output, speed1, speed2);
 80019b6:	ed97 1a03 	vldr	s2, [r7, #12]
 80019ba:	edd7 0a04 	vldr	s1, [r7, #16]
 80019be:	ed97 0a06 	vldr	s0, [r7, #24]
 80019c2:	69f9      	ldr	r1, [r7, #28]
 80019c4:	4808      	ldr	r0, [pc, #32]	@ (80019e8 <Motor_Rightward+0x14c>)
 80019c6:	f000 f811 	bl	80019ec <Debug_Output>
}
 80019ca:	bf00      	nop
 80019cc:	3730      	adds	r7, #48	@ 0x30
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	2000036c 	.word	0x2000036c
 80019d8:	447a0000 	.word	0x447a0000
 80019dc:	20000354 	.word	0x20000354
 80019e0:	42c80000 	.word	0x42c80000
 80019e4:	c2c80000 	.word	0xc2c80000
 80019e8:	08008c88 	.word	0x08008c88

080019ec <Debug_Output>:

void Debug_Output(const char* movement, int32_t error, float pid_out, float speed1, float speed2) {
 80019ec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80019f0:	b0ac      	sub	sp, #176	@ 0xb0
 80019f2:	af06      	add	r7, sp, #24
 80019f4:	6178      	str	r0, [r7, #20]
 80019f6:	6139      	str	r1, [r7, #16]
 80019f8:	ed87 0a03 	vstr	s0, [r7, #12]
 80019fc:	edc7 0a02 	vstr	s1, [r7, #8]
 8001a00:	ed87 1a01 	vstr	s2, [r7, #4]
    static uint32_t last_debug = 0;
    if (HAL_GetTick() - last_debug > 100) {
 8001a04:	f001 f8f8 	bl	8002bf8 <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001a7c <Debug_Output+0x90>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	2b64      	cmp	r3, #100	@ 0x64
 8001a12:	d92d      	bls.n	8001a70 <Debug_Output+0x84>
        char buf[128];
        sprintf(buf, "%s | Err: %4ld | PID: %6.2f | M1: %5.1f%% | M2: %5.1f%%\r\n",
 8001a14:	68f8      	ldr	r0, [r7, #12]
 8001a16:	f7fe fd97 	bl	8000548 <__aeabi_f2d>
 8001a1a:	4604      	mov	r4, r0
 8001a1c:	460d      	mov	r5, r1
 8001a1e:	68b8      	ldr	r0, [r7, #8]
 8001a20:	f7fe fd92 	bl	8000548 <__aeabi_f2d>
 8001a24:	4680      	mov	r8, r0
 8001a26:	4689      	mov	r9, r1
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f7fe fd8d 	bl	8000548 <__aeabi_f2d>
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	f107 0018 	add.w	r0, r7, #24
 8001a36:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001a3a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001a3e:	e9cd 4500 	strd	r4, r5, [sp]
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	697a      	ldr	r2, [r7, #20]
 8001a46:	490e      	ldr	r1, [pc, #56]	@ (8001a80 <Debug_Output+0x94>)
 8001a48:	f004 ff82 	bl	8006950 <siprintf>
                movement, error, pid_out, speed1, speed2);
        HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), 100);
 8001a4c:	f107 0318 	add.w	r3, r7, #24
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7fe fc0d 	bl	8000270 <strlen>
 8001a56:	4603      	mov	r3, r0
 8001a58:	b29a      	uxth	r2, r3
 8001a5a:	f107 0118 	add.w	r1, r7, #24
 8001a5e:	2364      	movs	r3, #100	@ 0x64
 8001a60:	4808      	ldr	r0, [pc, #32]	@ (8001a84 <Debug_Output+0x98>)
 8001a62:	f003 fa57 	bl	8004f14 <HAL_UART_Transmit>
        last_debug = HAL_GetTick();
 8001a66:	f001 f8c7 	bl	8002bf8 <HAL_GetTick>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	4a03      	ldr	r2, [pc, #12]	@ (8001a7c <Debug_Output+0x90>)
 8001a6e:	6013      	str	r3, [r2, #0]
    }
}
 8001a70:	bf00      	nop
 8001a72:	3798      	adds	r7, #152	@ 0x98
 8001a74:	46bd      	mov	sp, r7
 8001a76:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000370 	.word	0x20000370
 8001a80:	08008c90 	.word	0x08008c90
 8001a84:	200005b8 	.word	0x200005b8

08001a88 <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, message , strlen(message), 100);
 8001a90:	4809      	ldr	r0, [pc, #36]	@ (8001ab8 <HAL_UART_RxCpltCallback+0x30>)
 8001a92:	f7fe fbed 	bl	8000270 <strlen>
 8001a96:	4603      	mov	r3, r0
 8001a98:	b29a      	uxth	r2, r3
 8001a9a:	2364      	movs	r3, #100	@ 0x64
 8001a9c:	4906      	ldr	r1, [pc, #24]	@ (8001ab8 <HAL_UART_RxCpltCallback+0x30>)
 8001a9e:	4807      	ldr	r0, [pc, #28]	@ (8001abc <HAL_UART_RxCpltCallback+0x34>)
 8001aa0:	f003 fa38 	bl	8004f14 <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart1, receivedata, 2);
 8001aa4:	2202      	movs	r2, #2
 8001aa6:	4906      	ldr	r1, [pc, #24]	@ (8001ac0 <HAL_UART_RxCpltCallback+0x38>)
 8001aa8:	4804      	ldr	r0, [pc, #16]	@ (8001abc <HAL_UART_RxCpltCallback+0x34>)
 8001aaa:	f003 fabe 	bl	800502a <HAL_UART_Receive_IT>
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000000 	.word	0x20000000
 8001abc:	200005b8 	.word	0x200005b8
 8001ac0:	200002a8 	.word	0x200002a8

08001ac4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001aca:	f001 f82f 	bl	8002b2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ace:	f000 f8c9 	bl	8001c64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ad2:	f7ff f9ff 	bl	8000ed4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001ad6:	f7ff fb19 	bl	800110c <MX_I2C1_Init>
  MX_I2C3_Init();
 8001ada:	f7ff fb45 	bl	8001168 <MX_I2C3_Init>
  MX_USART1_UART_Init();
 8001ade:	f000 ff81 	bl	80029e4 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001ae2:	f000 fa67 	bl	8001fb4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001ae6:	f000 fabd 	bl	8002064 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001aea:	f000 fb0f 	bl	800210c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001aee:	f000 fb61 	bl	80021b4 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001af2:	f000 fbb3 	bl	800225c <MX_TIM5_Init>
  MX_TIM8_Init();
 8001af6:	f000 fc27 	bl	8002348 <MX_TIM8_Init>
  MX_TIM9_Init();
 8001afa:	f000 fcc5 	bl	8002488 <MX_TIM9_Init>
  MX_TIM10_Init();
 8001afe:	f000 fd25 	bl	800254c <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart1, receivedata, 2);
 8001b02:	2202      	movs	r2, #2
 8001b04:	4942      	ldr	r1, [pc, #264]	@ (8001c10 <main+0x14c>)
 8001b06:	4843      	ldr	r0, [pc, #268]	@ (8001c14 <main+0x150>)
 8001b08:	f003 fa8f 	bl	800502a <HAL_UART_Receive_IT>
  Motor_Init(MOTOR_1,
 8001b0c:	4b42      	ldr	r3, [pc, #264]	@ (8001c18 <main+0x154>)
 8001b0e:	9303      	str	r3, [sp, #12]
 8001b10:	2380      	movs	r3, #128	@ 0x80
 8001b12:	9302      	str	r3, [sp, #8]
 8001b14:	4b41      	ldr	r3, [pc, #260]	@ (8001c1c <main+0x158>)
 8001b16:	9301      	str	r3, [sp, #4]
 8001b18:	2301      	movs	r3, #1
 8001b1a:	9300      	str	r3, [sp, #0]
 8001b1c:	4b40      	ldr	r3, [pc, #256]	@ (8001c20 <main+0x15c>)
 8001b1e:	2208      	movs	r2, #8
 8001b20:	4940      	ldr	r1, [pc, #256]	@ (8001c24 <main+0x160>)
 8001b22:	2000      	movs	r0, #0
 8001b24:	f7ff fbee 	bl	8001304 <Motor_Init>
            &htim5, TIM_CHANNEL_3,
            M1_IN1_GPIO_Port, M1_IN1_Pin,
            M1_IN2_GPIO_Port, M1_IN2_Pin,
            &htim1);

  Motor_Init(MOTOR_2,
 8001b28:	4b3f      	ldr	r3, [pc, #252]	@ (8001c28 <main+0x164>)
 8001b2a:	9303      	str	r3, [sp, #12]
 8001b2c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b30:	9302      	str	r3, [sp, #8]
 8001b32:	4b3e      	ldr	r3, [pc, #248]	@ (8001c2c <main+0x168>)
 8001b34:	9301      	str	r3, [sp, #4]
 8001b36:	2308      	movs	r3, #8
 8001b38:	9300      	str	r3, [sp, #0]
 8001b3a:	4b39      	ldr	r3, [pc, #228]	@ (8001c20 <main+0x15c>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	493c      	ldr	r1, [pc, #240]	@ (8001c30 <main+0x16c>)
 8001b40:	2001      	movs	r0, #1
 8001b42:	f7ff fbdf 	bl	8001304 <Motor_Init>
            &htim8, TIM_CHANNEL_1,
            M2_IN1_GPIO_Port, M2_IN1_Pin,
            M2_IN2_GPIO_Port, M2_IN2_Pin,
            &htim4);

  Motor_Init(MOTOR_3,
 8001b46:	4b3b      	ldr	r3, [pc, #236]	@ (8001c34 <main+0x170>)
 8001b48:	9303      	str	r3, [sp, #12]
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	9302      	str	r3, [sp, #8]
 8001b4e:	4b3a      	ldr	r3, [pc, #232]	@ (8001c38 <main+0x174>)
 8001b50:	9301      	str	r3, [sp, #4]
 8001b52:	2320      	movs	r3, #32
 8001b54:	9300      	str	r3, [sp, #0]
 8001b56:	4b39      	ldr	r3, [pc, #228]	@ (8001c3c <main+0x178>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	4939      	ldr	r1, [pc, #228]	@ (8001c40 <main+0x17c>)
 8001b5c:	2002      	movs	r0, #2
 8001b5e:	f7ff fbd1 	bl	8001304 <Motor_Init>
            &htim9, TIM_CHANNEL_1,
            M3_IN1_GPIO_Port, M3_IN1_Pin,
            M3_IN2_GPIO_Port, M3_IN2_Pin,
            &htim3);

  Motor_Init(MOTOR_4,
 8001b62:	4b38      	ldr	r3, [pc, #224]	@ (8001c44 <main+0x180>)
 8001b64:	9303      	str	r3, [sp, #12]
 8001b66:	2308      	movs	r3, #8
 8001b68:	9302      	str	r3, [sp, #8]
 8001b6a:	4b34      	ldr	r3, [pc, #208]	@ (8001c3c <main+0x178>)
 8001b6c:	9301      	str	r3, [sp, #4]
 8001b6e:	2302      	movs	r3, #2
 8001b70:	9300      	str	r3, [sp, #0]
 8001b72:	4b32      	ldr	r3, [pc, #200]	@ (8001c3c <main+0x178>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	4934      	ldr	r1, [pc, #208]	@ (8001c48 <main+0x184>)
 8001b78:	2003      	movs	r0, #3
 8001b7a:	f7ff fbc3 	bl	8001304 <Motor_Init>
            &htim10, TIM_CHANNEL_1,
            M4_IN1_GPIO_Port, M4_IN1_Pin,
            M4_IN2_GPIO_Port, M4_IN2_Pin,
            &htim2);

  pid.Kp = 2.0f;
 8001b7e:	4b33      	ldr	r3, [pc, #204]	@ (8001c4c <main+0x188>)
 8001b80:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b84:	601a      	str	r2, [r3, #0]
  pid.Ki = 0.5f;
 8001b86:	4b31      	ldr	r3, [pc, #196]	@ (8001c4c <main+0x188>)
 8001b88:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8001b8c:	605a      	str	r2, [r3, #4]
  pid.Kd = 0.1f;
 8001b8e:	4b2f      	ldr	r3, [pc, #188]	@ (8001c4c <main+0x188>)
 8001b90:	4a2f      	ldr	r2, [pc, #188]	@ (8001c50 <main+0x18c>)
 8001b92:	609a      	str	r2, [r3, #8]
  pid.max_integral = 100.0f;
 8001b94:	4b2d      	ldr	r3, [pc, #180]	@ (8001c4c <main+0x188>)
 8001b96:	4a2f      	ldr	r2, [pc, #188]	@ (8001c54 <main+0x190>)
 8001b98:	615a      	str	r2, [r3, #20]
  pid2.Kp = 2.0f;
 8001b9a:	4b2f      	ldr	r3, [pc, #188]	@ (8001c58 <main+0x194>)
 8001b9c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ba0:	601a      	str	r2, [r3, #0]
  pid2.Ki = 0.5f;
 8001ba2:	4b2d      	ldr	r3, [pc, #180]	@ (8001c58 <main+0x194>)
 8001ba4:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8001ba8:	605a      	str	r2, [r3, #4]
  pid2.Kd = 0.1f;
 8001baa:	4b2b      	ldr	r3, [pc, #172]	@ (8001c58 <main+0x194>)
 8001bac:	4a28      	ldr	r2, [pc, #160]	@ (8001c50 <main+0x18c>)
 8001bae:	609a      	str	r2, [r3, #8]
  pid2.max_integral = 100.0f;
 8001bb0:	4b29      	ldr	r3, [pc, #164]	@ (8001c58 <main+0x194>)
 8001bb2:	4a28      	ldr	r2, [pc, #160]	@ (8001c54 <main+0x190>)
 8001bb4:	615a      	str	r2, [r3, #20]
  prev_time = HAL_GetTick();
 8001bb6:	f001 f81f 	bl	8002bf8 <HAL_GetTick>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	4a27      	ldr	r2, [pc, #156]	@ (8001c5c <main+0x198>)
 8001bbe:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    Motor_Forward(MOTOR_1, MOTOR_2, target_speed);  // 
 8001bc0:	4b27      	ldr	r3, [pc, #156]	@ (8001c60 <main+0x19c>)
 8001bc2:	edd3 7a00 	vldr	s15, [r3]
 8001bc6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bca:	ee17 3a90 	vmov	r3, s15
 8001bce:	b21b      	sxth	r3, r3
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	2000      	movs	r0, #0
 8001bd6:	f7ff fdb9 	bl	800174c <Motor_Forward>
    HAL_Delay(1000);
 8001bda:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001bde:	f001 f817 	bl	8002c10 <HAL_Delay>
    
    Motor_Rightward(MOTOR_3, MOTOR_4, target_speed);    // 
 8001be2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c60 <main+0x19c>)
 8001be4:	edd3 7a00 	vldr	s15, [r3]
 8001be8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bec:	ee17 3a90 	vmov	r3, s15
 8001bf0:	b21b      	sxth	r3, r3
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	2103      	movs	r1, #3
 8001bf6:	2002      	movs	r0, #2
 8001bf8:	f7ff fe50 	bl	800189c <Motor_Rightward>
    HAL_Delay(1000);
 8001bfc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c00:	f001 f806 	bl	8002c10 <HAL_Delay>
    
    HAL_Delay(10);
 8001c04:	200a      	movs	r0, #10
 8001c06:	f001 f803 	bl	8002c10 <HAL_Delay>
    Motor_Forward(MOTOR_1, MOTOR_2, target_speed);  // 
 8001c0a:	bf00      	nop
 8001c0c:	e7d8      	b.n	8001bc0 <main+0xfc>
 8001c0e:	bf00      	nop
 8001c10:	200002a8 	.word	0x200002a8
 8001c14:	200005b8 	.word	0x200005b8
 8001c18:	20000378 	.word	0x20000378
 8001c1c:	40021000 	.word	0x40021000
 8001c20:	40021800 	.word	0x40021800
 8001c24:	20000498 	.word	0x20000498
 8001c28:	20000450 	.word	0x20000450
 8001c2c:	40020c00 	.word	0x40020c00
 8001c30:	200004e0 	.word	0x200004e0
 8001c34:	20000408 	.word	0x20000408
 8001c38:	40020400 	.word	0x40020400
 8001c3c:	40020800 	.word	0x40020800
 8001c40:	20000528 	.word	0x20000528
 8001c44:	200003c0 	.word	0x200003c0
 8001c48:	20000570 	.word	0x20000570
 8001c4c:	2000033c 	.word	0x2000033c
 8001c50:	3dcccccd 	.word	0x3dcccccd
 8001c54:	42c80000 	.word	0x42c80000
 8001c58:	20000354 	.word	0x20000354
 8001c5c:	2000036c 	.word	0x2000036c
 8001c60:	2000000c 	.word	0x2000000c

08001c64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b094      	sub	sp, #80	@ 0x50
 8001c68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c6a:	f107 0320 	add.w	r3, r7, #32
 8001c6e:	2230      	movs	r2, #48	@ 0x30
 8001c70:	2100      	movs	r1, #0
 8001c72:	4618      	mov	r0, r3
 8001c74:	f004 fed1 	bl	8006a1a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c78:	f107 030c 	add.w	r3, r7, #12
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	605a      	str	r2, [r3, #4]
 8001c82:	609a      	str	r2, [r3, #8]
 8001c84:	60da      	str	r2, [r3, #12]
 8001c86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60bb      	str	r3, [r7, #8]
 8001c8c:	4b27      	ldr	r3, [pc, #156]	@ (8001d2c <SystemClock_Config+0xc8>)
 8001c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c90:	4a26      	ldr	r2, [pc, #152]	@ (8001d2c <SystemClock_Config+0xc8>)
 8001c92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c96:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c98:	4b24      	ldr	r3, [pc, #144]	@ (8001d2c <SystemClock_Config+0xc8>)
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	607b      	str	r3, [r7, #4]
 8001ca8:	4b21      	ldr	r3, [pc, #132]	@ (8001d30 <SystemClock_Config+0xcc>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a20      	ldr	r2, [pc, #128]	@ (8001d30 <SystemClock_Config+0xcc>)
 8001cae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cb2:	6013      	str	r3, [r2, #0]
 8001cb4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d30 <SystemClock_Config+0xcc>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cbc:	607b      	str	r3, [r7, #4]
 8001cbe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cc8:	2310      	movs	r3, #16
 8001cca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ccc:	2302      	movs	r3, #2
 8001cce:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001cd4:	2308      	movs	r3, #8
 8001cd6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001cd8:	2348      	movs	r3, #72	@ 0x48
 8001cda:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001cdc:	2302      	movs	r3, #2
 8001cde:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ce0:	2304      	movs	r3, #4
 8001ce2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ce4:	f107 0320 	add.w	r3, r7, #32
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f001 fc53 	bl	8003594 <HAL_RCC_OscConfig>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001cf4:	f000 f81e 	bl	8001d34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cf8:	230f      	movs	r3, #15
 8001cfa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d00:	2300      	movs	r3, #0
 8001d02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d08:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d0e:	f107 030c 	add.w	r3, r7, #12
 8001d12:	2102      	movs	r1, #2
 8001d14:	4618      	mov	r0, r3
 8001d16:	f001 feb5 	bl	8003a84 <HAL_RCC_ClockConfig>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001d20:	f000 f808 	bl	8001d34 <Error_Handler>
  }
}
 8001d24:	bf00      	nop
 8001d26:	3750      	adds	r7, #80	@ 0x50
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	40007000 	.word	0x40007000

08001d34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d38:	b672      	cpsid	i
}
 8001d3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d3c:	bf00      	nop
 8001d3e:	e7fd      	b.n	8001d3c <Error_Handler+0x8>

08001d40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	607b      	str	r3, [r7, #4]
 8001d4a:	4b10      	ldr	r3, [pc, #64]	@ (8001d8c <HAL_MspInit+0x4c>)
 8001d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4e:	4a0f      	ldr	r2, [pc, #60]	@ (8001d8c <HAL_MspInit+0x4c>)
 8001d50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d54:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d56:	4b0d      	ldr	r3, [pc, #52]	@ (8001d8c <HAL_MspInit+0x4c>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d5e:	607b      	str	r3, [r7, #4]
 8001d60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	603b      	str	r3, [r7, #0]
 8001d66:	4b09      	ldr	r3, [pc, #36]	@ (8001d8c <HAL_MspInit+0x4c>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6a:	4a08      	ldr	r2, [pc, #32]	@ (8001d8c <HAL_MspInit+0x4c>)
 8001d6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d72:	4b06      	ldr	r3, [pc, #24]	@ (8001d8c <HAL_MspInit+0x4c>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d7a:	603b      	str	r3, [r7, #0]
 8001d7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d7e:	bf00      	nop
 8001d80:	370c      	adds	r7, #12
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	40023800 	.word	0x40023800

08001d90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d94:	bf00      	nop
 8001d96:	e7fd      	b.n	8001d94 <NMI_Handler+0x4>

08001d98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d9c:	bf00      	nop
 8001d9e:	e7fd      	b.n	8001d9c <HardFault_Handler+0x4>

08001da0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001da4:	bf00      	nop
 8001da6:	e7fd      	b.n	8001da4 <MemManage_Handler+0x4>

08001da8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dac:	bf00      	nop
 8001dae:	e7fd      	b.n	8001dac <BusFault_Handler+0x4>

08001db0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001db4:	bf00      	nop
 8001db6:	e7fd      	b.n	8001db4 <UsageFault_Handler+0x4>

08001db8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr

08001dc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dd8:	bf00      	nop
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr

08001de2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001de6:	f000 fef3 	bl	8002bd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}
	...

08001df0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001df4:	4802      	ldr	r0, [pc, #8]	@ (8001e00 <USART1_IRQHandler+0x10>)
 8001df6:	f003 f93d 	bl	8005074 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	200005b8 	.word	0x200005b8

08001e04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  return 1;
 8001e08:	2301      	movs	r3, #1
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <_kill>:

int _kill(int pid, int sig)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
 8001e1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e1e:	f004 fe4f 	bl	8006ac0 <__errno>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2216      	movs	r2, #22
 8001e26:	601a      	str	r2, [r3, #0]
  return -1;
 8001e28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <_exit>:

void _exit (int status)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f7ff ffe7 	bl	8001e14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e46:	bf00      	nop
 8001e48:	e7fd      	b.n	8001e46 <_exit+0x12>

08001e4a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b086      	sub	sp, #24
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	60f8      	str	r0, [r7, #12]
 8001e52:	60b9      	str	r1, [r7, #8]
 8001e54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e56:	2300      	movs	r3, #0
 8001e58:	617b      	str	r3, [r7, #20]
 8001e5a:	e00a      	b.n	8001e72 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e5c:	f3af 8000 	nop.w
 8001e60:	4601      	mov	r1, r0
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	1c5a      	adds	r2, r3, #1
 8001e66:	60ba      	str	r2, [r7, #8]
 8001e68:	b2ca      	uxtb	r2, r1
 8001e6a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	3301      	adds	r3, #1
 8001e70:	617b      	str	r3, [r7, #20]
 8001e72:	697a      	ldr	r2, [r7, #20]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	429a      	cmp	r2, r3
 8001e78:	dbf0      	blt.n	8001e5c <_read+0x12>
  }

  return len;
 8001e7a:	687b      	ldr	r3, [r7, #4]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3718      	adds	r7, #24
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	60b9      	str	r1, [r7, #8]
 8001e8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e90:	2300      	movs	r3, #0
 8001e92:	617b      	str	r3, [r7, #20]
 8001e94:	e009      	b.n	8001eaa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	1c5a      	adds	r2, r3, #1
 8001e9a:	60ba      	str	r2, [r7, #8]
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	617b      	str	r3, [r7, #20]
 8001eaa:	697a      	ldr	r2, [r7, #20]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	dbf1      	blt.n	8001e96 <_write+0x12>
  }
  return len;
 8001eb2:	687b      	ldr	r3, [r7, #4]
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3718      	adds	r7, #24
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <_close>:

int _close(int file)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ec4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ee4:	605a      	str	r2, [r3, #4]
  return 0;
 8001ee6:	2300      	movs	r3, #0
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <_isatty>:

int _isatty(int file)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001efc:	2301      	movs	r3, #1
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	b085      	sub	sp, #20
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	60f8      	str	r0, [r7, #12]
 8001f12:	60b9      	str	r1, [r7, #8]
 8001f14:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f16:	2300      	movs	r3, #0
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3714      	adds	r7, #20
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr

08001f24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b086      	sub	sp, #24
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f2c:	4a14      	ldr	r2, [pc, #80]	@ (8001f80 <_sbrk+0x5c>)
 8001f2e:	4b15      	ldr	r3, [pc, #84]	@ (8001f84 <_sbrk+0x60>)
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f38:	4b13      	ldr	r3, [pc, #76]	@ (8001f88 <_sbrk+0x64>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d102      	bne.n	8001f46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f40:	4b11      	ldr	r3, [pc, #68]	@ (8001f88 <_sbrk+0x64>)
 8001f42:	4a12      	ldr	r2, [pc, #72]	@ (8001f8c <_sbrk+0x68>)
 8001f44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f46:	4b10      	ldr	r3, [pc, #64]	@ (8001f88 <_sbrk+0x64>)
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	693a      	ldr	r2, [r7, #16]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d207      	bcs.n	8001f64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f54:	f004 fdb4 	bl	8006ac0 <__errno>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	220c      	movs	r2, #12
 8001f5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f62:	e009      	b.n	8001f78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f64:	4b08      	ldr	r3, [pc, #32]	@ (8001f88 <_sbrk+0x64>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f6a:	4b07      	ldr	r3, [pc, #28]	@ (8001f88 <_sbrk+0x64>)
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4413      	add	r3, r2
 8001f72:	4a05      	ldr	r2, [pc, #20]	@ (8001f88 <_sbrk+0x64>)
 8001f74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f76:	68fb      	ldr	r3, [r7, #12]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3718      	adds	r7, #24
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20020000 	.word	0x20020000
 8001f84:	00000400 	.word	0x00000400
 8001f88:	20000374 	.word	0x20000374
 8001f8c:	20000750 	.word	0x20000750

08001f90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f94:	4b06      	ldr	r3, [pc, #24]	@ (8001fb0 <SystemInit+0x20>)
 8001f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f9a:	4a05      	ldr	r2, [pc, #20]	@ (8001fb0 <SystemInit+0x20>)
 8001f9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fa0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fa4:	bf00      	nop
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	e000ed00 	.word	0xe000ed00

08001fb4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim10;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b08c      	sub	sp, #48	@ 0x30
 8001fb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001fba:	f107 030c 	add.w	r3, r7, #12
 8001fbe:	2224      	movs	r2, #36	@ 0x24
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f004 fd29 	bl	8006a1a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fc8:	1d3b      	adds	r3, r7, #4
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001fd0:	4b22      	ldr	r3, [pc, #136]	@ (800205c <MX_TIM1_Init+0xa8>)
 8001fd2:	4a23      	ldr	r2, [pc, #140]	@ (8002060 <MX_TIM1_Init+0xac>)
 8001fd4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2-1;
 8001fd6:	4b21      	ldr	r3, [pc, #132]	@ (800205c <MX_TIM1_Init+0xa8>)
 8001fd8:	2201      	movs	r2, #1
 8001fda:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fdc:	4b1f      	ldr	r3, [pc, #124]	@ (800205c <MX_TIM1_Init+0xa8>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001fe2:	4b1e      	ldr	r3, [pc, #120]	@ (800205c <MX_TIM1_Init+0xa8>)
 8001fe4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fe8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fea:	4b1c      	ldr	r3, [pc, #112]	@ (800205c <MX_TIM1_Init+0xa8>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ff0:	4b1a      	ldr	r3, [pc, #104]	@ (800205c <MX_TIM1_Init+0xa8>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ff6:	4b19      	ldr	r3, [pc, #100]	@ (800205c <MX_TIM1_Init+0xa8>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002000:	2300      	movs	r3, #0
 8002002:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002004:	2301      	movs	r3, #1
 8002006:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002008:	2300      	movs	r3, #0
 800200a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 800200c:	230f      	movs	r3, #15
 800200e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002010:	2300      	movs	r3, #0
 8002012:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002014:	2301      	movs	r3, #1
 8002016:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002018:	2300      	movs	r3, #0
 800201a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 800201c:	230f      	movs	r3, #15
 800201e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002020:	f107 030c 	add.w	r3, r7, #12
 8002024:	4619      	mov	r1, r3
 8002026:	480d      	ldr	r0, [pc, #52]	@ (800205c <MX_TIM1_Init+0xa8>)
 8002028:	f002 f87c 	bl	8004124 <HAL_TIM_Encoder_Init>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002032:	f7ff fe7f 	bl	8001d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002036:	2300      	movs	r3, #0
 8002038:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800203a:	2300      	movs	r3, #0
 800203c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800203e:	1d3b      	adds	r3, r7, #4
 8002040:	4619      	mov	r1, r3
 8002042:	4806      	ldr	r0, [pc, #24]	@ (800205c <MX_TIM1_Init+0xa8>)
 8002044:	f002 fe48 	bl	8004cd8 <HAL_TIMEx_MasterConfigSynchronization>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800204e:	f7ff fe71 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002052:	bf00      	nop
 8002054:	3730      	adds	r7, #48	@ 0x30
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	20000378 	.word	0x20000378
 8002060:	40010000 	.word	0x40010000

08002064 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08c      	sub	sp, #48	@ 0x30
 8002068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800206a:	f107 030c 	add.w	r3, r7, #12
 800206e:	2224      	movs	r2, #36	@ 0x24
 8002070:	2100      	movs	r1, #0
 8002072:	4618      	mov	r0, r3
 8002074:	f004 fcd1 	bl	8006a1a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002078:	1d3b      	adds	r3, r7, #4
 800207a:	2200      	movs	r2, #0
 800207c:	601a      	str	r2, [r3, #0]
 800207e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002080:	4b21      	ldr	r3, [pc, #132]	@ (8002108 <MX_TIM2_Init+0xa4>)
 8002082:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002086:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002088:	4b1f      	ldr	r3, [pc, #124]	@ (8002108 <MX_TIM2_Init+0xa4>)
 800208a:	2200      	movs	r2, #0
 800208c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800208e:	4b1e      	ldr	r3, [pc, #120]	@ (8002108 <MX_TIM2_Init+0xa4>)
 8002090:	2200      	movs	r2, #0
 8002092:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002094:	4b1c      	ldr	r3, [pc, #112]	@ (8002108 <MX_TIM2_Init+0xa4>)
 8002096:	f04f 32ff 	mov.w	r2, #4294967295
 800209a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800209c:	4b1a      	ldr	r3, [pc, #104]	@ (8002108 <MX_TIM2_Init+0xa4>)
 800209e:	2200      	movs	r2, #0
 80020a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020a2:	4b19      	ldr	r3, [pc, #100]	@ (8002108 <MX_TIM2_Init+0xa4>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80020a8:	2301      	movs	r3, #1
 80020aa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020ac:	2300      	movs	r3, #0
 80020ae:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80020b0:	2301      	movs	r3, #1
 80020b2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020b4:	2300      	movs	r3, #0
 80020b6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80020b8:	2300      	movs	r3, #0
 80020ba:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80020bc:	2300      	movs	r3, #0
 80020be:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80020c0:	2301      	movs	r3, #1
 80020c2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80020c4:	2300      	movs	r3, #0
 80020c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80020c8:	2300      	movs	r3, #0
 80020ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80020cc:	f107 030c 	add.w	r3, r7, #12
 80020d0:	4619      	mov	r1, r3
 80020d2:	480d      	ldr	r0, [pc, #52]	@ (8002108 <MX_TIM2_Init+0xa4>)
 80020d4:	f002 f826 	bl	8004124 <HAL_TIM_Encoder_Init>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80020de:	f7ff fe29 	bl	8001d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020e2:	2300      	movs	r3, #0
 80020e4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020e6:	2300      	movs	r3, #0
 80020e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020ea:	1d3b      	adds	r3, r7, #4
 80020ec:	4619      	mov	r1, r3
 80020ee:	4806      	ldr	r0, [pc, #24]	@ (8002108 <MX_TIM2_Init+0xa4>)
 80020f0:	f002 fdf2 	bl	8004cd8 <HAL_TIMEx_MasterConfigSynchronization>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80020fa:	f7ff fe1b 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80020fe:	bf00      	nop
 8002100:	3730      	adds	r7, #48	@ 0x30
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	200003c0 	.word	0x200003c0

0800210c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b08c      	sub	sp, #48	@ 0x30
 8002110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002112:	f107 030c 	add.w	r3, r7, #12
 8002116:	2224      	movs	r2, #36	@ 0x24
 8002118:	2100      	movs	r1, #0
 800211a:	4618      	mov	r0, r3
 800211c:	f004 fc7d 	bl	8006a1a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002120:	1d3b      	adds	r3, r7, #4
 8002122:	2200      	movs	r2, #0
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002128:	4b20      	ldr	r3, [pc, #128]	@ (80021ac <MX_TIM3_Init+0xa0>)
 800212a:	4a21      	ldr	r2, [pc, #132]	@ (80021b0 <MX_TIM3_Init+0xa4>)
 800212c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800212e:	4b1f      	ldr	r3, [pc, #124]	@ (80021ac <MX_TIM3_Init+0xa0>)
 8002130:	2200      	movs	r2, #0
 8002132:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002134:	4b1d      	ldr	r3, [pc, #116]	@ (80021ac <MX_TIM3_Init+0xa0>)
 8002136:	2200      	movs	r2, #0
 8002138:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800213a:	4b1c      	ldr	r3, [pc, #112]	@ (80021ac <MX_TIM3_Init+0xa0>)
 800213c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002140:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002142:	4b1a      	ldr	r3, [pc, #104]	@ (80021ac <MX_TIM3_Init+0xa0>)
 8002144:	2200      	movs	r2, #0
 8002146:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002148:	4b18      	ldr	r3, [pc, #96]	@ (80021ac <MX_TIM3_Init+0xa0>)
 800214a:	2200      	movs	r2, #0
 800214c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800214e:	2301      	movs	r3, #1
 8002150:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002152:	2300      	movs	r3, #0
 8002154:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002156:	2301      	movs	r3, #1
 8002158:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800215a:	2300      	movs	r3, #0
 800215c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800215e:	2300      	movs	r3, #0
 8002160:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002162:	2300      	movs	r3, #0
 8002164:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002166:	2301      	movs	r3, #1
 8002168:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800216a:	2300      	movs	r3, #0
 800216c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800216e:	2300      	movs	r3, #0
 8002170:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002172:	f107 030c 	add.w	r3, r7, #12
 8002176:	4619      	mov	r1, r3
 8002178:	480c      	ldr	r0, [pc, #48]	@ (80021ac <MX_TIM3_Init+0xa0>)
 800217a:	f001 ffd3 	bl	8004124 <HAL_TIM_Encoder_Init>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002184:	f7ff fdd6 	bl	8001d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002188:	2300      	movs	r3, #0
 800218a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800218c:	2300      	movs	r3, #0
 800218e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002190:	1d3b      	adds	r3, r7, #4
 8002192:	4619      	mov	r1, r3
 8002194:	4805      	ldr	r0, [pc, #20]	@ (80021ac <MX_TIM3_Init+0xa0>)
 8002196:	f002 fd9f 	bl	8004cd8 <HAL_TIMEx_MasterConfigSynchronization>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80021a0:	f7ff fdc8 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80021a4:	bf00      	nop
 80021a6:	3730      	adds	r7, #48	@ 0x30
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	20000408 	.word	0x20000408
 80021b0:	40000400 	.word	0x40000400

080021b4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b08c      	sub	sp, #48	@ 0x30
 80021b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80021ba:	f107 030c 	add.w	r3, r7, #12
 80021be:	2224      	movs	r2, #36	@ 0x24
 80021c0:	2100      	movs	r1, #0
 80021c2:	4618      	mov	r0, r3
 80021c4:	f004 fc29 	bl	8006a1a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021c8:	1d3b      	adds	r3, r7, #4
 80021ca:	2200      	movs	r2, #0
 80021cc:	601a      	str	r2, [r3, #0]
 80021ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80021d0:	4b20      	ldr	r3, [pc, #128]	@ (8002254 <MX_TIM4_Init+0xa0>)
 80021d2:	4a21      	ldr	r2, [pc, #132]	@ (8002258 <MX_TIM4_Init+0xa4>)
 80021d4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2-1;
 80021d6:	4b1f      	ldr	r3, [pc, #124]	@ (8002254 <MX_TIM4_Init+0xa0>)
 80021d8:	2201      	movs	r2, #1
 80021da:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021dc:	4b1d      	ldr	r3, [pc, #116]	@ (8002254 <MX_TIM4_Init+0xa0>)
 80021de:	2200      	movs	r2, #0
 80021e0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80021e2:	4b1c      	ldr	r3, [pc, #112]	@ (8002254 <MX_TIM4_Init+0xa0>)
 80021e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021e8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002254 <MX_TIM4_Init+0xa0>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021f0:	4b18      	ldr	r3, [pc, #96]	@ (8002254 <MX_TIM4_Init+0xa0>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80021f6:	2301      	movs	r3, #1
 80021f8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80021fa:	2300      	movs	r3, #0
 80021fc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80021fe:	2301      	movs	r3, #1
 8002200:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002202:	2300      	movs	r3, #0
 8002204:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002206:	2300      	movs	r3, #0
 8002208:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800220a:	2300      	movs	r3, #0
 800220c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800220e:	2301      	movs	r3, #1
 8002210:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002212:	2300      	movs	r3, #0
 8002214:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002216:	2300      	movs	r3, #0
 8002218:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800221a:	f107 030c 	add.w	r3, r7, #12
 800221e:	4619      	mov	r1, r3
 8002220:	480c      	ldr	r0, [pc, #48]	@ (8002254 <MX_TIM4_Init+0xa0>)
 8002222:	f001 ff7f 	bl	8004124 <HAL_TIM_Encoder_Init>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800222c:	f7ff fd82 	bl	8001d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002230:	2300      	movs	r3, #0
 8002232:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002234:	2300      	movs	r3, #0
 8002236:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002238:	1d3b      	adds	r3, r7, #4
 800223a:	4619      	mov	r1, r3
 800223c:	4805      	ldr	r0, [pc, #20]	@ (8002254 <MX_TIM4_Init+0xa0>)
 800223e:	f002 fd4b 	bl	8004cd8 <HAL_TIMEx_MasterConfigSynchronization>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002248:	f7ff fd74 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800224c:	bf00      	nop
 800224e:	3730      	adds	r7, #48	@ 0x30
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	20000450 	.word	0x20000450
 8002258:	40000800 	.word	0x40000800

0800225c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b08e      	sub	sp, #56	@ 0x38
 8002260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002262:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002266:	2200      	movs	r2, #0
 8002268:	601a      	str	r2, [r3, #0]
 800226a:	605a      	str	r2, [r3, #4]
 800226c:	609a      	str	r2, [r3, #8]
 800226e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002270:	f107 0320 	add.w	r3, r7, #32
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800227a:	1d3b      	adds	r3, r7, #4
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	605a      	str	r2, [r3, #4]
 8002282:	609a      	str	r2, [r3, #8]
 8002284:	60da      	str	r2, [r3, #12]
 8002286:	611a      	str	r2, [r3, #16]
 8002288:	615a      	str	r2, [r3, #20]
 800228a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800228c:	4b2c      	ldr	r3, [pc, #176]	@ (8002340 <MX_TIM5_Init+0xe4>)
 800228e:	4a2d      	ldr	r2, [pc, #180]	@ (8002344 <MX_TIM5_Init+0xe8>)
 8002290:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 72-1;
 8002292:	4b2b      	ldr	r3, [pc, #172]	@ (8002340 <MX_TIM5_Init+0xe4>)
 8002294:	2247      	movs	r2, #71	@ 0x47
 8002296:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002298:	4b29      	ldr	r3, [pc, #164]	@ (8002340 <MX_TIM5_Init+0xe4>)
 800229a:	2200      	movs	r2, #0
 800229c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 800229e:	4b28      	ldr	r3, [pc, #160]	@ (8002340 <MX_TIM5_Init+0xe4>)
 80022a0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80022a4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022a6:	4b26      	ldr	r3, [pc, #152]	@ (8002340 <MX_TIM5_Init+0xe4>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022ac:	4b24      	ldr	r3, [pc, #144]	@ (8002340 <MX_TIM5_Init+0xe4>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80022b2:	4823      	ldr	r0, [pc, #140]	@ (8002340 <MX_TIM5_Init+0xe4>)
 80022b4:	f001 fdc6 	bl	8003e44 <HAL_TIM_Base_Init>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80022be:	f7ff fd39 	bl	8001d34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80022c8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80022cc:	4619      	mov	r1, r3
 80022ce:	481c      	ldr	r0, [pc, #112]	@ (8002340 <MX_TIM5_Init+0xe4>)
 80022d0:	f002 f91e 	bl	8004510 <HAL_TIM_ConfigClockSource>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d001      	beq.n	80022de <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80022da:	f7ff fd2b 	bl	8001d34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80022de:	4818      	ldr	r0, [pc, #96]	@ (8002340 <MX_TIM5_Init+0xe4>)
 80022e0:	f001 fdff 	bl	8003ee2 <HAL_TIM_PWM_Init>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80022ea:	f7ff fd23 	bl	8001d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022ee:	2300      	movs	r3, #0
 80022f0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022f2:	2300      	movs	r3, #0
 80022f4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80022f6:	f107 0320 	add.w	r3, r7, #32
 80022fa:	4619      	mov	r1, r3
 80022fc:	4810      	ldr	r0, [pc, #64]	@ (8002340 <MX_TIM5_Init+0xe4>)
 80022fe:	f002 fceb 	bl	8004cd8 <HAL_TIMEx_MasterConfigSynchronization>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8002308:	f7ff fd14 	bl	8001d34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800230c:	2360      	movs	r3, #96	@ 0x60
 800230e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002310:	2300      	movs	r3, #0
 8002312:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002314:	2300      	movs	r3, #0
 8002316:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002318:	2300      	movs	r3, #0
 800231a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800231c:	1d3b      	adds	r3, r7, #4
 800231e:	2208      	movs	r2, #8
 8002320:	4619      	mov	r1, r3
 8002322:	4807      	ldr	r0, [pc, #28]	@ (8002340 <MX_TIM5_Init+0xe4>)
 8002324:	f002 f832 	bl	800438c <HAL_TIM_PWM_ConfigChannel>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800232e:	f7ff fd01 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002332:	4803      	ldr	r0, [pc, #12]	@ (8002340 <MX_TIM5_Init+0xe4>)
 8002334:	f000 faa4 	bl	8002880 <HAL_TIM_MspPostInit>

}
 8002338:	bf00      	nop
 800233a:	3738      	adds	r7, #56	@ 0x38
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	20000498 	.word	0x20000498
 8002344:	40000c00 	.word	0x40000c00

08002348 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b096      	sub	sp, #88	@ 0x58
 800234c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800234e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002352:	2200      	movs	r2, #0
 8002354:	601a      	str	r2, [r3, #0]
 8002356:	605a      	str	r2, [r3, #4]
 8002358:	609a      	str	r2, [r3, #8]
 800235a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800235c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002366:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800236a:	2200      	movs	r2, #0
 800236c:	601a      	str	r2, [r3, #0]
 800236e:	605a      	str	r2, [r3, #4]
 8002370:	609a      	str	r2, [r3, #8]
 8002372:	60da      	str	r2, [r3, #12]
 8002374:	611a      	str	r2, [r3, #16]
 8002376:	615a      	str	r2, [r3, #20]
 8002378:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800237a:	1d3b      	adds	r3, r7, #4
 800237c:	2220      	movs	r2, #32
 800237e:	2100      	movs	r1, #0
 8002380:	4618      	mov	r0, r3
 8002382:	f004 fb4a 	bl	8006a1a <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002386:	4b3e      	ldr	r3, [pc, #248]	@ (8002480 <MX_TIM8_Init+0x138>)
 8002388:	4a3e      	ldr	r2, [pc, #248]	@ (8002484 <MX_TIM8_Init+0x13c>)
 800238a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 72-1;
 800238c:	4b3c      	ldr	r3, [pc, #240]	@ (8002480 <MX_TIM8_Init+0x138>)
 800238e:	2247      	movs	r2, #71	@ 0x47
 8002390:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002392:	4b3b      	ldr	r3, [pc, #236]	@ (8002480 <MX_TIM8_Init+0x138>)
 8002394:	2200      	movs	r2, #0
 8002396:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000-1;
 8002398:	4b39      	ldr	r3, [pc, #228]	@ (8002480 <MX_TIM8_Init+0x138>)
 800239a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800239e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023a0:	4b37      	ldr	r3, [pc, #220]	@ (8002480 <MX_TIM8_Init+0x138>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80023a6:	4b36      	ldr	r3, [pc, #216]	@ (8002480 <MX_TIM8_Init+0x138>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023ac:	4b34      	ldr	r3, [pc, #208]	@ (8002480 <MX_TIM8_Init+0x138>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80023b2:	4833      	ldr	r0, [pc, #204]	@ (8002480 <MX_TIM8_Init+0x138>)
 80023b4:	f001 fd46 	bl	8003e44 <HAL_TIM_Base_Init>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d001      	beq.n	80023c2 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 80023be:	f7ff fcb9 	bl	8001d34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80023c8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80023cc:	4619      	mov	r1, r3
 80023ce:	482c      	ldr	r0, [pc, #176]	@ (8002480 <MX_TIM8_Init+0x138>)
 80023d0:	f002 f89e 	bl	8004510 <HAL_TIM_ConfigClockSource>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d001      	beq.n	80023de <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80023da:	f7ff fcab 	bl	8001d34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80023de:	4828      	ldr	r0, [pc, #160]	@ (8002480 <MX_TIM8_Init+0x138>)
 80023e0:	f001 fd7f 	bl	8003ee2 <HAL_TIM_PWM_Init>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80023ea:	f7ff fca3 	bl	8001d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023ee:	2300      	movs	r3, #0
 80023f0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023f2:	2300      	movs	r3, #0
 80023f4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80023f6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80023fa:	4619      	mov	r1, r3
 80023fc:	4820      	ldr	r0, [pc, #128]	@ (8002480 <MX_TIM8_Init+0x138>)
 80023fe:	f002 fc6b 	bl	8004cd8 <HAL_TIMEx_MasterConfigSynchronization>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d001      	beq.n	800240c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8002408:	f7ff fc94 	bl	8001d34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800240c:	2360      	movs	r3, #96	@ 0x60
 800240e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002410:	2300      	movs	r3, #0
 8002412:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002414:	2300      	movs	r3, #0
 8002416:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002418:	2300      	movs	r3, #0
 800241a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800241c:	2300      	movs	r3, #0
 800241e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002420:	2300      	movs	r3, #0
 8002422:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002424:	2300      	movs	r3, #0
 8002426:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002428:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800242c:	2200      	movs	r2, #0
 800242e:	4619      	mov	r1, r3
 8002430:	4813      	ldr	r0, [pc, #76]	@ (8002480 <MX_TIM8_Init+0x138>)
 8002432:	f001 ffab 	bl	800438c <HAL_TIM_PWM_ConfigChannel>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 800243c:	f7ff fc7a 	bl	8001d34 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002440:	2300      	movs	r3, #0
 8002442:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002444:	2300      	movs	r3, #0
 8002446:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002448:	2300      	movs	r3, #0
 800244a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800244c:	2300      	movs	r3, #0
 800244e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002450:	2300      	movs	r3, #0
 8002452:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002454:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002458:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800245a:	2300      	movs	r3, #0
 800245c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800245e:	1d3b      	adds	r3, r7, #4
 8002460:	4619      	mov	r1, r3
 8002462:	4807      	ldr	r0, [pc, #28]	@ (8002480 <MX_TIM8_Init+0x138>)
 8002464:	f002 fcb4 	bl	8004dd0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 800246e:	f7ff fc61 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8002472:	4803      	ldr	r0, [pc, #12]	@ (8002480 <MX_TIM8_Init+0x138>)
 8002474:	f000 fa04 	bl	8002880 <HAL_TIM_MspPostInit>

}
 8002478:	bf00      	nop
 800247a:	3758      	adds	r7, #88	@ 0x58
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	200004e0 	.word	0x200004e0
 8002484:	40010400 	.word	0x40010400

08002488 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b08c      	sub	sp, #48	@ 0x30
 800248c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800248e:	f107 0320 	add.w	r3, r7, #32
 8002492:	2200      	movs	r2, #0
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	605a      	str	r2, [r3, #4]
 8002498:	609a      	str	r2, [r3, #8]
 800249a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800249c:	1d3b      	adds	r3, r7, #4
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]
 80024a2:	605a      	str	r2, [r3, #4]
 80024a4:	609a      	str	r2, [r3, #8]
 80024a6:	60da      	str	r2, [r3, #12]
 80024a8:	611a      	str	r2, [r3, #16]
 80024aa:	615a      	str	r2, [r3, #20]
 80024ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80024ae:	4b25      	ldr	r3, [pc, #148]	@ (8002544 <MX_TIM9_Init+0xbc>)
 80024b0:	4a25      	ldr	r2, [pc, #148]	@ (8002548 <MX_TIM9_Init+0xc0>)
 80024b2:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 72-1;
 80024b4:	4b23      	ldr	r3, [pc, #140]	@ (8002544 <MX_TIM9_Init+0xbc>)
 80024b6:	2247      	movs	r2, #71	@ 0x47
 80024b8:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ba:	4b22      	ldr	r3, [pc, #136]	@ (8002544 <MX_TIM9_Init+0xbc>)
 80024bc:	2200      	movs	r2, #0
 80024be:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000-1;
 80024c0:	4b20      	ldr	r3, [pc, #128]	@ (8002544 <MX_TIM9_Init+0xbc>)
 80024c2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80024c6:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024c8:	4b1e      	ldr	r3, [pc, #120]	@ (8002544 <MX_TIM9_Init+0xbc>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002544 <MX_TIM9_Init+0xbc>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80024d4:	481b      	ldr	r0, [pc, #108]	@ (8002544 <MX_TIM9_Init+0xbc>)
 80024d6:	f001 fcb5 	bl	8003e44 <HAL_TIM_Base_Init>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d001      	beq.n	80024e4 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 80024e0:	f7ff fc28 	bl	8001d34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80024e8:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80024ea:	f107 0320 	add.w	r3, r7, #32
 80024ee:	4619      	mov	r1, r3
 80024f0:	4814      	ldr	r0, [pc, #80]	@ (8002544 <MX_TIM9_Init+0xbc>)
 80024f2:	f002 f80d 	bl	8004510 <HAL_TIM_ConfigClockSource>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 80024fc:	f7ff fc1a 	bl	8001d34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8002500:	4810      	ldr	r0, [pc, #64]	@ (8002544 <MX_TIM9_Init+0xbc>)
 8002502:	f001 fcee 	bl	8003ee2 <HAL_TIM_PWM_Init>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 800250c:	f7ff fc12 	bl	8001d34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002510:	2360      	movs	r3, #96	@ 0x60
 8002512:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002514:	2300      	movs	r3, #0
 8002516:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002518:	2300      	movs	r3, #0
 800251a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800251c:	2300      	movs	r3, #0
 800251e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002520:	1d3b      	adds	r3, r7, #4
 8002522:	2200      	movs	r2, #0
 8002524:	4619      	mov	r1, r3
 8002526:	4807      	ldr	r0, [pc, #28]	@ (8002544 <MX_TIM9_Init+0xbc>)
 8002528:	f001 ff30 	bl	800438c <HAL_TIM_PWM_ConfigChannel>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8002532:	f7ff fbff 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8002536:	4803      	ldr	r0, [pc, #12]	@ (8002544 <MX_TIM9_Init+0xbc>)
 8002538:	f000 f9a2 	bl	8002880 <HAL_TIM_MspPostInit>

}
 800253c:	bf00      	nop
 800253e:	3730      	adds	r7, #48	@ 0x30
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	20000528 	.word	0x20000528
 8002548:	40014000 	.word	0x40014000

0800254c <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b088      	sub	sp, #32
 8002550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002552:	1d3b      	adds	r3, r7, #4
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	60da      	str	r2, [r3, #12]
 800255e:	611a      	str	r2, [r3, #16]
 8002560:	615a      	str	r2, [r3, #20]
 8002562:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002564:	4b1e      	ldr	r3, [pc, #120]	@ (80025e0 <MX_TIM10_Init+0x94>)
 8002566:	4a1f      	ldr	r2, [pc, #124]	@ (80025e4 <MX_TIM10_Init+0x98>)
 8002568:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 72-1;
 800256a:	4b1d      	ldr	r3, [pc, #116]	@ (80025e0 <MX_TIM10_Init+0x94>)
 800256c:	2247      	movs	r2, #71	@ 0x47
 800256e:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002570:	4b1b      	ldr	r3, [pc, #108]	@ (80025e0 <MX_TIM10_Init+0x94>)
 8002572:	2200      	movs	r2, #0
 8002574:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 1000-1;
 8002576:	4b1a      	ldr	r3, [pc, #104]	@ (80025e0 <MX_TIM10_Init+0x94>)
 8002578:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800257c:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800257e:	4b18      	ldr	r3, [pc, #96]	@ (80025e0 <MX_TIM10_Init+0x94>)
 8002580:	2200      	movs	r2, #0
 8002582:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002584:	4b16      	ldr	r3, [pc, #88]	@ (80025e0 <MX_TIM10_Init+0x94>)
 8002586:	2200      	movs	r2, #0
 8002588:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800258a:	4815      	ldr	r0, [pc, #84]	@ (80025e0 <MX_TIM10_Init+0x94>)
 800258c:	f001 fc5a 	bl	8003e44 <HAL_TIM_Base_Init>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8002596:	f7ff fbcd 	bl	8001d34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800259a:	4811      	ldr	r0, [pc, #68]	@ (80025e0 <MX_TIM10_Init+0x94>)
 800259c:	f001 fca1 	bl	8003ee2 <HAL_TIM_PWM_Init>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80025a6:	f7ff fbc5 	bl	8001d34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025aa:	2360      	movs	r3, #96	@ 0x60
 80025ac:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80025ae:	2300      	movs	r3, #0
 80025b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025b2:	2300      	movs	r3, #0
 80025b4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025b6:	2300      	movs	r3, #0
 80025b8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025ba:	1d3b      	adds	r3, r7, #4
 80025bc:	2200      	movs	r2, #0
 80025be:	4619      	mov	r1, r3
 80025c0:	4807      	ldr	r0, [pc, #28]	@ (80025e0 <MX_TIM10_Init+0x94>)
 80025c2:	f001 fee3 	bl	800438c <HAL_TIM_PWM_ConfigChannel>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 80025cc:	f7ff fbb2 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 80025d0:	4803      	ldr	r0, [pc, #12]	@ (80025e0 <MX_TIM10_Init+0x94>)
 80025d2:	f000 f955 	bl	8002880 <HAL_TIM_MspPostInit>

}
 80025d6:	bf00      	nop
 80025d8:	3720      	adds	r7, #32
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	20000570 	.word	0x20000570
 80025e4:	40014400 	.word	0x40014400

080025e8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b090      	sub	sp, #64	@ 0x40
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	605a      	str	r2, [r3, #4]
 80025fa:	609a      	str	r2, [r3, #8]
 80025fc:	60da      	str	r2, [r3, #12]
 80025fe:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a65      	ldr	r2, [pc, #404]	@ (800279c <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d12d      	bne.n	8002666 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800260a:	2300      	movs	r3, #0
 800260c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800260e:	4b64      	ldr	r3, [pc, #400]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002612:	4a63      	ldr	r2, [pc, #396]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002614:	f043 0301 	orr.w	r3, r3, #1
 8002618:	6453      	str	r3, [r2, #68]	@ 0x44
 800261a:	4b61      	ldr	r3, [pc, #388]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800261c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002624:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002626:	2300      	movs	r3, #0
 8002628:	627b      	str	r3, [r7, #36]	@ 0x24
 800262a:	4b5d      	ldr	r3, [pc, #372]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800262c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262e:	4a5c      	ldr	r2, [pc, #368]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002630:	f043 0310 	orr.w	r3, r3, #16
 8002634:	6313      	str	r3, [r2, #48]	@ 0x30
 8002636:	4b5a      	ldr	r3, [pc, #360]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263a:	f003 0310 	and.w	r3, r3, #16
 800263e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = M1_E1_Pin|M1_E2_Pin;
 8002642:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8002646:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002648:	2302      	movs	r3, #2
 800264a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264c:	2300      	movs	r3, #0
 800264e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002650:	2300      	movs	r3, #0
 8002652:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002654:	2301      	movs	r3, #1
 8002656:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002658:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800265c:	4619      	mov	r1, r3
 800265e:	4851      	ldr	r0, [pc, #324]	@ (80027a4 <HAL_TIM_Encoder_MspInit+0x1bc>)
 8002660:	f000 fc9e 	bl	8002fa0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002664:	e095      	b.n	8002792 <HAL_TIM_Encoder_MspInit+0x1aa>
  else if(tim_encoderHandle->Instance==TIM2)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800266e:	d12c      	bne.n	80026ca <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002670:	2300      	movs	r3, #0
 8002672:	623b      	str	r3, [r7, #32]
 8002674:	4b4a      	ldr	r3, [pc, #296]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002678:	4a49      	ldr	r2, [pc, #292]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800267a:	f043 0301 	orr.w	r3, r3, #1
 800267e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002680:	4b47      	ldr	r3, [pc, #284]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002684:	f003 0301 	and.w	r3, r3, #1
 8002688:	623b      	str	r3, [r7, #32]
 800268a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800268c:	2300      	movs	r3, #0
 800268e:	61fb      	str	r3, [r7, #28]
 8002690:	4b43      	ldr	r3, [pc, #268]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002694:	4a42      	ldr	r2, [pc, #264]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002696:	f043 0301 	orr.w	r3, r3, #1
 800269a:	6313      	str	r3, [r2, #48]	@ 0x30
 800269c:	4b40      	ldr	r3, [pc, #256]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800269e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a0:	f003 0301 	and.w	r3, r3, #1
 80026a4:	61fb      	str	r3, [r7, #28]
 80026a6:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = M4_E1_Pin|M4_E2_Pin;
 80026a8:	2303      	movs	r3, #3
 80026aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ac:	2302      	movs	r3, #2
 80026ae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b0:	2300      	movs	r3, #0
 80026b2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b4:	2300      	movs	r3, #0
 80026b6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80026b8:	2301      	movs	r3, #1
 80026ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026bc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026c0:	4619      	mov	r1, r3
 80026c2:	4839      	ldr	r0, [pc, #228]	@ (80027a8 <HAL_TIM_Encoder_MspInit+0x1c0>)
 80026c4:	f000 fc6c 	bl	8002fa0 <HAL_GPIO_Init>
}
 80026c8:	e063      	b.n	8002792 <HAL_TIM_Encoder_MspInit+0x1aa>
  else if(tim_encoderHandle->Instance==TIM3)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a37      	ldr	r2, [pc, #220]	@ (80027ac <HAL_TIM_Encoder_MspInit+0x1c4>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d12c      	bne.n	800272e <HAL_TIM_Encoder_MspInit+0x146>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026d4:	2300      	movs	r3, #0
 80026d6:	61bb      	str	r3, [r7, #24]
 80026d8:	4b31      	ldr	r3, [pc, #196]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80026da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026dc:	4a30      	ldr	r2, [pc, #192]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80026de:	f043 0302 	orr.w	r3, r3, #2
 80026e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80026e4:	4b2e      	ldr	r3, [pc, #184]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80026e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e8:	f003 0302 	and.w	r3, r3, #2
 80026ec:	61bb      	str	r3, [r7, #24]
 80026ee:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f0:	2300      	movs	r3, #0
 80026f2:	617b      	str	r3, [r7, #20]
 80026f4:	4b2a      	ldr	r3, [pc, #168]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80026f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f8:	4a29      	ldr	r2, [pc, #164]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80026fa:	f043 0301 	orr.w	r3, r3, #1
 80026fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002700:	4b27      	ldr	r3, [pc, #156]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002704:	f003 0301 	and.w	r3, r3, #1
 8002708:	617b      	str	r3, [r7, #20]
 800270a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = M3_E1_Pin|M3_E2_Pin;
 800270c:	23c0      	movs	r3, #192	@ 0xc0
 800270e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002710:	2302      	movs	r3, #2
 8002712:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002714:	2300      	movs	r3, #0
 8002716:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002718:	2300      	movs	r3, #0
 800271a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800271c:	2302      	movs	r3, #2
 800271e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002720:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002724:	4619      	mov	r1, r3
 8002726:	4820      	ldr	r0, [pc, #128]	@ (80027a8 <HAL_TIM_Encoder_MspInit+0x1c0>)
 8002728:	f000 fc3a 	bl	8002fa0 <HAL_GPIO_Init>
}
 800272c:	e031      	b.n	8002792 <HAL_TIM_Encoder_MspInit+0x1aa>
  else if(tim_encoderHandle->Instance==TIM4)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a1f      	ldr	r2, [pc, #124]	@ (80027b0 <HAL_TIM_Encoder_MspInit+0x1c8>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d12c      	bne.n	8002792 <HAL_TIM_Encoder_MspInit+0x1aa>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002738:	2300      	movs	r3, #0
 800273a:	613b      	str	r3, [r7, #16]
 800273c:	4b18      	ldr	r3, [pc, #96]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800273e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002740:	4a17      	ldr	r2, [pc, #92]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002742:	f043 0304 	orr.w	r3, r3, #4
 8002746:	6413      	str	r3, [r2, #64]	@ 0x40
 8002748:	4b15      	ldr	r3, [pc, #84]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800274a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274c:	f003 0304 	and.w	r3, r3, #4
 8002750:	613b      	str	r3, [r7, #16]
 8002752:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002754:	2300      	movs	r3, #0
 8002756:	60fb      	str	r3, [r7, #12]
 8002758:	4b11      	ldr	r3, [pc, #68]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800275a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800275c:	4a10      	ldr	r2, [pc, #64]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 800275e:	f043 0308 	orr.w	r3, r3, #8
 8002762:	6313      	str	r3, [r2, #48]	@ 0x30
 8002764:	4b0e      	ldr	r3, [pc, #56]	@ (80027a0 <HAL_TIM_Encoder_MspInit+0x1b8>)
 8002766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002768:	f003 0308 	and.w	r3, r3, #8
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = M2_E1_Pin|M2_E2_Pin;
 8002770:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002774:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002776:	2302      	movs	r3, #2
 8002778:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800277a:	2300      	movs	r3, #0
 800277c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800277e:	2300      	movs	r3, #0
 8002780:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002782:	2302      	movs	r3, #2
 8002784:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002786:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800278a:	4619      	mov	r1, r3
 800278c:	4809      	ldr	r0, [pc, #36]	@ (80027b4 <HAL_TIM_Encoder_MspInit+0x1cc>)
 800278e:	f000 fc07 	bl	8002fa0 <HAL_GPIO_Init>
}
 8002792:	bf00      	nop
 8002794:	3740      	adds	r7, #64	@ 0x40
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	40010000 	.word	0x40010000
 80027a0:	40023800 	.word	0x40023800
 80027a4:	40021000 	.word	0x40021000
 80027a8:	40020000 	.word	0x40020000
 80027ac:	40000400 	.word	0x40000400
 80027b0:	40000800 	.word	0x40000800
 80027b4:	40020c00 	.word	0x40020c00

080027b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b087      	sub	sp, #28
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a29      	ldr	r2, [pc, #164]	@ (800286c <HAL_TIM_Base_MspInit+0xb4>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d10e      	bne.n	80027e8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80027ca:	2300      	movs	r3, #0
 80027cc:	617b      	str	r3, [r7, #20]
 80027ce:	4b28      	ldr	r3, [pc, #160]	@ (8002870 <HAL_TIM_Base_MspInit+0xb8>)
 80027d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d2:	4a27      	ldr	r2, [pc, #156]	@ (8002870 <HAL_TIM_Base_MspInit+0xb8>)
 80027d4:	f043 0308 	orr.w	r3, r3, #8
 80027d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027da:	4b25      	ldr	r3, [pc, #148]	@ (8002870 <HAL_TIM_Base_MspInit+0xb8>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027de:	f003 0308 	and.w	r3, r3, #8
 80027e2:	617b      	str	r3, [r7, #20]
 80027e4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM10_CLK_ENABLE();
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 80027e6:	e03a      	b.n	800285e <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM8)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a21      	ldr	r2, [pc, #132]	@ (8002874 <HAL_TIM_Base_MspInit+0xbc>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d10e      	bne.n	8002810 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80027f2:	2300      	movs	r3, #0
 80027f4:	613b      	str	r3, [r7, #16]
 80027f6:	4b1e      	ldr	r3, [pc, #120]	@ (8002870 <HAL_TIM_Base_MspInit+0xb8>)
 80027f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027fa:	4a1d      	ldr	r2, [pc, #116]	@ (8002870 <HAL_TIM_Base_MspInit+0xb8>)
 80027fc:	f043 0302 	orr.w	r3, r3, #2
 8002800:	6453      	str	r3, [r2, #68]	@ 0x44
 8002802:	4b1b      	ldr	r3, [pc, #108]	@ (8002870 <HAL_TIM_Base_MspInit+0xb8>)
 8002804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002806:	f003 0302 	and.w	r3, r3, #2
 800280a:	613b      	str	r3, [r7, #16]
 800280c:	693b      	ldr	r3, [r7, #16]
}
 800280e:	e026      	b.n	800285e <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM9)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a18      	ldr	r2, [pc, #96]	@ (8002878 <HAL_TIM_Base_MspInit+0xc0>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d10e      	bne.n	8002838 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800281a:	2300      	movs	r3, #0
 800281c:	60fb      	str	r3, [r7, #12]
 800281e:	4b14      	ldr	r3, [pc, #80]	@ (8002870 <HAL_TIM_Base_MspInit+0xb8>)
 8002820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002822:	4a13      	ldr	r2, [pc, #76]	@ (8002870 <HAL_TIM_Base_MspInit+0xb8>)
 8002824:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002828:	6453      	str	r3, [r2, #68]	@ 0x44
 800282a:	4b11      	ldr	r3, [pc, #68]	@ (8002870 <HAL_TIM_Base_MspInit+0xb8>)
 800282c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800282e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	68fb      	ldr	r3, [r7, #12]
}
 8002836:	e012      	b.n	800285e <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM10)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a0f      	ldr	r2, [pc, #60]	@ (800287c <HAL_TIM_Base_MspInit+0xc4>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d10d      	bne.n	800285e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002842:	2300      	movs	r3, #0
 8002844:	60bb      	str	r3, [r7, #8]
 8002846:	4b0a      	ldr	r3, [pc, #40]	@ (8002870 <HAL_TIM_Base_MspInit+0xb8>)
 8002848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284a:	4a09      	ldr	r2, [pc, #36]	@ (8002870 <HAL_TIM_Base_MspInit+0xb8>)
 800284c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002850:	6453      	str	r3, [r2, #68]	@ 0x44
 8002852:	4b07      	ldr	r3, [pc, #28]	@ (8002870 <HAL_TIM_Base_MspInit+0xb8>)
 8002854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800285a:	60bb      	str	r3, [r7, #8]
 800285c:	68bb      	ldr	r3, [r7, #8]
}
 800285e:	bf00      	nop
 8002860:	371c      	adds	r7, #28
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	40000c00 	.word	0x40000c00
 8002870:	40023800 	.word	0x40023800
 8002874:	40010400 	.word	0x40010400
 8002878:	40014000 	.word	0x40014000
 800287c:	40014400 	.word	0x40014400

08002880 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b08c      	sub	sp, #48	@ 0x30
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002888:	f107 031c 	add.w	r3, r7, #28
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	60da      	str	r2, [r3, #12]
 8002896:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM5)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a48      	ldr	r2, [pc, #288]	@ (80029c0 <HAL_TIM_MspPostInit+0x140>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d11e      	bne.n	80028e0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	61bb      	str	r3, [r7, #24]
 80028a6:	4b47      	ldr	r3, [pc, #284]	@ (80029c4 <HAL_TIM_MspPostInit+0x144>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028aa:	4a46      	ldr	r2, [pc, #280]	@ (80029c4 <HAL_TIM_MspPostInit+0x144>)
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028b2:	4b44      	ldr	r3, [pc, #272]	@ (80029c4 <HAL_TIM_MspPostInit+0x144>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	61bb      	str	r3, [r7, #24]
 80028bc:	69bb      	ldr	r3, [r7, #24]
    /**TIM5 GPIO Configuration
    PA2     ------> TIM5_CH3
    */
    GPIO_InitStruct.Pin = M1_PWM_Pin;
 80028be:	2304      	movs	r3, #4
 80028c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c2:	2302      	movs	r3, #2
 80028c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c6:	2300      	movs	r3, #0
 80028c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ca:	2300      	movs	r3, #0
 80028cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80028ce:	2302      	movs	r3, #2
 80028d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(M1_PWM_GPIO_Port, &GPIO_InitStruct);
 80028d2:	f107 031c 	add.w	r3, r7, #28
 80028d6:	4619      	mov	r1, r3
 80028d8:	483b      	ldr	r0, [pc, #236]	@ (80029c8 <HAL_TIM_MspPostInit+0x148>)
 80028da:	f000 fb61 	bl	8002fa0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 80028de:	e06a      	b.n	80029b6 <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM8)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a39      	ldr	r2, [pc, #228]	@ (80029cc <HAL_TIM_MspPostInit+0x14c>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d11e      	bne.n	8002928 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	617b      	str	r3, [r7, #20]
 80028ee:	4b35      	ldr	r3, [pc, #212]	@ (80029c4 <HAL_TIM_MspPostInit+0x144>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f2:	4a34      	ldr	r2, [pc, #208]	@ (80029c4 <HAL_TIM_MspPostInit+0x144>)
 80028f4:	f043 0304 	orr.w	r3, r3, #4
 80028f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028fa:	4b32      	ldr	r3, [pc, #200]	@ (80029c4 <HAL_TIM_MspPostInit+0x144>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fe:	f003 0304 	and.w	r3, r3, #4
 8002902:	617b      	str	r3, [r7, #20]
 8002904:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = M2_PWM_Pin;
 8002906:	2340      	movs	r3, #64	@ 0x40
 8002908:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800290a:	2302      	movs	r3, #2
 800290c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800290e:	2300      	movs	r3, #0
 8002910:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002912:	2300      	movs	r3, #0
 8002914:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002916:	2303      	movs	r3, #3
 8002918:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(M2_PWM_GPIO_Port, &GPIO_InitStruct);
 800291a:	f107 031c 	add.w	r3, r7, #28
 800291e:	4619      	mov	r1, r3
 8002920:	482b      	ldr	r0, [pc, #172]	@ (80029d0 <HAL_TIM_MspPostInit+0x150>)
 8002922:	f000 fb3d 	bl	8002fa0 <HAL_GPIO_Init>
}
 8002926:	e046      	b.n	80029b6 <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM9)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a29      	ldr	r2, [pc, #164]	@ (80029d4 <HAL_TIM_MspPostInit+0x154>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d11e      	bne.n	8002970 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002932:	2300      	movs	r3, #0
 8002934:	613b      	str	r3, [r7, #16]
 8002936:	4b23      	ldr	r3, [pc, #140]	@ (80029c4 <HAL_TIM_MspPostInit+0x144>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293a:	4a22      	ldr	r2, [pc, #136]	@ (80029c4 <HAL_TIM_MspPostInit+0x144>)
 800293c:	f043 0310 	orr.w	r3, r3, #16
 8002940:	6313      	str	r3, [r2, #48]	@ 0x30
 8002942:	4b20      	ldr	r3, [pc, #128]	@ (80029c4 <HAL_TIM_MspPostInit+0x144>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002946:	f003 0310 	and.w	r3, r3, #16
 800294a:	613b      	str	r3, [r7, #16]
 800294c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = M3_PWM_Pin;
 800294e:	2320      	movs	r3, #32
 8002950:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002952:	2302      	movs	r3, #2
 8002954:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002956:	2300      	movs	r3, #0
 8002958:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800295a:	2300      	movs	r3, #0
 800295c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800295e:	2303      	movs	r3, #3
 8002960:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(M3_PWM_GPIO_Port, &GPIO_InitStruct);
 8002962:	f107 031c 	add.w	r3, r7, #28
 8002966:	4619      	mov	r1, r3
 8002968:	481b      	ldr	r0, [pc, #108]	@ (80029d8 <HAL_TIM_MspPostInit+0x158>)
 800296a:	f000 fb19 	bl	8002fa0 <HAL_GPIO_Init>
}
 800296e:	e022      	b.n	80029b6 <HAL_TIM_MspPostInit+0x136>
  else if(timHandle->Instance==TIM10)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a19      	ldr	r2, [pc, #100]	@ (80029dc <HAL_TIM_MspPostInit+0x15c>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d11d      	bne.n	80029b6 <HAL_TIM_MspPostInit+0x136>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800297a:	2300      	movs	r3, #0
 800297c:	60fb      	str	r3, [r7, #12]
 800297e:	4b11      	ldr	r3, [pc, #68]	@ (80029c4 <HAL_TIM_MspPostInit+0x144>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002982:	4a10      	ldr	r2, [pc, #64]	@ (80029c4 <HAL_TIM_MspPostInit+0x144>)
 8002984:	f043 0320 	orr.w	r3, r3, #32
 8002988:	6313      	str	r3, [r2, #48]	@ 0x30
 800298a:	4b0e      	ldr	r3, [pc, #56]	@ (80029c4 <HAL_TIM_MspPostInit+0x144>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298e:	f003 0320 	and.w	r3, r3, #32
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = M4_PWM_Pin;
 8002996:	2340      	movs	r3, #64	@ 0x40
 8002998:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800299a:	2302      	movs	r3, #2
 800299c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299e:	2300      	movs	r3, #0
 80029a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029a2:	2300      	movs	r3, #0
 80029a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 80029a6:	2303      	movs	r3, #3
 80029a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(M4_PWM_GPIO_Port, &GPIO_InitStruct);
 80029aa:	f107 031c 	add.w	r3, r7, #28
 80029ae:	4619      	mov	r1, r3
 80029b0:	480b      	ldr	r0, [pc, #44]	@ (80029e0 <HAL_TIM_MspPostInit+0x160>)
 80029b2:	f000 faf5 	bl	8002fa0 <HAL_GPIO_Init>
}
 80029b6:	bf00      	nop
 80029b8:	3730      	adds	r7, #48	@ 0x30
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	40000c00 	.word	0x40000c00
 80029c4:	40023800 	.word	0x40023800
 80029c8:	40020000 	.word	0x40020000
 80029cc:	40010400 	.word	0x40010400
 80029d0:	40020800 	.word	0x40020800
 80029d4:	40014000 	.word	0x40014000
 80029d8:	40021000 	.word	0x40021000
 80029dc:	40014400 	.word	0x40014400
 80029e0:	40021400 	.word	0x40021400

080029e4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029e8:	4b11      	ldr	r3, [pc, #68]	@ (8002a30 <MX_USART1_UART_Init+0x4c>)
 80029ea:	4a12      	ldr	r2, [pc, #72]	@ (8002a34 <MX_USART1_UART_Init+0x50>)
 80029ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80029ee:	4b10      	ldr	r3, [pc, #64]	@ (8002a30 <MX_USART1_UART_Init+0x4c>)
 80029f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80029f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002a30 <MX_USART1_UART_Init+0x4c>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002a30 <MX_USART1_UART_Init+0x4c>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a02:	4b0b      	ldr	r3, [pc, #44]	@ (8002a30 <MX_USART1_UART_Init+0x4c>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a08:	4b09      	ldr	r3, [pc, #36]	@ (8002a30 <MX_USART1_UART_Init+0x4c>)
 8002a0a:	220c      	movs	r2, #12
 8002a0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a0e:	4b08      	ldr	r3, [pc, #32]	@ (8002a30 <MX_USART1_UART_Init+0x4c>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a14:	4b06      	ldr	r3, [pc, #24]	@ (8002a30 <MX_USART1_UART_Init+0x4c>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a1a:	4805      	ldr	r0, [pc, #20]	@ (8002a30 <MX_USART1_UART_Init+0x4c>)
 8002a1c:	f002 fa2a 	bl	8004e74 <HAL_UART_Init>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002a26:	f7ff f985 	bl	8001d34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a2a:	bf00      	nop
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	200005b8 	.word	0x200005b8
 8002a34:	40011000 	.word	0x40011000

08002a38 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b08a      	sub	sp, #40	@ 0x28
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a40:	f107 0314 	add.w	r3, r7, #20
 8002a44:	2200      	movs	r2, #0
 8002a46:	601a      	str	r2, [r3, #0]
 8002a48:	605a      	str	r2, [r3, #4]
 8002a4a:	609a      	str	r2, [r3, #8]
 8002a4c:	60da      	str	r2, [r3, #12]
 8002a4e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a1d      	ldr	r2, [pc, #116]	@ (8002acc <HAL_UART_MspInit+0x94>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d134      	bne.n	8002ac4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	613b      	str	r3, [r7, #16]
 8002a5e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ad0 <HAL_UART_MspInit+0x98>)
 8002a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a62:	4a1b      	ldr	r2, [pc, #108]	@ (8002ad0 <HAL_UART_MspInit+0x98>)
 8002a64:	f043 0310 	orr.w	r3, r3, #16
 8002a68:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a6a:	4b19      	ldr	r3, [pc, #100]	@ (8002ad0 <HAL_UART_MspInit+0x98>)
 8002a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a6e:	f003 0310 	and.w	r3, r3, #16
 8002a72:	613b      	str	r3, [r7, #16]
 8002a74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a76:	2300      	movs	r3, #0
 8002a78:	60fb      	str	r3, [r7, #12]
 8002a7a:	4b15      	ldr	r3, [pc, #84]	@ (8002ad0 <HAL_UART_MspInit+0x98>)
 8002a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7e:	4a14      	ldr	r2, [pc, #80]	@ (8002ad0 <HAL_UART_MspInit+0x98>)
 8002a80:	f043 0301 	orr.w	r3, r3, #1
 8002a84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a86:	4b12      	ldr	r3, [pc, #72]	@ (8002ad0 <HAL_UART_MspInit+0x98>)
 8002a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	60fb      	str	r3, [r7, #12]
 8002a90:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002a92:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002a96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a98:	2302      	movs	r3, #2
 8002a9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aa0:	2303      	movs	r3, #3
 8002aa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002aa4:	2307      	movs	r3, #7
 8002aa6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aa8:	f107 0314 	add.w	r3, r7, #20
 8002aac:	4619      	mov	r1, r3
 8002aae:	4809      	ldr	r0, [pc, #36]	@ (8002ad4 <HAL_UART_MspInit+0x9c>)
 8002ab0:	f000 fa76 	bl	8002fa0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	2100      	movs	r1, #0
 8002ab8:	2025      	movs	r0, #37	@ 0x25
 8002aba:	f000 f9a8 	bl	8002e0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002abe:	2025      	movs	r0, #37	@ 0x25
 8002ac0:	f000 f9c1 	bl	8002e46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002ac4:	bf00      	nop
 8002ac6:	3728      	adds	r7, #40	@ 0x28
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	40011000 	.word	0x40011000
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	40020000 	.word	0x40020000

08002ad8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002ad8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b10 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002adc:	f7ff fa58 	bl	8001f90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ae0:	480c      	ldr	r0, [pc, #48]	@ (8002b14 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ae2:	490d      	ldr	r1, [pc, #52]	@ (8002b18 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ae4:	4a0d      	ldr	r2, [pc, #52]	@ (8002b1c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ae6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ae8:	e002      	b.n	8002af0 <LoopCopyDataInit>

08002aea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002aea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002aec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002aee:	3304      	adds	r3, #4

08002af0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002af0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002af2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002af4:	d3f9      	bcc.n	8002aea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002af6:	4a0a      	ldr	r2, [pc, #40]	@ (8002b20 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002af8:	4c0a      	ldr	r4, [pc, #40]	@ (8002b24 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002afa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002afc:	e001      	b.n	8002b02 <LoopFillZerobss>

08002afe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002afe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b00:	3204      	adds	r2, #4

08002b02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b04:	d3fb      	bcc.n	8002afe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b06:	f003 ffe1 	bl	8006acc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b0a:	f7fe ffdb 	bl	8001ac4 <main>
  bx  lr    
 8002b0e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002b10:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b18:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002b1c:	0800906c 	.word	0x0800906c
  ldr r2, =_sbss
 8002b20:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002b24:	20000750 	.word	0x20000750

08002b28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b28:	e7fe      	b.n	8002b28 <ADC_IRQHandler>
	...

08002b2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b30:	4b0e      	ldr	r3, [pc, #56]	@ (8002b6c <HAL_Init+0x40>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a0d      	ldr	r2, [pc, #52]	@ (8002b6c <HAL_Init+0x40>)
 8002b36:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002b6c <HAL_Init+0x40>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a0a      	ldr	r2, [pc, #40]	@ (8002b6c <HAL_Init+0x40>)
 8002b42:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b48:	4b08      	ldr	r3, [pc, #32]	@ (8002b6c <HAL_Init+0x40>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a07      	ldr	r2, [pc, #28]	@ (8002b6c <HAL_Init+0x40>)
 8002b4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b54:	2003      	movs	r0, #3
 8002b56:	f000 f94f 	bl	8002df8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b5a:	200f      	movs	r0, #15
 8002b5c:	f000 f808 	bl	8002b70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b60:	f7ff f8ee 	bl	8001d40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b64:	2300      	movs	r3, #0
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	40023c00 	.word	0x40023c00

08002b70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b78:	4b12      	ldr	r3, [pc, #72]	@ (8002bc4 <HAL_InitTick+0x54>)
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	4b12      	ldr	r3, [pc, #72]	@ (8002bc8 <HAL_InitTick+0x58>)
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	4619      	mov	r1, r3
 8002b82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b86:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f000 f967 	bl	8002e62 <HAL_SYSTICK_Config>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e00e      	b.n	8002bbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2b0f      	cmp	r3, #15
 8002ba2:	d80a      	bhi.n	8002bba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	6879      	ldr	r1, [r7, #4]
 8002ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bac:	f000 f92f 	bl	8002e0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bb0:	4a06      	ldr	r2, [pc, #24]	@ (8002bcc <HAL_InitTick+0x5c>)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	e000      	b.n	8002bbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
}
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	3708      	adds	r7, #8
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	20000010 	.word	0x20000010
 8002bc8:	20000018 	.word	0x20000018
 8002bcc:	20000014 	.word	0x20000014

08002bd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bd4:	4b06      	ldr	r3, [pc, #24]	@ (8002bf0 <HAL_IncTick+0x20>)
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	461a      	mov	r2, r3
 8002bda:	4b06      	ldr	r3, [pc, #24]	@ (8002bf4 <HAL_IncTick+0x24>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4413      	add	r3, r2
 8002be0:	4a04      	ldr	r2, [pc, #16]	@ (8002bf4 <HAL_IncTick+0x24>)
 8002be2:	6013      	str	r3, [r2, #0]
}
 8002be4:	bf00      	nop
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop
 8002bf0:	20000018 	.word	0x20000018
 8002bf4:	20000600 	.word	0x20000600

08002bf8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  return uwTick;
 8002bfc:	4b03      	ldr	r3, [pc, #12]	@ (8002c0c <HAL_GetTick+0x14>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	20000600 	.word	0x20000600

08002c10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c18:	f7ff ffee 	bl	8002bf8 <HAL_GetTick>
 8002c1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c28:	d005      	beq.n	8002c36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c2a:	4b0a      	ldr	r3, [pc, #40]	@ (8002c54 <HAL_Delay+0x44>)
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	461a      	mov	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	4413      	add	r3, r2
 8002c34:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c36:	bf00      	nop
 8002c38:	f7ff ffde 	bl	8002bf8 <HAL_GetTick>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	68fa      	ldr	r2, [r7, #12]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d8f7      	bhi.n	8002c38 <HAL_Delay+0x28>
  {
  }
}
 8002c48:	bf00      	nop
 8002c4a:	bf00      	nop
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	20000018 	.word	0x20000018

08002c58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b085      	sub	sp, #20
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f003 0307 	and.w	r3, r3, #7
 8002c66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c68:	4b0c      	ldr	r3, [pc, #48]	@ (8002c9c <__NVIC_SetPriorityGrouping+0x44>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c6e:	68ba      	ldr	r2, [r7, #8]
 8002c70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c74:	4013      	ands	r3, r2
 8002c76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c8a:	4a04      	ldr	r2, [pc, #16]	@ (8002c9c <__NVIC_SetPriorityGrouping+0x44>)
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	60d3      	str	r3, [r2, #12]
}
 8002c90:	bf00      	nop
 8002c92:	3714      	adds	r7, #20
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr
 8002c9c:	e000ed00 	.word	0xe000ed00

08002ca0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ca4:	4b04      	ldr	r3, [pc, #16]	@ (8002cb8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	0a1b      	lsrs	r3, r3, #8
 8002caa:	f003 0307 	and.w	r3, r3, #7
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr
 8002cb8:	e000ed00 	.word	0xe000ed00

08002cbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	db0b      	blt.n	8002ce6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cce:	79fb      	ldrb	r3, [r7, #7]
 8002cd0:	f003 021f 	and.w	r2, r3, #31
 8002cd4:	4907      	ldr	r1, [pc, #28]	@ (8002cf4 <__NVIC_EnableIRQ+0x38>)
 8002cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cda:	095b      	lsrs	r3, r3, #5
 8002cdc:	2001      	movs	r0, #1
 8002cde:	fa00 f202 	lsl.w	r2, r0, r2
 8002ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ce6:	bf00      	nop
 8002ce8:	370c      	adds	r7, #12
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr
 8002cf2:	bf00      	nop
 8002cf4:	e000e100 	.word	0xe000e100

08002cf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	4603      	mov	r3, r0
 8002d00:	6039      	str	r1, [r7, #0]
 8002d02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	db0a      	blt.n	8002d22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	b2da      	uxtb	r2, r3
 8002d10:	490c      	ldr	r1, [pc, #48]	@ (8002d44 <__NVIC_SetPriority+0x4c>)
 8002d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d16:	0112      	lsls	r2, r2, #4
 8002d18:	b2d2      	uxtb	r2, r2
 8002d1a:	440b      	add	r3, r1
 8002d1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d20:	e00a      	b.n	8002d38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	b2da      	uxtb	r2, r3
 8002d26:	4908      	ldr	r1, [pc, #32]	@ (8002d48 <__NVIC_SetPriority+0x50>)
 8002d28:	79fb      	ldrb	r3, [r7, #7]
 8002d2a:	f003 030f 	and.w	r3, r3, #15
 8002d2e:	3b04      	subs	r3, #4
 8002d30:	0112      	lsls	r2, r2, #4
 8002d32:	b2d2      	uxtb	r2, r2
 8002d34:	440b      	add	r3, r1
 8002d36:	761a      	strb	r2, [r3, #24]
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr
 8002d44:	e000e100 	.word	0xe000e100
 8002d48:	e000ed00 	.word	0xe000ed00

08002d4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b089      	sub	sp, #36	@ 0x24
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f003 0307 	and.w	r3, r3, #7
 8002d5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	f1c3 0307 	rsb	r3, r3, #7
 8002d66:	2b04      	cmp	r3, #4
 8002d68:	bf28      	it	cs
 8002d6a:	2304      	movcs	r3, #4
 8002d6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	3304      	adds	r3, #4
 8002d72:	2b06      	cmp	r3, #6
 8002d74:	d902      	bls.n	8002d7c <NVIC_EncodePriority+0x30>
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	3b03      	subs	r3, #3
 8002d7a:	e000      	b.n	8002d7e <NVIC_EncodePriority+0x32>
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d80:	f04f 32ff 	mov.w	r2, #4294967295
 8002d84:	69bb      	ldr	r3, [r7, #24]
 8002d86:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8a:	43da      	mvns	r2, r3
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	401a      	ands	r2, r3
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d94:	f04f 31ff 	mov.w	r1, #4294967295
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d9e:	43d9      	mvns	r1, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002da4:	4313      	orrs	r3, r2
         );
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3724      	adds	r7, #36	@ 0x24
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
	...

08002db4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dc4:	d301      	bcc.n	8002dca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e00f      	b.n	8002dea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dca:	4a0a      	ldr	r2, [pc, #40]	@ (8002df4 <SysTick_Config+0x40>)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002dd2:	210f      	movs	r1, #15
 8002dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8002dd8:	f7ff ff8e 	bl	8002cf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ddc:	4b05      	ldr	r3, [pc, #20]	@ (8002df4 <SysTick_Config+0x40>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002de2:	4b04      	ldr	r3, [pc, #16]	@ (8002df4 <SysTick_Config+0x40>)
 8002de4:	2207      	movs	r2, #7
 8002de6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	e000e010 	.word	0xe000e010

08002df8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f7ff ff29 	bl	8002c58 <__NVIC_SetPriorityGrouping>
}
 8002e06:	bf00      	nop
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b086      	sub	sp, #24
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	4603      	mov	r3, r0
 8002e16:	60b9      	str	r1, [r7, #8]
 8002e18:	607a      	str	r2, [r7, #4]
 8002e1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e20:	f7ff ff3e 	bl	8002ca0 <__NVIC_GetPriorityGrouping>
 8002e24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	68b9      	ldr	r1, [r7, #8]
 8002e2a:	6978      	ldr	r0, [r7, #20]
 8002e2c:	f7ff ff8e 	bl	8002d4c <NVIC_EncodePriority>
 8002e30:	4602      	mov	r2, r0
 8002e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e36:	4611      	mov	r1, r2
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f7ff ff5d 	bl	8002cf8 <__NVIC_SetPriority>
}
 8002e3e:	bf00      	nop
 8002e40:	3718      	adds	r7, #24
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e46:	b580      	push	{r7, lr}
 8002e48:	b082      	sub	sp, #8
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff ff31 	bl	8002cbc <__NVIC_EnableIRQ>
}
 8002e5a:	bf00      	nop
 8002e5c:	3708      	adds	r7, #8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b082      	sub	sp, #8
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f7ff ffa2 	bl	8002db4 <SysTick_Config>
 8002e70:	4603      	mov	r3, r0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3708      	adds	r7, #8
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b084      	sub	sp, #16
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e86:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e88:	f7ff feb6 	bl	8002bf8 <HAL_GetTick>
 8002e8c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d008      	beq.n	8002eac <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2280      	movs	r2, #128	@ 0x80
 8002e9e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e052      	b.n	8002f52 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f022 0216 	bic.w	r2, r2, #22
 8002eba:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	695a      	ldr	r2, [r3, #20]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002eca:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d103      	bne.n	8002edc <HAL_DMA_Abort+0x62>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d007      	beq.n	8002eec <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f022 0208 	bic.w	r2, r2, #8
 8002eea:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 0201 	bic.w	r2, r2, #1
 8002efa:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002efc:	e013      	b.n	8002f26 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002efe:	f7ff fe7b 	bl	8002bf8 <HAL_GetTick>
 8002f02:	4602      	mov	r2, r0
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	1ad3      	subs	r3, r2, r3
 8002f08:	2b05      	cmp	r3, #5
 8002f0a:	d90c      	bls.n	8002f26 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2220      	movs	r2, #32
 8002f10:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2203      	movs	r2, #3
 8002f16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e015      	b.n	8002f52 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0301 	and.w	r3, r3, #1
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d1e4      	bne.n	8002efe <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f38:	223f      	movs	r2, #63	@ 0x3f
 8002f3a:	409a      	lsls	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3710      	adds	r7, #16
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f5a:	b480      	push	{r7}
 8002f5c:	b083      	sub	sp, #12
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	2b02      	cmp	r3, #2
 8002f6c:	d004      	beq.n	8002f78 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2280      	movs	r2, #128	@ 0x80
 8002f72:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e00c      	b.n	8002f92 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2205      	movs	r2, #5
 8002f7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f022 0201 	bic.w	r2, r2, #1
 8002f8e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	370c      	adds	r7, #12
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
	...

08002fa0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b089      	sub	sp, #36	@ 0x24
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002faa:	2300      	movs	r3, #0
 8002fac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	61fb      	str	r3, [r7, #28]
 8002fba:	e16b      	b.n	8003294 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	697a      	ldr	r2, [r7, #20]
 8002fcc:	4013      	ands	r3, r2
 8002fce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002fd0:	693a      	ldr	r2, [r7, #16]
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	f040 815a 	bne.w	800328e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	685b      	ldr	r3, [r3, #4]
 8002fde:	f003 0303 	and.w	r3, r3, #3
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d005      	beq.n	8002ff2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d130      	bne.n	8003054 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	2203      	movs	r2, #3
 8002ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8003002:	43db      	mvns	r3, r3
 8003004:	69ba      	ldr	r2, [r7, #24]
 8003006:	4013      	ands	r3, r2
 8003008:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	68da      	ldr	r2, [r3, #12]
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	005b      	lsls	r3, r3, #1
 8003012:	fa02 f303 	lsl.w	r3, r2, r3
 8003016:	69ba      	ldr	r2, [r7, #24]
 8003018:	4313      	orrs	r3, r2
 800301a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003028:	2201      	movs	r2, #1
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	fa02 f303 	lsl.w	r3, r2, r3
 8003030:	43db      	mvns	r3, r3
 8003032:	69ba      	ldr	r2, [r7, #24]
 8003034:	4013      	ands	r3, r2
 8003036:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	091b      	lsrs	r3, r3, #4
 800303e:	f003 0201 	and.w	r2, r3, #1
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	69ba      	ldr	r2, [r7, #24]
 800304a:	4313      	orrs	r3, r2
 800304c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	f003 0303 	and.w	r3, r3, #3
 800305c:	2b03      	cmp	r3, #3
 800305e:	d017      	beq.n	8003090 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	005b      	lsls	r3, r3, #1
 800306a:	2203      	movs	r2, #3
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	43db      	mvns	r3, r3
 8003072:	69ba      	ldr	r2, [r7, #24]
 8003074:	4013      	ands	r3, r2
 8003076:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	689a      	ldr	r2, [r3, #8]
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	69ba      	ldr	r2, [r7, #24]
 8003086:	4313      	orrs	r3, r2
 8003088:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f003 0303 	and.w	r3, r3, #3
 8003098:	2b02      	cmp	r3, #2
 800309a:	d123      	bne.n	80030e4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	08da      	lsrs	r2, r3, #3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	3208      	adds	r2, #8
 80030a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	f003 0307 	and.w	r3, r3, #7
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	220f      	movs	r2, #15
 80030b4:	fa02 f303 	lsl.w	r3, r2, r3
 80030b8:	43db      	mvns	r3, r3
 80030ba:	69ba      	ldr	r2, [r7, #24]
 80030bc:	4013      	ands	r3, r2
 80030be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	691a      	ldr	r2, [r3, #16]
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	f003 0307 	and.w	r3, r3, #7
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	fa02 f303 	lsl.w	r3, r2, r3
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	08da      	lsrs	r2, r3, #3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	3208      	adds	r2, #8
 80030de:	69b9      	ldr	r1, [r7, #24]
 80030e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	2203      	movs	r2, #3
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	43db      	mvns	r3, r3
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	4013      	ands	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f003 0203 	and.w	r2, r3, #3
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	005b      	lsls	r3, r3, #1
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	4313      	orrs	r3, r2
 8003110:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	69ba      	ldr	r2, [r7, #24]
 8003116:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003120:	2b00      	cmp	r3, #0
 8003122:	f000 80b4 	beq.w	800328e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003126:	2300      	movs	r3, #0
 8003128:	60fb      	str	r3, [r7, #12]
 800312a:	4b60      	ldr	r3, [pc, #384]	@ (80032ac <HAL_GPIO_Init+0x30c>)
 800312c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800312e:	4a5f      	ldr	r2, [pc, #380]	@ (80032ac <HAL_GPIO_Init+0x30c>)
 8003130:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003134:	6453      	str	r3, [r2, #68]	@ 0x44
 8003136:	4b5d      	ldr	r3, [pc, #372]	@ (80032ac <HAL_GPIO_Init+0x30c>)
 8003138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800313a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800313e:	60fb      	str	r3, [r7, #12]
 8003140:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003142:	4a5b      	ldr	r2, [pc, #364]	@ (80032b0 <HAL_GPIO_Init+0x310>)
 8003144:	69fb      	ldr	r3, [r7, #28]
 8003146:	089b      	lsrs	r3, r3, #2
 8003148:	3302      	adds	r3, #2
 800314a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800314e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	f003 0303 	and.w	r3, r3, #3
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	220f      	movs	r2, #15
 800315a:	fa02 f303 	lsl.w	r3, r2, r3
 800315e:	43db      	mvns	r3, r3
 8003160:	69ba      	ldr	r2, [r7, #24]
 8003162:	4013      	ands	r3, r2
 8003164:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a52      	ldr	r2, [pc, #328]	@ (80032b4 <HAL_GPIO_Init+0x314>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d02b      	beq.n	80031c6 <HAL_GPIO_Init+0x226>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a51      	ldr	r2, [pc, #324]	@ (80032b8 <HAL_GPIO_Init+0x318>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d025      	beq.n	80031c2 <HAL_GPIO_Init+0x222>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a50      	ldr	r2, [pc, #320]	@ (80032bc <HAL_GPIO_Init+0x31c>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d01f      	beq.n	80031be <HAL_GPIO_Init+0x21e>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a4f      	ldr	r2, [pc, #316]	@ (80032c0 <HAL_GPIO_Init+0x320>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d019      	beq.n	80031ba <HAL_GPIO_Init+0x21a>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a4e      	ldr	r2, [pc, #312]	@ (80032c4 <HAL_GPIO_Init+0x324>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d013      	beq.n	80031b6 <HAL_GPIO_Init+0x216>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a4d      	ldr	r2, [pc, #308]	@ (80032c8 <HAL_GPIO_Init+0x328>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d00d      	beq.n	80031b2 <HAL_GPIO_Init+0x212>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a4c      	ldr	r2, [pc, #304]	@ (80032cc <HAL_GPIO_Init+0x32c>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d007      	beq.n	80031ae <HAL_GPIO_Init+0x20e>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a4b      	ldr	r2, [pc, #300]	@ (80032d0 <HAL_GPIO_Init+0x330>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d101      	bne.n	80031aa <HAL_GPIO_Init+0x20a>
 80031a6:	2307      	movs	r3, #7
 80031a8:	e00e      	b.n	80031c8 <HAL_GPIO_Init+0x228>
 80031aa:	2308      	movs	r3, #8
 80031ac:	e00c      	b.n	80031c8 <HAL_GPIO_Init+0x228>
 80031ae:	2306      	movs	r3, #6
 80031b0:	e00a      	b.n	80031c8 <HAL_GPIO_Init+0x228>
 80031b2:	2305      	movs	r3, #5
 80031b4:	e008      	b.n	80031c8 <HAL_GPIO_Init+0x228>
 80031b6:	2304      	movs	r3, #4
 80031b8:	e006      	b.n	80031c8 <HAL_GPIO_Init+0x228>
 80031ba:	2303      	movs	r3, #3
 80031bc:	e004      	b.n	80031c8 <HAL_GPIO_Init+0x228>
 80031be:	2302      	movs	r3, #2
 80031c0:	e002      	b.n	80031c8 <HAL_GPIO_Init+0x228>
 80031c2:	2301      	movs	r3, #1
 80031c4:	e000      	b.n	80031c8 <HAL_GPIO_Init+0x228>
 80031c6:	2300      	movs	r3, #0
 80031c8:	69fa      	ldr	r2, [r7, #28]
 80031ca:	f002 0203 	and.w	r2, r2, #3
 80031ce:	0092      	lsls	r2, r2, #2
 80031d0:	4093      	lsls	r3, r2
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031d8:	4935      	ldr	r1, [pc, #212]	@ (80032b0 <HAL_GPIO_Init+0x310>)
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	089b      	lsrs	r3, r3, #2
 80031de:	3302      	adds	r3, #2
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031e6:	4b3b      	ldr	r3, [pc, #236]	@ (80032d4 <HAL_GPIO_Init+0x334>)
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	43db      	mvns	r3, r3
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	4013      	ands	r3, r2
 80031f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d003      	beq.n	800320a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003202:	69ba      	ldr	r2, [r7, #24]
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	4313      	orrs	r3, r2
 8003208:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800320a:	4a32      	ldr	r2, [pc, #200]	@ (80032d4 <HAL_GPIO_Init+0x334>)
 800320c:	69bb      	ldr	r3, [r7, #24]
 800320e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003210:	4b30      	ldr	r3, [pc, #192]	@ (80032d4 <HAL_GPIO_Init+0x334>)
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	43db      	mvns	r3, r3
 800321a:	69ba      	ldr	r2, [r7, #24]
 800321c:	4013      	ands	r3, r2
 800321e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d003      	beq.n	8003234 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800322c:	69ba      	ldr	r2, [r7, #24]
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	4313      	orrs	r3, r2
 8003232:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003234:	4a27      	ldr	r2, [pc, #156]	@ (80032d4 <HAL_GPIO_Init+0x334>)
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800323a:	4b26      	ldr	r3, [pc, #152]	@ (80032d4 <HAL_GPIO_Init+0x334>)
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	43db      	mvns	r3, r3
 8003244:	69ba      	ldr	r2, [r7, #24]
 8003246:	4013      	ands	r3, r2
 8003248:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d003      	beq.n	800325e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003256:	69ba      	ldr	r2, [r7, #24]
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	4313      	orrs	r3, r2
 800325c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800325e:	4a1d      	ldr	r2, [pc, #116]	@ (80032d4 <HAL_GPIO_Init+0x334>)
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003264:	4b1b      	ldr	r3, [pc, #108]	@ (80032d4 <HAL_GPIO_Init+0x334>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	43db      	mvns	r3, r3
 800326e:	69ba      	ldr	r2, [r7, #24]
 8003270:	4013      	ands	r3, r2
 8003272:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d003      	beq.n	8003288 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	4313      	orrs	r3, r2
 8003286:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003288:	4a12      	ldr	r2, [pc, #72]	@ (80032d4 <HAL_GPIO_Init+0x334>)
 800328a:	69bb      	ldr	r3, [r7, #24]
 800328c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	3301      	adds	r3, #1
 8003292:	61fb      	str	r3, [r7, #28]
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	2b0f      	cmp	r3, #15
 8003298:	f67f ae90 	bls.w	8002fbc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800329c:	bf00      	nop
 800329e:	bf00      	nop
 80032a0:	3724      	adds	r7, #36	@ 0x24
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop
 80032ac:	40023800 	.word	0x40023800
 80032b0:	40013800 	.word	0x40013800
 80032b4:	40020000 	.word	0x40020000
 80032b8:	40020400 	.word	0x40020400
 80032bc:	40020800 	.word	0x40020800
 80032c0:	40020c00 	.word	0x40020c00
 80032c4:	40021000 	.word	0x40021000
 80032c8:	40021400 	.word	0x40021400
 80032cc:	40021800 	.word	0x40021800
 80032d0:	40021c00 	.word	0x40021c00
 80032d4:	40013c00 	.word	0x40013c00

080032d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	460b      	mov	r3, r1
 80032e2:	807b      	strh	r3, [r7, #2]
 80032e4:	4613      	mov	r3, r2
 80032e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80032e8:	787b      	ldrb	r3, [r7, #1]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d003      	beq.n	80032f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032ee:	887a      	ldrh	r2, [r7, #2]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032f4:	e003      	b.n	80032fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032f6:	887b      	ldrh	r3, [r7, #2]
 80032f8:	041a      	lsls	r2, r3, #16
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	619a      	str	r2, [r3, #24]
}
 80032fe:	bf00      	nop
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr
	...

0800330c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e12b      	b.n	8003576 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	d106      	bne.n	8003338 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f7fd ff46 	bl	80011c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2224      	movs	r2, #36	@ 0x24
 800333c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 0201 	bic.w	r2, r2, #1
 800334e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800335e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800336e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003370:	f000 fd40 	bl	8003df4 <HAL_RCC_GetPCLK1Freq>
 8003374:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	4a81      	ldr	r2, [pc, #516]	@ (8003580 <HAL_I2C_Init+0x274>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d807      	bhi.n	8003390 <HAL_I2C_Init+0x84>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	4a80      	ldr	r2, [pc, #512]	@ (8003584 <HAL_I2C_Init+0x278>)
 8003384:	4293      	cmp	r3, r2
 8003386:	bf94      	ite	ls
 8003388:	2301      	movls	r3, #1
 800338a:	2300      	movhi	r3, #0
 800338c:	b2db      	uxtb	r3, r3
 800338e:	e006      	b.n	800339e <HAL_I2C_Init+0x92>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	4a7d      	ldr	r2, [pc, #500]	@ (8003588 <HAL_I2C_Init+0x27c>)
 8003394:	4293      	cmp	r3, r2
 8003396:	bf94      	ite	ls
 8003398:	2301      	movls	r3, #1
 800339a:	2300      	movhi	r3, #0
 800339c:	b2db      	uxtb	r3, r3
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e0e7      	b.n	8003576 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	4a78      	ldr	r2, [pc, #480]	@ (800358c <HAL_I2C_Init+0x280>)
 80033aa:	fba2 2303 	umull	r2, r3, r2, r3
 80033ae:	0c9b      	lsrs	r3, r3, #18
 80033b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	68ba      	ldr	r2, [r7, #8]
 80033c2:	430a      	orrs	r2, r1
 80033c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	4a6a      	ldr	r2, [pc, #424]	@ (8003580 <HAL_I2C_Init+0x274>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d802      	bhi.n	80033e0 <HAL_I2C_Init+0xd4>
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	3301      	adds	r3, #1
 80033de:	e009      	b.n	80033f4 <HAL_I2C_Init+0xe8>
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80033e6:	fb02 f303 	mul.w	r3, r2, r3
 80033ea:	4a69      	ldr	r2, [pc, #420]	@ (8003590 <HAL_I2C_Init+0x284>)
 80033ec:	fba2 2303 	umull	r2, r3, r2, r3
 80033f0:	099b      	lsrs	r3, r3, #6
 80033f2:	3301      	adds	r3, #1
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	6812      	ldr	r2, [r2, #0]
 80033f8:	430b      	orrs	r3, r1
 80033fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	69db      	ldr	r3, [r3, #28]
 8003402:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003406:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	495c      	ldr	r1, [pc, #368]	@ (8003580 <HAL_I2C_Init+0x274>)
 8003410:	428b      	cmp	r3, r1
 8003412:	d819      	bhi.n	8003448 <HAL_I2C_Init+0x13c>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	1e59      	subs	r1, r3, #1
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003422:	1c59      	adds	r1, r3, #1
 8003424:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003428:	400b      	ands	r3, r1
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00a      	beq.n	8003444 <HAL_I2C_Init+0x138>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	1e59      	subs	r1, r3, #1
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	fbb1 f3f3 	udiv	r3, r1, r3
 800343c:	3301      	adds	r3, #1
 800343e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003442:	e051      	b.n	80034e8 <HAL_I2C_Init+0x1dc>
 8003444:	2304      	movs	r3, #4
 8003446:	e04f      	b.n	80034e8 <HAL_I2C_Init+0x1dc>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d111      	bne.n	8003474 <HAL_I2C_Init+0x168>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	1e58      	subs	r0, r3, #1
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6859      	ldr	r1, [r3, #4]
 8003458:	460b      	mov	r3, r1
 800345a:	005b      	lsls	r3, r3, #1
 800345c:	440b      	add	r3, r1
 800345e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003462:	3301      	adds	r3, #1
 8003464:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003468:	2b00      	cmp	r3, #0
 800346a:	bf0c      	ite	eq
 800346c:	2301      	moveq	r3, #1
 800346e:	2300      	movne	r3, #0
 8003470:	b2db      	uxtb	r3, r3
 8003472:	e012      	b.n	800349a <HAL_I2C_Init+0x18e>
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	1e58      	subs	r0, r3, #1
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6859      	ldr	r1, [r3, #4]
 800347c:	460b      	mov	r3, r1
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	440b      	add	r3, r1
 8003482:	0099      	lsls	r1, r3, #2
 8003484:	440b      	add	r3, r1
 8003486:	fbb0 f3f3 	udiv	r3, r0, r3
 800348a:	3301      	adds	r3, #1
 800348c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003490:	2b00      	cmp	r3, #0
 8003492:	bf0c      	ite	eq
 8003494:	2301      	moveq	r3, #1
 8003496:	2300      	movne	r3, #0
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b00      	cmp	r3, #0
 800349c:	d001      	beq.n	80034a2 <HAL_I2C_Init+0x196>
 800349e:	2301      	movs	r3, #1
 80034a0:	e022      	b.n	80034e8 <HAL_I2C_Init+0x1dc>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10e      	bne.n	80034c8 <HAL_I2C_Init+0x1bc>
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	1e58      	subs	r0, r3, #1
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6859      	ldr	r1, [r3, #4]
 80034b2:	460b      	mov	r3, r1
 80034b4:	005b      	lsls	r3, r3, #1
 80034b6:	440b      	add	r3, r1
 80034b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80034bc:	3301      	adds	r3, #1
 80034be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034c6:	e00f      	b.n	80034e8 <HAL_I2C_Init+0x1dc>
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	1e58      	subs	r0, r3, #1
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6859      	ldr	r1, [r3, #4]
 80034d0:	460b      	mov	r3, r1
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	440b      	add	r3, r1
 80034d6:	0099      	lsls	r1, r3, #2
 80034d8:	440b      	add	r3, r1
 80034da:	fbb0 f3f3 	udiv	r3, r0, r3
 80034de:	3301      	adds	r3, #1
 80034e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80034e8:	6879      	ldr	r1, [r7, #4]
 80034ea:	6809      	ldr	r1, [r1, #0]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	69da      	ldr	r2, [r3, #28]
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a1b      	ldr	r3, [r3, #32]
 8003502:	431a      	orrs	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	430a      	orrs	r2, r1
 800350a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003516:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	6911      	ldr	r1, [r2, #16]
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	68d2      	ldr	r2, [r2, #12]
 8003522:	4311      	orrs	r1, r2
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	6812      	ldr	r2, [r2, #0]
 8003528:	430b      	orrs	r3, r1
 800352a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	695a      	ldr	r2, [r3, #20]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	431a      	orrs	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	430a      	orrs	r2, r1
 8003546:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681a      	ldr	r2, [r3, #0]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f042 0201 	orr.w	r2, r2, #1
 8003556:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2220      	movs	r2, #32
 8003562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003574:	2300      	movs	r3, #0
}
 8003576:	4618      	mov	r0, r3
 8003578:	3710      	adds	r7, #16
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	000186a0 	.word	0x000186a0
 8003584:	001e847f 	.word	0x001e847f
 8003588:	003d08ff 	.word	0x003d08ff
 800358c:	431bde83 	.word	0x431bde83
 8003590:	10624dd3 	.word	0x10624dd3

08003594 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b086      	sub	sp, #24
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d101      	bne.n	80035a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e267      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d075      	beq.n	800369e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80035b2:	4b88      	ldr	r3, [pc, #544]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	f003 030c 	and.w	r3, r3, #12
 80035ba:	2b04      	cmp	r3, #4
 80035bc:	d00c      	beq.n	80035d8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035be:	4b85      	ldr	r3, [pc, #532]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80035c6:	2b08      	cmp	r3, #8
 80035c8:	d112      	bne.n	80035f0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035ca:	4b82      	ldr	r3, [pc, #520]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80035d6:	d10b      	bne.n	80035f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035d8:	4b7e      	ldr	r3, [pc, #504]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d05b      	beq.n	800369c <HAL_RCC_OscConfig+0x108>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d157      	bne.n	800369c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e242      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035f8:	d106      	bne.n	8003608 <HAL_RCC_OscConfig+0x74>
 80035fa:	4b76      	ldr	r3, [pc, #472]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a75      	ldr	r2, [pc, #468]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 8003600:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003604:	6013      	str	r3, [r2, #0]
 8003606:	e01d      	b.n	8003644 <HAL_RCC_OscConfig+0xb0>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003610:	d10c      	bne.n	800362c <HAL_RCC_OscConfig+0x98>
 8003612:	4b70      	ldr	r3, [pc, #448]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a6f      	ldr	r2, [pc, #444]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 8003618:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800361c:	6013      	str	r3, [r2, #0]
 800361e:	4b6d      	ldr	r3, [pc, #436]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a6c      	ldr	r2, [pc, #432]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 8003624:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003628:	6013      	str	r3, [r2, #0]
 800362a:	e00b      	b.n	8003644 <HAL_RCC_OscConfig+0xb0>
 800362c:	4b69      	ldr	r3, [pc, #420]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a68      	ldr	r2, [pc, #416]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 8003632:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003636:	6013      	str	r3, [r2, #0]
 8003638:	4b66      	ldr	r3, [pc, #408]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a65      	ldr	r2, [pc, #404]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 800363e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003642:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d013      	beq.n	8003674 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800364c:	f7ff fad4 	bl	8002bf8 <HAL_GetTick>
 8003650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003652:	e008      	b.n	8003666 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003654:	f7ff fad0 	bl	8002bf8 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b64      	cmp	r3, #100	@ 0x64
 8003660:	d901      	bls.n	8003666 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e207      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003666:	4b5b      	ldr	r3, [pc, #364]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d0f0      	beq.n	8003654 <HAL_RCC_OscConfig+0xc0>
 8003672:	e014      	b.n	800369e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003674:	f7ff fac0 	bl	8002bf8 <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800367c:	f7ff fabc 	bl	8002bf8 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b64      	cmp	r3, #100	@ 0x64
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e1f3      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800368e:	4b51      	ldr	r3, [pc, #324]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d1f0      	bne.n	800367c <HAL_RCC_OscConfig+0xe8>
 800369a:	e000      	b.n	800369e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800369c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d063      	beq.n	8003772 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80036aa:	4b4a      	ldr	r3, [pc, #296]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f003 030c 	and.w	r3, r3, #12
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d00b      	beq.n	80036ce <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036b6:	4b47      	ldr	r3, [pc, #284]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80036be:	2b08      	cmp	r3, #8
 80036c0:	d11c      	bne.n	80036fc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036c2:	4b44      	ldr	r3, [pc, #272]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d116      	bne.n	80036fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036ce:	4b41      	ldr	r3, [pc, #260]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d005      	beq.n	80036e6 <HAL_RCC_OscConfig+0x152>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d001      	beq.n	80036e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e1c7      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036e6:	4b3b      	ldr	r3, [pc, #236]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	691b      	ldr	r3, [r3, #16]
 80036f2:	00db      	lsls	r3, r3, #3
 80036f4:	4937      	ldr	r1, [pc, #220]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036fa:	e03a      	b.n	8003772 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d020      	beq.n	8003746 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003704:	4b34      	ldr	r3, [pc, #208]	@ (80037d8 <HAL_RCC_OscConfig+0x244>)
 8003706:	2201      	movs	r2, #1
 8003708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800370a:	f7ff fa75 	bl	8002bf8 <HAL_GetTick>
 800370e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003710:	e008      	b.n	8003724 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003712:	f7ff fa71 	bl	8002bf8 <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	2b02      	cmp	r3, #2
 800371e:	d901      	bls.n	8003724 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	e1a8      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003724:	4b2b      	ldr	r3, [pc, #172]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0302 	and.w	r3, r3, #2
 800372c:	2b00      	cmp	r3, #0
 800372e:	d0f0      	beq.n	8003712 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003730:	4b28      	ldr	r3, [pc, #160]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	691b      	ldr	r3, [r3, #16]
 800373c:	00db      	lsls	r3, r3, #3
 800373e:	4925      	ldr	r1, [pc, #148]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 8003740:	4313      	orrs	r3, r2
 8003742:	600b      	str	r3, [r1, #0]
 8003744:	e015      	b.n	8003772 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003746:	4b24      	ldr	r3, [pc, #144]	@ (80037d8 <HAL_RCC_OscConfig+0x244>)
 8003748:	2200      	movs	r2, #0
 800374a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800374c:	f7ff fa54 	bl	8002bf8 <HAL_GetTick>
 8003750:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003752:	e008      	b.n	8003766 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003754:	f7ff fa50 	bl	8002bf8 <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	2b02      	cmp	r3, #2
 8003760:	d901      	bls.n	8003766 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e187      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003766:	4b1b      	ldr	r3, [pc, #108]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0302 	and.w	r3, r3, #2
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1f0      	bne.n	8003754 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0308 	and.w	r3, r3, #8
 800377a:	2b00      	cmp	r3, #0
 800377c:	d036      	beq.n	80037ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d016      	beq.n	80037b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003786:	4b15      	ldr	r3, [pc, #84]	@ (80037dc <HAL_RCC_OscConfig+0x248>)
 8003788:	2201      	movs	r2, #1
 800378a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800378c:	f7ff fa34 	bl	8002bf8 <HAL_GetTick>
 8003790:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003792:	e008      	b.n	80037a6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003794:	f7ff fa30 	bl	8002bf8 <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	2b02      	cmp	r3, #2
 80037a0:	d901      	bls.n	80037a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e167      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037a6:	4b0b      	ldr	r3, [pc, #44]	@ (80037d4 <HAL_RCC_OscConfig+0x240>)
 80037a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037aa:	f003 0302 	and.w	r3, r3, #2
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d0f0      	beq.n	8003794 <HAL_RCC_OscConfig+0x200>
 80037b2:	e01b      	b.n	80037ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037b4:	4b09      	ldr	r3, [pc, #36]	@ (80037dc <HAL_RCC_OscConfig+0x248>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ba:	f7ff fa1d 	bl	8002bf8 <HAL_GetTick>
 80037be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037c0:	e00e      	b.n	80037e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037c2:	f7ff fa19 	bl	8002bf8 <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d907      	bls.n	80037e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e150      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
 80037d4:	40023800 	.word	0x40023800
 80037d8:	42470000 	.word	0x42470000
 80037dc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037e0:	4b88      	ldr	r3, [pc, #544]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 80037e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037e4:	f003 0302 	and.w	r3, r3, #2
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1ea      	bne.n	80037c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0304 	and.w	r3, r3, #4
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	f000 8097 	beq.w	8003928 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037fa:	2300      	movs	r3, #0
 80037fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037fe:	4b81      	ldr	r3, [pc, #516]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 8003800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003802:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d10f      	bne.n	800382a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800380a:	2300      	movs	r3, #0
 800380c:	60bb      	str	r3, [r7, #8]
 800380e:	4b7d      	ldr	r3, [pc, #500]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 8003810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003812:	4a7c      	ldr	r2, [pc, #496]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 8003814:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003818:	6413      	str	r3, [r2, #64]	@ 0x40
 800381a:	4b7a      	ldr	r3, [pc, #488]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 800381c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003822:	60bb      	str	r3, [r7, #8]
 8003824:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003826:	2301      	movs	r3, #1
 8003828:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800382a:	4b77      	ldr	r3, [pc, #476]	@ (8003a08 <HAL_RCC_OscConfig+0x474>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003832:	2b00      	cmp	r3, #0
 8003834:	d118      	bne.n	8003868 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003836:	4b74      	ldr	r3, [pc, #464]	@ (8003a08 <HAL_RCC_OscConfig+0x474>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a73      	ldr	r2, [pc, #460]	@ (8003a08 <HAL_RCC_OscConfig+0x474>)
 800383c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003840:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003842:	f7ff f9d9 	bl	8002bf8 <HAL_GetTick>
 8003846:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003848:	e008      	b.n	800385c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800384a:	f7ff f9d5 	bl	8002bf8 <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	2b02      	cmp	r3, #2
 8003856:	d901      	bls.n	800385c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e10c      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800385c:	4b6a      	ldr	r3, [pc, #424]	@ (8003a08 <HAL_RCC_OscConfig+0x474>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003864:	2b00      	cmp	r3, #0
 8003866:	d0f0      	beq.n	800384a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	2b01      	cmp	r3, #1
 800386e:	d106      	bne.n	800387e <HAL_RCC_OscConfig+0x2ea>
 8003870:	4b64      	ldr	r3, [pc, #400]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 8003872:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003874:	4a63      	ldr	r2, [pc, #396]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 8003876:	f043 0301 	orr.w	r3, r3, #1
 800387a:	6713      	str	r3, [r2, #112]	@ 0x70
 800387c:	e01c      	b.n	80038b8 <HAL_RCC_OscConfig+0x324>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	2b05      	cmp	r3, #5
 8003884:	d10c      	bne.n	80038a0 <HAL_RCC_OscConfig+0x30c>
 8003886:	4b5f      	ldr	r3, [pc, #380]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 8003888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800388a:	4a5e      	ldr	r2, [pc, #376]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 800388c:	f043 0304 	orr.w	r3, r3, #4
 8003890:	6713      	str	r3, [r2, #112]	@ 0x70
 8003892:	4b5c      	ldr	r3, [pc, #368]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 8003894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003896:	4a5b      	ldr	r2, [pc, #364]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 8003898:	f043 0301 	orr.w	r3, r3, #1
 800389c:	6713      	str	r3, [r2, #112]	@ 0x70
 800389e:	e00b      	b.n	80038b8 <HAL_RCC_OscConfig+0x324>
 80038a0:	4b58      	ldr	r3, [pc, #352]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 80038a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038a4:	4a57      	ldr	r2, [pc, #348]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 80038a6:	f023 0301 	bic.w	r3, r3, #1
 80038aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80038ac:	4b55      	ldr	r3, [pc, #340]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 80038ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038b0:	4a54      	ldr	r2, [pc, #336]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 80038b2:	f023 0304 	bic.w	r3, r3, #4
 80038b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d015      	beq.n	80038ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c0:	f7ff f99a 	bl	8002bf8 <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038c6:	e00a      	b.n	80038de <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038c8:	f7ff f996 	bl	8002bf8 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d901      	bls.n	80038de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e0cb      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038de:	4b49      	ldr	r3, [pc, #292]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 80038e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e2:	f003 0302 	and.w	r3, r3, #2
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d0ee      	beq.n	80038c8 <HAL_RCC_OscConfig+0x334>
 80038ea:	e014      	b.n	8003916 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ec:	f7ff f984 	bl	8002bf8 <HAL_GetTick>
 80038f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038f2:	e00a      	b.n	800390a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038f4:	f7ff f980 	bl	8002bf8 <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003902:	4293      	cmp	r3, r2
 8003904:	d901      	bls.n	800390a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e0b5      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800390a:	4b3e      	ldr	r3, [pc, #248]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 800390c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b00      	cmp	r3, #0
 8003914:	d1ee      	bne.n	80038f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003916:	7dfb      	ldrb	r3, [r7, #23]
 8003918:	2b01      	cmp	r3, #1
 800391a:	d105      	bne.n	8003928 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800391c:	4b39      	ldr	r3, [pc, #228]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 800391e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003920:	4a38      	ldr	r2, [pc, #224]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 8003922:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003926:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	699b      	ldr	r3, [r3, #24]
 800392c:	2b00      	cmp	r3, #0
 800392e:	f000 80a1 	beq.w	8003a74 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003932:	4b34      	ldr	r3, [pc, #208]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f003 030c 	and.w	r3, r3, #12
 800393a:	2b08      	cmp	r3, #8
 800393c:	d05c      	beq.n	80039f8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	699b      	ldr	r3, [r3, #24]
 8003942:	2b02      	cmp	r3, #2
 8003944:	d141      	bne.n	80039ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003946:	4b31      	ldr	r3, [pc, #196]	@ (8003a0c <HAL_RCC_OscConfig+0x478>)
 8003948:	2200      	movs	r2, #0
 800394a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800394c:	f7ff f954 	bl	8002bf8 <HAL_GetTick>
 8003950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003952:	e008      	b.n	8003966 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003954:	f7ff f950 	bl	8002bf8 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	2b02      	cmp	r3, #2
 8003960:	d901      	bls.n	8003966 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e087      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003966:	4b27      	ldr	r3, [pc, #156]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1f0      	bne.n	8003954 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	69da      	ldr	r2, [r3, #28]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a1b      	ldr	r3, [r3, #32]
 800397a:	431a      	orrs	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003980:	019b      	lsls	r3, r3, #6
 8003982:	431a      	orrs	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003988:	085b      	lsrs	r3, r3, #1
 800398a:	3b01      	subs	r3, #1
 800398c:	041b      	lsls	r3, r3, #16
 800398e:	431a      	orrs	r2, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003994:	061b      	lsls	r3, r3, #24
 8003996:	491b      	ldr	r1, [pc, #108]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 8003998:	4313      	orrs	r3, r2
 800399a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800399c:	4b1b      	ldr	r3, [pc, #108]	@ (8003a0c <HAL_RCC_OscConfig+0x478>)
 800399e:	2201      	movs	r2, #1
 80039a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a2:	f7ff f929 	bl	8002bf8 <HAL_GetTick>
 80039a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039a8:	e008      	b.n	80039bc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039aa:	f7ff f925 	bl	8002bf8 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e05c      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039bc:	4b11      	ldr	r3, [pc, #68]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0f0      	beq.n	80039aa <HAL_RCC_OscConfig+0x416>
 80039c8:	e054      	b.n	8003a74 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039ca:	4b10      	ldr	r3, [pc, #64]	@ (8003a0c <HAL_RCC_OscConfig+0x478>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039d0:	f7ff f912 	bl	8002bf8 <HAL_GetTick>
 80039d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039d6:	e008      	b.n	80039ea <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039d8:	f7ff f90e 	bl	8002bf8 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d901      	bls.n	80039ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80039e6:	2303      	movs	r3, #3
 80039e8:	e045      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039ea:	4b06      	ldr	r3, [pc, #24]	@ (8003a04 <HAL_RCC_OscConfig+0x470>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d1f0      	bne.n	80039d8 <HAL_RCC_OscConfig+0x444>
 80039f6:	e03d      	b.n	8003a74 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	699b      	ldr	r3, [r3, #24]
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d107      	bne.n	8003a10 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e038      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
 8003a04:	40023800 	.word	0x40023800
 8003a08:	40007000 	.word	0x40007000
 8003a0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a10:	4b1b      	ldr	r3, [pc, #108]	@ (8003a80 <HAL_RCC_OscConfig+0x4ec>)
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d028      	beq.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d121      	bne.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d11a      	bne.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003a40:	4013      	ands	r3, r2
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d111      	bne.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a56:	085b      	lsrs	r3, r3, #1
 8003a58:	3b01      	subs	r3, #1
 8003a5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d107      	bne.n	8003a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d001      	beq.n	8003a74 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e000      	b.n	8003a76 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003a74:	2300      	movs	r3, #0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3718      	adds	r7, #24
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	40023800 	.word	0x40023800

08003a84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d101      	bne.n	8003a98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e0cc      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a98:	4b68      	ldr	r3, [pc, #416]	@ (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0307 	and.w	r3, r3, #7
 8003aa0:	683a      	ldr	r2, [r7, #0]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d90c      	bls.n	8003ac0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aa6:	4b65      	ldr	r3, [pc, #404]	@ (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003aa8:	683a      	ldr	r2, [r7, #0]
 8003aaa:	b2d2      	uxtb	r2, r2
 8003aac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aae:	4b63      	ldr	r3, [pc, #396]	@ (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0307 	and.w	r3, r3, #7
 8003ab6:	683a      	ldr	r2, [r7, #0]
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d001      	beq.n	8003ac0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e0b8      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0302 	and.w	r3, r3, #2
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d020      	beq.n	8003b0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0304 	and.w	r3, r3, #4
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d005      	beq.n	8003ae4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ad8:	4b59      	ldr	r3, [pc, #356]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	4a58      	ldr	r2, [pc, #352]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003ade:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ae2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0308 	and.w	r3, r3, #8
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d005      	beq.n	8003afc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003af0:	4b53      	ldr	r3, [pc, #332]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	4a52      	ldr	r2, [pc, #328]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003af6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003afa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003afc:	4b50      	ldr	r3, [pc, #320]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	494d      	ldr	r1, [pc, #308]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0301 	and.w	r3, r3, #1
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d044      	beq.n	8003ba4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d107      	bne.n	8003b32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b22:	4b47      	ldr	r3, [pc, #284]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d119      	bne.n	8003b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e07f      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d003      	beq.n	8003b42 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b3e:	2b03      	cmp	r3, #3
 8003b40:	d107      	bne.n	8003b52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b42:	4b3f      	ldr	r3, [pc, #252]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d109      	bne.n	8003b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e06f      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b52:	4b3b      	ldr	r3, [pc, #236]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e067      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b62:	4b37      	ldr	r3, [pc, #220]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f023 0203 	bic.w	r2, r3, #3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	4934      	ldr	r1, [pc, #208]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b70:	4313      	orrs	r3, r2
 8003b72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b74:	f7ff f840 	bl	8002bf8 <HAL_GetTick>
 8003b78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b7a:	e00a      	b.n	8003b92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b7c:	f7ff f83c 	bl	8002bf8 <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d901      	bls.n	8003b92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e04f      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b92:	4b2b      	ldr	r3, [pc, #172]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f003 020c 	and.w	r2, r3, #12
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d1eb      	bne.n	8003b7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ba4:	4b25      	ldr	r3, [pc, #148]	@ (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0307 	and.w	r3, r3, #7
 8003bac:	683a      	ldr	r2, [r7, #0]
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d20c      	bcs.n	8003bcc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bb2:	4b22      	ldr	r3, [pc, #136]	@ (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	b2d2      	uxtb	r2, r2
 8003bb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bba:	4b20      	ldr	r3, [pc, #128]	@ (8003c3c <HAL_RCC_ClockConfig+0x1b8>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0307 	and.w	r3, r3, #7
 8003bc2:	683a      	ldr	r2, [r7, #0]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d001      	beq.n	8003bcc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e032      	b.n	8003c32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0304 	and.w	r3, r3, #4
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d008      	beq.n	8003bea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bd8:	4b19      	ldr	r3, [pc, #100]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	4916      	ldr	r1, [pc, #88]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0308 	and.w	r3, r3, #8
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d009      	beq.n	8003c0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bf6:	4b12      	ldr	r3, [pc, #72]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	691b      	ldr	r3, [r3, #16]
 8003c02:	00db      	lsls	r3, r3, #3
 8003c04:	490e      	ldr	r1, [pc, #56]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c0a:	f000 f821 	bl	8003c50 <HAL_RCC_GetSysClockFreq>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	4b0b      	ldr	r3, [pc, #44]	@ (8003c40 <HAL_RCC_ClockConfig+0x1bc>)
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	091b      	lsrs	r3, r3, #4
 8003c16:	f003 030f 	and.w	r3, r3, #15
 8003c1a:	490a      	ldr	r1, [pc, #40]	@ (8003c44 <HAL_RCC_ClockConfig+0x1c0>)
 8003c1c:	5ccb      	ldrb	r3, [r1, r3]
 8003c1e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c22:	4a09      	ldr	r2, [pc, #36]	@ (8003c48 <HAL_RCC_ClockConfig+0x1c4>)
 8003c24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003c26:	4b09      	ldr	r3, [pc, #36]	@ (8003c4c <HAL_RCC_ClockConfig+0x1c8>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7fe ffa0 	bl	8002b70 <HAL_InitTick>

  return HAL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3710      	adds	r7, #16
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop
 8003c3c:	40023c00 	.word	0x40023c00
 8003c40:	40023800 	.word	0x40023800
 8003c44:	08008ccc 	.word	0x08008ccc
 8003c48:	20000010 	.word	0x20000010
 8003c4c:	20000014 	.word	0x20000014

08003c50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c54:	b090      	sub	sp, #64	@ 0x40
 8003c56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003c60:	2300      	movs	r3, #0
 8003c62:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003c64:	2300      	movs	r3, #0
 8003c66:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c68:	4b59      	ldr	r3, [pc, #356]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	f003 030c 	and.w	r3, r3, #12
 8003c70:	2b08      	cmp	r3, #8
 8003c72:	d00d      	beq.n	8003c90 <HAL_RCC_GetSysClockFreq+0x40>
 8003c74:	2b08      	cmp	r3, #8
 8003c76:	f200 80a1 	bhi.w	8003dbc <HAL_RCC_GetSysClockFreq+0x16c>
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d002      	beq.n	8003c84 <HAL_RCC_GetSysClockFreq+0x34>
 8003c7e:	2b04      	cmp	r3, #4
 8003c80:	d003      	beq.n	8003c8a <HAL_RCC_GetSysClockFreq+0x3a>
 8003c82:	e09b      	b.n	8003dbc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c84:	4b53      	ldr	r3, [pc, #332]	@ (8003dd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003c86:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c88:	e09b      	b.n	8003dc2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c8a:	4b53      	ldr	r3, [pc, #332]	@ (8003dd8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003c8c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c8e:	e098      	b.n	8003dc2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c90:	4b4f      	ldr	r3, [pc, #316]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c98:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c9a:	4b4d      	ldr	r3, [pc, #308]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d028      	beq.n	8003cf8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ca6:	4b4a      	ldr	r3, [pc, #296]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	099b      	lsrs	r3, r3, #6
 8003cac:	2200      	movs	r2, #0
 8003cae:	623b      	str	r3, [r7, #32]
 8003cb0:	627a      	str	r2, [r7, #36]	@ 0x24
 8003cb2:	6a3b      	ldr	r3, [r7, #32]
 8003cb4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003cb8:	2100      	movs	r1, #0
 8003cba:	4b47      	ldr	r3, [pc, #284]	@ (8003dd8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003cbc:	fb03 f201 	mul.w	r2, r3, r1
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	fb00 f303 	mul.w	r3, r0, r3
 8003cc6:	4413      	add	r3, r2
 8003cc8:	4a43      	ldr	r2, [pc, #268]	@ (8003dd8 <HAL_RCC_GetSysClockFreq+0x188>)
 8003cca:	fba0 1202 	umull	r1, r2, r0, r2
 8003cce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cd0:	460a      	mov	r2, r1
 8003cd2:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003cd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cd6:	4413      	add	r3, r2
 8003cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cdc:	2200      	movs	r2, #0
 8003cde:	61bb      	str	r3, [r7, #24]
 8003ce0:	61fa      	str	r2, [r7, #28]
 8003ce2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ce6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003cea:	f7fc ff5d 	bl	8000ba8 <__aeabi_uldivmod>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	460b      	mov	r3, r1
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003cf6:	e053      	b.n	8003da0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cf8:	4b35      	ldr	r3, [pc, #212]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	099b      	lsrs	r3, r3, #6
 8003cfe:	2200      	movs	r2, #0
 8003d00:	613b      	str	r3, [r7, #16]
 8003d02:	617a      	str	r2, [r7, #20]
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003d0a:	f04f 0b00 	mov.w	fp, #0
 8003d0e:	4652      	mov	r2, sl
 8003d10:	465b      	mov	r3, fp
 8003d12:	f04f 0000 	mov.w	r0, #0
 8003d16:	f04f 0100 	mov.w	r1, #0
 8003d1a:	0159      	lsls	r1, r3, #5
 8003d1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d20:	0150      	lsls	r0, r2, #5
 8003d22:	4602      	mov	r2, r0
 8003d24:	460b      	mov	r3, r1
 8003d26:	ebb2 080a 	subs.w	r8, r2, sl
 8003d2a:	eb63 090b 	sbc.w	r9, r3, fp
 8003d2e:	f04f 0200 	mov.w	r2, #0
 8003d32:	f04f 0300 	mov.w	r3, #0
 8003d36:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003d3a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003d3e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003d42:	ebb2 0408 	subs.w	r4, r2, r8
 8003d46:	eb63 0509 	sbc.w	r5, r3, r9
 8003d4a:	f04f 0200 	mov.w	r2, #0
 8003d4e:	f04f 0300 	mov.w	r3, #0
 8003d52:	00eb      	lsls	r3, r5, #3
 8003d54:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d58:	00e2      	lsls	r2, r4, #3
 8003d5a:	4614      	mov	r4, r2
 8003d5c:	461d      	mov	r5, r3
 8003d5e:	eb14 030a 	adds.w	r3, r4, sl
 8003d62:	603b      	str	r3, [r7, #0]
 8003d64:	eb45 030b 	adc.w	r3, r5, fp
 8003d68:	607b      	str	r3, [r7, #4]
 8003d6a:	f04f 0200 	mov.w	r2, #0
 8003d6e:	f04f 0300 	mov.w	r3, #0
 8003d72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d76:	4629      	mov	r1, r5
 8003d78:	028b      	lsls	r3, r1, #10
 8003d7a:	4621      	mov	r1, r4
 8003d7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d80:	4621      	mov	r1, r4
 8003d82:	028a      	lsls	r2, r1, #10
 8003d84:	4610      	mov	r0, r2
 8003d86:	4619      	mov	r1, r3
 8003d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	60bb      	str	r3, [r7, #8]
 8003d8e:	60fa      	str	r2, [r7, #12]
 8003d90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d94:	f7fc ff08 	bl	8000ba8 <__aeabi_uldivmod>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	460b      	mov	r3, r1
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003da0:	4b0b      	ldr	r3, [pc, #44]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	0c1b      	lsrs	r3, r3, #16
 8003da6:	f003 0303 	and.w	r3, r3, #3
 8003daa:	3301      	adds	r3, #1
 8003dac:	005b      	lsls	r3, r3, #1
 8003dae:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003db0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003db8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003dba:	e002      	b.n	8003dc2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003dbc:	4b05      	ldr	r3, [pc, #20]	@ (8003dd4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003dbe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003dc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3740      	adds	r7, #64	@ 0x40
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003dce:	bf00      	nop
 8003dd0:	40023800 	.word	0x40023800
 8003dd4:	00f42400 	.word	0x00f42400
 8003dd8:	017d7840 	.word	0x017d7840

08003ddc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003de0:	4b03      	ldr	r3, [pc, #12]	@ (8003df0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003de2:	681b      	ldr	r3, [r3, #0]
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop
 8003df0:	20000010 	.word	0x20000010

08003df4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003df8:	f7ff fff0 	bl	8003ddc <HAL_RCC_GetHCLKFreq>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	4b05      	ldr	r3, [pc, #20]	@ (8003e14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	0a9b      	lsrs	r3, r3, #10
 8003e04:	f003 0307 	and.w	r3, r3, #7
 8003e08:	4903      	ldr	r1, [pc, #12]	@ (8003e18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e0a:	5ccb      	ldrb	r3, [r1, r3]
 8003e0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	40023800 	.word	0x40023800
 8003e18:	08008cdc 	.word	0x08008cdc

08003e1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e20:	f7ff ffdc 	bl	8003ddc <HAL_RCC_GetHCLKFreq>
 8003e24:	4602      	mov	r2, r0
 8003e26:	4b05      	ldr	r3, [pc, #20]	@ (8003e3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	0b5b      	lsrs	r3, r3, #13
 8003e2c:	f003 0307 	and.w	r3, r3, #7
 8003e30:	4903      	ldr	r1, [pc, #12]	@ (8003e40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e32:	5ccb      	ldrb	r3, [r1, r3]
 8003e34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	40023800 	.word	0x40023800
 8003e40:	08008cdc 	.word	0x08008cdc

08003e44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b082      	sub	sp, #8
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d101      	bne.n	8003e56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e041      	b.n	8003eda <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d106      	bne.n	8003e70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f7fe fca4 	bl	80027b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2202      	movs	r2, #2
 8003e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	3304      	adds	r3, #4
 8003e80:	4619      	mov	r1, r3
 8003e82:	4610      	mov	r0, r2
 8003e84:	f000 fc0c 	bl	80046a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2201      	movs	r2, #1
 8003e94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3708      	adds	r7, #8
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b082      	sub	sp, #8
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d101      	bne.n	8003ef4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e041      	b.n	8003f78 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d106      	bne.n	8003f0e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f000 f839 	bl	8003f80 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2202      	movs	r2, #2
 8003f12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	3304      	adds	r3, #4
 8003f1e:	4619      	mov	r1, r3
 8003f20:	4610      	mov	r0, r2
 8003f22:	f000 fbbd 	bl	80046a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2201      	movs	r2, #1
 8003f2a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2201      	movs	r2, #1
 8003f32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2201      	movs	r2, #1
 8003f4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2201      	movs	r2, #1
 8003f52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2201      	movs	r2, #1
 8003f6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2201      	movs	r2, #1
 8003f72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3708      	adds	r7, #8
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
 8003f9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d109      	bne.n	8003fb8 <HAL_TIM_PWM_Start+0x24>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	bf14      	ite	ne
 8003fb0:	2301      	movne	r3, #1
 8003fb2:	2300      	moveq	r3, #0
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	e022      	b.n	8003ffe <HAL_TIM_PWM_Start+0x6a>
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d109      	bne.n	8003fd2 <HAL_TIM_PWM_Start+0x3e>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	bf14      	ite	ne
 8003fca:	2301      	movne	r3, #1
 8003fcc:	2300      	moveq	r3, #0
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	e015      	b.n	8003ffe <HAL_TIM_PWM_Start+0x6a>
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	2b08      	cmp	r3, #8
 8003fd6:	d109      	bne.n	8003fec <HAL_TIM_PWM_Start+0x58>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	bf14      	ite	ne
 8003fe4:	2301      	movne	r3, #1
 8003fe6:	2300      	moveq	r3, #0
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	e008      	b.n	8003ffe <HAL_TIM_PWM_Start+0x6a>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	bf14      	ite	ne
 8003ff8:	2301      	movne	r3, #1
 8003ffa:	2300      	moveq	r3, #0
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d001      	beq.n	8004006 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e07c      	b.n	8004100 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d104      	bne.n	8004016 <HAL_TIM_PWM_Start+0x82>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2202      	movs	r2, #2
 8004010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004014:	e013      	b.n	800403e <HAL_TIM_PWM_Start+0xaa>
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	2b04      	cmp	r3, #4
 800401a:	d104      	bne.n	8004026 <HAL_TIM_PWM_Start+0x92>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2202      	movs	r2, #2
 8004020:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004024:	e00b      	b.n	800403e <HAL_TIM_PWM_Start+0xaa>
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	2b08      	cmp	r3, #8
 800402a:	d104      	bne.n	8004036 <HAL_TIM_PWM_Start+0xa2>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2202      	movs	r2, #2
 8004030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004034:	e003      	b.n	800403e <HAL_TIM_PWM_Start+0xaa>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2202      	movs	r2, #2
 800403a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2201      	movs	r2, #1
 8004044:	6839      	ldr	r1, [r7, #0]
 8004046:	4618      	mov	r0, r3
 8004048:	f000 fe20 	bl	8004c8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a2d      	ldr	r2, [pc, #180]	@ (8004108 <HAL_TIM_PWM_Start+0x174>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d004      	beq.n	8004060 <HAL_TIM_PWM_Start+0xcc>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a2c      	ldr	r2, [pc, #176]	@ (800410c <HAL_TIM_PWM_Start+0x178>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d101      	bne.n	8004064 <HAL_TIM_PWM_Start+0xd0>
 8004060:	2301      	movs	r3, #1
 8004062:	e000      	b.n	8004066 <HAL_TIM_PWM_Start+0xd2>
 8004064:	2300      	movs	r3, #0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d007      	beq.n	800407a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004078:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a22      	ldr	r2, [pc, #136]	@ (8004108 <HAL_TIM_PWM_Start+0x174>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d022      	beq.n	80040ca <HAL_TIM_PWM_Start+0x136>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800408c:	d01d      	beq.n	80040ca <HAL_TIM_PWM_Start+0x136>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a1f      	ldr	r2, [pc, #124]	@ (8004110 <HAL_TIM_PWM_Start+0x17c>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d018      	beq.n	80040ca <HAL_TIM_PWM_Start+0x136>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a1d      	ldr	r2, [pc, #116]	@ (8004114 <HAL_TIM_PWM_Start+0x180>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d013      	beq.n	80040ca <HAL_TIM_PWM_Start+0x136>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a1c      	ldr	r2, [pc, #112]	@ (8004118 <HAL_TIM_PWM_Start+0x184>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d00e      	beq.n	80040ca <HAL_TIM_PWM_Start+0x136>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a16      	ldr	r2, [pc, #88]	@ (800410c <HAL_TIM_PWM_Start+0x178>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d009      	beq.n	80040ca <HAL_TIM_PWM_Start+0x136>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a18      	ldr	r2, [pc, #96]	@ (800411c <HAL_TIM_PWM_Start+0x188>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d004      	beq.n	80040ca <HAL_TIM_PWM_Start+0x136>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a16      	ldr	r2, [pc, #88]	@ (8004120 <HAL_TIM_PWM_Start+0x18c>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d111      	bne.n	80040ee <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	f003 0307 	and.w	r3, r3, #7
 80040d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2b06      	cmp	r3, #6
 80040da:	d010      	beq.n	80040fe <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f042 0201 	orr.w	r2, r2, #1
 80040ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040ec:	e007      	b.n	80040fe <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f042 0201 	orr.w	r2, r2, #1
 80040fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	40010000 	.word	0x40010000
 800410c:	40010400 	.word	0x40010400
 8004110:	40000400 	.word	0x40000400
 8004114:	40000800 	.word	0x40000800
 8004118:	40000c00 	.word	0x40000c00
 800411c:	40014000 	.word	0x40014000
 8004120:	40001800 	.word	0x40001800

08004124 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b086      	sub	sp, #24
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d101      	bne.n	8004138 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e097      	b.n	8004268 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800413e:	b2db      	uxtb	r3, r3
 8004140:	2b00      	cmp	r3, #0
 8004142:	d106      	bne.n	8004152 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f7fe fa4b 	bl	80025e8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2202      	movs	r2, #2
 8004156:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	689b      	ldr	r3, [r3, #8]
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	6812      	ldr	r2, [r2, #0]
 8004164:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004168:	f023 0307 	bic.w	r3, r3, #7
 800416c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	3304      	adds	r3, #4
 8004176:	4619      	mov	r1, r3
 8004178:	4610      	mov	r0, r2
 800417a:	f000 fa91 	bl	80046a0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	699b      	ldr	r3, [r3, #24]
 800418c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	6a1b      	ldr	r3, [r3, #32]
 8004194:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	697a      	ldr	r2, [r7, #20]
 800419c:	4313      	orrs	r3, r2
 800419e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041a6:	f023 0303 	bic.w	r3, r3, #3
 80041aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	689a      	ldr	r2, [r3, #8]
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	699b      	ldr	r3, [r3, #24]
 80041b4:	021b      	lsls	r3, r3, #8
 80041b6:	4313      	orrs	r3, r2
 80041b8:	693a      	ldr	r2, [r7, #16]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80041c4:	f023 030c 	bic.w	r3, r3, #12
 80041c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80041d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80041d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	68da      	ldr	r2, [r3, #12]
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	69db      	ldr	r3, [r3, #28]
 80041de:	021b      	lsls	r3, r3, #8
 80041e0:	4313      	orrs	r3, r2
 80041e2:	693a      	ldr	r2, [r7, #16]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	691b      	ldr	r3, [r3, #16]
 80041ec:	011a      	lsls	r2, r3, #4
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	6a1b      	ldr	r3, [r3, #32]
 80041f2:	031b      	lsls	r3, r3, #12
 80041f4:	4313      	orrs	r3, r2
 80041f6:	693a      	ldr	r2, [r7, #16]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004202:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800420a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	685a      	ldr	r2, [r3, #4]
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	695b      	ldr	r3, [r3, #20]
 8004214:	011b      	lsls	r3, r3, #4
 8004216:	4313      	orrs	r3, r2
 8004218:	68fa      	ldr	r2, [r7, #12]
 800421a:	4313      	orrs	r3, r2
 800421c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	693a      	ldr	r2, [r7, #16]
 800422c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68fa      	ldr	r2, [r7, #12]
 8004234:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2201      	movs	r2, #1
 800423a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2201      	movs	r2, #1
 8004242:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2201      	movs	r2, #1
 800424a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2201      	movs	r2, #1
 8004252:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2201      	movs	r2, #1
 800425a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2201      	movs	r2, #1
 8004262:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004266:	2300      	movs	r3, #0
}
 8004268:	4618      	mov	r0, r3
 800426a:	3718      	adds	r7, #24
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004280:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004288:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004290:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004298:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d110      	bne.n	80042c2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80042a0:	7bfb      	ldrb	r3, [r7, #15]
 80042a2:	2b01      	cmp	r3, #1
 80042a4:	d102      	bne.n	80042ac <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80042a6:	7b7b      	ldrb	r3, [r7, #13]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d001      	beq.n	80042b0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e069      	b.n	8004384 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2202      	movs	r2, #2
 80042b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2202      	movs	r2, #2
 80042bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042c0:	e031      	b.n	8004326 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	2b04      	cmp	r3, #4
 80042c6:	d110      	bne.n	80042ea <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80042c8:	7bbb      	ldrb	r3, [r7, #14]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d102      	bne.n	80042d4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80042ce:	7b3b      	ldrb	r3, [r7, #12]
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d001      	beq.n	80042d8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e055      	b.n	8004384 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2202      	movs	r2, #2
 80042dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2202      	movs	r2, #2
 80042e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80042e8:	e01d      	b.n	8004326 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80042ea:	7bfb      	ldrb	r3, [r7, #15]
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d108      	bne.n	8004302 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80042f0:	7bbb      	ldrb	r3, [r7, #14]
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d105      	bne.n	8004302 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80042f6:	7b7b      	ldrb	r3, [r7, #13]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d102      	bne.n	8004302 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80042fc:	7b3b      	ldrb	r3, [r7, #12]
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d001      	beq.n	8004306 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e03e      	b.n	8004384 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2202      	movs	r2, #2
 800430a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2202      	movs	r2, #2
 8004312:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2202      	movs	r2, #2
 800431a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2202      	movs	r2, #2
 8004322:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d003      	beq.n	8004334 <HAL_TIM_Encoder_Start+0xc4>
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	2b04      	cmp	r3, #4
 8004330:	d008      	beq.n	8004344 <HAL_TIM_Encoder_Start+0xd4>
 8004332:	e00f      	b.n	8004354 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2201      	movs	r2, #1
 800433a:	2100      	movs	r1, #0
 800433c:	4618      	mov	r0, r3
 800433e:	f000 fca5 	bl	8004c8c <TIM_CCxChannelCmd>
      break;
 8004342:	e016      	b.n	8004372 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2201      	movs	r2, #1
 800434a:	2104      	movs	r1, #4
 800434c:	4618      	mov	r0, r3
 800434e:	f000 fc9d 	bl	8004c8c <TIM_CCxChannelCmd>
      break;
 8004352:	e00e      	b.n	8004372 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2201      	movs	r2, #1
 800435a:	2100      	movs	r1, #0
 800435c:	4618      	mov	r0, r3
 800435e:	f000 fc95 	bl	8004c8c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2201      	movs	r2, #1
 8004368:	2104      	movs	r1, #4
 800436a:	4618      	mov	r0, r3
 800436c:	f000 fc8e 	bl	8004c8c <TIM_CCxChannelCmd>
      break;
 8004370:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f042 0201 	orr.w	r2, r2, #1
 8004380:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004382:	2300      	movs	r3, #0
}
 8004384:	4618      	mov	r0, r3
 8004386:	3710      	adds	r7, #16
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}

0800438c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b086      	sub	sp, #24
 8004390:	af00      	add	r7, sp, #0
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	60b9      	str	r1, [r7, #8]
 8004396:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004398:	2300      	movs	r3, #0
 800439a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d101      	bne.n	80043aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80043a6:	2302      	movs	r3, #2
 80043a8:	e0ae      	b.n	8004508 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2b0c      	cmp	r3, #12
 80043b6:	f200 809f 	bhi.w	80044f8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80043ba:	a201      	add	r2, pc, #4	@ (adr r2, 80043c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80043bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043c0:	080043f5 	.word	0x080043f5
 80043c4:	080044f9 	.word	0x080044f9
 80043c8:	080044f9 	.word	0x080044f9
 80043cc:	080044f9 	.word	0x080044f9
 80043d0:	08004435 	.word	0x08004435
 80043d4:	080044f9 	.word	0x080044f9
 80043d8:	080044f9 	.word	0x080044f9
 80043dc:	080044f9 	.word	0x080044f9
 80043e0:	08004477 	.word	0x08004477
 80043e4:	080044f9 	.word	0x080044f9
 80043e8:	080044f9 	.word	0x080044f9
 80043ec:	080044f9 	.word	0x080044f9
 80043f0:	080044b7 	.word	0x080044b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68b9      	ldr	r1, [r7, #8]
 80043fa:	4618      	mov	r0, r3
 80043fc:	f000 f9fc 	bl	80047f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	699a      	ldr	r2, [r3, #24]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f042 0208 	orr.w	r2, r2, #8
 800440e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	699a      	ldr	r2, [r3, #24]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f022 0204 	bic.w	r2, r2, #4
 800441e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	6999      	ldr	r1, [r3, #24]
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	691a      	ldr	r2, [r3, #16]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	430a      	orrs	r2, r1
 8004430:	619a      	str	r2, [r3, #24]
      break;
 8004432:	e064      	b.n	80044fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	68b9      	ldr	r1, [r7, #8]
 800443a:	4618      	mov	r0, r3
 800443c:	f000 fa4c 	bl	80048d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	699a      	ldr	r2, [r3, #24]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800444e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	699a      	ldr	r2, [r3, #24]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800445e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	6999      	ldr	r1, [r3, #24]
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	021a      	lsls	r2, r3, #8
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	430a      	orrs	r2, r1
 8004472:	619a      	str	r2, [r3, #24]
      break;
 8004474:	e043      	b.n	80044fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	68b9      	ldr	r1, [r7, #8]
 800447c:	4618      	mov	r0, r3
 800447e:	f000 faa1 	bl	80049c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	69da      	ldr	r2, [r3, #28]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f042 0208 	orr.w	r2, r2, #8
 8004490:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	69da      	ldr	r2, [r3, #28]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f022 0204 	bic.w	r2, r2, #4
 80044a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	69d9      	ldr	r1, [r3, #28]
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	691a      	ldr	r2, [r3, #16]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	430a      	orrs	r2, r1
 80044b2:	61da      	str	r2, [r3, #28]
      break;
 80044b4:	e023      	b.n	80044fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	68b9      	ldr	r1, [r7, #8]
 80044bc:	4618      	mov	r0, r3
 80044be:	f000 faf5 	bl	8004aac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	69da      	ldr	r2, [r3, #28]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	69da      	ldr	r2, [r3, #28]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	69d9      	ldr	r1, [r3, #28]
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	021a      	lsls	r2, r3, #8
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	430a      	orrs	r2, r1
 80044f4:	61da      	str	r2, [r3, #28]
      break;
 80044f6:	e002      	b.n	80044fe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	75fb      	strb	r3, [r7, #23]
      break;
 80044fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004506:	7dfb      	ldrb	r3, [r7, #23]
}
 8004508:	4618      	mov	r0, r3
 800450a:	3718      	adds	r7, #24
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}

08004510 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800451a:	2300      	movs	r3, #0
 800451c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004524:	2b01      	cmp	r3, #1
 8004526:	d101      	bne.n	800452c <HAL_TIM_ConfigClockSource+0x1c>
 8004528:	2302      	movs	r3, #2
 800452a:	e0b4      	b.n	8004696 <HAL_TIM_ConfigClockSource+0x186>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2202      	movs	r2, #2
 8004538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800454a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004552:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	68ba      	ldr	r2, [r7, #8]
 800455a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004564:	d03e      	beq.n	80045e4 <HAL_TIM_ConfigClockSource+0xd4>
 8004566:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800456a:	f200 8087 	bhi.w	800467c <HAL_TIM_ConfigClockSource+0x16c>
 800456e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004572:	f000 8086 	beq.w	8004682 <HAL_TIM_ConfigClockSource+0x172>
 8004576:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800457a:	d87f      	bhi.n	800467c <HAL_TIM_ConfigClockSource+0x16c>
 800457c:	2b70      	cmp	r3, #112	@ 0x70
 800457e:	d01a      	beq.n	80045b6 <HAL_TIM_ConfigClockSource+0xa6>
 8004580:	2b70      	cmp	r3, #112	@ 0x70
 8004582:	d87b      	bhi.n	800467c <HAL_TIM_ConfigClockSource+0x16c>
 8004584:	2b60      	cmp	r3, #96	@ 0x60
 8004586:	d050      	beq.n	800462a <HAL_TIM_ConfigClockSource+0x11a>
 8004588:	2b60      	cmp	r3, #96	@ 0x60
 800458a:	d877      	bhi.n	800467c <HAL_TIM_ConfigClockSource+0x16c>
 800458c:	2b50      	cmp	r3, #80	@ 0x50
 800458e:	d03c      	beq.n	800460a <HAL_TIM_ConfigClockSource+0xfa>
 8004590:	2b50      	cmp	r3, #80	@ 0x50
 8004592:	d873      	bhi.n	800467c <HAL_TIM_ConfigClockSource+0x16c>
 8004594:	2b40      	cmp	r3, #64	@ 0x40
 8004596:	d058      	beq.n	800464a <HAL_TIM_ConfigClockSource+0x13a>
 8004598:	2b40      	cmp	r3, #64	@ 0x40
 800459a:	d86f      	bhi.n	800467c <HAL_TIM_ConfigClockSource+0x16c>
 800459c:	2b30      	cmp	r3, #48	@ 0x30
 800459e:	d064      	beq.n	800466a <HAL_TIM_ConfigClockSource+0x15a>
 80045a0:	2b30      	cmp	r3, #48	@ 0x30
 80045a2:	d86b      	bhi.n	800467c <HAL_TIM_ConfigClockSource+0x16c>
 80045a4:	2b20      	cmp	r3, #32
 80045a6:	d060      	beq.n	800466a <HAL_TIM_ConfigClockSource+0x15a>
 80045a8:	2b20      	cmp	r3, #32
 80045aa:	d867      	bhi.n	800467c <HAL_TIM_ConfigClockSource+0x16c>
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d05c      	beq.n	800466a <HAL_TIM_ConfigClockSource+0x15a>
 80045b0:	2b10      	cmp	r3, #16
 80045b2:	d05a      	beq.n	800466a <HAL_TIM_ConfigClockSource+0x15a>
 80045b4:	e062      	b.n	800467c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80045c6:	f000 fb41 	bl	8004c4c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80045d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	68ba      	ldr	r2, [r7, #8]
 80045e0:	609a      	str	r2, [r3, #8]
      break;
 80045e2:	e04f      	b.n	8004684 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80045f4:	f000 fb2a 	bl	8004c4c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	689a      	ldr	r2, [r3, #8]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004606:	609a      	str	r2, [r3, #8]
      break;
 8004608:	e03c      	b.n	8004684 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004616:	461a      	mov	r2, r3
 8004618:	f000 fa9e 	bl	8004b58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	2150      	movs	r1, #80	@ 0x50
 8004622:	4618      	mov	r0, r3
 8004624:	f000 faf7 	bl	8004c16 <TIM_ITRx_SetConfig>
      break;
 8004628:	e02c      	b.n	8004684 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004636:	461a      	mov	r2, r3
 8004638:	f000 fabd 	bl	8004bb6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2160      	movs	r1, #96	@ 0x60
 8004642:	4618      	mov	r0, r3
 8004644:	f000 fae7 	bl	8004c16 <TIM_ITRx_SetConfig>
      break;
 8004648:	e01c      	b.n	8004684 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004656:	461a      	mov	r2, r3
 8004658:	f000 fa7e 	bl	8004b58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2140      	movs	r1, #64	@ 0x40
 8004662:	4618      	mov	r0, r3
 8004664:	f000 fad7 	bl	8004c16 <TIM_ITRx_SetConfig>
      break;
 8004668:	e00c      	b.n	8004684 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4619      	mov	r1, r3
 8004674:	4610      	mov	r0, r2
 8004676:	f000 face 	bl	8004c16 <TIM_ITRx_SetConfig>
      break;
 800467a:	e003      	b.n	8004684 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	73fb      	strb	r3, [r7, #15]
      break;
 8004680:	e000      	b.n	8004684 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004682:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004694:	7bfb      	ldrb	r3, [r7, #15]
}
 8004696:	4618      	mov	r0, r3
 8004698:	3710      	adds	r7, #16
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
	...

080046a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a46      	ldr	r2, [pc, #280]	@ (80047cc <TIM_Base_SetConfig+0x12c>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d013      	beq.n	80046e0 <TIM_Base_SetConfig+0x40>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046be:	d00f      	beq.n	80046e0 <TIM_Base_SetConfig+0x40>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a43      	ldr	r2, [pc, #268]	@ (80047d0 <TIM_Base_SetConfig+0x130>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d00b      	beq.n	80046e0 <TIM_Base_SetConfig+0x40>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a42      	ldr	r2, [pc, #264]	@ (80047d4 <TIM_Base_SetConfig+0x134>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d007      	beq.n	80046e0 <TIM_Base_SetConfig+0x40>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4a41      	ldr	r2, [pc, #260]	@ (80047d8 <TIM_Base_SetConfig+0x138>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d003      	beq.n	80046e0 <TIM_Base_SetConfig+0x40>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a40      	ldr	r2, [pc, #256]	@ (80047dc <TIM_Base_SetConfig+0x13c>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d108      	bne.n	80046f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	68fa      	ldr	r2, [r7, #12]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a35      	ldr	r2, [pc, #212]	@ (80047cc <TIM_Base_SetConfig+0x12c>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d02b      	beq.n	8004752 <TIM_Base_SetConfig+0xb2>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004700:	d027      	beq.n	8004752 <TIM_Base_SetConfig+0xb2>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a32      	ldr	r2, [pc, #200]	@ (80047d0 <TIM_Base_SetConfig+0x130>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d023      	beq.n	8004752 <TIM_Base_SetConfig+0xb2>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a31      	ldr	r2, [pc, #196]	@ (80047d4 <TIM_Base_SetConfig+0x134>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d01f      	beq.n	8004752 <TIM_Base_SetConfig+0xb2>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a30      	ldr	r2, [pc, #192]	@ (80047d8 <TIM_Base_SetConfig+0x138>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d01b      	beq.n	8004752 <TIM_Base_SetConfig+0xb2>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4a2f      	ldr	r2, [pc, #188]	@ (80047dc <TIM_Base_SetConfig+0x13c>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d017      	beq.n	8004752 <TIM_Base_SetConfig+0xb2>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4a2e      	ldr	r2, [pc, #184]	@ (80047e0 <TIM_Base_SetConfig+0x140>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d013      	beq.n	8004752 <TIM_Base_SetConfig+0xb2>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a2d      	ldr	r2, [pc, #180]	@ (80047e4 <TIM_Base_SetConfig+0x144>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d00f      	beq.n	8004752 <TIM_Base_SetConfig+0xb2>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a2c      	ldr	r2, [pc, #176]	@ (80047e8 <TIM_Base_SetConfig+0x148>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d00b      	beq.n	8004752 <TIM_Base_SetConfig+0xb2>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4a2b      	ldr	r2, [pc, #172]	@ (80047ec <TIM_Base_SetConfig+0x14c>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d007      	beq.n	8004752 <TIM_Base_SetConfig+0xb2>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a2a      	ldr	r2, [pc, #168]	@ (80047f0 <TIM_Base_SetConfig+0x150>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d003      	beq.n	8004752 <TIM_Base_SetConfig+0xb2>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a29      	ldr	r2, [pc, #164]	@ (80047f4 <TIM_Base_SetConfig+0x154>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d108      	bne.n	8004764 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004758:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	68fa      	ldr	r2, [r7, #12]
 8004760:	4313      	orrs	r3, r2
 8004762:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	695b      	ldr	r3, [r3, #20]
 800476e:	4313      	orrs	r3, r2
 8004770:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	689a      	ldr	r2, [r3, #8]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	4a10      	ldr	r2, [pc, #64]	@ (80047cc <TIM_Base_SetConfig+0x12c>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d003      	beq.n	8004798 <TIM_Base_SetConfig+0xf8>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4a12      	ldr	r2, [pc, #72]	@ (80047dc <TIM_Base_SetConfig+0x13c>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d103      	bne.n	80047a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	691a      	ldr	r2, [r3, #16]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	f003 0301 	and.w	r3, r3, #1
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d105      	bne.n	80047be <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	f023 0201 	bic.w	r2, r3, #1
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	611a      	str	r2, [r3, #16]
  }
}
 80047be:	bf00      	nop
 80047c0:	3714      	adds	r7, #20
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr
 80047ca:	bf00      	nop
 80047cc:	40010000 	.word	0x40010000
 80047d0:	40000400 	.word	0x40000400
 80047d4:	40000800 	.word	0x40000800
 80047d8:	40000c00 	.word	0x40000c00
 80047dc:	40010400 	.word	0x40010400
 80047e0:	40014000 	.word	0x40014000
 80047e4:	40014400 	.word	0x40014400
 80047e8:	40014800 	.word	0x40014800
 80047ec:	40001800 	.word	0x40001800
 80047f0:	40001c00 	.word	0x40001c00
 80047f4:	40002000 	.word	0x40002000

080047f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b087      	sub	sp, #28
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a1b      	ldr	r3, [r3, #32]
 8004806:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a1b      	ldr	r3, [r3, #32]
 800480c:	f023 0201 	bic.w	r2, r3, #1
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	699b      	ldr	r3, [r3, #24]
 800481e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004826:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f023 0303 	bic.w	r3, r3, #3
 800482e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	68fa      	ldr	r2, [r7, #12]
 8004836:	4313      	orrs	r3, r2
 8004838:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	f023 0302 	bic.w	r3, r3, #2
 8004840:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	697a      	ldr	r2, [r7, #20]
 8004848:	4313      	orrs	r3, r2
 800484a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	4a20      	ldr	r2, [pc, #128]	@ (80048d0 <TIM_OC1_SetConfig+0xd8>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d003      	beq.n	800485c <TIM_OC1_SetConfig+0x64>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	4a1f      	ldr	r2, [pc, #124]	@ (80048d4 <TIM_OC1_SetConfig+0xdc>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d10c      	bne.n	8004876 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	f023 0308 	bic.w	r3, r3, #8
 8004862:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	697a      	ldr	r2, [r7, #20]
 800486a:	4313      	orrs	r3, r2
 800486c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	f023 0304 	bic.w	r3, r3, #4
 8004874:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a15      	ldr	r2, [pc, #84]	@ (80048d0 <TIM_OC1_SetConfig+0xd8>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d003      	beq.n	8004886 <TIM_OC1_SetConfig+0x8e>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a14      	ldr	r2, [pc, #80]	@ (80048d4 <TIM_OC1_SetConfig+0xdc>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d111      	bne.n	80048aa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800488c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004894:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	695b      	ldr	r3, [r3, #20]
 800489a:	693a      	ldr	r2, [r7, #16]
 800489c:	4313      	orrs	r3, r2
 800489e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	699b      	ldr	r3, [r3, #24]
 80048a4:	693a      	ldr	r2, [r7, #16]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	693a      	ldr	r2, [r7, #16]
 80048ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	68fa      	ldr	r2, [r7, #12]
 80048b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	685a      	ldr	r2, [r3, #4]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	697a      	ldr	r2, [r7, #20]
 80048c2:	621a      	str	r2, [r3, #32]
}
 80048c4:	bf00      	nop
 80048c6:	371c      	adds	r7, #28
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr
 80048d0:	40010000 	.word	0x40010000
 80048d4:	40010400 	.word	0x40010400

080048d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048d8:	b480      	push	{r7}
 80048da:	b087      	sub	sp, #28
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a1b      	ldr	r3, [r3, #32]
 80048ec:	f023 0210 	bic.w	r2, r3, #16
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	699b      	ldr	r3, [r3, #24]
 80048fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004906:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800490e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	021b      	lsls	r3, r3, #8
 8004916:	68fa      	ldr	r2, [r7, #12]
 8004918:	4313      	orrs	r3, r2
 800491a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	f023 0320 	bic.w	r3, r3, #32
 8004922:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	011b      	lsls	r3, r3, #4
 800492a:	697a      	ldr	r2, [r7, #20]
 800492c:	4313      	orrs	r3, r2
 800492e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a22      	ldr	r2, [pc, #136]	@ (80049bc <TIM_OC2_SetConfig+0xe4>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d003      	beq.n	8004940 <TIM_OC2_SetConfig+0x68>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a21      	ldr	r2, [pc, #132]	@ (80049c0 <TIM_OC2_SetConfig+0xe8>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d10d      	bne.n	800495c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004946:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	011b      	lsls	r3, r3, #4
 800494e:	697a      	ldr	r2, [r7, #20]
 8004950:	4313      	orrs	r3, r2
 8004952:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800495a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a17      	ldr	r2, [pc, #92]	@ (80049bc <TIM_OC2_SetConfig+0xe4>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d003      	beq.n	800496c <TIM_OC2_SetConfig+0x94>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a16      	ldr	r2, [pc, #88]	@ (80049c0 <TIM_OC2_SetConfig+0xe8>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d113      	bne.n	8004994 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004972:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800497a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	695b      	ldr	r3, [r3, #20]
 8004980:	009b      	lsls	r3, r3, #2
 8004982:	693a      	ldr	r2, [r7, #16]
 8004984:	4313      	orrs	r3, r2
 8004986:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	693a      	ldr	r2, [r7, #16]
 8004990:	4313      	orrs	r3, r2
 8004992:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	693a      	ldr	r2, [r7, #16]
 8004998:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	685a      	ldr	r2, [r3, #4]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	697a      	ldr	r2, [r7, #20]
 80049ac:	621a      	str	r2, [r3, #32]
}
 80049ae:	bf00      	nop
 80049b0:	371c      	adds	r7, #28
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	40010000 	.word	0x40010000
 80049c0:	40010400 	.word	0x40010400

080049c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b087      	sub	sp, #28
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a1b      	ldr	r3, [r3, #32]
 80049d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a1b      	ldr	r3, [r3, #32]
 80049d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	69db      	ldr	r3, [r3, #28]
 80049ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f023 0303 	bic.w	r3, r3, #3
 80049fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	021b      	lsls	r3, r3, #8
 8004a14:	697a      	ldr	r2, [r7, #20]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a21      	ldr	r2, [pc, #132]	@ (8004aa4 <TIM_OC3_SetConfig+0xe0>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d003      	beq.n	8004a2a <TIM_OC3_SetConfig+0x66>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a20      	ldr	r2, [pc, #128]	@ (8004aa8 <TIM_OC3_SetConfig+0xe4>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d10d      	bne.n	8004a46 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	021b      	lsls	r3, r3, #8
 8004a38:	697a      	ldr	r2, [r7, #20]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a16      	ldr	r2, [pc, #88]	@ (8004aa4 <TIM_OC3_SetConfig+0xe0>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d003      	beq.n	8004a56 <TIM_OC3_SetConfig+0x92>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a15      	ldr	r2, [pc, #84]	@ (8004aa8 <TIM_OC3_SetConfig+0xe4>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d113      	bne.n	8004a7e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a5e:	693b      	ldr	r3, [r7, #16]
 8004a60:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	695b      	ldr	r3, [r3, #20]
 8004a6a:	011b      	lsls	r3, r3, #4
 8004a6c:	693a      	ldr	r2, [r7, #16]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	011b      	lsls	r3, r3, #4
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	693a      	ldr	r2, [r7, #16]
 8004a82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	685a      	ldr	r2, [r3, #4]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	621a      	str	r2, [r3, #32]
}
 8004a98:	bf00      	nop
 8004a9a:	371c      	adds	r7, #28
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr
 8004aa4:	40010000 	.word	0x40010000
 8004aa8:	40010400 	.word	0x40010400

08004aac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004aac:	b480      	push	{r7}
 8004aae:	b087      	sub	sp, #28
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a1b      	ldr	r3, [r3, #32]
 8004aba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6a1b      	ldr	r3, [r3, #32]
 8004ac0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	69db      	ldr	r3, [r3, #28]
 8004ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ada:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ae2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	021b      	lsls	r3, r3, #8
 8004aea:	68fa      	ldr	r2, [r7, #12]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004af6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	031b      	lsls	r3, r3, #12
 8004afe:	693a      	ldr	r2, [r7, #16]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	4a12      	ldr	r2, [pc, #72]	@ (8004b50 <TIM_OC4_SetConfig+0xa4>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d003      	beq.n	8004b14 <TIM_OC4_SetConfig+0x68>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	4a11      	ldr	r2, [pc, #68]	@ (8004b54 <TIM_OC4_SetConfig+0xa8>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d109      	bne.n	8004b28 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b1a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	695b      	ldr	r3, [r3, #20]
 8004b20:	019b      	lsls	r3, r3, #6
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	697a      	ldr	r2, [r7, #20]
 8004b2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	68fa      	ldr	r2, [r7, #12]
 8004b32:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	685a      	ldr	r2, [r3, #4]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	693a      	ldr	r2, [r7, #16]
 8004b40:	621a      	str	r2, [r3, #32]
}
 8004b42:	bf00      	nop
 8004b44:	371c      	adds	r7, #28
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop
 8004b50:	40010000 	.word	0x40010000
 8004b54:	40010400 	.word	0x40010400

08004b58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b087      	sub	sp, #28
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6a1b      	ldr	r3, [r3, #32]
 8004b68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6a1b      	ldr	r3, [r3, #32]
 8004b6e:	f023 0201 	bic.w	r2, r3, #1
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	011b      	lsls	r3, r3, #4
 8004b88:	693a      	ldr	r2, [r7, #16]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	f023 030a 	bic.w	r3, r3, #10
 8004b94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b96:	697a      	ldr	r2, [r7, #20]
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	693a      	ldr	r2, [r7, #16]
 8004ba2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	697a      	ldr	r2, [r7, #20]
 8004ba8:	621a      	str	r2, [r3, #32]
}
 8004baa:	bf00      	nop
 8004bac:	371c      	adds	r7, #28
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr

08004bb6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b087      	sub	sp, #28
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	60f8      	str	r0, [r7, #12]
 8004bbe:	60b9      	str	r1, [r7, #8]
 8004bc0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	6a1b      	ldr	r3, [r3, #32]
 8004bc6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6a1b      	ldr	r3, [r3, #32]
 8004bcc:	f023 0210 	bic.w	r2, r3, #16
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	699b      	ldr	r3, [r3, #24]
 8004bd8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004be0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	031b      	lsls	r3, r3, #12
 8004be6:	693a      	ldr	r2, [r7, #16]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004bf2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	011b      	lsls	r3, r3, #4
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	693a      	ldr	r2, [r7, #16]
 8004c02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	621a      	str	r2, [r3, #32]
}
 8004c0a:	bf00      	nop
 8004c0c:	371c      	adds	r7, #28
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr

08004c16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c16:	b480      	push	{r7}
 8004c18:	b085      	sub	sp, #20
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
 8004c1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c2e:	683a      	ldr	r2, [r7, #0]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	4313      	orrs	r3, r2
 8004c34:	f043 0307 	orr.w	r3, r3, #7
 8004c38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	68fa      	ldr	r2, [r7, #12]
 8004c3e:	609a      	str	r2, [r3, #8]
}
 8004c40:	bf00      	nop
 8004c42:	3714      	adds	r7, #20
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b087      	sub	sp, #28
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
 8004c58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	021a      	lsls	r2, r3, #8
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	431a      	orrs	r2, r3
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	697a      	ldr	r2, [r7, #20]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	697a      	ldr	r2, [r7, #20]
 8004c7e:	609a      	str	r2, [r3, #8]
}
 8004c80:	bf00      	nop
 8004c82:	371c      	adds	r7, #28
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b087      	sub	sp, #28
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	f003 031f 	and.w	r3, r3, #31
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6a1a      	ldr	r2, [r3, #32]
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	43db      	mvns	r3, r3
 8004cae:	401a      	ands	r2, r3
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6a1a      	ldr	r2, [r3, #32]
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	f003 031f 	and.w	r3, r3, #31
 8004cbe:	6879      	ldr	r1, [r7, #4]
 8004cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8004cc4:	431a      	orrs	r2, r3
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	621a      	str	r2, [r3, #32]
}
 8004cca:	bf00      	nop
 8004ccc:	371c      	adds	r7, #28
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
	...

08004cd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d101      	bne.n	8004cf0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004cec:	2302      	movs	r3, #2
 8004cee:	e05a      	b.n	8004da6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2202      	movs	r2, #2
 8004cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	68fa      	ldr	r2, [r7, #12]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	68fa      	ldr	r2, [r7, #12]
 8004d28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a21      	ldr	r2, [pc, #132]	@ (8004db4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d022      	beq.n	8004d7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d3c:	d01d      	beq.n	8004d7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a1d      	ldr	r2, [pc, #116]	@ (8004db8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d018      	beq.n	8004d7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a1b      	ldr	r2, [pc, #108]	@ (8004dbc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d013      	beq.n	8004d7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a1a      	ldr	r2, [pc, #104]	@ (8004dc0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d00e      	beq.n	8004d7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a18      	ldr	r2, [pc, #96]	@ (8004dc4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d009      	beq.n	8004d7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a17      	ldr	r2, [pc, #92]	@ (8004dc8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d004      	beq.n	8004d7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a15      	ldr	r2, [pc, #84]	@ (8004dcc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d10c      	bne.n	8004d94 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	68ba      	ldr	r2, [r7, #8]
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68ba      	ldr	r2, [r7, #8]
 8004d92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3714      	adds	r7, #20
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	40010000 	.word	0x40010000
 8004db8:	40000400 	.word	0x40000400
 8004dbc:	40000800 	.word	0x40000800
 8004dc0:	40000c00 	.word	0x40000c00
 8004dc4:	40010400 	.word	0x40010400
 8004dc8:	40014000 	.word	0x40014000
 8004dcc:	40001800 	.word	0x40001800

08004dd0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b085      	sub	sp, #20
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
 8004dd8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d101      	bne.n	8004dec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004de8:	2302      	movs	r3, #2
 8004dea:	e03d      	b.n	8004e68 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	691b      	ldr	r3, [r3, #16]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	695b      	ldr	r3, [r3, #20]
 8004e44:	4313      	orrs	r3, r2
 8004e46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	69db      	ldr	r3, [r3, #28]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	68fa      	ldr	r2, [r7, #12]
 8004e5c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e66:	2300      	movs	r3, #0
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3714      	adds	r7, #20
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b082      	sub	sp, #8
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d101      	bne.n	8004e86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e042      	b.n	8004f0c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d106      	bne.n	8004ea0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2200      	movs	r2, #0
 8004e96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f7fd fdcc 	bl	8002a38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2224      	movs	r2, #36	@ 0x24
 8004ea4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	68da      	ldr	r2, [r3, #12]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004eb6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f000 fdbd 	bl	8005a38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	691a      	ldr	r2, [r3, #16]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ecc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	695a      	ldr	r2, [r3, #20]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004edc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68da      	ldr	r2, [r3, #12]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004eec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2220      	movs	r2, #32
 8004f00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2200      	movs	r2, #0
 8004f08:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004f0a:	2300      	movs	r3, #0
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3708      	adds	r7, #8
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b08a      	sub	sp, #40	@ 0x28
 8004f18:	af02      	add	r7, sp, #8
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	603b      	str	r3, [r7, #0]
 8004f20:	4613      	mov	r3, r2
 8004f22:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f24:	2300      	movs	r3, #0
 8004f26:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	2b20      	cmp	r3, #32
 8004f32:	d175      	bne.n	8005020 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d002      	beq.n	8004f40 <HAL_UART_Transmit+0x2c>
 8004f3a:	88fb      	ldrh	r3, [r7, #6]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d101      	bne.n	8004f44 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e06e      	b.n	8005022 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2200      	movs	r2, #0
 8004f48:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2221      	movs	r2, #33	@ 0x21
 8004f4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f52:	f7fd fe51 	bl	8002bf8 <HAL_GetTick>
 8004f56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	88fa      	ldrh	r2, [r7, #6]
 8004f5c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	88fa      	ldrh	r2, [r7, #6]
 8004f62:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f6c:	d108      	bne.n	8004f80 <HAL_UART_Transmit+0x6c>
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d104      	bne.n	8004f80 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f76:	2300      	movs	r3, #0
 8004f78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	61bb      	str	r3, [r7, #24]
 8004f7e:	e003      	b.n	8004f88 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f84:	2300      	movs	r3, #0
 8004f86:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f88:	e02e      	b.n	8004fe8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	9300      	str	r3, [sp, #0]
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	2200      	movs	r2, #0
 8004f92:	2180      	movs	r1, #128	@ 0x80
 8004f94:	68f8      	ldr	r0, [r7, #12]
 8004f96:	f000 fb1f 	bl	80055d8 <UART_WaitOnFlagUntilTimeout>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d005      	beq.n	8004fac <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	2220      	movs	r2, #32
 8004fa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	e03a      	b.n	8005022 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d10b      	bne.n	8004fca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	881b      	ldrh	r3, [r3, #0]
 8004fb6:	461a      	mov	r2, r3
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004fc0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	3302      	adds	r3, #2
 8004fc6:	61bb      	str	r3, [r7, #24]
 8004fc8:	e007      	b.n	8004fda <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	781a      	ldrb	r2, [r3, #0]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	3b01      	subs	r3, #1
 8004fe2:	b29a      	uxth	r2, r3
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1cb      	bne.n	8004f8a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	9300      	str	r3, [sp, #0]
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	2140      	movs	r1, #64	@ 0x40
 8004ffc:	68f8      	ldr	r0, [r7, #12]
 8004ffe:	f000 faeb 	bl	80055d8 <UART_WaitOnFlagUntilTimeout>
 8005002:	4603      	mov	r3, r0
 8005004:	2b00      	cmp	r3, #0
 8005006:	d005      	beq.n	8005014 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2220      	movs	r2, #32
 800500c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005010:	2303      	movs	r3, #3
 8005012:	e006      	b.n	8005022 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2220      	movs	r2, #32
 8005018:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800501c:	2300      	movs	r3, #0
 800501e:	e000      	b.n	8005022 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005020:	2302      	movs	r3, #2
  }
}
 8005022:	4618      	mov	r0, r3
 8005024:	3720      	adds	r7, #32
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}

0800502a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800502a:	b580      	push	{r7, lr}
 800502c:	b084      	sub	sp, #16
 800502e:	af00      	add	r7, sp, #0
 8005030:	60f8      	str	r0, [r7, #12]
 8005032:	60b9      	str	r1, [r7, #8]
 8005034:	4613      	mov	r3, r2
 8005036:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800503e:	b2db      	uxtb	r3, r3
 8005040:	2b20      	cmp	r3, #32
 8005042:	d112      	bne.n	800506a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d002      	beq.n	8005050 <HAL_UART_Receive_IT+0x26>
 800504a:	88fb      	ldrh	r3, [r7, #6]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d101      	bne.n	8005054 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e00b      	b.n	800506c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2200      	movs	r2, #0
 8005058:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800505a:	88fb      	ldrh	r3, [r7, #6]
 800505c:	461a      	mov	r2, r3
 800505e:	68b9      	ldr	r1, [r7, #8]
 8005060:	68f8      	ldr	r0, [r7, #12]
 8005062:	f000 fb12 	bl	800568a <UART_Start_Receive_IT>
 8005066:	4603      	mov	r3, r0
 8005068:	e000      	b.n	800506c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800506a:	2302      	movs	r3, #2
  }
}
 800506c:	4618      	mov	r0, r3
 800506e:	3710      	adds	r7, #16
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b0ba      	sub	sp, #232	@ 0xe8
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	695b      	ldr	r3, [r3, #20]
 8005096:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800509a:	2300      	movs	r3, #0
 800509c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80050a0:	2300      	movs	r3, #0
 80050a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80050a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050aa:	f003 030f 	and.w	r3, r3, #15
 80050ae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80050b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d10f      	bne.n	80050da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80050be:	f003 0320 	and.w	r3, r3, #32
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d009      	beq.n	80050da <HAL_UART_IRQHandler+0x66>
 80050c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050ca:	f003 0320 	and.w	r3, r3, #32
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d003      	beq.n	80050da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 fbf2 	bl	80058bc <UART_Receive_IT>
      return;
 80050d8:	e25b      	b.n	8005592 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80050da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80050de:	2b00      	cmp	r3, #0
 80050e0:	f000 80de 	beq.w	80052a0 <HAL_UART_IRQHandler+0x22c>
 80050e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80050e8:	f003 0301 	and.w	r3, r3, #1
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d106      	bne.n	80050fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80050f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80050f4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	f000 80d1 	beq.w	80052a0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80050fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005102:	f003 0301 	and.w	r3, r3, #1
 8005106:	2b00      	cmp	r3, #0
 8005108:	d00b      	beq.n	8005122 <HAL_UART_IRQHandler+0xae>
 800510a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800510e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005112:	2b00      	cmp	r3, #0
 8005114:	d005      	beq.n	8005122 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800511a:	f043 0201 	orr.w	r2, r3, #1
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005126:	f003 0304 	and.w	r3, r3, #4
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00b      	beq.n	8005146 <HAL_UART_IRQHandler+0xd2>
 800512e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005132:	f003 0301 	and.w	r3, r3, #1
 8005136:	2b00      	cmp	r3, #0
 8005138:	d005      	beq.n	8005146 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800513e:	f043 0202 	orr.w	r2, r3, #2
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800514a:	f003 0302 	and.w	r3, r3, #2
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00b      	beq.n	800516a <HAL_UART_IRQHandler+0xf6>
 8005152:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005156:	f003 0301 	and.w	r3, r3, #1
 800515a:	2b00      	cmp	r3, #0
 800515c:	d005      	beq.n	800516a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005162:	f043 0204 	orr.w	r2, r3, #4
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800516a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800516e:	f003 0308 	and.w	r3, r3, #8
 8005172:	2b00      	cmp	r3, #0
 8005174:	d011      	beq.n	800519a <HAL_UART_IRQHandler+0x126>
 8005176:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800517a:	f003 0320 	and.w	r3, r3, #32
 800517e:	2b00      	cmp	r3, #0
 8005180:	d105      	bne.n	800518e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005182:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005186:	f003 0301 	and.w	r3, r3, #1
 800518a:	2b00      	cmp	r3, #0
 800518c:	d005      	beq.n	800519a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005192:	f043 0208 	orr.w	r2, r3, #8
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800519e:	2b00      	cmp	r3, #0
 80051a0:	f000 81f2 	beq.w	8005588 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80051a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051a8:	f003 0320 	and.w	r3, r3, #32
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d008      	beq.n	80051c2 <HAL_UART_IRQHandler+0x14e>
 80051b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051b4:	f003 0320 	and.w	r3, r3, #32
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d002      	beq.n	80051c2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f000 fb7d 	bl	80058bc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	695b      	ldr	r3, [r3, #20]
 80051c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051cc:	2b40      	cmp	r3, #64	@ 0x40
 80051ce:	bf0c      	ite	eq
 80051d0:	2301      	moveq	r3, #1
 80051d2:	2300      	movne	r3, #0
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051de:	f003 0308 	and.w	r3, r3, #8
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d103      	bne.n	80051ee <HAL_UART_IRQHandler+0x17a>
 80051e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d04f      	beq.n	800528e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 fa85 	bl	80056fe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051fe:	2b40      	cmp	r3, #64	@ 0x40
 8005200:	d141      	bne.n	8005286 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	3314      	adds	r3, #20
 8005208:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800520c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005210:	e853 3f00 	ldrex	r3, [r3]
 8005214:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005218:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800521c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005220:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	3314      	adds	r3, #20
 800522a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800522e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005232:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005236:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800523a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800523e:	e841 2300 	strex	r3, r2, [r1]
 8005242:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005246:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1d9      	bne.n	8005202 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005252:	2b00      	cmp	r3, #0
 8005254:	d013      	beq.n	800527e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800525a:	4a7e      	ldr	r2, [pc, #504]	@ (8005454 <HAL_UART_IRQHandler+0x3e0>)
 800525c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005262:	4618      	mov	r0, r3
 8005264:	f7fd fe79 	bl	8002f5a <HAL_DMA_Abort_IT>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d016      	beq.n	800529c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005272:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005278:	4610      	mov	r0, r2
 800527a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800527c:	e00e      	b.n	800529c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 f994 	bl	80055ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005284:	e00a      	b.n	800529c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 f990 	bl	80055ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800528c:	e006      	b.n	800529c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800528e:	6878      	ldr	r0, [r7, #4]
 8005290:	f000 f98c 	bl	80055ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800529a:	e175      	b.n	8005588 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800529c:	bf00      	nop
    return;
 800529e:	e173      	b.n	8005588 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	f040 814f 	bne.w	8005548 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80052aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052ae:	f003 0310 	and.w	r3, r3, #16
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	f000 8148 	beq.w	8005548 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80052b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052bc:	f003 0310 	and.w	r3, r3, #16
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	f000 8141 	beq.w	8005548 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80052c6:	2300      	movs	r3, #0
 80052c8:	60bb      	str	r3, [r7, #8]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	60bb      	str	r3, [r7, #8]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	60bb      	str	r3, [r7, #8]
 80052da:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	695b      	ldr	r3, [r3, #20]
 80052e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052e6:	2b40      	cmp	r3, #64	@ 0x40
 80052e8:	f040 80b6 	bne.w	8005458 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80052f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f000 8145 	beq.w	800558c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005306:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800530a:	429a      	cmp	r2, r3
 800530c:	f080 813e 	bcs.w	800558c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005316:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800531c:	69db      	ldr	r3, [r3, #28]
 800531e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005322:	f000 8088 	beq.w	8005436 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	330c      	adds	r3, #12
 800532c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005330:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005334:	e853 3f00 	ldrex	r3, [r3]
 8005338:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800533c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005340:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005344:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	330c      	adds	r3, #12
 800534e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005352:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005356:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800535a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800535e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005362:	e841 2300 	strex	r3, r2, [r1]
 8005366:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800536a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1d9      	bne.n	8005326 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	3314      	adds	r3, #20
 8005378:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800537a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800537c:	e853 3f00 	ldrex	r3, [r3]
 8005380:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005382:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005384:	f023 0301 	bic.w	r3, r3, #1
 8005388:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	3314      	adds	r3, #20
 8005392:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005396:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800539a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800539c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800539e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80053a2:	e841 2300 	strex	r3, r2, [r1]
 80053a6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80053a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d1e1      	bne.n	8005372 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	3314      	adds	r3, #20
 80053b4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80053b8:	e853 3f00 	ldrex	r3, [r3]
 80053bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80053be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80053c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	3314      	adds	r3, #20
 80053ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80053d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80053d4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80053d8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80053da:	e841 2300 	strex	r3, r2, [r1]
 80053de:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80053e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d1e3      	bne.n	80053ae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2220      	movs	r2, #32
 80053ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	330c      	adds	r3, #12
 80053fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053fe:	e853 3f00 	ldrex	r3, [r3]
 8005402:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005404:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005406:	f023 0310 	bic.w	r3, r3, #16
 800540a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	330c      	adds	r3, #12
 8005414:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005418:	65ba      	str	r2, [r7, #88]	@ 0x58
 800541a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800541c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800541e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005420:	e841 2300 	strex	r3, r2, [r1]
 8005424:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005426:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005428:	2b00      	cmp	r3, #0
 800542a:	d1e3      	bne.n	80053f4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005430:	4618      	mov	r0, r3
 8005432:	f7fd fd22 	bl	8002e7a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2202      	movs	r2, #2
 800543a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005444:	b29b      	uxth	r3, r3
 8005446:	1ad3      	subs	r3, r2, r3
 8005448:	b29b      	uxth	r3, r3
 800544a:	4619      	mov	r1, r3
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f000 f8b7 	bl	80055c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005452:	e09b      	b.n	800558c <HAL_UART_IRQHandler+0x518>
 8005454:	080057c5 	.word	0x080057c5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005460:	b29b      	uxth	r3, r3
 8005462:	1ad3      	subs	r3, r2, r3
 8005464:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800546c:	b29b      	uxth	r3, r3
 800546e:	2b00      	cmp	r3, #0
 8005470:	f000 808e 	beq.w	8005590 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005474:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005478:	2b00      	cmp	r3, #0
 800547a:	f000 8089 	beq.w	8005590 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	330c      	adds	r3, #12
 8005484:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005488:	e853 3f00 	ldrex	r3, [r3]
 800548c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800548e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005490:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005494:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	330c      	adds	r3, #12
 800549e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80054a2:	647a      	str	r2, [r7, #68]	@ 0x44
 80054a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80054a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054aa:	e841 2300 	strex	r3, r2, [r1]
 80054ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80054b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d1e3      	bne.n	800547e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	3314      	adds	r3, #20
 80054bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c0:	e853 3f00 	ldrex	r3, [r3]
 80054c4:	623b      	str	r3, [r7, #32]
   return(result);
 80054c6:	6a3b      	ldr	r3, [r7, #32]
 80054c8:	f023 0301 	bic.w	r3, r3, #1
 80054cc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	3314      	adds	r3, #20
 80054d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80054da:	633a      	str	r2, [r7, #48]	@ 0x30
 80054dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80054e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054e2:	e841 2300 	strex	r3, r2, [r1]
 80054e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80054e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d1e3      	bne.n	80054b6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2220      	movs	r2, #32
 80054f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	330c      	adds	r3, #12
 8005502:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	e853 3f00 	ldrex	r3, [r3]
 800550a:	60fb      	str	r3, [r7, #12]
   return(result);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f023 0310 	bic.w	r3, r3, #16
 8005512:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	330c      	adds	r3, #12
 800551c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005520:	61fa      	str	r2, [r7, #28]
 8005522:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005524:	69b9      	ldr	r1, [r7, #24]
 8005526:	69fa      	ldr	r2, [r7, #28]
 8005528:	e841 2300 	strex	r3, r2, [r1]
 800552c:	617b      	str	r3, [r7, #20]
   return(result);
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d1e3      	bne.n	80054fc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2202      	movs	r2, #2
 8005538:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800553a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800553e:	4619      	mov	r1, r3
 8005540:	6878      	ldr	r0, [r7, #4]
 8005542:	f000 f83d 	bl	80055c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005546:	e023      	b.n	8005590 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005548:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800554c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005550:	2b00      	cmp	r3, #0
 8005552:	d009      	beq.n	8005568 <HAL_UART_IRQHandler+0x4f4>
 8005554:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005558:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800555c:	2b00      	cmp	r3, #0
 800555e:	d003      	beq.n	8005568 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f000 f943 	bl	80057ec <UART_Transmit_IT>
    return;
 8005566:	e014      	b.n	8005592 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005568:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800556c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005570:	2b00      	cmp	r3, #0
 8005572:	d00e      	beq.n	8005592 <HAL_UART_IRQHandler+0x51e>
 8005574:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800557c:	2b00      	cmp	r3, #0
 800557e:	d008      	beq.n	8005592 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005580:	6878      	ldr	r0, [r7, #4]
 8005582:	f000 f983 	bl	800588c <UART_EndTransmit_IT>
    return;
 8005586:	e004      	b.n	8005592 <HAL_UART_IRQHandler+0x51e>
    return;
 8005588:	bf00      	nop
 800558a:	e002      	b.n	8005592 <HAL_UART_IRQHandler+0x51e>
      return;
 800558c:	bf00      	nop
 800558e:	e000      	b.n	8005592 <HAL_UART_IRQHandler+0x51e>
      return;
 8005590:	bf00      	nop
  }
}
 8005592:	37e8      	adds	r7, #232	@ 0xe8
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}

08005598 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80055a0:	bf00      	nop
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80055b4:	bf00      	nop
 80055b6:	370c      	adds	r7, #12
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b083      	sub	sp, #12
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
 80055c8:	460b      	mov	r3, r1
 80055ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80055cc:	bf00      	nop
 80055ce:	370c      	adds	r7, #12
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr

080055d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b086      	sub	sp, #24
 80055dc:	af00      	add	r7, sp, #0
 80055de:	60f8      	str	r0, [r7, #12]
 80055e0:	60b9      	str	r1, [r7, #8]
 80055e2:	603b      	str	r3, [r7, #0]
 80055e4:	4613      	mov	r3, r2
 80055e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055e8:	e03b      	b.n	8005662 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055ea:	6a3b      	ldr	r3, [r7, #32]
 80055ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f0:	d037      	beq.n	8005662 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055f2:	f7fd fb01 	bl	8002bf8 <HAL_GetTick>
 80055f6:	4602      	mov	r2, r0
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	1ad3      	subs	r3, r2, r3
 80055fc:	6a3a      	ldr	r2, [r7, #32]
 80055fe:	429a      	cmp	r2, r3
 8005600:	d302      	bcc.n	8005608 <UART_WaitOnFlagUntilTimeout+0x30>
 8005602:	6a3b      	ldr	r3, [r7, #32]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d101      	bne.n	800560c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	e03a      	b.n	8005682 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	f003 0304 	and.w	r3, r3, #4
 8005616:	2b00      	cmp	r3, #0
 8005618:	d023      	beq.n	8005662 <UART_WaitOnFlagUntilTimeout+0x8a>
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	2b80      	cmp	r3, #128	@ 0x80
 800561e:	d020      	beq.n	8005662 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	2b40      	cmp	r3, #64	@ 0x40
 8005624:	d01d      	beq.n	8005662 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0308 	and.w	r3, r3, #8
 8005630:	2b08      	cmp	r3, #8
 8005632:	d116      	bne.n	8005662 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005634:	2300      	movs	r3, #0
 8005636:	617b      	str	r3, [r7, #20]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	617b      	str	r3, [r7, #20]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	617b      	str	r3, [r7, #20]
 8005648:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800564a:	68f8      	ldr	r0, [r7, #12]
 800564c:	f000 f857 	bl	80056fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2208      	movs	r2, #8
 8005654:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2200      	movs	r2, #0
 800565a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e00f      	b.n	8005682 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	4013      	ands	r3, r2
 800566c:	68ba      	ldr	r2, [r7, #8]
 800566e:	429a      	cmp	r2, r3
 8005670:	bf0c      	ite	eq
 8005672:	2301      	moveq	r3, #1
 8005674:	2300      	movne	r3, #0
 8005676:	b2db      	uxtb	r3, r3
 8005678:	461a      	mov	r2, r3
 800567a:	79fb      	ldrb	r3, [r7, #7]
 800567c:	429a      	cmp	r2, r3
 800567e:	d0b4      	beq.n	80055ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005680:	2300      	movs	r3, #0
}
 8005682:	4618      	mov	r0, r3
 8005684:	3718      	adds	r7, #24
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}

0800568a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800568a:	b480      	push	{r7}
 800568c:	b085      	sub	sp, #20
 800568e:	af00      	add	r7, sp, #0
 8005690:	60f8      	str	r0, [r7, #12]
 8005692:	60b9      	str	r1, [r7, #8]
 8005694:	4613      	mov	r3, r2
 8005696:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	68ba      	ldr	r2, [r7, #8]
 800569c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	88fa      	ldrh	r2, [r7, #6]
 80056a2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	88fa      	ldrh	r2, [r7, #6]
 80056a8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2200      	movs	r2, #0
 80056ae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2222      	movs	r2, #34	@ 0x22
 80056b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	691b      	ldr	r3, [r3, #16]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d007      	beq.n	80056d0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68da      	ldr	r2, [r3, #12]
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056ce:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	695a      	ldr	r2, [r3, #20]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f042 0201 	orr.w	r2, r2, #1
 80056de:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68da      	ldr	r2, [r3, #12]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f042 0220 	orr.w	r2, r2, #32
 80056ee:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3714      	adds	r7, #20
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr

080056fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056fe:	b480      	push	{r7}
 8005700:	b095      	sub	sp, #84	@ 0x54
 8005702:	af00      	add	r7, sp, #0
 8005704:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	330c      	adds	r3, #12
 800570c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005710:	e853 3f00 	ldrex	r3, [r3]
 8005714:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005718:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800571c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	330c      	adds	r3, #12
 8005724:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005726:	643a      	str	r2, [r7, #64]	@ 0x40
 8005728:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800572c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800572e:	e841 2300 	strex	r3, r2, [r1]
 8005732:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005736:	2b00      	cmp	r3, #0
 8005738:	d1e5      	bne.n	8005706 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	3314      	adds	r3, #20
 8005740:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005742:	6a3b      	ldr	r3, [r7, #32]
 8005744:	e853 3f00 	ldrex	r3, [r3]
 8005748:	61fb      	str	r3, [r7, #28]
   return(result);
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	f023 0301 	bic.w	r3, r3, #1
 8005750:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	3314      	adds	r3, #20
 8005758:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800575a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800575c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005760:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005762:	e841 2300 	strex	r3, r2, [r1]
 8005766:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1e5      	bne.n	800573a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005772:	2b01      	cmp	r3, #1
 8005774:	d119      	bne.n	80057aa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	330c      	adds	r3, #12
 800577c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	e853 3f00 	ldrex	r3, [r3]
 8005784:	60bb      	str	r3, [r7, #8]
   return(result);
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	f023 0310 	bic.w	r3, r3, #16
 800578c:	647b      	str	r3, [r7, #68]	@ 0x44
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	330c      	adds	r3, #12
 8005794:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005796:	61ba      	str	r2, [r7, #24]
 8005798:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579a:	6979      	ldr	r1, [r7, #20]
 800579c:	69ba      	ldr	r2, [r7, #24]
 800579e:	e841 2300 	strex	r3, r2, [r1]
 80057a2:	613b      	str	r3, [r7, #16]
   return(result);
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d1e5      	bne.n	8005776 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2220      	movs	r2, #32
 80057ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2200      	movs	r2, #0
 80057b6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80057b8:	bf00      	nop
 80057ba:	3754      	adds	r7, #84	@ 0x54
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr

080057c4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2200      	movs	r2, #0
 80057dc:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80057de:	68f8      	ldr	r0, [r7, #12]
 80057e0:	f7ff fee4 	bl	80055ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80057e4:	bf00      	nop
 80057e6:	3710      	adds	r7, #16
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b085      	sub	sp, #20
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	2b21      	cmp	r3, #33	@ 0x21
 80057fe:	d13e      	bne.n	800587e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005808:	d114      	bne.n	8005834 <UART_Transmit_IT+0x48>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	691b      	ldr	r3, [r3, #16]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d110      	bne.n	8005834 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6a1b      	ldr	r3, [r3, #32]
 8005816:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	881b      	ldrh	r3, [r3, #0]
 800581c:	461a      	mov	r2, r3
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005826:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	1c9a      	adds	r2, r3, #2
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	621a      	str	r2, [r3, #32]
 8005832:	e008      	b.n	8005846 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6a1b      	ldr	r3, [r3, #32]
 8005838:	1c59      	adds	r1, r3, #1
 800583a:	687a      	ldr	r2, [r7, #4]
 800583c:	6211      	str	r1, [r2, #32]
 800583e:	781a      	ldrb	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800584a:	b29b      	uxth	r3, r3
 800584c:	3b01      	subs	r3, #1
 800584e:	b29b      	uxth	r3, r3
 8005850:	687a      	ldr	r2, [r7, #4]
 8005852:	4619      	mov	r1, r3
 8005854:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005856:	2b00      	cmp	r3, #0
 8005858:	d10f      	bne.n	800587a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	68da      	ldr	r2, [r3, #12]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005868:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68da      	ldr	r2, [r3, #12]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005878:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800587a:	2300      	movs	r3, #0
 800587c:	e000      	b.n	8005880 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800587e:	2302      	movs	r3, #2
  }
}
 8005880:	4618      	mov	r0, r3
 8005882:	3714      	adds	r7, #20
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b082      	sub	sp, #8
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	68da      	ldr	r2, [r3, #12]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058a2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2220      	movs	r2, #32
 80058a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f7ff fe73 	bl	8005598 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3708      	adds	r7, #8
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b08c      	sub	sp, #48	@ 0x30
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	2b22      	cmp	r3, #34	@ 0x22
 80058ce:	f040 80ae 	bne.w	8005a2e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058da:	d117      	bne.n	800590c <UART_Receive_IT+0x50>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	691b      	ldr	r3, [r3, #16]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d113      	bne.n	800590c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80058e4:	2300      	movs	r3, #0
 80058e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ec:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058fa:	b29a      	uxth	r2, r3
 80058fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058fe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005904:	1c9a      	adds	r2, r3, #2
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	629a      	str	r2, [r3, #40]	@ 0x28
 800590a:	e026      	b.n	800595a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005910:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005912:	2300      	movs	r3, #0
 8005914:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800591e:	d007      	beq.n	8005930 <UART_Receive_IT+0x74>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d10a      	bne.n	800593e <UART_Receive_IT+0x82>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	691b      	ldr	r3, [r3, #16]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d106      	bne.n	800593e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	b2da      	uxtb	r2, r3
 8005938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800593a:	701a      	strb	r2, [r3, #0]
 800593c:	e008      	b.n	8005950 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	b2db      	uxtb	r3, r3
 8005946:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800594a:	b2da      	uxtb	r2, r3
 800594c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800594e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005954:	1c5a      	adds	r2, r3, #1
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800595e:	b29b      	uxth	r3, r3
 8005960:	3b01      	subs	r3, #1
 8005962:	b29b      	uxth	r3, r3
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	4619      	mov	r1, r3
 8005968:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800596a:	2b00      	cmp	r3, #0
 800596c:	d15d      	bne.n	8005a2a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	68da      	ldr	r2, [r3, #12]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f022 0220 	bic.w	r2, r2, #32
 800597c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68da      	ldr	r2, [r3, #12]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800598c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	695a      	ldr	r2, [r3, #20]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f022 0201 	bic.w	r2, r2, #1
 800599c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2220      	movs	r2, #32
 80059a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d135      	bne.n	8005a20 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	330c      	adds	r3, #12
 80059c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	e853 3f00 	ldrex	r3, [r3]
 80059c8:	613b      	str	r3, [r7, #16]
   return(result);
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	f023 0310 	bic.w	r3, r3, #16
 80059d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	330c      	adds	r3, #12
 80059d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059da:	623a      	str	r2, [r7, #32]
 80059dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059de:	69f9      	ldr	r1, [r7, #28]
 80059e0:	6a3a      	ldr	r2, [r7, #32]
 80059e2:	e841 2300 	strex	r3, r2, [r1]
 80059e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80059e8:	69bb      	ldr	r3, [r7, #24]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d1e5      	bne.n	80059ba <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 0310 	and.w	r3, r3, #16
 80059f8:	2b10      	cmp	r3, #16
 80059fa:	d10a      	bne.n	8005a12 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059fc:	2300      	movs	r3, #0
 80059fe:	60fb      	str	r3, [r7, #12]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	60fb      	str	r3, [r7, #12]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	685b      	ldr	r3, [r3, #4]
 8005a0e:	60fb      	str	r3, [r7, #12]
 8005a10:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005a16:	4619      	mov	r1, r3
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	f7ff fdd1 	bl	80055c0 <HAL_UARTEx_RxEventCallback>
 8005a1e:	e002      	b.n	8005a26 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f7fc f831 	bl	8001a88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a26:	2300      	movs	r3, #0
 8005a28:	e002      	b.n	8005a30 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	e000      	b.n	8005a30 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005a2e:	2302      	movs	r3, #2
  }
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	3730      	adds	r7, #48	@ 0x30
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}

08005a38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a3c:	b0c0      	sub	sp, #256	@ 0x100
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	691b      	ldr	r3, [r3, #16]
 8005a4c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a54:	68d9      	ldr	r1, [r3, #12]
 8005a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	ea40 0301 	orr.w	r3, r0, r1
 8005a60:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a66:	689a      	ldr	r2, [r3, #8]
 8005a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a6c:	691b      	ldr	r3, [r3, #16]
 8005a6e:	431a      	orrs	r2, r3
 8005a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	431a      	orrs	r2, r3
 8005a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a7c:	69db      	ldr	r3, [r3, #28]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005a90:	f021 010c 	bic.w	r1, r1, #12
 8005a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005a9e:	430b      	orrs	r3, r1
 8005aa0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	695b      	ldr	r3, [r3, #20]
 8005aaa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab2:	6999      	ldr	r1, [r3, #24]
 8005ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	ea40 0301 	orr.w	r3, r0, r1
 8005abe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	4b8f      	ldr	r3, [pc, #572]	@ (8005d04 <UART_SetConfig+0x2cc>)
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d005      	beq.n	8005ad8 <UART_SetConfig+0xa0>
 8005acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad0:	681a      	ldr	r2, [r3, #0]
 8005ad2:	4b8d      	ldr	r3, [pc, #564]	@ (8005d08 <UART_SetConfig+0x2d0>)
 8005ad4:	429a      	cmp	r2, r3
 8005ad6:	d104      	bne.n	8005ae2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ad8:	f7fe f9a0 	bl	8003e1c <HAL_RCC_GetPCLK2Freq>
 8005adc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005ae0:	e003      	b.n	8005aea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ae2:	f7fe f987 	bl	8003df4 <HAL_RCC_GetPCLK1Freq>
 8005ae6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aee:	69db      	ldr	r3, [r3, #28]
 8005af0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005af4:	f040 810c 	bne.w	8005d10 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005af8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005afc:	2200      	movs	r2, #0
 8005afe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005b02:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005b06:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005b0a:	4622      	mov	r2, r4
 8005b0c:	462b      	mov	r3, r5
 8005b0e:	1891      	adds	r1, r2, r2
 8005b10:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005b12:	415b      	adcs	r3, r3
 8005b14:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b16:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005b1a:	4621      	mov	r1, r4
 8005b1c:	eb12 0801 	adds.w	r8, r2, r1
 8005b20:	4629      	mov	r1, r5
 8005b22:	eb43 0901 	adc.w	r9, r3, r1
 8005b26:	f04f 0200 	mov.w	r2, #0
 8005b2a:	f04f 0300 	mov.w	r3, #0
 8005b2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b3a:	4690      	mov	r8, r2
 8005b3c:	4699      	mov	r9, r3
 8005b3e:	4623      	mov	r3, r4
 8005b40:	eb18 0303 	adds.w	r3, r8, r3
 8005b44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005b48:	462b      	mov	r3, r5
 8005b4a:	eb49 0303 	adc.w	r3, r9, r3
 8005b4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b5e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005b62:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005b66:	460b      	mov	r3, r1
 8005b68:	18db      	adds	r3, r3, r3
 8005b6a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	eb42 0303 	adc.w	r3, r2, r3
 8005b72:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b74:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005b78:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005b7c:	f7fb f814 	bl	8000ba8 <__aeabi_uldivmod>
 8005b80:	4602      	mov	r2, r0
 8005b82:	460b      	mov	r3, r1
 8005b84:	4b61      	ldr	r3, [pc, #388]	@ (8005d0c <UART_SetConfig+0x2d4>)
 8005b86:	fba3 2302 	umull	r2, r3, r3, r2
 8005b8a:	095b      	lsrs	r3, r3, #5
 8005b8c:	011c      	lsls	r4, r3, #4
 8005b8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b92:	2200      	movs	r2, #0
 8005b94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b98:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005b9c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005ba0:	4642      	mov	r2, r8
 8005ba2:	464b      	mov	r3, r9
 8005ba4:	1891      	adds	r1, r2, r2
 8005ba6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005ba8:	415b      	adcs	r3, r3
 8005baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005bb0:	4641      	mov	r1, r8
 8005bb2:	eb12 0a01 	adds.w	sl, r2, r1
 8005bb6:	4649      	mov	r1, r9
 8005bb8:	eb43 0b01 	adc.w	fp, r3, r1
 8005bbc:	f04f 0200 	mov.w	r2, #0
 8005bc0:	f04f 0300 	mov.w	r3, #0
 8005bc4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005bc8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005bcc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bd0:	4692      	mov	sl, r2
 8005bd2:	469b      	mov	fp, r3
 8005bd4:	4643      	mov	r3, r8
 8005bd6:	eb1a 0303 	adds.w	r3, sl, r3
 8005bda:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005bde:	464b      	mov	r3, r9
 8005be0:	eb4b 0303 	adc.w	r3, fp, r3
 8005be4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005bf4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005bf8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	18db      	adds	r3, r3, r3
 8005c00:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c02:	4613      	mov	r3, r2
 8005c04:	eb42 0303 	adc.w	r3, r2, r3
 8005c08:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c0a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005c0e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005c12:	f7fa ffc9 	bl	8000ba8 <__aeabi_uldivmod>
 8005c16:	4602      	mov	r2, r0
 8005c18:	460b      	mov	r3, r1
 8005c1a:	4611      	mov	r1, r2
 8005c1c:	4b3b      	ldr	r3, [pc, #236]	@ (8005d0c <UART_SetConfig+0x2d4>)
 8005c1e:	fba3 2301 	umull	r2, r3, r3, r1
 8005c22:	095b      	lsrs	r3, r3, #5
 8005c24:	2264      	movs	r2, #100	@ 0x64
 8005c26:	fb02 f303 	mul.w	r3, r2, r3
 8005c2a:	1acb      	subs	r3, r1, r3
 8005c2c:	00db      	lsls	r3, r3, #3
 8005c2e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005c32:	4b36      	ldr	r3, [pc, #216]	@ (8005d0c <UART_SetConfig+0x2d4>)
 8005c34:	fba3 2302 	umull	r2, r3, r3, r2
 8005c38:	095b      	lsrs	r3, r3, #5
 8005c3a:	005b      	lsls	r3, r3, #1
 8005c3c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005c40:	441c      	add	r4, r3
 8005c42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c46:	2200      	movs	r2, #0
 8005c48:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c4c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005c50:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005c54:	4642      	mov	r2, r8
 8005c56:	464b      	mov	r3, r9
 8005c58:	1891      	adds	r1, r2, r2
 8005c5a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005c5c:	415b      	adcs	r3, r3
 8005c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c60:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005c64:	4641      	mov	r1, r8
 8005c66:	1851      	adds	r1, r2, r1
 8005c68:	6339      	str	r1, [r7, #48]	@ 0x30
 8005c6a:	4649      	mov	r1, r9
 8005c6c:	414b      	adcs	r3, r1
 8005c6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c70:	f04f 0200 	mov.w	r2, #0
 8005c74:	f04f 0300 	mov.w	r3, #0
 8005c78:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005c7c:	4659      	mov	r1, fp
 8005c7e:	00cb      	lsls	r3, r1, #3
 8005c80:	4651      	mov	r1, sl
 8005c82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c86:	4651      	mov	r1, sl
 8005c88:	00ca      	lsls	r2, r1, #3
 8005c8a:	4610      	mov	r0, r2
 8005c8c:	4619      	mov	r1, r3
 8005c8e:	4603      	mov	r3, r0
 8005c90:	4642      	mov	r2, r8
 8005c92:	189b      	adds	r3, r3, r2
 8005c94:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c98:	464b      	mov	r3, r9
 8005c9a:	460a      	mov	r2, r1
 8005c9c:	eb42 0303 	adc.w	r3, r2, r3
 8005ca0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005cb0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005cb4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005cb8:	460b      	mov	r3, r1
 8005cba:	18db      	adds	r3, r3, r3
 8005cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cbe:	4613      	mov	r3, r2
 8005cc0:	eb42 0303 	adc.w	r3, r2, r3
 8005cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cc6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005cca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005cce:	f7fa ff6b 	bl	8000ba8 <__aeabi_uldivmod>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	460b      	mov	r3, r1
 8005cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8005d0c <UART_SetConfig+0x2d4>)
 8005cd8:	fba3 1302 	umull	r1, r3, r3, r2
 8005cdc:	095b      	lsrs	r3, r3, #5
 8005cde:	2164      	movs	r1, #100	@ 0x64
 8005ce0:	fb01 f303 	mul.w	r3, r1, r3
 8005ce4:	1ad3      	subs	r3, r2, r3
 8005ce6:	00db      	lsls	r3, r3, #3
 8005ce8:	3332      	adds	r3, #50	@ 0x32
 8005cea:	4a08      	ldr	r2, [pc, #32]	@ (8005d0c <UART_SetConfig+0x2d4>)
 8005cec:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf0:	095b      	lsrs	r3, r3, #5
 8005cf2:	f003 0207 	and.w	r2, r3, #7
 8005cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4422      	add	r2, r4
 8005cfe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d00:	e106      	b.n	8005f10 <UART_SetConfig+0x4d8>
 8005d02:	bf00      	nop
 8005d04:	40011000 	.word	0x40011000
 8005d08:	40011400 	.word	0x40011400
 8005d0c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d14:	2200      	movs	r2, #0
 8005d16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005d1a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005d1e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005d22:	4642      	mov	r2, r8
 8005d24:	464b      	mov	r3, r9
 8005d26:	1891      	adds	r1, r2, r2
 8005d28:	6239      	str	r1, [r7, #32]
 8005d2a:	415b      	adcs	r3, r3
 8005d2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d32:	4641      	mov	r1, r8
 8005d34:	1854      	adds	r4, r2, r1
 8005d36:	4649      	mov	r1, r9
 8005d38:	eb43 0501 	adc.w	r5, r3, r1
 8005d3c:	f04f 0200 	mov.w	r2, #0
 8005d40:	f04f 0300 	mov.w	r3, #0
 8005d44:	00eb      	lsls	r3, r5, #3
 8005d46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d4a:	00e2      	lsls	r2, r4, #3
 8005d4c:	4614      	mov	r4, r2
 8005d4e:	461d      	mov	r5, r3
 8005d50:	4643      	mov	r3, r8
 8005d52:	18e3      	adds	r3, r4, r3
 8005d54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d58:	464b      	mov	r3, r9
 8005d5a:	eb45 0303 	adc.w	r3, r5, r3
 8005d5e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005d6e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d72:	f04f 0200 	mov.w	r2, #0
 8005d76:	f04f 0300 	mov.w	r3, #0
 8005d7a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005d7e:	4629      	mov	r1, r5
 8005d80:	008b      	lsls	r3, r1, #2
 8005d82:	4621      	mov	r1, r4
 8005d84:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d88:	4621      	mov	r1, r4
 8005d8a:	008a      	lsls	r2, r1, #2
 8005d8c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005d90:	f7fa ff0a 	bl	8000ba8 <__aeabi_uldivmod>
 8005d94:	4602      	mov	r2, r0
 8005d96:	460b      	mov	r3, r1
 8005d98:	4b60      	ldr	r3, [pc, #384]	@ (8005f1c <UART_SetConfig+0x4e4>)
 8005d9a:	fba3 2302 	umull	r2, r3, r3, r2
 8005d9e:	095b      	lsrs	r3, r3, #5
 8005da0:	011c      	lsls	r4, r3, #4
 8005da2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005da6:	2200      	movs	r2, #0
 8005da8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005dac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005db0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005db4:	4642      	mov	r2, r8
 8005db6:	464b      	mov	r3, r9
 8005db8:	1891      	adds	r1, r2, r2
 8005dba:	61b9      	str	r1, [r7, #24]
 8005dbc:	415b      	adcs	r3, r3
 8005dbe:	61fb      	str	r3, [r7, #28]
 8005dc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005dc4:	4641      	mov	r1, r8
 8005dc6:	1851      	adds	r1, r2, r1
 8005dc8:	6139      	str	r1, [r7, #16]
 8005dca:	4649      	mov	r1, r9
 8005dcc:	414b      	adcs	r3, r1
 8005dce:	617b      	str	r3, [r7, #20]
 8005dd0:	f04f 0200 	mov.w	r2, #0
 8005dd4:	f04f 0300 	mov.w	r3, #0
 8005dd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ddc:	4659      	mov	r1, fp
 8005dde:	00cb      	lsls	r3, r1, #3
 8005de0:	4651      	mov	r1, sl
 8005de2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005de6:	4651      	mov	r1, sl
 8005de8:	00ca      	lsls	r2, r1, #3
 8005dea:	4610      	mov	r0, r2
 8005dec:	4619      	mov	r1, r3
 8005dee:	4603      	mov	r3, r0
 8005df0:	4642      	mov	r2, r8
 8005df2:	189b      	adds	r3, r3, r2
 8005df4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005df8:	464b      	mov	r3, r9
 8005dfa:	460a      	mov	r2, r1
 8005dfc:	eb42 0303 	adc.w	r3, r2, r3
 8005e00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e0e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005e10:	f04f 0200 	mov.w	r2, #0
 8005e14:	f04f 0300 	mov.w	r3, #0
 8005e18:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005e1c:	4649      	mov	r1, r9
 8005e1e:	008b      	lsls	r3, r1, #2
 8005e20:	4641      	mov	r1, r8
 8005e22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e26:	4641      	mov	r1, r8
 8005e28:	008a      	lsls	r2, r1, #2
 8005e2a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005e2e:	f7fa febb 	bl	8000ba8 <__aeabi_uldivmod>
 8005e32:	4602      	mov	r2, r0
 8005e34:	460b      	mov	r3, r1
 8005e36:	4611      	mov	r1, r2
 8005e38:	4b38      	ldr	r3, [pc, #224]	@ (8005f1c <UART_SetConfig+0x4e4>)
 8005e3a:	fba3 2301 	umull	r2, r3, r3, r1
 8005e3e:	095b      	lsrs	r3, r3, #5
 8005e40:	2264      	movs	r2, #100	@ 0x64
 8005e42:	fb02 f303 	mul.w	r3, r2, r3
 8005e46:	1acb      	subs	r3, r1, r3
 8005e48:	011b      	lsls	r3, r3, #4
 8005e4a:	3332      	adds	r3, #50	@ 0x32
 8005e4c:	4a33      	ldr	r2, [pc, #204]	@ (8005f1c <UART_SetConfig+0x4e4>)
 8005e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e52:	095b      	lsrs	r3, r3, #5
 8005e54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e58:	441c      	add	r4, r3
 8005e5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e5e:	2200      	movs	r2, #0
 8005e60:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e62:	677a      	str	r2, [r7, #116]	@ 0x74
 8005e64:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005e68:	4642      	mov	r2, r8
 8005e6a:	464b      	mov	r3, r9
 8005e6c:	1891      	adds	r1, r2, r2
 8005e6e:	60b9      	str	r1, [r7, #8]
 8005e70:	415b      	adcs	r3, r3
 8005e72:	60fb      	str	r3, [r7, #12]
 8005e74:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e78:	4641      	mov	r1, r8
 8005e7a:	1851      	adds	r1, r2, r1
 8005e7c:	6039      	str	r1, [r7, #0]
 8005e7e:	4649      	mov	r1, r9
 8005e80:	414b      	adcs	r3, r1
 8005e82:	607b      	str	r3, [r7, #4]
 8005e84:	f04f 0200 	mov.w	r2, #0
 8005e88:	f04f 0300 	mov.w	r3, #0
 8005e8c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e90:	4659      	mov	r1, fp
 8005e92:	00cb      	lsls	r3, r1, #3
 8005e94:	4651      	mov	r1, sl
 8005e96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e9a:	4651      	mov	r1, sl
 8005e9c:	00ca      	lsls	r2, r1, #3
 8005e9e:	4610      	mov	r0, r2
 8005ea0:	4619      	mov	r1, r3
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	4642      	mov	r2, r8
 8005ea6:	189b      	adds	r3, r3, r2
 8005ea8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005eaa:	464b      	mov	r3, r9
 8005eac:	460a      	mov	r2, r1
 8005eae:	eb42 0303 	adc.w	r3, r2, r3
 8005eb2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ebe:	667a      	str	r2, [r7, #100]	@ 0x64
 8005ec0:	f04f 0200 	mov.w	r2, #0
 8005ec4:	f04f 0300 	mov.w	r3, #0
 8005ec8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005ecc:	4649      	mov	r1, r9
 8005ece:	008b      	lsls	r3, r1, #2
 8005ed0:	4641      	mov	r1, r8
 8005ed2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ed6:	4641      	mov	r1, r8
 8005ed8:	008a      	lsls	r2, r1, #2
 8005eda:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005ede:	f7fa fe63 	bl	8000ba8 <__aeabi_uldivmod>
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	460b      	mov	r3, r1
 8005ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8005f1c <UART_SetConfig+0x4e4>)
 8005ee8:	fba3 1302 	umull	r1, r3, r3, r2
 8005eec:	095b      	lsrs	r3, r3, #5
 8005eee:	2164      	movs	r1, #100	@ 0x64
 8005ef0:	fb01 f303 	mul.w	r3, r1, r3
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	011b      	lsls	r3, r3, #4
 8005ef8:	3332      	adds	r3, #50	@ 0x32
 8005efa:	4a08      	ldr	r2, [pc, #32]	@ (8005f1c <UART_SetConfig+0x4e4>)
 8005efc:	fba2 2303 	umull	r2, r3, r2, r3
 8005f00:	095b      	lsrs	r3, r3, #5
 8005f02:	f003 020f 	and.w	r2, r3, #15
 8005f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4422      	add	r2, r4
 8005f0e:	609a      	str	r2, [r3, #8]
}
 8005f10:	bf00      	nop
 8005f12:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005f16:	46bd      	mov	sp, r7
 8005f18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f1c:	51eb851f 	.word	0x51eb851f

08005f20 <__cvt>:
 8005f20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f24:	ec57 6b10 	vmov	r6, r7, d0
 8005f28:	2f00      	cmp	r7, #0
 8005f2a:	460c      	mov	r4, r1
 8005f2c:	4619      	mov	r1, r3
 8005f2e:	463b      	mov	r3, r7
 8005f30:	bfbb      	ittet	lt
 8005f32:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005f36:	461f      	movlt	r7, r3
 8005f38:	2300      	movge	r3, #0
 8005f3a:	232d      	movlt	r3, #45	@ 0x2d
 8005f3c:	700b      	strb	r3, [r1, #0]
 8005f3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f40:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005f44:	4691      	mov	r9, r2
 8005f46:	f023 0820 	bic.w	r8, r3, #32
 8005f4a:	bfbc      	itt	lt
 8005f4c:	4632      	movlt	r2, r6
 8005f4e:	4616      	movlt	r6, r2
 8005f50:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005f54:	d005      	beq.n	8005f62 <__cvt+0x42>
 8005f56:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005f5a:	d100      	bne.n	8005f5e <__cvt+0x3e>
 8005f5c:	3401      	adds	r4, #1
 8005f5e:	2102      	movs	r1, #2
 8005f60:	e000      	b.n	8005f64 <__cvt+0x44>
 8005f62:	2103      	movs	r1, #3
 8005f64:	ab03      	add	r3, sp, #12
 8005f66:	9301      	str	r3, [sp, #4]
 8005f68:	ab02      	add	r3, sp, #8
 8005f6a:	9300      	str	r3, [sp, #0]
 8005f6c:	ec47 6b10 	vmov	d0, r6, r7
 8005f70:	4653      	mov	r3, sl
 8005f72:	4622      	mov	r2, r4
 8005f74:	f000 fe5c 	bl	8006c30 <_dtoa_r>
 8005f78:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005f7c:	4605      	mov	r5, r0
 8005f7e:	d119      	bne.n	8005fb4 <__cvt+0x94>
 8005f80:	f019 0f01 	tst.w	r9, #1
 8005f84:	d00e      	beq.n	8005fa4 <__cvt+0x84>
 8005f86:	eb00 0904 	add.w	r9, r0, r4
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	4630      	mov	r0, r6
 8005f90:	4639      	mov	r1, r7
 8005f92:	f7fa fd99 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f96:	b108      	cbz	r0, 8005f9c <__cvt+0x7c>
 8005f98:	f8cd 900c 	str.w	r9, [sp, #12]
 8005f9c:	2230      	movs	r2, #48	@ 0x30
 8005f9e:	9b03      	ldr	r3, [sp, #12]
 8005fa0:	454b      	cmp	r3, r9
 8005fa2:	d31e      	bcc.n	8005fe2 <__cvt+0xc2>
 8005fa4:	9b03      	ldr	r3, [sp, #12]
 8005fa6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005fa8:	1b5b      	subs	r3, r3, r5
 8005faa:	4628      	mov	r0, r5
 8005fac:	6013      	str	r3, [r2, #0]
 8005fae:	b004      	add	sp, #16
 8005fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fb4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005fb8:	eb00 0904 	add.w	r9, r0, r4
 8005fbc:	d1e5      	bne.n	8005f8a <__cvt+0x6a>
 8005fbe:	7803      	ldrb	r3, [r0, #0]
 8005fc0:	2b30      	cmp	r3, #48	@ 0x30
 8005fc2:	d10a      	bne.n	8005fda <__cvt+0xba>
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	4630      	mov	r0, r6
 8005fca:	4639      	mov	r1, r7
 8005fcc:	f7fa fd7c 	bl	8000ac8 <__aeabi_dcmpeq>
 8005fd0:	b918      	cbnz	r0, 8005fda <__cvt+0xba>
 8005fd2:	f1c4 0401 	rsb	r4, r4, #1
 8005fd6:	f8ca 4000 	str.w	r4, [sl]
 8005fda:	f8da 3000 	ldr.w	r3, [sl]
 8005fde:	4499      	add	r9, r3
 8005fe0:	e7d3      	b.n	8005f8a <__cvt+0x6a>
 8005fe2:	1c59      	adds	r1, r3, #1
 8005fe4:	9103      	str	r1, [sp, #12]
 8005fe6:	701a      	strb	r2, [r3, #0]
 8005fe8:	e7d9      	b.n	8005f9e <__cvt+0x7e>

08005fea <__exponent>:
 8005fea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fec:	2900      	cmp	r1, #0
 8005fee:	bfba      	itte	lt
 8005ff0:	4249      	neglt	r1, r1
 8005ff2:	232d      	movlt	r3, #45	@ 0x2d
 8005ff4:	232b      	movge	r3, #43	@ 0x2b
 8005ff6:	2909      	cmp	r1, #9
 8005ff8:	7002      	strb	r2, [r0, #0]
 8005ffa:	7043      	strb	r3, [r0, #1]
 8005ffc:	dd29      	ble.n	8006052 <__exponent+0x68>
 8005ffe:	f10d 0307 	add.w	r3, sp, #7
 8006002:	461d      	mov	r5, r3
 8006004:	270a      	movs	r7, #10
 8006006:	461a      	mov	r2, r3
 8006008:	fbb1 f6f7 	udiv	r6, r1, r7
 800600c:	fb07 1416 	mls	r4, r7, r6, r1
 8006010:	3430      	adds	r4, #48	@ 0x30
 8006012:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006016:	460c      	mov	r4, r1
 8006018:	2c63      	cmp	r4, #99	@ 0x63
 800601a:	f103 33ff 	add.w	r3, r3, #4294967295
 800601e:	4631      	mov	r1, r6
 8006020:	dcf1      	bgt.n	8006006 <__exponent+0x1c>
 8006022:	3130      	adds	r1, #48	@ 0x30
 8006024:	1e94      	subs	r4, r2, #2
 8006026:	f803 1c01 	strb.w	r1, [r3, #-1]
 800602a:	1c41      	adds	r1, r0, #1
 800602c:	4623      	mov	r3, r4
 800602e:	42ab      	cmp	r3, r5
 8006030:	d30a      	bcc.n	8006048 <__exponent+0x5e>
 8006032:	f10d 0309 	add.w	r3, sp, #9
 8006036:	1a9b      	subs	r3, r3, r2
 8006038:	42ac      	cmp	r4, r5
 800603a:	bf88      	it	hi
 800603c:	2300      	movhi	r3, #0
 800603e:	3302      	adds	r3, #2
 8006040:	4403      	add	r3, r0
 8006042:	1a18      	subs	r0, r3, r0
 8006044:	b003      	add	sp, #12
 8006046:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006048:	f813 6b01 	ldrb.w	r6, [r3], #1
 800604c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006050:	e7ed      	b.n	800602e <__exponent+0x44>
 8006052:	2330      	movs	r3, #48	@ 0x30
 8006054:	3130      	adds	r1, #48	@ 0x30
 8006056:	7083      	strb	r3, [r0, #2]
 8006058:	70c1      	strb	r1, [r0, #3]
 800605a:	1d03      	adds	r3, r0, #4
 800605c:	e7f1      	b.n	8006042 <__exponent+0x58>
	...

08006060 <_printf_float>:
 8006060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006064:	b08d      	sub	sp, #52	@ 0x34
 8006066:	460c      	mov	r4, r1
 8006068:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800606c:	4616      	mov	r6, r2
 800606e:	461f      	mov	r7, r3
 8006070:	4605      	mov	r5, r0
 8006072:	f000 fcdb 	bl	8006a2c <_localeconv_r>
 8006076:	6803      	ldr	r3, [r0, #0]
 8006078:	9304      	str	r3, [sp, #16]
 800607a:	4618      	mov	r0, r3
 800607c:	f7fa f8f8 	bl	8000270 <strlen>
 8006080:	2300      	movs	r3, #0
 8006082:	930a      	str	r3, [sp, #40]	@ 0x28
 8006084:	f8d8 3000 	ldr.w	r3, [r8]
 8006088:	9005      	str	r0, [sp, #20]
 800608a:	3307      	adds	r3, #7
 800608c:	f023 0307 	bic.w	r3, r3, #7
 8006090:	f103 0208 	add.w	r2, r3, #8
 8006094:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006098:	f8d4 b000 	ldr.w	fp, [r4]
 800609c:	f8c8 2000 	str.w	r2, [r8]
 80060a0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80060a4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80060a8:	9307      	str	r3, [sp, #28]
 80060aa:	f8cd 8018 	str.w	r8, [sp, #24]
 80060ae:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80060b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060b6:	4b9c      	ldr	r3, [pc, #624]	@ (8006328 <_printf_float+0x2c8>)
 80060b8:	f04f 32ff 	mov.w	r2, #4294967295
 80060bc:	f7fa fd36 	bl	8000b2c <__aeabi_dcmpun>
 80060c0:	bb70      	cbnz	r0, 8006120 <_printf_float+0xc0>
 80060c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060c6:	4b98      	ldr	r3, [pc, #608]	@ (8006328 <_printf_float+0x2c8>)
 80060c8:	f04f 32ff 	mov.w	r2, #4294967295
 80060cc:	f7fa fd10 	bl	8000af0 <__aeabi_dcmple>
 80060d0:	bb30      	cbnz	r0, 8006120 <_printf_float+0xc0>
 80060d2:	2200      	movs	r2, #0
 80060d4:	2300      	movs	r3, #0
 80060d6:	4640      	mov	r0, r8
 80060d8:	4649      	mov	r1, r9
 80060da:	f7fa fcff 	bl	8000adc <__aeabi_dcmplt>
 80060de:	b110      	cbz	r0, 80060e6 <_printf_float+0x86>
 80060e0:	232d      	movs	r3, #45	@ 0x2d
 80060e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060e6:	4a91      	ldr	r2, [pc, #580]	@ (800632c <_printf_float+0x2cc>)
 80060e8:	4b91      	ldr	r3, [pc, #580]	@ (8006330 <_printf_float+0x2d0>)
 80060ea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80060ee:	bf8c      	ite	hi
 80060f0:	4690      	movhi	r8, r2
 80060f2:	4698      	movls	r8, r3
 80060f4:	2303      	movs	r3, #3
 80060f6:	6123      	str	r3, [r4, #16]
 80060f8:	f02b 0304 	bic.w	r3, fp, #4
 80060fc:	6023      	str	r3, [r4, #0]
 80060fe:	f04f 0900 	mov.w	r9, #0
 8006102:	9700      	str	r7, [sp, #0]
 8006104:	4633      	mov	r3, r6
 8006106:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006108:	4621      	mov	r1, r4
 800610a:	4628      	mov	r0, r5
 800610c:	f000 f9d2 	bl	80064b4 <_printf_common>
 8006110:	3001      	adds	r0, #1
 8006112:	f040 808d 	bne.w	8006230 <_printf_float+0x1d0>
 8006116:	f04f 30ff 	mov.w	r0, #4294967295
 800611a:	b00d      	add	sp, #52	@ 0x34
 800611c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006120:	4642      	mov	r2, r8
 8006122:	464b      	mov	r3, r9
 8006124:	4640      	mov	r0, r8
 8006126:	4649      	mov	r1, r9
 8006128:	f7fa fd00 	bl	8000b2c <__aeabi_dcmpun>
 800612c:	b140      	cbz	r0, 8006140 <_printf_float+0xe0>
 800612e:	464b      	mov	r3, r9
 8006130:	2b00      	cmp	r3, #0
 8006132:	bfbc      	itt	lt
 8006134:	232d      	movlt	r3, #45	@ 0x2d
 8006136:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800613a:	4a7e      	ldr	r2, [pc, #504]	@ (8006334 <_printf_float+0x2d4>)
 800613c:	4b7e      	ldr	r3, [pc, #504]	@ (8006338 <_printf_float+0x2d8>)
 800613e:	e7d4      	b.n	80060ea <_printf_float+0x8a>
 8006140:	6863      	ldr	r3, [r4, #4]
 8006142:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006146:	9206      	str	r2, [sp, #24]
 8006148:	1c5a      	adds	r2, r3, #1
 800614a:	d13b      	bne.n	80061c4 <_printf_float+0x164>
 800614c:	2306      	movs	r3, #6
 800614e:	6063      	str	r3, [r4, #4]
 8006150:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006154:	2300      	movs	r3, #0
 8006156:	6022      	str	r2, [r4, #0]
 8006158:	9303      	str	r3, [sp, #12]
 800615a:	ab0a      	add	r3, sp, #40	@ 0x28
 800615c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006160:	ab09      	add	r3, sp, #36	@ 0x24
 8006162:	9300      	str	r3, [sp, #0]
 8006164:	6861      	ldr	r1, [r4, #4]
 8006166:	ec49 8b10 	vmov	d0, r8, r9
 800616a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800616e:	4628      	mov	r0, r5
 8006170:	f7ff fed6 	bl	8005f20 <__cvt>
 8006174:	9b06      	ldr	r3, [sp, #24]
 8006176:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006178:	2b47      	cmp	r3, #71	@ 0x47
 800617a:	4680      	mov	r8, r0
 800617c:	d129      	bne.n	80061d2 <_printf_float+0x172>
 800617e:	1cc8      	adds	r0, r1, #3
 8006180:	db02      	blt.n	8006188 <_printf_float+0x128>
 8006182:	6863      	ldr	r3, [r4, #4]
 8006184:	4299      	cmp	r1, r3
 8006186:	dd41      	ble.n	800620c <_printf_float+0x1ac>
 8006188:	f1aa 0a02 	sub.w	sl, sl, #2
 800618c:	fa5f fa8a 	uxtb.w	sl, sl
 8006190:	3901      	subs	r1, #1
 8006192:	4652      	mov	r2, sl
 8006194:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006198:	9109      	str	r1, [sp, #36]	@ 0x24
 800619a:	f7ff ff26 	bl	8005fea <__exponent>
 800619e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80061a0:	1813      	adds	r3, r2, r0
 80061a2:	2a01      	cmp	r2, #1
 80061a4:	4681      	mov	r9, r0
 80061a6:	6123      	str	r3, [r4, #16]
 80061a8:	dc02      	bgt.n	80061b0 <_printf_float+0x150>
 80061aa:	6822      	ldr	r2, [r4, #0]
 80061ac:	07d2      	lsls	r2, r2, #31
 80061ae:	d501      	bpl.n	80061b4 <_printf_float+0x154>
 80061b0:	3301      	adds	r3, #1
 80061b2:	6123      	str	r3, [r4, #16]
 80061b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d0a2      	beq.n	8006102 <_printf_float+0xa2>
 80061bc:	232d      	movs	r3, #45	@ 0x2d
 80061be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061c2:	e79e      	b.n	8006102 <_printf_float+0xa2>
 80061c4:	9a06      	ldr	r2, [sp, #24]
 80061c6:	2a47      	cmp	r2, #71	@ 0x47
 80061c8:	d1c2      	bne.n	8006150 <_printf_float+0xf0>
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d1c0      	bne.n	8006150 <_printf_float+0xf0>
 80061ce:	2301      	movs	r3, #1
 80061d0:	e7bd      	b.n	800614e <_printf_float+0xee>
 80061d2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80061d6:	d9db      	bls.n	8006190 <_printf_float+0x130>
 80061d8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80061dc:	d118      	bne.n	8006210 <_printf_float+0x1b0>
 80061de:	2900      	cmp	r1, #0
 80061e0:	6863      	ldr	r3, [r4, #4]
 80061e2:	dd0b      	ble.n	80061fc <_printf_float+0x19c>
 80061e4:	6121      	str	r1, [r4, #16]
 80061e6:	b913      	cbnz	r3, 80061ee <_printf_float+0x18e>
 80061e8:	6822      	ldr	r2, [r4, #0]
 80061ea:	07d0      	lsls	r0, r2, #31
 80061ec:	d502      	bpl.n	80061f4 <_printf_float+0x194>
 80061ee:	3301      	adds	r3, #1
 80061f0:	440b      	add	r3, r1
 80061f2:	6123      	str	r3, [r4, #16]
 80061f4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80061f6:	f04f 0900 	mov.w	r9, #0
 80061fa:	e7db      	b.n	80061b4 <_printf_float+0x154>
 80061fc:	b913      	cbnz	r3, 8006204 <_printf_float+0x1a4>
 80061fe:	6822      	ldr	r2, [r4, #0]
 8006200:	07d2      	lsls	r2, r2, #31
 8006202:	d501      	bpl.n	8006208 <_printf_float+0x1a8>
 8006204:	3302      	adds	r3, #2
 8006206:	e7f4      	b.n	80061f2 <_printf_float+0x192>
 8006208:	2301      	movs	r3, #1
 800620a:	e7f2      	b.n	80061f2 <_printf_float+0x192>
 800620c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006210:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006212:	4299      	cmp	r1, r3
 8006214:	db05      	blt.n	8006222 <_printf_float+0x1c2>
 8006216:	6823      	ldr	r3, [r4, #0]
 8006218:	6121      	str	r1, [r4, #16]
 800621a:	07d8      	lsls	r0, r3, #31
 800621c:	d5ea      	bpl.n	80061f4 <_printf_float+0x194>
 800621e:	1c4b      	adds	r3, r1, #1
 8006220:	e7e7      	b.n	80061f2 <_printf_float+0x192>
 8006222:	2900      	cmp	r1, #0
 8006224:	bfd4      	ite	le
 8006226:	f1c1 0202 	rsble	r2, r1, #2
 800622a:	2201      	movgt	r2, #1
 800622c:	4413      	add	r3, r2
 800622e:	e7e0      	b.n	80061f2 <_printf_float+0x192>
 8006230:	6823      	ldr	r3, [r4, #0]
 8006232:	055a      	lsls	r2, r3, #21
 8006234:	d407      	bmi.n	8006246 <_printf_float+0x1e6>
 8006236:	6923      	ldr	r3, [r4, #16]
 8006238:	4642      	mov	r2, r8
 800623a:	4631      	mov	r1, r6
 800623c:	4628      	mov	r0, r5
 800623e:	47b8      	blx	r7
 8006240:	3001      	adds	r0, #1
 8006242:	d12b      	bne.n	800629c <_printf_float+0x23c>
 8006244:	e767      	b.n	8006116 <_printf_float+0xb6>
 8006246:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800624a:	f240 80dd 	bls.w	8006408 <_printf_float+0x3a8>
 800624e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006252:	2200      	movs	r2, #0
 8006254:	2300      	movs	r3, #0
 8006256:	f7fa fc37 	bl	8000ac8 <__aeabi_dcmpeq>
 800625a:	2800      	cmp	r0, #0
 800625c:	d033      	beq.n	80062c6 <_printf_float+0x266>
 800625e:	4a37      	ldr	r2, [pc, #220]	@ (800633c <_printf_float+0x2dc>)
 8006260:	2301      	movs	r3, #1
 8006262:	4631      	mov	r1, r6
 8006264:	4628      	mov	r0, r5
 8006266:	47b8      	blx	r7
 8006268:	3001      	adds	r0, #1
 800626a:	f43f af54 	beq.w	8006116 <_printf_float+0xb6>
 800626e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006272:	4543      	cmp	r3, r8
 8006274:	db02      	blt.n	800627c <_printf_float+0x21c>
 8006276:	6823      	ldr	r3, [r4, #0]
 8006278:	07d8      	lsls	r0, r3, #31
 800627a:	d50f      	bpl.n	800629c <_printf_float+0x23c>
 800627c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006280:	4631      	mov	r1, r6
 8006282:	4628      	mov	r0, r5
 8006284:	47b8      	blx	r7
 8006286:	3001      	adds	r0, #1
 8006288:	f43f af45 	beq.w	8006116 <_printf_float+0xb6>
 800628c:	f04f 0900 	mov.w	r9, #0
 8006290:	f108 38ff 	add.w	r8, r8, #4294967295
 8006294:	f104 0a1a 	add.w	sl, r4, #26
 8006298:	45c8      	cmp	r8, r9
 800629a:	dc09      	bgt.n	80062b0 <_printf_float+0x250>
 800629c:	6823      	ldr	r3, [r4, #0]
 800629e:	079b      	lsls	r3, r3, #30
 80062a0:	f100 8103 	bmi.w	80064aa <_printf_float+0x44a>
 80062a4:	68e0      	ldr	r0, [r4, #12]
 80062a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062a8:	4298      	cmp	r0, r3
 80062aa:	bfb8      	it	lt
 80062ac:	4618      	movlt	r0, r3
 80062ae:	e734      	b.n	800611a <_printf_float+0xba>
 80062b0:	2301      	movs	r3, #1
 80062b2:	4652      	mov	r2, sl
 80062b4:	4631      	mov	r1, r6
 80062b6:	4628      	mov	r0, r5
 80062b8:	47b8      	blx	r7
 80062ba:	3001      	adds	r0, #1
 80062bc:	f43f af2b 	beq.w	8006116 <_printf_float+0xb6>
 80062c0:	f109 0901 	add.w	r9, r9, #1
 80062c4:	e7e8      	b.n	8006298 <_printf_float+0x238>
 80062c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	dc39      	bgt.n	8006340 <_printf_float+0x2e0>
 80062cc:	4a1b      	ldr	r2, [pc, #108]	@ (800633c <_printf_float+0x2dc>)
 80062ce:	2301      	movs	r3, #1
 80062d0:	4631      	mov	r1, r6
 80062d2:	4628      	mov	r0, r5
 80062d4:	47b8      	blx	r7
 80062d6:	3001      	adds	r0, #1
 80062d8:	f43f af1d 	beq.w	8006116 <_printf_float+0xb6>
 80062dc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80062e0:	ea59 0303 	orrs.w	r3, r9, r3
 80062e4:	d102      	bne.n	80062ec <_printf_float+0x28c>
 80062e6:	6823      	ldr	r3, [r4, #0]
 80062e8:	07d9      	lsls	r1, r3, #31
 80062ea:	d5d7      	bpl.n	800629c <_printf_float+0x23c>
 80062ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062f0:	4631      	mov	r1, r6
 80062f2:	4628      	mov	r0, r5
 80062f4:	47b8      	blx	r7
 80062f6:	3001      	adds	r0, #1
 80062f8:	f43f af0d 	beq.w	8006116 <_printf_float+0xb6>
 80062fc:	f04f 0a00 	mov.w	sl, #0
 8006300:	f104 0b1a 	add.w	fp, r4, #26
 8006304:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006306:	425b      	negs	r3, r3
 8006308:	4553      	cmp	r3, sl
 800630a:	dc01      	bgt.n	8006310 <_printf_float+0x2b0>
 800630c:	464b      	mov	r3, r9
 800630e:	e793      	b.n	8006238 <_printf_float+0x1d8>
 8006310:	2301      	movs	r3, #1
 8006312:	465a      	mov	r2, fp
 8006314:	4631      	mov	r1, r6
 8006316:	4628      	mov	r0, r5
 8006318:	47b8      	blx	r7
 800631a:	3001      	adds	r0, #1
 800631c:	f43f aefb 	beq.w	8006116 <_printf_float+0xb6>
 8006320:	f10a 0a01 	add.w	sl, sl, #1
 8006324:	e7ee      	b.n	8006304 <_printf_float+0x2a4>
 8006326:	bf00      	nop
 8006328:	7fefffff 	.word	0x7fefffff
 800632c:	08008ce8 	.word	0x08008ce8
 8006330:	08008ce4 	.word	0x08008ce4
 8006334:	08008cf0 	.word	0x08008cf0
 8006338:	08008cec 	.word	0x08008cec
 800633c:	08008cf4 	.word	0x08008cf4
 8006340:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006342:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006346:	4553      	cmp	r3, sl
 8006348:	bfa8      	it	ge
 800634a:	4653      	movge	r3, sl
 800634c:	2b00      	cmp	r3, #0
 800634e:	4699      	mov	r9, r3
 8006350:	dc36      	bgt.n	80063c0 <_printf_float+0x360>
 8006352:	f04f 0b00 	mov.w	fp, #0
 8006356:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800635a:	f104 021a 	add.w	r2, r4, #26
 800635e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006360:	9306      	str	r3, [sp, #24]
 8006362:	eba3 0309 	sub.w	r3, r3, r9
 8006366:	455b      	cmp	r3, fp
 8006368:	dc31      	bgt.n	80063ce <_printf_float+0x36e>
 800636a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800636c:	459a      	cmp	sl, r3
 800636e:	dc3a      	bgt.n	80063e6 <_printf_float+0x386>
 8006370:	6823      	ldr	r3, [r4, #0]
 8006372:	07da      	lsls	r2, r3, #31
 8006374:	d437      	bmi.n	80063e6 <_printf_float+0x386>
 8006376:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006378:	ebaa 0903 	sub.w	r9, sl, r3
 800637c:	9b06      	ldr	r3, [sp, #24]
 800637e:	ebaa 0303 	sub.w	r3, sl, r3
 8006382:	4599      	cmp	r9, r3
 8006384:	bfa8      	it	ge
 8006386:	4699      	movge	r9, r3
 8006388:	f1b9 0f00 	cmp.w	r9, #0
 800638c:	dc33      	bgt.n	80063f6 <_printf_float+0x396>
 800638e:	f04f 0800 	mov.w	r8, #0
 8006392:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006396:	f104 0b1a 	add.w	fp, r4, #26
 800639a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800639c:	ebaa 0303 	sub.w	r3, sl, r3
 80063a0:	eba3 0309 	sub.w	r3, r3, r9
 80063a4:	4543      	cmp	r3, r8
 80063a6:	f77f af79 	ble.w	800629c <_printf_float+0x23c>
 80063aa:	2301      	movs	r3, #1
 80063ac:	465a      	mov	r2, fp
 80063ae:	4631      	mov	r1, r6
 80063b0:	4628      	mov	r0, r5
 80063b2:	47b8      	blx	r7
 80063b4:	3001      	adds	r0, #1
 80063b6:	f43f aeae 	beq.w	8006116 <_printf_float+0xb6>
 80063ba:	f108 0801 	add.w	r8, r8, #1
 80063be:	e7ec      	b.n	800639a <_printf_float+0x33a>
 80063c0:	4642      	mov	r2, r8
 80063c2:	4631      	mov	r1, r6
 80063c4:	4628      	mov	r0, r5
 80063c6:	47b8      	blx	r7
 80063c8:	3001      	adds	r0, #1
 80063ca:	d1c2      	bne.n	8006352 <_printf_float+0x2f2>
 80063cc:	e6a3      	b.n	8006116 <_printf_float+0xb6>
 80063ce:	2301      	movs	r3, #1
 80063d0:	4631      	mov	r1, r6
 80063d2:	4628      	mov	r0, r5
 80063d4:	9206      	str	r2, [sp, #24]
 80063d6:	47b8      	blx	r7
 80063d8:	3001      	adds	r0, #1
 80063da:	f43f ae9c 	beq.w	8006116 <_printf_float+0xb6>
 80063de:	9a06      	ldr	r2, [sp, #24]
 80063e0:	f10b 0b01 	add.w	fp, fp, #1
 80063e4:	e7bb      	b.n	800635e <_printf_float+0x2fe>
 80063e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063ea:	4631      	mov	r1, r6
 80063ec:	4628      	mov	r0, r5
 80063ee:	47b8      	blx	r7
 80063f0:	3001      	adds	r0, #1
 80063f2:	d1c0      	bne.n	8006376 <_printf_float+0x316>
 80063f4:	e68f      	b.n	8006116 <_printf_float+0xb6>
 80063f6:	9a06      	ldr	r2, [sp, #24]
 80063f8:	464b      	mov	r3, r9
 80063fa:	4442      	add	r2, r8
 80063fc:	4631      	mov	r1, r6
 80063fe:	4628      	mov	r0, r5
 8006400:	47b8      	blx	r7
 8006402:	3001      	adds	r0, #1
 8006404:	d1c3      	bne.n	800638e <_printf_float+0x32e>
 8006406:	e686      	b.n	8006116 <_printf_float+0xb6>
 8006408:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800640c:	f1ba 0f01 	cmp.w	sl, #1
 8006410:	dc01      	bgt.n	8006416 <_printf_float+0x3b6>
 8006412:	07db      	lsls	r3, r3, #31
 8006414:	d536      	bpl.n	8006484 <_printf_float+0x424>
 8006416:	2301      	movs	r3, #1
 8006418:	4642      	mov	r2, r8
 800641a:	4631      	mov	r1, r6
 800641c:	4628      	mov	r0, r5
 800641e:	47b8      	blx	r7
 8006420:	3001      	adds	r0, #1
 8006422:	f43f ae78 	beq.w	8006116 <_printf_float+0xb6>
 8006426:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800642a:	4631      	mov	r1, r6
 800642c:	4628      	mov	r0, r5
 800642e:	47b8      	blx	r7
 8006430:	3001      	adds	r0, #1
 8006432:	f43f ae70 	beq.w	8006116 <_printf_float+0xb6>
 8006436:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800643a:	2200      	movs	r2, #0
 800643c:	2300      	movs	r3, #0
 800643e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006442:	f7fa fb41 	bl	8000ac8 <__aeabi_dcmpeq>
 8006446:	b9c0      	cbnz	r0, 800647a <_printf_float+0x41a>
 8006448:	4653      	mov	r3, sl
 800644a:	f108 0201 	add.w	r2, r8, #1
 800644e:	4631      	mov	r1, r6
 8006450:	4628      	mov	r0, r5
 8006452:	47b8      	blx	r7
 8006454:	3001      	adds	r0, #1
 8006456:	d10c      	bne.n	8006472 <_printf_float+0x412>
 8006458:	e65d      	b.n	8006116 <_printf_float+0xb6>
 800645a:	2301      	movs	r3, #1
 800645c:	465a      	mov	r2, fp
 800645e:	4631      	mov	r1, r6
 8006460:	4628      	mov	r0, r5
 8006462:	47b8      	blx	r7
 8006464:	3001      	adds	r0, #1
 8006466:	f43f ae56 	beq.w	8006116 <_printf_float+0xb6>
 800646a:	f108 0801 	add.w	r8, r8, #1
 800646e:	45d0      	cmp	r8, sl
 8006470:	dbf3      	blt.n	800645a <_printf_float+0x3fa>
 8006472:	464b      	mov	r3, r9
 8006474:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006478:	e6df      	b.n	800623a <_printf_float+0x1da>
 800647a:	f04f 0800 	mov.w	r8, #0
 800647e:	f104 0b1a 	add.w	fp, r4, #26
 8006482:	e7f4      	b.n	800646e <_printf_float+0x40e>
 8006484:	2301      	movs	r3, #1
 8006486:	4642      	mov	r2, r8
 8006488:	e7e1      	b.n	800644e <_printf_float+0x3ee>
 800648a:	2301      	movs	r3, #1
 800648c:	464a      	mov	r2, r9
 800648e:	4631      	mov	r1, r6
 8006490:	4628      	mov	r0, r5
 8006492:	47b8      	blx	r7
 8006494:	3001      	adds	r0, #1
 8006496:	f43f ae3e 	beq.w	8006116 <_printf_float+0xb6>
 800649a:	f108 0801 	add.w	r8, r8, #1
 800649e:	68e3      	ldr	r3, [r4, #12]
 80064a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80064a2:	1a5b      	subs	r3, r3, r1
 80064a4:	4543      	cmp	r3, r8
 80064a6:	dcf0      	bgt.n	800648a <_printf_float+0x42a>
 80064a8:	e6fc      	b.n	80062a4 <_printf_float+0x244>
 80064aa:	f04f 0800 	mov.w	r8, #0
 80064ae:	f104 0919 	add.w	r9, r4, #25
 80064b2:	e7f4      	b.n	800649e <_printf_float+0x43e>

080064b4 <_printf_common>:
 80064b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064b8:	4616      	mov	r6, r2
 80064ba:	4698      	mov	r8, r3
 80064bc:	688a      	ldr	r2, [r1, #8]
 80064be:	690b      	ldr	r3, [r1, #16]
 80064c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064c4:	4293      	cmp	r3, r2
 80064c6:	bfb8      	it	lt
 80064c8:	4613      	movlt	r3, r2
 80064ca:	6033      	str	r3, [r6, #0]
 80064cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80064d0:	4607      	mov	r7, r0
 80064d2:	460c      	mov	r4, r1
 80064d4:	b10a      	cbz	r2, 80064da <_printf_common+0x26>
 80064d6:	3301      	adds	r3, #1
 80064d8:	6033      	str	r3, [r6, #0]
 80064da:	6823      	ldr	r3, [r4, #0]
 80064dc:	0699      	lsls	r1, r3, #26
 80064de:	bf42      	ittt	mi
 80064e0:	6833      	ldrmi	r3, [r6, #0]
 80064e2:	3302      	addmi	r3, #2
 80064e4:	6033      	strmi	r3, [r6, #0]
 80064e6:	6825      	ldr	r5, [r4, #0]
 80064e8:	f015 0506 	ands.w	r5, r5, #6
 80064ec:	d106      	bne.n	80064fc <_printf_common+0x48>
 80064ee:	f104 0a19 	add.w	sl, r4, #25
 80064f2:	68e3      	ldr	r3, [r4, #12]
 80064f4:	6832      	ldr	r2, [r6, #0]
 80064f6:	1a9b      	subs	r3, r3, r2
 80064f8:	42ab      	cmp	r3, r5
 80064fa:	dc26      	bgt.n	800654a <_printf_common+0x96>
 80064fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006500:	6822      	ldr	r2, [r4, #0]
 8006502:	3b00      	subs	r3, #0
 8006504:	bf18      	it	ne
 8006506:	2301      	movne	r3, #1
 8006508:	0692      	lsls	r2, r2, #26
 800650a:	d42b      	bmi.n	8006564 <_printf_common+0xb0>
 800650c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006510:	4641      	mov	r1, r8
 8006512:	4638      	mov	r0, r7
 8006514:	47c8      	blx	r9
 8006516:	3001      	adds	r0, #1
 8006518:	d01e      	beq.n	8006558 <_printf_common+0xa4>
 800651a:	6823      	ldr	r3, [r4, #0]
 800651c:	6922      	ldr	r2, [r4, #16]
 800651e:	f003 0306 	and.w	r3, r3, #6
 8006522:	2b04      	cmp	r3, #4
 8006524:	bf02      	ittt	eq
 8006526:	68e5      	ldreq	r5, [r4, #12]
 8006528:	6833      	ldreq	r3, [r6, #0]
 800652a:	1aed      	subeq	r5, r5, r3
 800652c:	68a3      	ldr	r3, [r4, #8]
 800652e:	bf0c      	ite	eq
 8006530:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006534:	2500      	movne	r5, #0
 8006536:	4293      	cmp	r3, r2
 8006538:	bfc4      	itt	gt
 800653a:	1a9b      	subgt	r3, r3, r2
 800653c:	18ed      	addgt	r5, r5, r3
 800653e:	2600      	movs	r6, #0
 8006540:	341a      	adds	r4, #26
 8006542:	42b5      	cmp	r5, r6
 8006544:	d11a      	bne.n	800657c <_printf_common+0xc8>
 8006546:	2000      	movs	r0, #0
 8006548:	e008      	b.n	800655c <_printf_common+0xa8>
 800654a:	2301      	movs	r3, #1
 800654c:	4652      	mov	r2, sl
 800654e:	4641      	mov	r1, r8
 8006550:	4638      	mov	r0, r7
 8006552:	47c8      	blx	r9
 8006554:	3001      	adds	r0, #1
 8006556:	d103      	bne.n	8006560 <_printf_common+0xac>
 8006558:	f04f 30ff 	mov.w	r0, #4294967295
 800655c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006560:	3501      	adds	r5, #1
 8006562:	e7c6      	b.n	80064f2 <_printf_common+0x3e>
 8006564:	18e1      	adds	r1, r4, r3
 8006566:	1c5a      	adds	r2, r3, #1
 8006568:	2030      	movs	r0, #48	@ 0x30
 800656a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800656e:	4422      	add	r2, r4
 8006570:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006574:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006578:	3302      	adds	r3, #2
 800657a:	e7c7      	b.n	800650c <_printf_common+0x58>
 800657c:	2301      	movs	r3, #1
 800657e:	4622      	mov	r2, r4
 8006580:	4641      	mov	r1, r8
 8006582:	4638      	mov	r0, r7
 8006584:	47c8      	blx	r9
 8006586:	3001      	adds	r0, #1
 8006588:	d0e6      	beq.n	8006558 <_printf_common+0xa4>
 800658a:	3601      	adds	r6, #1
 800658c:	e7d9      	b.n	8006542 <_printf_common+0x8e>
	...

08006590 <_printf_i>:
 8006590:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006594:	7e0f      	ldrb	r7, [r1, #24]
 8006596:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006598:	2f78      	cmp	r7, #120	@ 0x78
 800659a:	4691      	mov	r9, r2
 800659c:	4680      	mov	r8, r0
 800659e:	460c      	mov	r4, r1
 80065a0:	469a      	mov	sl, r3
 80065a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80065a6:	d807      	bhi.n	80065b8 <_printf_i+0x28>
 80065a8:	2f62      	cmp	r7, #98	@ 0x62
 80065aa:	d80a      	bhi.n	80065c2 <_printf_i+0x32>
 80065ac:	2f00      	cmp	r7, #0
 80065ae:	f000 80d1 	beq.w	8006754 <_printf_i+0x1c4>
 80065b2:	2f58      	cmp	r7, #88	@ 0x58
 80065b4:	f000 80b8 	beq.w	8006728 <_printf_i+0x198>
 80065b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80065c0:	e03a      	b.n	8006638 <_printf_i+0xa8>
 80065c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80065c6:	2b15      	cmp	r3, #21
 80065c8:	d8f6      	bhi.n	80065b8 <_printf_i+0x28>
 80065ca:	a101      	add	r1, pc, #4	@ (adr r1, 80065d0 <_printf_i+0x40>)
 80065cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065d0:	08006629 	.word	0x08006629
 80065d4:	0800663d 	.word	0x0800663d
 80065d8:	080065b9 	.word	0x080065b9
 80065dc:	080065b9 	.word	0x080065b9
 80065e0:	080065b9 	.word	0x080065b9
 80065e4:	080065b9 	.word	0x080065b9
 80065e8:	0800663d 	.word	0x0800663d
 80065ec:	080065b9 	.word	0x080065b9
 80065f0:	080065b9 	.word	0x080065b9
 80065f4:	080065b9 	.word	0x080065b9
 80065f8:	080065b9 	.word	0x080065b9
 80065fc:	0800673b 	.word	0x0800673b
 8006600:	08006667 	.word	0x08006667
 8006604:	080066f5 	.word	0x080066f5
 8006608:	080065b9 	.word	0x080065b9
 800660c:	080065b9 	.word	0x080065b9
 8006610:	0800675d 	.word	0x0800675d
 8006614:	080065b9 	.word	0x080065b9
 8006618:	08006667 	.word	0x08006667
 800661c:	080065b9 	.word	0x080065b9
 8006620:	080065b9 	.word	0x080065b9
 8006624:	080066fd 	.word	0x080066fd
 8006628:	6833      	ldr	r3, [r6, #0]
 800662a:	1d1a      	adds	r2, r3, #4
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	6032      	str	r2, [r6, #0]
 8006630:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006634:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006638:	2301      	movs	r3, #1
 800663a:	e09c      	b.n	8006776 <_printf_i+0x1e6>
 800663c:	6833      	ldr	r3, [r6, #0]
 800663e:	6820      	ldr	r0, [r4, #0]
 8006640:	1d19      	adds	r1, r3, #4
 8006642:	6031      	str	r1, [r6, #0]
 8006644:	0606      	lsls	r6, r0, #24
 8006646:	d501      	bpl.n	800664c <_printf_i+0xbc>
 8006648:	681d      	ldr	r5, [r3, #0]
 800664a:	e003      	b.n	8006654 <_printf_i+0xc4>
 800664c:	0645      	lsls	r5, r0, #25
 800664e:	d5fb      	bpl.n	8006648 <_printf_i+0xb8>
 8006650:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006654:	2d00      	cmp	r5, #0
 8006656:	da03      	bge.n	8006660 <_printf_i+0xd0>
 8006658:	232d      	movs	r3, #45	@ 0x2d
 800665a:	426d      	negs	r5, r5
 800665c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006660:	4858      	ldr	r0, [pc, #352]	@ (80067c4 <_printf_i+0x234>)
 8006662:	230a      	movs	r3, #10
 8006664:	e011      	b.n	800668a <_printf_i+0xfa>
 8006666:	6821      	ldr	r1, [r4, #0]
 8006668:	6833      	ldr	r3, [r6, #0]
 800666a:	0608      	lsls	r0, r1, #24
 800666c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006670:	d402      	bmi.n	8006678 <_printf_i+0xe8>
 8006672:	0649      	lsls	r1, r1, #25
 8006674:	bf48      	it	mi
 8006676:	b2ad      	uxthmi	r5, r5
 8006678:	2f6f      	cmp	r7, #111	@ 0x6f
 800667a:	4852      	ldr	r0, [pc, #328]	@ (80067c4 <_printf_i+0x234>)
 800667c:	6033      	str	r3, [r6, #0]
 800667e:	bf14      	ite	ne
 8006680:	230a      	movne	r3, #10
 8006682:	2308      	moveq	r3, #8
 8006684:	2100      	movs	r1, #0
 8006686:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800668a:	6866      	ldr	r6, [r4, #4]
 800668c:	60a6      	str	r6, [r4, #8]
 800668e:	2e00      	cmp	r6, #0
 8006690:	db05      	blt.n	800669e <_printf_i+0x10e>
 8006692:	6821      	ldr	r1, [r4, #0]
 8006694:	432e      	orrs	r6, r5
 8006696:	f021 0104 	bic.w	r1, r1, #4
 800669a:	6021      	str	r1, [r4, #0]
 800669c:	d04b      	beq.n	8006736 <_printf_i+0x1a6>
 800669e:	4616      	mov	r6, r2
 80066a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80066a4:	fb03 5711 	mls	r7, r3, r1, r5
 80066a8:	5dc7      	ldrb	r7, [r0, r7]
 80066aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80066ae:	462f      	mov	r7, r5
 80066b0:	42bb      	cmp	r3, r7
 80066b2:	460d      	mov	r5, r1
 80066b4:	d9f4      	bls.n	80066a0 <_printf_i+0x110>
 80066b6:	2b08      	cmp	r3, #8
 80066b8:	d10b      	bne.n	80066d2 <_printf_i+0x142>
 80066ba:	6823      	ldr	r3, [r4, #0]
 80066bc:	07df      	lsls	r7, r3, #31
 80066be:	d508      	bpl.n	80066d2 <_printf_i+0x142>
 80066c0:	6923      	ldr	r3, [r4, #16]
 80066c2:	6861      	ldr	r1, [r4, #4]
 80066c4:	4299      	cmp	r1, r3
 80066c6:	bfde      	ittt	le
 80066c8:	2330      	movle	r3, #48	@ 0x30
 80066ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80066ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 80066d2:	1b92      	subs	r2, r2, r6
 80066d4:	6122      	str	r2, [r4, #16]
 80066d6:	f8cd a000 	str.w	sl, [sp]
 80066da:	464b      	mov	r3, r9
 80066dc:	aa03      	add	r2, sp, #12
 80066de:	4621      	mov	r1, r4
 80066e0:	4640      	mov	r0, r8
 80066e2:	f7ff fee7 	bl	80064b4 <_printf_common>
 80066e6:	3001      	adds	r0, #1
 80066e8:	d14a      	bne.n	8006780 <_printf_i+0x1f0>
 80066ea:	f04f 30ff 	mov.w	r0, #4294967295
 80066ee:	b004      	add	sp, #16
 80066f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066f4:	6823      	ldr	r3, [r4, #0]
 80066f6:	f043 0320 	orr.w	r3, r3, #32
 80066fa:	6023      	str	r3, [r4, #0]
 80066fc:	4832      	ldr	r0, [pc, #200]	@ (80067c8 <_printf_i+0x238>)
 80066fe:	2778      	movs	r7, #120	@ 0x78
 8006700:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006704:	6823      	ldr	r3, [r4, #0]
 8006706:	6831      	ldr	r1, [r6, #0]
 8006708:	061f      	lsls	r7, r3, #24
 800670a:	f851 5b04 	ldr.w	r5, [r1], #4
 800670e:	d402      	bmi.n	8006716 <_printf_i+0x186>
 8006710:	065f      	lsls	r7, r3, #25
 8006712:	bf48      	it	mi
 8006714:	b2ad      	uxthmi	r5, r5
 8006716:	6031      	str	r1, [r6, #0]
 8006718:	07d9      	lsls	r1, r3, #31
 800671a:	bf44      	itt	mi
 800671c:	f043 0320 	orrmi.w	r3, r3, #32
 8006720:	6023      	strmi	r3, [r4, #0]
 8006722:	b11d      	cbz	r5, 800672c <_printf_i+0x19c>
 8006724:	2310      	movs	r3, #16
 8006726:	e7ad      	b.n	8006684 <_printf_i+0xf4>
 8006728:	4826      	ldr	r0, [pc, #152]	@ (80067c4 <_printf_i+0x234>)
 800672a:	e7e9      	b.n	8006700 <_printf_i+0x170>
 800672c:	6823      	ldr	r3, [r4, #0]
 800672e:	f023 0320 	bic.w	r3, r3, #32
 8006732:	6023      	str	r3, [r4, #0]
 8006734:	e7f6      	b.n	8006724 <_printf_i+0x194>
 8006736:	4616      	mov	r6, r2
 8006738:	e7bd      	b.n	80066b6 <_printf_i+0x126>
 800673a:	6833      	ldr	r3, [r6, #0]
 800673c:	6825      	ldr	r5, [r4, #0]
 800673e:	6961      	ldr	r1, [r4, #20]
 8006740:	1d18      	adds	r0, r3, #4
 8006742:	6030      	str	r0, [r6, #0]
 8006744:	062e      	lsls	r6, r5, #24
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	d501      	bpl.n	800674e <_printf_i+0x1be>
 800674a:	6019      	str	r1, [r3, #0]
 800674c:	e002      	b.n	8006754 <_printf_i+0x1c4>
 800674e:	0668      	lsls	r0, r5, #25
 8006750:	d5fb      	bpl.n	800674a <_printf_i+0x1ba>
 8006752:	8019      	strh	r1, [r3, #0]
 8006754:	2300      	movs	r3, #0
 8006756:	6123      	str	r3, [r4, #16]
 8006758:	4616      	mov	r6, r2
 800675a:	e7bc      	b.n	80066d6 <_printf_i+0x146>
 800675c:	6833      	ldr	r3, [r6, #0]
 800675e:	1d1a      	adds	r2, r3, #4
 8006760:	6032      	str	r2, [r6, #0]
 8006762:	681e      	ldr	r6, [r3, #0]
 8006764:	6862      	ldr	r2, [r4, #4]
 8006766:	2100      	movs	r1, #0
 8006768:	4630      	mov	r0, r6
 800676a:	f7f9 fd31 	bl	80001d0 <memchr>
 800676e:	b108      	cbz	r0, 8006774 <_printf_i+0x1e4>
 8006770:	1b80      	subs	r0, r0, r6
 8006772:	6060      	str	r0, [r4, #4]
 8006774:	6863      	ldr	r3, [r4, #4]
 8006776:	6123      	str	r3, [r4, #16]
 8006778:	2300      	movs	r3, #0
 800677a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800677e:	e7aa      	b.n	80066d6 <_printf_i+0x146>
 8006780:	6923      	ldr	r3, [r4, #16]
 8006782:	4632      	mov	r2, r6
 8006784:	4649      	mov	r1, r9
 8006786:	4640      	mov	r0, r8
 8006788:	47d0      	blx	sl
 800678a:	3001      	adds	r0, #1
 800678c:	d0ad      	beq.n	80066ea <_printf_i+0x15a>
 800678e:	6823      	ldr	r3, [r4, #0]
 8006790:	079b      	lsls	r3, r3, #30
 8006792:	d413      	bmi.n	80067bc <_printf_i+0x22c>
 8006794:	68e0      	ldr	r0, [r4, #12]
 8006796:	9b03      	ldr	r3, [sp, #12]
 8006798:	4298      	cmp	r0, r3
 800679a:	bfb8      	it	lt
 800679c:	4618      	movlt	r0, r3
 800679e:	e7a6      	b.n	80066ee <_printf_i+0x15e>
 80067a0:	2301      	movs	r3, #1
 80067a2:	4632      	mov	r2, r6
 80067a4:	4649      	mov	r1, r9
 80067a6:	4640      	mov	r0, r8
 80067a8:	47d0      	blx	sl
 80067aa:	3001      	adds	r0, #1
 80067ac:	d09d      	beq.n	80066ea <_printf_i+0x15a>
 80067ae:	3501      	adds	r5, #1
 80067b0:	68e3      	ldr	r3, [r4, #12]
 80067b2:	9903      	ldr	r1, [sp, #12]
 80067b4:	1a5b      	subs	r3, r3, r1
 80067b6:	42ab      	cmp	r3, r5
 80067b8:	dcf2      	bgt.n	80067a0 <_printf_i+0x210>
 80067ba:	e7eb      	b.n	8006794 <_printf_i+0x204>
 80067bc:	2500      	movs	r5, #0
 80067be:	f104 0619 	add.w	r6, r4, #25
 80067c2:	e7f5      	b.n	80067b0 <_printf_i+0x220>
 80067c4:	08008cf6 	.word	0x08008cf6
 80067c8:	08008d07 	.word	0x08008d07

080067cc <std>:
 80067cc:	2300      	movs	r3, #0
 80067ce:	b510      	push	{r4, lr}
 80067d0:	4604      	mov	r4, r0
 80067d2:	e9c0 3300 	strd	r3, r3, [r0]
 80067d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067da:	6083      	str	r3, [r0, #8]
 80067dc:	8181      	strh	r1, [r0, #12]
 80067de:	6643      	str	r3, [r0, #100]	@ 0x64
 80067e0:	81c2      	strh	r2, [r0, #14]
 80067e2:	6183      	str	r3, [r0, #24]
 80067e4:	4619      	mov	r1, r3
 80067e6:	2208      	movs	r2, #8
 80067e8:	305c      	adds	r0, #92	@ 0x5c
 80067ea:	f000 f916 	bl	8006a1a <memset>
 80067ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006824 <std+0x58>)
 80067f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80067f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006828 <std+0x5c>)
 80067f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80067f6:	4b0d      	ldr	r3, [pc, #52]	@ (800682c <std+0x60>)
 80067f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80067fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006830 <std+0x64>)
 80067fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80067fe:	4b0d      	ldr	r3, [pc, #52]	@ (8006834 <std+0x68>)
 8006800:	6224      	str	r4, [r4, #32]
 8006802:	429c      	cmp	r4, r3
 8006804:	d006      	beq.n	8006814 <std+0x48>
 8006806:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800680a:	4294      	cmp	r4, r2
 800680c:	d002      	beq.n	8006814 <std+0x48>
 800680e:	33d0      	adds	r3, #208	@ 0xd0
 8006810:	429c      	cmp	r4, r3
 8006812:	d105      	bne.n	8006820 <std+0x54>
 8006814:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800681c:	f000 b97a 	b.w	8006b14 <__retarget_lock_init_recursive>
 8006820:	bd10      	pop	{r4, pc}
 8006822:	bf00      	nop
 8006824:	08006995 	.word	0x08006995
 8006828:	080069b7 	.word	0x080069b7
 800682c:	080069ef 	.word	0x080069ef
 8006830:	08006a13 	.word	0x08006a13
 8006834:	20000604 	.word	0x20000604

08006838 <stdio_exit_handler>:
 8006838:	4a02      	ldr	r2, [pc, #8]	@ (8006844 <stdio_exit_handler+0xc>)
 800683a:	4903      	ldr	r1, [pc, #12]	@ (8006848 <stdio_exit_handler+0x10>)
 800683c:	4803      	ldr	r0, [pc, #12]	@ (800684c <stdio_exit_handler+0x14>)
 800683e:	f000 b869 	b.w	8006914 <_fwalk_sglue>
 8006842:	bf00      	nop
 8006844:	2000001c 	.word	0x2000001c
 8006848:	0800847d 	.word	0x0800847d
 800684c:	2000002c 	.word	0x2000002c

08006850 <cleanup_stdio>:
 8006850:	6841      	ldr	r1, [r0, #4]
 8006852:	4b0c      	ldr	r3, [pc, #48]	@ (8006884 <cleanup_stdio+0x34>)
 8006854:	4299      	cmp	r1, r3
 8006856:	b510      	push	{r4, lr}
 8006858:	4604      	mov	r4, r0
 800685a:	d001      	beq.n	8006860 <cleanup_stdio+0x10>
 800685c:	f001 fe0e 	bl	800847c <_fflush_r>
 8006860:	68a1      	ldr	r1, [r4, #8]
 8006862:	4b09      	ldr	r3, [pc, #36]	@ (8006888 <cleanup_stdio+0x38>)
 8006864:	4299      	cmp	r1, r3
 8006866:	d002      	beq.n	800686e <cleanup_stdio+0x1e>
 8006868:	4620      	mov	r0, r4
 800686a:	f001 fe07 	bl	800847c <_fflush_r>
 800686e:	68e1      	ldr	r1, [r4, #12]
 8006870:	4b06      	ldr	r3, [pc, #24]	@ (800688c <cleanup_stdio+0x3c>)
 8006872:	4299      	cmp	r1, r3
 8006874:	d004      	beq.n	8006880 <cleanup_stdio+0x30>
 8006876:	4620      	mov	r0, r4
 8006878:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800687c:	f001 bdfe 	b.w	800847c <_fflush_r>
 8006880:	bd10      	pop	{r4, pc}
 8006882:	bf00      	nop
 8006884:	20000604 	.word	0x20000604
 8006888:	2000066c 	.word	0x2000066c
 800688c:	200006d4 	.word	0x200006d4

08006890 <global_stdio_init.part.0>:
 8006890:	b510      	push	{r4, lr}
 8006892:	4b0b      	ldr	r3, [pc, #44]	@ (80068c0 <global_stdio_init.part.0+0x30>)
 8006894:	4c0b      	ldr	r4, [pc, #44]	@ (80068c4 <global_stdio_init.part.0+0x34>)
 8006896:	4a0c      	ldr	r2, [pc, #48]	@ (80068c8 <global_stdio_init.part.0+0x38>)
 8006898:	601a      	str	r2, [r3, #0]
 800689a:	4620      	mov	r0, r4
 800689c:	2200      	movs	r2, #0
 800689e:	2104      	movs	r1, #4
 80068a0:	f7ff ff94 	bl	80067cc <std>
 80068a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80068a8:	2201      	movs	r2, #1
 80068aa:	2109      	movs	r1, #9
 80068ac:	f7ff ff8e 	bl	80067cc <std>
 80068b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80068b4:	2202      	movs	r2, #2
 80068b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068ba:	2112      	movs	r1, #18
 80068bc:	f7ff bf86 	b.w	80067cc <std>
 80068c0:	2000073c 	.word	0x2000073c
 80068c4:	20000604 	.word	0x20000604
 80068c8:	08006839 	.word	0x08006839

080068cc <__sfp_lock_acquire>:
 80068cc:	4801      	ldr	r0, [pc, #4]	@ (80068d4 <__sfp_lock_acquire+0x8>)
 80068ce:	f000 b922 	b.w	8006b16 <__retarget_lock_acquire_recursive>
 80068d2:	bf00      	nop
 80068d4:	20000745 	.word	0x20000745

080068d8 <__sfp_lock_release>:
 80068d8:	4801      	ldr	r0, [pc, #4]	@ (80068e0 <__sfp_lock_release+0x8>)
 80068da:	f000 b91d 	b.w	8006b18 <__retarget_lock_release_recursive>
 80068de:	bf00      	nop
 80068e0:	20000745 	.word	0x20000745

080068e4 <__sinit>:
 80068e4:	b510      	push	{r4, lr}
 80068e6:	4604      	mov	r4, r0
 80068e8:	f7ff fff0 	bl	80068cc <__sfp_lock_acquire>
 80068ec:	6a23      	ldr	r3, [r4, #32]
 80068ee:	b11b      	cbz	r3, 80068f8 <__sinit+0x14>
 80068f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068f4:	f7ff bff0 	b.w	80068d8 <__sfp_lock_release>
 80068f8:	4b04      	ldr	r3, [pc, #16]	@ (800690c <__sinit+0x28>)
 80068fa:	6223      	str	r3, [r4, #32]
 80068fc:	4b04      	ldr	r3, [pc, #16]	@ (8006910 <__sinit+0x2c>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d1f5      	bne.n	80068f0 <__sinit+0xc>
 8006904:	f7ff ffc4 	bl	8006890 <global_stdio_init.part.0>
 8006908:	e7f2      	b.n	80068f0 <__sinit+0xc>
 800690a:	bf00      	nop
 800690c:	08006851 	.word	0x08006851
 8006910:	2000073c 	.word	0x2000073c

08006914 <_fwalk_sglue>:
 8006914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006918:	4607      	mov	r7, r0
 800691a:	4688      	mov	r8, r1
 800691c:	4614      	mov	r4, r2
 800691e:	2600      	movs	r6, #0
 8006920:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006924:	f1b9 0901 	subs.w	r9, r9, #1
 8006928:	d505      	bpl.n	8006936 <_fwalk_sglue+0x22>
 800692a:	6824      	ldr	r4, [r4, #0]
 800692c:	2c00      	cmp	r4, #0
 800692e:	d1f7      	bne.n	8006920 <_fwalk_sglue+0xc>
 8006930:	4630      	mov	r0, r6
 8006932:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006936:	89ab      	ldrh	r3, [r5, #12]
 8006938:	2b01      	cmp	r3, #1
 800693a:	d907      	bls.n	800694c <_fwalk_sglue+0x38>
 800693c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006940:	3301      	adds	r3, #1
 8006942:	d003      	beq.n	800694c <_fwalk_sglue+0x38>
 8006944:	4629      	mov	r1, r5
 8006946:	4638      	mov	r0, r7
 8006948:	47c0      	blx	r8
 800694a:	4306      	orrs	r6, r0
 800694c:	3568      	adds	r5, #104	@ 0x68
 800694e:	e7e9      	b.n	8006924 <_fwalk_sglue+0x10>

08006950 <siprintf>:
 8006950:	b40e      	push	{r1, r2, r3}
 8006952:	b510      	push	{r4, lr}
 8006954:	b09d      	sub	sp, #116	@ 0x74
 8006956:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006958:	9002      	str	r0, [sp, #8]
 800695a:	9006      	str	r0, [sp, #24]
 800695c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006960:	480a      	ldr	r0, [pc, #40]	@ (800698c <siprintf+0x3c>)
 8006962:	9107      	str	r1, [sp, #28]
 8006964:	9104      	str	r1, [sp, #16]
 8006966:	490a      	ldr	r1, [pc, #40]	@ (8006990 <siprintf+0x40>)
 8006968:	f853 2b04 	ldr.w	r2, [r3], #4
 800696c:	9105      	str	r1, [sp, #20]
 800696e:	2400      	movs	r4, #0
 8006970:	a902      	add	r1, sp, #8
 8006972:	6800      	ldr	r0, [r0, #0]
 8006974:	9301      	str	r3, [sp, #4]
 8006976:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006978:	f001 fc00 	bl	800817c <_svfiprintf_r>
 800697c:	9b02      	ldr	r3, [sp, #8]
 800697e:	701c      	strb	r4, [r3, #0]
 8006980:	b01d      	add	sp, #116	@ 0x74
 8006982:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006986:	b003      	add	sp, #12
 8006988:	4770      	bx	lr
 800698a:	bf00      	nop
 800698c:	20000028 	.word	0x20000028
 8006990:	ffff0208 	.word	0xffff0208

08006994 <__sread>:
 8006994:	b510      	push	{r4, lr}
 8006996:	460c      	mov	r4, r1
 8006998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800699c:	f000 f86c 	bl	8006a78 <_read_r>
 80069a0:	2800      	cmp	r0, #0
 80069a2:	bfab      	itete	ge
 80069a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80069a6:	89a3      	ldrhlt	r3, [r4, #12]
 80069a8:	181b      	addge	r3, r3, r0
 80069aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80069ae:	bfac      	ite	ge
 80069b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80069b2:	81a3      	strhlt	r3, [r4, #12]
 80069b4:	bd10      	pop	{r4, pc}

080069b6 <__swrite>:
 80069b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069ba:	461f      	mov	r7, r3
 80069bc:	898b      	ldrh	r3, [r1, #12]
 80069be:	05db      	lsls	r3, r3, #23
 80069c0:	4605      	mov	r5, r0
 80069c2:	460c      	mov	r4, r1
 80069c4:	4616      	mov	r6, r2
 80069c6:	d505      	bpl.n	80069d4 <__swrite+0x1e>
 80069c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069cc:	2302      	movs	r3, #2
 80069ce:	2200      	movs	r2, #0
 80069d0:	f000 f840 	bl	8006a54 <_lseek_r>
 80069d4:	89a3      	ldrh	r3, [r4, #12]
 80069d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80069de:	81a3      	strh	r3, [r4, #12]
 80069e0:	4632      	mov	r2, r6
 80069e2:	463b      	mov	r3, r7
 80069e4:	4628      	mov	r0, r5
 80069e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069ea:	f000 b857 	b.w	8006a9c <_write_r>

080069ee <__sseek>:
 80069ee:	b510      	push	{r4, lr}
 80069f0:	460c      	mov	r4, r1
 80069f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069f6:	f000 f82d 	bl	8006a54 <_lseek_r>
 80069fa:	1c43      	adds	r3, r0, #1
 80069fc:	89a3      	ldrh	r3, [r4, #12]
 80069fe:	bf15      	itete	ne
 8006a00:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006a02:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006a06:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a0a:	81a3      	strheq	r3, [r4, #12]
 8006a0c:	bf18      	it	ne
 8006a0e:	81a3      	strhne	r3, [r4, #12]
 8006a10:	bd10      	pop	{r4, pc}

08006a12 <__sclose>:
 8006a12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a16:	f000 b80d 	b.w	8006a34 <_close_r>

08006a1a <memset>:
 8006a1a:	4402      	add	r2, r0
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d100      	bne.n	8006a24 <memset+0xa>
 8006a22:	4770      	bx	lr
 8006a24:	f803 1b01 	strb.w	r1, [r3], #1
 8006a28:	e7f9      	b.n	8006a1e <memset+0x4>
	...

08006a2c <_localeconv_r>:
 8006a2c:	4800      	ldr	r0, [pc, #0]	@ (8006a30 <_localeconv_r+0x4>)
 8006a2e:	4770      	bx	lr
 8006a30:	20000168 	.word	0x20000168

08006a34 <_close_r>:
 8006a34:	b538      	push	{r3, r4, r5, lr}
 8006a36:	4d06      	ldr	r5, [pc, #24]	@ (8006a50 <_close_r+0x1c>)
 8006a38:	2300      	movs	r3, #0
 8006a3a:	4604      	mov	r4, r0
 8006a3c:	4608      	mov	r0, r1
 8006a3e:	602b      	str	r3, [r5, #0]
 8006a40:	f7fb fa3c 	bl	8001ebc <_close>
 8006a44:	1c43      	adds	r3, r0, #1
 8006a46:	d102      	bne.n	8006a4e <_close_r+0x1a>
 8006a48:	682b      	ldr	r3, [r5, #0]
 8006a4a:	b103      	cbz	r3, 8006a4e <_close_r+0x1a>
 8006a4c:	6023      	str	r3, [r4, #0]
 8006a4e:	bd38      	pop	{r3, r4, r5, pc}
 8006a50:	20000740 	.word	0x20000740

08006a54 <_lseek_r>:
 8006a54:	b538      	push	{r3, r4, r5, lr}
 8006a56:	4d07      	ldr	r5, [pc, #28]	@ (8006a74 <_lseek_r+0x20>)
 8006a58:	4604      	mov	r4, r0
 8006a5a:	4608      	mov	r0, r1
 8006a5c:	4611      	mov	r1, r2
 8006a5e:	2200      	movs	r2, #0
 8006a60:	602a      	str	r2, [r5, #0]
 8006a62:	461a      	mov	r2, r3
 8006a64:	f7fb fa51 	bl	8001f0a <_lseek>
 8006a68:	1c43      	adds	r3, r0, #1
 8006a6a:	d102      	bne.n	8006a72 <_lseek_r+0x1e>
 8006a6c:	682b      	ldr	r3, [r5, #0]
 8006a6e:	b103      	cbz	r3, 8006a72 <_lseek_r+0x1e>
 8006a70:	6023      	str	r3, [r4, #0]
 8006a72:	bd38      	pop	{r3, r4, r5, pc}
 8006a74:	20000740 	.word	0x20000740

08006a78 <_read_r>:
 8006a78:	b538      	push	{r3, r4, r5, lr}
 8006a7a:	4d07      	ldr	r5, [pc, #28]	@ (8006a98 <_read_r+0x20>)
 8006a7c:	4604      	mov	r4, r0
 8006a7e:	4608      	mov	r0, r1
 8006a80:	4611      	mov	r1, r2
 8006a82:	2200      	movs	r2, #0
 8006a84:	602a      	str	r2, [r5, #0]
 8006a86:	461a      	mov	r2, r3
 8006a88:	f7fb f9df 	bl	8001e4a <_read>
 8006a8c:	1c43      	adds	r3, r0, #1
 8006a8e:	d102      	bne.n	8006a96 <_read_r+0x1e>
 8006a90:	682b      	ldr	r3, [r5, #0]
 8006a92:	b103      	cbz	r3, 8006a96 <_read_r+0x1e>
 8006a94:	6023      	str	r3, [r4, #0]
 8006a96:	bd38      	pop	{r3, r4, r5, pc}
 8006a98:	20000740 	.word	0x20000740

08006a9c <_write_r>:
 8006a9c:	b538      	push	{r3, r4, r5, lr}
 8006a9e:	4d07      	ldr	r5, [pc, #28]	@ (8006abc <_write_r+0x20>)
 8006aa0:	4604      	mov	r4, r0
 8006aa2:	4608      	mov	r0, r1
 8006aa4:	4611      	mov	r1, r2
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	602a      	str	r2, [r5, #0]
 8006aaa:	461a      	mov	r2, r3
 8006aac:	f7fb f9ea 	bl	8001e84 <_write>
 8006ab0:	1c43      	adds	r3, r0, #1
 8006ab2:	d102      	bne.n	8006aba <_write_r+0x1e>
 8006ab4:	682b      	ldr	r3, [r5, #0]
 8006ab6:	b103      	cbz	r3, 8006aba <_write_r+0x1e>
 8006ab8:	6023      	str	r3, [r4, #0]
 8006aba:	bd38      	pop	{r3, r4, r5, pc}
 8006abc:	20000740 	.word	0x20000740

08006ac0 <__errno>:
 8006ac0:	4b01      	ldr	r3, [pc, #4]	@ (8006ac8 <__errno+0x8>)
 8006ac2:	6818      	ldr	r0, [r3, #0]
 8006ac4:	4770      	bx	lr
 8006ac6:	bf00      	nop
 8006ac8:	20000028 	.word	0x20000028

08006acc <__libc_init_array>:
 8006acc:	b570      	push	{r4, r5, r6, lr}
 8006ace:	4d0d      	ldr	r5, [pc, #52]	@ (8006b04 <__libc_init_array+0x38>)
 8006ad0:	4c0d      	ldr	r4, [pc, #52]	@ (8006b08 <__libc_init_array+0x3c>)
 8006ad2:	1b64      	subs	r4, r4, r5
 8006ad4:	10a4      	asrs	r4, r4, #2
 8006ad6:	2600      	movs	r6, #0
 8006ad8:	42a6      	cmp	r6, r4
 8006ada:	d109      	bne.n	8006af0 <__libc_init_array+0x24>
 8006adc:	4d0b      	ldr	r5, [pc, #44]	@ (8006b0c <__libc_init_array+0x40>)
 8006ade:	4c0c      	ldr	r4, [pc, #48]	@ (8006b10 <__libc_init_array+0x44>)
 8006ae0:	f002 f8c0 	bl	8008c64 <_init>
 8006ae4:	1b64      	subs	r4, r4, r5
 8006ae6:	10a4      	asrs	r4, r4, #2
 8006ae8:	2600      	movs	r6, #0
 8006aea:	42a6      	cmp	r6, r4
 8006aec:	d105      	bne.n	8006afa <__libc_init_array+0x2e>
 8006aee:	bd70      	pop	{r4, r5, r6, pc}
 8006af0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006af4:	4798      	blx	r3
 8006af6:	3601      	adds	r6, #1
 8006af8:	e7ee      	b.n	8006ad8 <__libc_init_array+0xc>
 8006afa:	f855 3b04 	ldr.w	r3, [r5], #4
 8006afe:	4798      	blx	r3
 8006b00:	3601      	adds	r6, #1
 8006b02:	e7f2      	b.n	8006aea <__libc_init_array+0x1e>
 8006b04:	08009064 	.word	0x08009064
 8006b08:	08009064 	.word	0x08009064
 8006b0c:	08009064 	.word	0x08009064
 8006b10:	08009068 	.word	0x08009068

08006b14 <__retarget_lock_init_recursive>:
 8006b14:	4770      	bx	lr

08006b16 <__retarget_lock_acquire_recursive>:
 8006b16:	4770      	bx	lr

08006b18 <__retarget_lock_release_recursive>:
 8006b18:	4770      	bx	lr

08006b1a <quorem>:
 8006b1a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b1e:	6903      	ldr	r3, [r0, #16]
 8006b20:	690c      	ldr	r4, [r1, #16]
 8006b22:	42a3      	cmp	r3, r4
 8006b24:	4607      	mov	r7, r0
 8006b26:	db7e      	blt.n	8006c26 <quorem+0x10c>
 8006b28:	3c01      	subs	r4, #1
 8006b2a:	f101 0814 	add.w	r8, r1, #20
 8006b2e:	00a3      	lsls	r3, r4, #2
 8006b30:	f100 0514 	add.w	r5, r0, #20
 8006b34:	9300      	str	r3, [sp, #0]
 8006b36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b3a:	9301      	str	r3, [sp, #4]
 8006b3c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b44:	3301      	adds	r3, #1
 8006b46:	429a      	cmp	r2, r3
 8006b48:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b4c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b50:	d32e      	bcc.n	8006bb0 <quorem+0x96>
 8006b52:	f04f 0a00 	mov.w	sl, #0
 8006b56:	46c4      	mov	ip, r8
 8006b58:	46ae      	mov	lr, r5
 8006b5a:	46d3      	mov	fp, sl
 8006b5c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006b60:	b298      	uxth	r0, r3
 8006b62:	fb06 a000 	mla	r0, r6, r0, sl
 8006b66:	0c02      	lsrs	r2, r0, #16
 8006b68:	0c1b      	lsrs	r3, r3, #16
 8006b6a:	fb06 2303 	mla	r3, r6, r3, r2
 8006b6e:	f8de 2000 	ldr.w	r2, [lr]
 8006b72:	b280      	uxth	r0, r0
 8006b74:	b292      	uxth	r2, r2
 8006b76:	1a12      	subs	r2, r2, r0
 8006b78:	445a      	add	r2, fp
 8006b7a:	f8de 0000 	ldr.w	r0, [lr]
 8006b7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b82:	b29b      	uxth	r3, r3
 8006b84:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006b88:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006b8c:	b292      	uxth	r2, r2
 8006b8e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006b92:	45e1      	cmp	r9, ip
 8006b94:	f84e 2b04 	str.w	r2, [lr], #4
 8006b98:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006b9c:	d2de      	bcs.n	8006b5c <quorem+0x42>
 8006b9e:	9b00      	ldr	r3, [sp, #0]
 8006ba0:	58eb      	ldr	r3, [r5, r3]
 8006ba2:	b92b      	cbnz	r3, 8006bb0 <quorem+0x96>
 8006ba4:	9b01      	ldr	r3, [sp, #4]
 8006ba6:	3b04      	subs	r3, #4
 8006ba8:	429d      	cmp	r5, r3
 8006baa:	461a      	mov	r2, r3
 8006bac:	d32f      	bcc.n	8006c0e <quorem+0xf4>
 8006bae:	613c      	str	r4, [r7, #16]
 8006bb0:	4638      	mov	r0, r7
 8006bb2:	f001 f97f 	bl	8007eb4 <__mcmp>
 8006bb6:	2800      	cmp	r0, #0
 8006bb8:	db25      	blt.n	8006c06 <quorem+0xec>
 8006bba:	4629      	mov	r1, r5
 8006bbc:	2000      	movs	r0, #0
 8006bbe:	f858 2b04 	ldr.w	r2, [r8], #4
 8006bc2:	f8d1 c000 	ldr.w	ip, [r1]
 8006bc6:	fa1f fe82 	uxth.w	lr, r2
 8006bca:	fa1f f38c 	uxth.w	r3, ip
 8006bce:	eba3 030e 	sub.w	r3, r3, lr
 8006bd2:	4403      	add	r3, r0
 8006bd4:	0c12      	lsrs	r2, r2, #16
 8006bd6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006bda:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006be4:	45c1      	cmp	r9, r8
 8006be6:	f841 3b04 	str.w	r3, [r1], #4
 8006bea:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006bee:	d2e6      	bcs.n	8006bbe <quorem+0xa4>
 8006bf0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bf4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bf8:	b922      	cbnz	r2, 8006c04 <quorem+0xea>
 8006bfa:	3b04      	subs	r3, #4
 8006bfc:	429d      	cmp	r5, r3
 8006bfe:	461a      	mov	r2, r3
 8006c00:	d30b      	bcc.n	8006c1a <quorem+0x100>
 8006c02:	613c      	str	r4, [r7, #16]
 8006c04:	3601      	adds	r6, #1
 8006c06:	4630      	mov	r0, r6
 8006c08:	b003      	add	sp, #12
 8006c0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c0e:	6812      	ldr	r2, [r2, #0]
 8006c10:	3b04      	subs	r3, #4
 8006c12:	2a00      	cmp	r2, #0
 8006c14:	d1cb      	bne.n	8006bae <quorem+0x94>
 8006c16:	3c01      	subs	r4, #1
 8006c18:	e7c6      	b.n	8006ba8 <quorem+0x8e>
 8006c1a:	6812      	ldr	r2, [r2, #0]
 8006c1c:	3b04      	subs	r3, #4
 8006c1e:	2a00      	cmp	r2, #0
 8006c20:	d1ef      	bne.n	8006c02 <quorem+0xe8>
 8006c22:	3c01      	subs	r4, #1
 8006c24:	e7ea      	b.n	8006bfc <quorem+0xe2>
 8006c26:	2000      	movs	r0, #0
 8006c28:	e7ee      	b.n	8006c08 <quorem+0xee>
 8006c2a:	0000      	movs	r0, r0
 8006c2c:	0000      	movs	r0, r0
	...

08006c30 <_dtoa_r>:
 8006c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c34:	69c7      	ldr	r7, [r0, #28]
 8006c36:	b097      	sub	sp, #92	@ 0x5c
 8006c38:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006c3c:	ec55 4b10 	vmov	r4, r5, d0
 8006c40:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006c42:	9107      	str	r1, [sp, #28]
 8006c44:	4681      	mov	r9, r0
 8006c46:	920c      	str	r2, [sp, #48]	@ 0x30
 8006c48:	9311      	str	r3, [sp, #68]	@ 0x44
 8006c4a:	b97f      	cbnz	r7, 8006c6c <_dtoa_r+0x3c>
 8006c4c:	2010      	movs	r0, #16
 8006c4e:	f000 fe09 	bl	8007864 <malloc>
 8006c52:	4602      	mov	r2, r0
 8006c54:	f8c9 001c 	str.w	r0, [r9, #28]
 8006c58:	b920      	cbnz	r0, 8006c64 <_dtoa_r+0x34>
 8006c5a:	4ba9      	ldr	r3, [pc, #676]	@ (8006f00 <_dtoa_r+0x2d0>)
 8006c5c:	21ef      	movs	r1, #239	@ 0xef
 8006c5e:	48a9      	ldr	r0, [pc, #676]	@ (8006f04 <_dtoa_r+0x2d4>)
 8006c60:	f001 fc6c 	bl	800853c <__assert_func>
 8006c64:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006c68:	6007      	str	r7, [r0, #0]
 8006c6a:	60c7      	str	r7, [r0, #12]
 8006c6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006c70:	6819      	ldr	r1, [r3, #0]
 8006c72:	b159      	cbz	r1, 8006c8c <_dtoa_r+0x5c>
 8006c74:	685a      	ldr	r2, [r3, #4]
 8006c76:	604a      	str	r2, [r1, #4]
 8006c78:	2301      	movs	r3, #1
 8006c7a:	4093      	lsls	r3, r2
 8006c7c:	608b      	str	r3, [r1, #8]
 8006c7e:	4648      	mov	r0, r9
 8006c80:	f000 fee6 	bl	8007a50 <_Bfree>
 8006c84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	601a      	str	r2, [r3, #0]
 8006c8c:	1e2b      	subs	r3, r5, #0
 8006c8e:	bfb9      	ittee	lt
 8006c90:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006c94:	9305      	strlt	r3, [sp, #20]
 8006c96:	2300      	movge	r3, #0
 8006c98:	6033      	strge	r3, [r6, #0]
 8006c9a:	9f05      	ldr	r7, [sp, #20]
 8006c9c:	4b9a      	ldr	r3, [pc, #616]	@ (8006f08 <_dtoa_r+0x2d8>)
 8006c9e:	bfbc      	itt	lt
 8006ca0:	2201      	movlt	r2, #1
 8006ca2:	6032      	strlt	r2, [r6, #0]
 8006ca4:	43bb      	bics	r3, r7
 8006ca6:	d112      	bne.n	8006cce <_dtoa_r+0x9e>
 8006ca8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006caa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006cae:	6013      	str	r3, [r2, #0]
 8006cb0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006cb4:	4323      	orrs	r3, r4
 8006cb6:	f000 855a 	beq.w	800776e <_dtoa_r+0xb3e>
 8006cba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006cbc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006f1c <_dtoa_r+0x2ec>
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	f000 855c 	beq.w	800777e <_dtoa_r+0xb4e>
 8006cc6:	f10a 0303 	add.w	r3, sl, #3
 8006cca:	f000 bd56 	b.w	800777a <_dtoa_r+0xb4a>
 8006cce:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	ec51 0b17 	vmov	r0, r1, d7
 8006cd8:	2300      	movs	r3, #0
 8006cda:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006cde:	f7f9 fef3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ce2:	4680      	mov	r8, r0
 8006ce4:	b158      	cbz	r0, 8006cfe <_dtoa_r+0xce>
 8006ce6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006ce8:	2301      	movs	r3, #1
 8006cea:	6013      	str	r3, [r2, #0]
 8006cec:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006cee:	b113      	cbz	r3, 8006cf6 <_dtoa_r+0xc6>
 8006cf0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006cf2:	4b86      	ldr	r3, [pc, #536]	@ (8006f0c <_dtoa_r+0x2dc>)
 8006cf4:	6013      	str	r3, [r2, #0]
 8006cf6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006f20 <_dtoa_r+0x2f0>
 8006cfa:	f000 bd40 	b.w	800777e <_dtoa_r+0xb4e>
 8006cfe:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006d02:	aa14      	add	r2, sp, #80	@ 0x50
 8006d04:	a915      	add	r1, sp, #84	@ 0x54
 8006d06:	4648      	mov	r0, r9
 8006d08:	f001 f984 	bl	8008014 <__d2b>
 8006d0c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006d10:	9002      	str	r0, [sp, #8]
 8006d12:	2e00      	cmp	r6, #0
 8006d14:	d078      	beq.n	8006e08 <_dtoa_r+0x1d8>
 8006d16:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d18:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006d1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d20:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006d24:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006d28:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006d2c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006d30:	4619      	mov	r1, r3
 8006d32:	2200      	movs	r2, #0
 8006d34:	4b76      	ldr	r3, [pc, #472]	@ (8006f10 <_dtoa_r+0x2e0>)
 8006d36:	f7f9 faa7 	bl	8000288 <__aeabi_dsub>
 8006d3a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006ee8 <_dtoa_r+0x2b8>)
 8006d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d40:	f7f9 fc5a 	bl	80005f8 <__aeabi_dmul>
 8006d44:	a36a      	add	r3, pc, #424	@ (adr r3, 8006ef0 <_dtoa_r+0x2c0>)
 8006d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d4a:	f7f9 fa9f 	bl	800028c <__adddf3>
 8006d4e:	4604      	mov	r4, r0
 8006d50:	4630      	mov	r0, r6
 8006d52:	460d      	mov	r5, r1
 8006d54:	f7f9 fbe6 	bl	8000524 <__aeabi_i2d>
 8006d58:	a367      	add	r3, pc, #412	@ (adr r3, 8006ef8 <_dtoa_r+0x2c8>)
 8006d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5e:	f7f9 fc4b 	bl	80005f8 <__aeabi_dmul>
 8006d62:	4602      	mov	r2, r0
 8006d64:	460b      	mov	r3, r1
 8006d66:	4620      	mov	r0, r4
 8006d68:	4629      	mov	r1, r5
 8006d6a:	f7f9 fa8f 	bl	800028c <__adddf3>
 8006d6e:	4604      	mov	r4, r0
 8006d70:	460d      	mov	r5, r1
 8006d72:	f7f9 fef1 	bl	8000b58 <__aeabi_d2iz>
 8006d76:	2200      	movs	r2, #0
 8006d78:	4607      	mov	r7, r0
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	4620      	mov	r0, r4
 8006d7e:	4629      	mov	r1, r5
 8006d80:	f7f9 feac 	bl	8000adc <__aeabi_dcmplt>
 8006d84:	b140      	cbz	r0, 8006d98 <_dtoa_r+0x168>
 8006d86:	4638      	mov	r0, r7
 8006d88:	f7f9 fbcc 	bl	8000524 <__aeabi_i2d>
 8006d8c:	4622      	mov	r2, r4
 8006d8e:	462b      	mov	r3, r5
 8006d90:	f7f9 fe9a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d94:	b900      	cbnz	r0, 8006d98 <_dtoa_r+0x168>
 8006d96:	3f01      	subs	r7, #1
 8006d98:	2f16      	cmp	r7, #22
 8006d9a:	d852      	bhi.n	8006e42 <_dtoa_r+0x212>
 8006d9c:	4b5d      	ldr	r3, [pc, #372]	@ (8006f14 <_dtoa_r+0x2e4>)
 8006d9e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006daa:	f7f9 fe97 	bl	8000adc <__aeabi_dcmplt>
 8006dae:	2800      	cmp	r0, #0
 8006db0:	d049      	beq.n	8006e46 <_dtoa_r+0x216>
 8006db2:	3f01      	subs	r7, #1
 8006db4:	2300      	movs	r3, #0
 8006db6:	9310      	str	r3, [sp, #64]	@ 0x40
 8006db8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006dba:	1b9b      	subs	r3, r3, r6
 8006dbc:	1e5a      	subs	r2, r3, #1
 8006dbe:	bf45      	ittet	mi
 8006dc0:	f1c3 0301 	rsbmi	r3, r3, #1
 8006dc4:	9300      	strmi	r3, [sp, #0]
 8006dc6:	2300      	movpl	r3, #0
 8006dc8:	2300      	movmi	r3, #0
 8006dca:	9206      	str	r2, [sp, #24]
 8006dcc:	bf54      	ite	pl
 8006dce:	9300      	strpl	r3, [sp, #0]
 8006dd0:	9306      	strmi	r3, [sp, #24]
 8006dd2:	2f00      	cmp	r7, #0
 8006dd4:	db39      	blt.n	8006e4a <_dtoa_r+0x21a>
 8006dd6:	9b06      	ldr	r3, [sp, #24]
 8006dd8:	970d      	str	r7, [sp, #52]	@ 0x34
 8006dda:	443b      	add	r3, r7
 8006ddc:	9306      	str	r3, [sp, #24]
 8006dde:	2300      	movs	r3, #0
 8006de0:	9308      	str	r3, [sp, #32]
 8006de2:	9b07      	ldr	r3, [sp, #28]
 8006de4:	2b09      	cmp	r3, #9
 8006de6:	d863      	bhi.n	8006eb0 <_dtoa_r+0x280>
 8006de8:	2b05      	cmp	r3, #5
 8006dea:	bfc4      	itt	gt
 8006dec:	3b04      	subgt	r3, #4
 8006dee:	9307      	strgt	r3, [sp, #28]
 8006df0:	9b07      	ldr	r3, [sp, #28]
 8006df2:	f1a3 0302 	sub.w	r3, r3, #2
 8006df6:	bfcc      	ite	gt
 8006df8:	2400      	movgt	r4, #0
 8006dfa:	2401      	movle	r4, #1
 8006dfc:	2b03      	cmp	r3, #3
 8006dfe:	d863      	bhi.n	8006ec8 <_dtoa_r+0x298>
 8006e00:	e8df f003 	tbb	[pc, r3]
 8006e04:	2b375452 	.word	0x2b375452
 8006e08:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006e0c:	441e      	add	r6, r3
 8006e0e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006e12:	2b20      	cmp	r3, #32
 8006e14:	bfc1      	itttt	gt
 8006e16:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006e1a:	409f      	lslgt	r7, r3
 8006e1c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006e20:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006e24:	bfd6      	itet	le
 8006e26:	f1c3 0320 	rsble	r3, r3, #32
 8006e2a:	ea47 0003 	orrgt.w	r0, r7, r3
 8006e2e:	fa04 f003 	lslle.w	r0, r4, r3
 8006e32:	f7f9 fb67 	bl	8000504 <__aeabi_ui2d>
 8006e36:	2201      	movs	r2, #1
 8006e38:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006e3c:	3e01      	subs	r6, #1
 8006e3e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006e40:	e776      	b.n	8006d30 <_dtoa_r+0x100>
 8006e42:	2301      	movs	r3, #1
 8006e44:	e7b7      	b.n	8006db6 <_dtoa_r+0x186>
 8006e46:	9010      	str	r0, [sp, #64]	@ 0x40
 8006e48:	e7b6      	b.n	8006db8 <_dtoa_r+0x188>
 8006e4a:	9b00      	ldr	r3, [sp, #0]
 8006e4c:	1bdb      	subs	r3, r3, r7
 8006e4e:	9300      	str	r3, [sp, #0]
 8006e50:	427b      	negs	r3, r7
 8006e52:	9308      	str	r3, [sp, #32]
 8006e54:	2300      	movs	r3, #0
 8006e56:	930d      	str	r3, [sp, #52]	@ 0x34
 8006e58:	e7c3      	b.n	8006de2 <_dtoa_r+0x1b2>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e5e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e60:	eb07 0b03 	add.w	fp, r7, r3
 8006e64:	f10b 0301 	add.w	r3, fp, #1
 8006e68:	2b01      	cmp	r3, #1
 8006e6a:	9303      	str	r3, [sp, #12]
 8006e6c:	bfb8      	it	lt
 8006e6e:	2301      	movlt	r3, #1
 8006e70:	e006      	b.n	8006e80 <_dtoa_r+0x250>
 8006e72:	2301      	movs	r3, #1
 8006e74:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	dd28      	ble.n	8006ece <_dtoa_r+0x29e>
 8006e7c:	469b      	mov	fp, r3
 8006e7e:	9303      	str	r3, [sp, #12]
 8006e80:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006e84:	2100      	movs	r1, #0
 8006e86:	2204      	movs	r2, #4
 8006e88:	f102 0514 	add.w	r5, r2, #20
 8006e8c:	429d      	cmp	r5, r3
 8006e8e:	d926      	bls.n	8006ede <_dtoa_r+0x2ae>
 8006e90:	6041      	str	r1, [r0, #4]
 8006e92:	4648      	mov	r0, r9
 8006e94:	f000 fd9c 	bl	80079d0 <_Balloc>
 8006e98:	4682      	mov	sl, r0
 8006e9a:	2800      	cmp	r0, #0
 8006e9c:	d142      	bne.n	8006f24 <_dtoa_r+0x2f4>
 8006e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8006f18 <_dtoa_r+0x2e8>)
 8006ea0:	4602      	mov	r2, r0
 8006ea2:	f240 11af 	movw	r1, #431	@ 0x1af
 8006ea6:	e6da      	b.n	8006c5e <_dtoa_r+0x2e>
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	e7e3      	b.n	8006e74 <_dtoa_r+0x244>
 8006eac:	2300      	movs	r3, #0
 8006eae:	e7d5      	b.n	8006e5c <_dtoa_r+0x22c>
 8006eb0:	2401      	movs	r4, #1
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	9307      	str	r3, [sp, #28]
 8006eb6:	9409      	str	r4, [sp, #36]	@ 0x24
 8006eb8:	f04f 3bff 	mov.w	fp, #4294967295
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f8cd b00c 	str.w	fp, [sp, #12]
 8006ec2:	2312      	movs	r3, #18
 8006ec4:	920c      	str	r2, [sp, #48]	@ 0x30
 8006ec6:	e7db      	b.n	8006e80 <_dtoa_r+0x250>
 8006ec8:	2301      	movs	r3, #1
 8006eca:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ecc:	e7f4      	b.n	8006eb8 <_dtoa_r+0x288>
 8006ece:	f04f 0b01 	mov.w	fp, #1
 8006ed2:	f8cd b00c 	str.w	fp, [sp, #12]
 8006ed6:	465b      	mov	r3, fp
 8006ed8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006edc:	e7d0      	b.n	8006e80 <_dtoa_r+0x250>
 8006ede:	3101      	adds	r1, #1
 8006ee0:	0052      	lsls	r2, r2, #1
 8006ee2:	e7d1      	b.n	8006e88 <_dtoa_r+0x258>
 8006ee4:	f3af 8000 	nop.w
 8006ee8:	636f4361 	.word	0x636f4361
 8006eec:	3fd287a7 	.word	0x3fd287a7
 8006ef0:	8b60c8b3 	.word	0x8b60c8b3
 8006ef4:	3fc68a28 	.word	0x3fc68a28
 8006ef8:	509f79fb 	.word	0x509f79fb
 8006efc:	3fd34413 	.word	0x3fd34413
 8006f00:	08008d25 	.word	0x08008d25
 8006f04:	08008d3c 	.word	0x08008d3c
 8006f08:	7ff00000 	.word	0x7ff00000
 8006f0c:	08008cf5 	.word	0x08008cf5
 8006f10:	3ff80000 	.word	0x3ff80000
 8006f14:	08008e90 	.word	0x08008e90
 8006f18:	08008d94 	.word	0x08008d94
 8006f1c:	08008d21 	.word	0x08008d21
 8006f20:	08008cf4 	.word	0x08008cf4
 8006f24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006f28:	6018      	str	r0, [r3, #0]
 8006f2a:	9b03      	ldr	r3, [sp, #12]
 8006f2c:	2b0e      	cmp	r3, #14
 8006f2e:	f200 80a1 	bhi.w	8007074 <_dtoa_r+0x444>
 8006f32:	2c00      	cmp	r4, #0
 8006f34:	f000 809e 	beq.w	8007074 <_dtoa_r+0x444>
 8006f38:	2f00      	cmp	r7, #0
 8006f3a:	dd33      	ble.n	8006fa4 <_dtoa_r+0x374>
 8006f3c:	4b9c      	ldr	r3, [pc, #624]	@ (80071b0 <_dtoa_r+0x580>)
 8006f3e:	f007 020f 	and.w	r2, r7, #15
 8006f42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f46:	ed93 7b00 	vldr	d7, [r3]
 8006f4a:	05f8      	lsls	r0, r7, #23
 8006f4c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006f50:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006f54:	d516      	bpl.n	8006f84 <_dtoa_r+0x354>
 8006f56:	4b97      	ldr	r3, [pc, #604]	@ (80071b4 <_dtoa_r+0x584>)
 8006f58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006f5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f60:	f7f9 fc74 	bl	800084c <__aeabi_ddiv>
 8006f64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f68:	f004 040f 	and.w	r4, r4, #15
 8006f6c:	2603      	movs	r6, #3
 8006f6e:	4d91      	ldr	r5, [pc, #580]	@ (80071b4 <_dtoa_r+0x584>)
 8006f70:	b954      	cbnz	r4, 8006f88 <_dtoa_r+0x358>
 8006f72:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006f76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f7a:	f7f9 fc67 	bl	800084c <__aeabi_ddiv>
 8006f7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f82:	e028      	b.n	8006fd6 <_dtoa_r+0x3a6>
 8006f84:	2602      	movs	r6, #2
 8006f86:	e7f2      	b.n	8006f6e <_dtoa_r+0x33e>
 8006f88:	07e1      	lsls	r1, r4, #31
 8006f8a:	d508      	bpl.n	8006f9e <_dtoa_r+0x36e>
 8006f8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006f90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f94:	f7f9 fb30 	bl	80005f8 <__aeabi_dmul>
 8006f98:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006f9c:	3601      	adds	r6, #1
 8006f9e:	1064      	asrs	r4, r4, #1
 8006fa0:	3508      	adds	r5, #8
 8006fa2:	e7e5      	b.n	8006f70 <_dtoa_r+0x340>
 8006fa4:	f000 80af 	beq.w	8007106 <_dtoa_r+0x4d6>
 8006fa8:	427c      	negs	r4, r7
 8006faa:	4b81      	ldr	r3, [pc, #516]	@ (80071b0 <_dtoa_r+0x580>)
 8006fac:	4d81      	ldr	r5, [pc, #516]	@ (80071b4 <_dtoa_r+0x584>)
 8006fae:	f004 020f 	and.w	r2, r4, #15
 8006fb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006fbe:	f7f9 fb1b 	bl	80005f8 <__aeabi_dmul>
 8006fc2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fc6:	1124      	asrs	r4, r4, #4
 8006fc8:	2300      	movs	r3, #0
 8006fca:	2602      	movs	r6, #2
 8006fcc:	2c00      	cmp	r4, #0
 8006fce:	f040 808f 	bne.w	80070f0 <_dtoa_r+0x4c0>
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d1d3      	bne.n	8006f7e <_dtoa_r+0x34e>
 8006fd6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006fd8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	f000 8094 	beq.w	800710a <_dtoa_r+0x4da>
 8006fe2:	4b75      	ldr	r3, [pc, #468]	@ (80071b8 <_dtoa_r+0x588>)
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	4620      	mov	r0, r4
 8006fe8:	4629      	mov	r1, r5
 8006fea:	f7f9 fd77 	bl	8000adc <__aeabi_dcmplt>
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	f000 808b 	beq.w	800710a <_dtoa_r+0x4da>
 8006ff4:	9b03      	ldr	r3, [sp, #12]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	f000 8087 	beq.w	800710a <_dtoa_r+0x4da>
 8006ffc:	f1bb 0f00 	cmp.w	fp, #0
 8007000:	dd34      	ble.n	800706c <_dtoa_r+0x43c>
 8007002:	4620      	mov	r0, r4
 8007004:	4b6d      	ldr	r3, [pc, #436]	@ (80071bc <_dtoa_r+0x58c>)
 8007006:	2200      	movs	r2, #0
 8007008:	4629      	mov	r1, r5
 800700a:	f7f9 faf5 	bl	80005f8 <__aeabi_dmul>
 800700e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007012:	f107 38ff 	add.w	r8, r7, #4294967295
 8007016:	3601      	adds	r6, #1
 8007018:	465c      	mov	r4, fp
 800701a:	4630      	mov	r0, r6
 800701c:	f7f9 fa82 	bl	8000524 <__aeabi_i2d>
 8007020:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007024:	f7f9 fae8 	bl	80005f8 <__aeabi_dmul>
 8007028:	4b65      	ldr	r3, [pc, #404]	@ (80071c0 <_dtoa_r+0x590>)
 800702a:	2200      	movs	r2, #0
 800702c:	f7f9 f92e 	bl	800028c <__adddf3>
 8007030:	4605      	mov	r5, r0
 8007032:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007036:	2c00      	cmp	r4, #0
 8007038:	d16a      	bne.n	8007110 <_dtoa_r+0x4e0>
 800703a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800703e:	4b61      	ldr	r3, [pc, #388]	@ (80071c4 <_dtoa_r+0x594>)
 8007040:	2200      	movs	r2, #0
 8007042:	f7f9 f921 	bl	8000288 <__aeabi_dsub>
 8007046:	4602      	mov	r2, r0
 8007048:	460b      	mov	r3, r1
 800704a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800704e:	462a      	mov	r2, r5
 8007050:	4633      	mov	r3, r6
 8007052:	f7f9 fd61 	bl	8000b18 <__aeabi_dcmpgt>
 8007056:	2800      	cmp	r0, #0
 8007058:	f040 8298 	bne.w	800758c <_dtoa_r+0x95c>
 800705c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007060:	462a      	mov	r2, r5
 8007062:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007066:	f7f9 fd39 	bl	8000adc <__aeabi_dcmplt>
 800706a:	bb38      	cbnz	r0, 80070bc <_dtoa_r+0x48c>
 800706c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007070:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007074:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007076:	2b00      	cmp	r3, #0
 8007078:	f2c0 8157 	blt.w	800732a <_dtoa_r+0x6fa>
 800707c:	2f0e      	cmp	r7, #14
 800707e:	f300 8154 	bgt.w	800732a <_dtoa_r+0x6fa>
 8007082:	4b4b      	ldr	r3, [pc, #300]	@ (80071b0 <_dtoa_r+0x580>)
 8007084:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007088:	ed93 7b00 	vldr	d7, [r3]
 800708c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800708e:	2b00      	cmp	r3, #0
 8007090:	ed8d 7b00 	vstr	d7, [sp]
 8007094:	f280 80e5 	bge.w	8007262 <_dtoa_r+0x632>
 8007098:	9b03      	ldr	r3, [sp, #12]
 800709a:	2b00      	cmp	r3, #0
 800709c:	f300 80e1 	bgt.w	8007262 <_dtoa_r+0x632>
 80070a0:	d10c      	bne.n	80070bc <_dtoa_r+0x48c>
 80070a2:	4b48      	ldr	r3, [pc, #288]	@ (80071c4 <_dtoa_r+0x594>)
 80070a4:	2200      	movs	r2, #0
 80070a6:	ec51 0b17 	vmov	r0, r1, d7
 80070aa:	f7f9 faa5 	bl	80005f8 <__aeabi_dmul>
 80070ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070b2:	f7f9 fd27 	bl	8000b04 <__aeabi_dcmpge>
 80070b6:	2800      	cmp	r0, #0
 80070b8:	f000 8266 	beq.w	8007588 <_dtoa_r+0x958>
 80070bc:	2400      	movs	r4, #0
 80070be:	4625      	mov	r5, r4
 80070c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80070c2:	4656      	mov	r6, sl
 80070c4:	ea6f 0803 	mvn.w	r8, r3
 80070c8:	2700      	movs	r7, #0
 80070ca:	4621      	mov	r1, r4
 80070cc:	4648      	mov	r0, r9
 80070ce:	f000 fcbf 	bl	8007a50 <_Bfree>
 80070d2:	2d00      	cmp	r5, #0
 80070d4:	f000 80bd 	beq.w	8007252 <_dtoa_r+0x622>
 80070d8:	b12f      	cbz	r7, 80070e6 <_dtoa_r+0x4b6>
 80070da:	42af      	cmp	r7, r5
 80070dc:	d003      	beq.n	80070e6 <_dtoa_r+0x4b6>
 80070de:	4639      	mov	r1, r7
 80070e0:	4648      	mov	r0, r9
 80070e2:	f000 fcb5 	bl	8007a50 <_Bfree>
 80070e6:	4629      	mov	r1, r5
 80070e8:	4648      	mov	r0, r9
 80070ea:	f000 fcb1 	bl	8007a50 <_Bfree>
 80070ee:	e0b0      	b.n	8007252 <_dtoa_r+0x622>
 80070f0:	07e2      	lsls	r2, r4, #31
 80070f2:	d505      	bpl.n	8007100 <_dtoa_r+0x4d0>
 80070f4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80070f8:	f7f9 fa7e 	bl	80005f8 <__aeabi_dmul>
 80070fc:	3601      	adds	r6, #1
 80070fe:	2301      	movs	r3, #1
 8007100:	1064      	asrs	r4, r4, #1
 8007102:	3508      	adds	r5, #8
 8007104:	e762      	b.n	8006fcc <_dtoa_r+0x39c>
 8007106:	2602      	movs	r6, #2
 8007108:	e765      	b.n	8006fd6 <_dtoa_r+0x3a6>
 800710a:	9c03      	ldr	r4, [sp, #12]
 800710c:	46b8      	mov	r8, r7
 800710e:	e784      	b.n	800701a <_dtoa_r+0x3ea>
 8007110:	4b27      	ldr	r3, [pc, #156]	@ (80071b0 <_dtoa_r+0x580>)
 8007112:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007114:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007118:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800711c:	4454      	add	r4, sl
 800711e:	2900      	cmp	r1, #0
 8007120:	d054      	beq.n	80071cc <_dtoa_r+0x59c>
 8007122:	4929      	ldr	r1, [pc, #164]	@ (80071c8 <_dtoa_r+0x598>)
 8007124:	2000      	movs	r0, #0
 8007126:	f7f9 fb91 	bl	800084c <__aeabi_ddiv>
 800712a:	4633      	mov	r3, r6
 800712c:	462a      	mov	r2, r5
 800712e:	f7f9 f8ab 	bl	8000288 <__aeabi_dsub>
 8007132:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007136:	4656      	mov	r6, sl
 8007138:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800713c:	f7f9 fd0c 	bl	8000b58 <__aeabi_d2iz>
 8007140:	4605      	mov	r5, r0
 8007142:	f7f9 f9ef 	bl	8000524 <__aeabi_i2d>
 8007146:	4602      	mov	r2, r0
 8007148:	460b      	mov	r3, r1
 800714a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800714e:	f7f9 f89b 	bl	8000288 <__aeabi_dsub>
 8007152:	3530      	adds	r5, #48	@ 0x30
 8007154:	4602      	mov	r2, r0
 8007156:	460b      	mov	r3, r1
 8007158:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800715c:	f806 5b01 	strb.w	r5, [r6], #1
 8007160:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007164:	f7f9 fcba 	bl	8000adc <__aeabi_dcmplt>
 8007168:	2800      	cmp	r0, #0
 800716a:	d172      	bne.n	8007252 <_dtoa_r+0x622>
 800716c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007170:	4911      	ldr	r1, [pc, #68]	@ (80071b8 <_dtoa_r+0x588>)
 8007172:	2000      	movs	r0, #0
 8007174:	f7f9 f888 	bl	8000288 <__aeabi_dsub>
 8007178:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800717c:	f7f9 fcae 	bl	8000adc <__aeabi_dcmplt>
 8007180:	2800      	cmp	r0, #0
 8007182:	f040 80b4 	bne.w	80072ee <_dtoa_r+0x6be>
 8007186:	42a6      	cmp	r6, r4
 8007188:	f43f af70 	beq.w	800706c <_dtoa_r+0x43c>
 800718c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007190:	4b0a      	ldr	r3, [pc, #40]	@ (80071bc <_dtoa_r+0x58c>)
 8007192:	2200      	movs	r2, #0
 8007194:	f7f9 fa30 	bl	80005f8 <__aeabi_dmul>
 8007198:	4b08      	ldr	r3, [pc, #32]	@ (80071bc <_dtoa_r+0x58c>)
 800719a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800719e:	2200      	movs	r2, #0
 80071a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071a4:	f7f9 fa28 	bl	80005f8 <__aeabi_dmul>
 80071a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071ac:	e7c4      	b.n	8007138 <_dtoa_r+0x508>
 80071ae:	bf00      	nop
 80071b0:	08008e90 	.word	0x08008e90
 80071b4:	08008e68 	.word	0x08008e68
 80071b8:	3ff00000 	.word	0x3ff00000
 80071bc:	40240000 	.word	0x40240000
 80071c0:	401c0000 	.word	0x401c0000
 80071c4:	40140000 	.word	0x40140000
 80071c8:	3fe00000 	.word	0x3fe00000
 80071cc:	4631      	mov	r1, r6
 80071ce:	4628      	mov	r0, r5
 80071d0:	f7f9 fa12 	bl	80005f8 <__aeabi_dmul>
 80071d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80071d8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80071da:	4656      	mov	r6, sl
 80071dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071e0:	f7f9 fcba 	bl	8000b58 <__aeabi_d2iz>
 80071e4:	4605      	mov	r5, r0
 80071e6:	f7f9 f99d 	bl	8000524 <__aeabi_i2d>
 80071ea:	4602      	mov	r2, r0
 80071ec:	460b      	mov	r3, r1
 80071ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071f2:	f7f9 f849 	bl	8000288 <__aeabi_dsub>
 80071f6:	3530      	adds	r5, #48	@ 0x30
 80071f8:	f806 5b01 	strb.w	r5, [r6], #1
 80071fc:	4602      	mov	r2, r0
 80071fe:	460b      	mov	r3, r1
 8007200:	42a6      	cmp	r6, r4
 8007202:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007206:	f04f 0200 	mov.w	r2, #0
 800720a:	d124      	bne.n	8007256 <_dtoa_r+0x626>
 800720c:	4baf      	ldr	r3, [pc, #700]	@ (80074cc <_dtoa_r+0x89c>)
 800720e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007212:	f7f9 f83b 	bl	800028c <__adddf3>
 8007216:	4602      	mov	r2, r0
 8007218:	460b      	mov	r3, r1
 800721a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800721e:	f7f9 fc7b 	bl	8000b18 <__aeabi_dcmpgt>
 8007222:	2800      	cmp	r0, #0
 8007224:	d163      	bne.n	80072ee <_dtoa_r+0x6be>
 8007226:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800722a:	49a8      	ldr	r1, [pc, #672]	@ (80074cc <_dtoa_r+0x89c>)
 800722c:	2000      	movs	r0, #0
 800722e:	f7f9 f82b 	bl	8000288 <__aeabi_dsub>
 8007232:	4602      	mov	r2, r0
 8007234:	460b      	mov	r3, r1
 8007236:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800723a:	f7f9 fc4f 	bl	8000adc <__aeabi_dcmplt>
 800723e:	2800      	cmp	r0, #0
 8007240:	f43f af14 	beq.w	800706c <_dtoa_r+0x43c>
 8007244:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007246:	1e73      	subs	r3, r6, #1
 8007248:	9313      	str	r3, [sp, #76]	@ 0x4c
 800724a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800724e:	2b30      	cmp	r3, #48	@ 0x30
 8007250:	d0f8      	beq.n	8007244 <_dtoa_r+0x614>
 8007252:	4647      	mov	r7, r8
 8007254:	e03b      	b.n	80072ce <_dtoa_r+0x69e>
 8007256:	4b9e      	ldr	r3, [pc, #632]	@ (80074d0 <_dtoa_r+0x8a0>)
 8007258:	f7f9 f9ce 	bl	80005f8 <__aeabi_dmul>
 800725c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007260:	e7bc      	b.n	80071dc <_dtoa_r+0x5ac>
 8007262:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007266:	4656      	mov	r6, sl
 8007268:	e9dd 2300 	ldrd	r2, r3, [sp]
 800726c:	4620      	mov	r0, r4
 800726e:	4629      	mov	r1, r5
 8007270:	f7f9 faec 	bl	800084c <__aeabi_ddiv>
 8007274:	f7f9 fc70 	bl	8000b58 <__aeabi_d2iz>
 8007278:	4680      	mov	r8, r0
 800727a:	f7f9 f953 	bl	8000524 <__aeabi_i2d>
 800727e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007282:	f7f9 f9b9 	bl	80005f8 <__aeabi_dmul>
 8007286:	4602      	mov	r2, r0
 8007288:	460b      	mov	r3, r1
 800728a:	4620      	mov	r0, r4
 800728c:	4629      	mov	r1, r5
 800728e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007292:	f7f8 fff9 	bl	8000288 <__aeabi_dsub>
 8007296:	f806 4b01 	strb.w	r4, [r6], #1
 800729a:	9d03      	ldr	r5, [sp, #12]
 800729c:	eba6 040a 	sub.w	r4, r6, sl
 80072a0:	42a5      	cmp	r5, r4
 80072a2:	4602      	mov	r2, r0
 80072a4:	460b      	mov	r3, r1
 80072a6:	d133      	bne.n	8007310 <_dtoa_r+0x6e0>
 80072a8:	f7f8 fff0 	bl	800028c <__adddf3>
 80072ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072b0:	4604      	mov	r4, r0
 80072b2:	460d      	mov	r5, r1
 80072b4:	f7f9 fc30 	bl	8000b18 <__aeabi_dcmpgt>
 80072b8:	b9c0      	cbnz	r0, 80072ec <_dtoa_r+0x6bc>
 80072ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072be:	4620      	mov	r0, r4
 80072c0:	4629      	mov	r1, r5
 80072c2:	f7f9 fc01 	bl	8000ac8 <__aeabi_dcmpeq>
 80072c6:	b110      	cbz	r0, 80072ce <_dtoa_r+0x69e>
 80072c8:	f018 0f01 	tst.w	r8, #1
 80072cc:	d10e      	bne.n	80072ec <_dtoa_r+0x6bc>
 80072ce:	9902      	ldr	r1, [sp, #8]
 80072d0:	4648      	mov	r0, r9
 80072d2:	f000 fbbd 	bl	8007a50 <_Bfree>
 80072d6:	2300      	movs	r3, #0
 80072d8:	7033      	strb	r3, [r6, #0]
 80072da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80072dc:	3701      	adds	r7, #1
 80072de:	601f      	str	r7, [r3, #0]
 80072e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	f000 824b 	beq.w	800777e <_dtoa_r+0xb4e>
 80072e8:	601e      	str	r6, [r3, #0]
 80072ea:	e248      	b.n	800777e <_dtoa_r+0xb4e>
 80072ec:	46b8      	mov	r8, r7
 80072ee:	4633      	mov	r3, r6
 80072f0:	461e      	mov	r6, r3
 80072f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072f6:	2a39      	cmp	r2, #57	@ 0x39
 80072f8:	d106      	bne.n	8007308 <_dtoa_r+0x6d8>
 80072fa:	459a      	cmp	sl, r3
 80072fc:	d1f8      	bne.n	80072f0 <_dtoa_r+0x6c0>
 80072fe:	2230      	movs	r2, #48	@ 0x30
 8007300:	f108 0801 	add.w	r8, r8, #1
 8007304:	f88a 2000 	strb.w	r2, [sl]
 8007308:	781a      	ldrb	r2, [r3, #0]
 800730a:	3201      	adds	r2, #1
 800730c:	701a      	strb	r2, [r3, #0]
 800730e:	e7a0      	b.n	8007252 <_dtoa_r+0x622>
 8007310:	4b6f      	ldr	r3, [pc, #444]	@ (80074d0 <_dtoa_r+0x8a0>)
 8007312:	2200      	movs	r2, #0
 8007314:	f7f9 f970 	bl	80005f8 <__aeabi_dmul>
 8007318:	2200      	movs	r2, #0
 800731a:	2300      	movs	r3, #0
 800731c:	4604      	mov	r4, r0
 800731e:	460d      	mov	r5, r1
 8007320:	f7f9 fbd2 	bl	8000ac8 <__aeabi_dcmpeq>
 8007324:	2800      	cmp	r0, #0
 8007326:	d09f      	beq.n	8007268 <_dtoa_r+0x638>
 8007328:	e7d1      	b.n	80072ce <_dtoa_r+0x69e>
 800732a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800732c:	2a00      	cmp	r2, #0
 800732e:	f000 80ea 	beq.w	8007506 <_dtoa_r+0x8d6>
 8007332:	9a07      	ldr	r2, [sp, #28]
 8007334:	2a01      	cmp	r2, #1
 8007336:	f300 80cd 	bgt.w	80074d4 <_dtoa_r+0x8a4>
 800733a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800733c:	2a00      	cmp	r2, #0
 800733e:	f000 80c1 	beq.w	80074c4 <_dtoa_r+0x894>
 8007342:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007346:	9c08      	ldr	r4, [sp, #32]
 8007348:	9e00      	ldr	r6, [sp, #0]
 800734a:	9a00      	ldr	r2, [sp, #0]
 800734c:	441a      	add	r2, r3
 800734e:	9200      	str	r2, [sp, #0]
 8007350:	9a06      	ldr	r2, [sp, #24]
 8007352:	2101      	movs	r1, #1
 8007354:	441a      	add	r2, r3
 8007356:	4648      	mov	r0, r9
 8007358:	9206      	str	r2, [sp, #24]
 800735a:	f000 fc2d 	bl	8007bb8 <__i2b>
 800735e:	4605      	mov	r5, r0
 8007360:	b166      	cbz	r6, 800737c <_dtoa_r+0x74c>
 8007362:	9b06      	ldr	r3, [sp, #24]
 8007364:	2b00      	cmp	r3, #0
 8007366:	dd09      	ble.n	800737c <_dtoa_r+0x74c>
 8007368:	42b3      	cmp	r3, r6
 800736a:	9a00      	ldr	r2, [sp, #0]
 800736c:	bfa8      	it	ge
 800736e:	4633      	movge	r3, r6
 8007370:	1ad2      	subs	r2, r2, r3
 8007372:	9200      	str	r2, [sp, #0]
 8007374:	9a06      	ldr	r2, [sp, #24]
 8007376:	1af6      	subs	r6, r6, r3
 8007378:	1ad3      	subs	r3, r2, r3
 800737a:	9306      	str	r3, [sp, #24]
 800737c:	9b08      	ldr	r3, [sp, #32]
 800737e:	b30b      	cbz	r3, 80073c4 <_dtoa_r+0x794>
 8007380:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007382:	2b00      	cmp	r3, #0
 8007384:	f000 80c6 	beq.w	8007514 <_dtoa_r+0x8e4>
 8007388:	2c00      	cmp	r4, #0
 800738a:	f000 80c0 	beq.w	800750e <_dtoa_r+0x8de>
 800738e:	4629      	mov	r1, r5
 8007390:	4622      	mov	r2, r4
 8007392:	4648      	mov	r0, r9
 8007394:	f000 fcc8 	bl	8007d28 <__pow5mult>
 8007398:	9a02      	ldr	r2, [sp, #8]
 800739a:	4601      	mov	r1, r0
 800739c:	4605      	mov	r5, r0
 800739e:	4648      	mov	r0, r9
 80073a0:	f000 fc20 	bl	8007be4 <__multiply>
 80073a4:	9902      	ldr	r1, [sp, #8]
 80073a6:	4680      	mov	r8, r0
 80073a8:	4648      	mov	r0, r9
 80073aa:	f000 fb51 	bl	8007a50 <_Bfree>
 80073ae:	9b08      	ldr	r3, [sp, #32]
 80073b0:	1b1b      	subs	r3, r3, r4
 80073b2:	9308      	str	r3, [sp, #32]
 80073b4:	f000 80b1 	beq.w	800751a <_dtoa_r+0x8ea>
 80073b8:	9a08      	ldr	r2, [sp, #32]
 80073ba:	4641      	mov	r1, r8
 80073bc:	4648      	mov	r0, r9
 80073be:	f000 fcb3 	bl	8007d28 <__pow5mult>
 80073c2:	9002      	str	r0, [sp, #8]
 80073c4:	2101      	movs	r1, #1
 80073c6:	4648      	mov	r0, r9
 80073c8:	f000 fbf6 	bl	8007bb8 <__i2b>
 80073cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073ce:	4604      	mov	r4, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	f000 81d8 	beq.w	8007786 <_dtoa_r+0xb56>
 80073d6:	461a      	mov	r2, r3
 80073d8:	4601      	mov	r1, r0
 80073da:	4648      	mov	r0, r9
 80073dc:	f000 fca4 	bl	8007d28 <__pow5mult>
 80073e0:	9b07      	ldr	r3, [sp, #28]
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	4604      	mov	r4, r0
 80073e6:	f300 809f 	bgt.w	8007528 <_dtoa_r+0x8f8>
 80073ea:	9b04      	ldr	r3, [sp, #16]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	f040 8097 	bne.w	8007520 <_dtoa_r+0x8f0>
 80073f2:	9b05      	ldr	r3, [sp, #20]
 80073f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	f040 8093 	bne.w	8007524 <_dtoa_r+0x8f4>
 80073fe:	9b05      	ldr	r3, [sp, #20]
 8007400:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007404:	0d1b      	lsrs	r3, r3, #20
 8007406:	051b      	lsls	r3, r3, #20
 8007408:	b133      	cbz	r3, 8007418 <_dtoa_r+0x7e8>
 800740a:	9b00      	ldr	r3, [sp, #0]
 800740c:	3301      	adds	r3, #1
 800740e:	9300      	str	r3, [sp, #0]
 8007410:	9b06      	ldr	r3, [sp, #24]
 8007412:	3301      	adds	r3, #1
 8007414:	9306      	str	r3, [sp, #24]
 8007416:	2301      	movs	r3, #1
 8007418:	9308      	str	r3, [sp, #32]
 800741a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800741c:	2b00      	cmp	r3, #0
 800741e:	f000 81b8 	beq.w	8007792 <_dtoa_r+0xb62>
 8007422:	6923      	ldr	r3, [r4, #16]
 8007424:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007428:	6918      	ldr	r0, [r3, #16]
 800742a:	f000 fb79 	bl	8007b20 <__hi0bits>
 800742e:	f1c0 0020 	rsb	r0, r0, #32
 8007432:	9b06      	ldr	r3, [sp, #24]
 8007434:	4418      	add	r0, r3
 8007436:	f010 001f 	ands.w	r0, r0, #31
 800743a:	f000 8082 	beq.w	8007542 <_dtoa_r+0x912>
 800743e:	f1c0 0320 	rsb	r3, r0, #32
 8007442:	2b04      	cmp	r3, #4
 8007444:	dd73      	ble.n	800752e <_dtoa_r+0x8fe>
 8007446:	9b00      	ldr	r3, [sp, #0]
 8007448:	f1c0 001c 	rsb	r0, r0, #28
 800744c:	4403      	add	r3, r0
 800744e:	9300      	str	r3, [sp, #0]
 8007450:	9b06      	ldr	r3, [sp, #24]
 8007452:	4403      	add	r3, r0
 8007454:	4406      	add	r6, r0
 8007456:	9306      	str	r3, [sp, #24]
 8007458:	9b00      	ldr	r3, [sp, #0]
 800745a:	2b00      	cmp	r3, #0
 800745c:	dd05      	ble.n	800746a <_dtoa_r+0x83a>
 800745e:	9902      	ldr	r1, [sp, #8]
 8007460:	461a      	mov	r2, r3
 8007462:	4648      	mov	r0, r9
 8007464:	f000 fcba 	bl	8007ddc <__lshift>
 8007468:	9002      	str	r0, [sp, #8]
 800746a:	9b06      	ldr	r3, [sp, #24]
 800746c:	2b00      	cmp	r3, #0
 800746e:	dd05      	ble.n	800747c <_dtoa_r+0x84c>
 8007470:	4621      	mov	r1, r4
 8007472:	461a      	mov	r2, r3
 8007474:	4648      	mov	r0, r9
 8007476:	f000 fcb1 	bl	8007ddc <__lshift>
 800747a:	4604      	mov	r4, r0
 800747c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800747e:	2b00      	cmp	r3, #0
 8007480:	d061      	beq.n	8007546 <_dtoa_r+0x916>
 8007482:	9802      	ldr	r0, [sp, #8]
 8007484:	4621      	mov	r1, r4
 8007486:	f000 fd15 	bl	8007eb4 <__mcmp>
 800748a:	2800      	cmp	r0, #0
 800748c:	da5b      	bge.n	8007546 <_dtoa_r+0x916>
 800748e:	2300      	movs	r3, #0
 8007490:	9902      	ldr	r1, [sp, #8]
 8007492:	220a      	movs	r2, #10
 8007494:	4648      	mov	r0, r9
 8007496:	f000 fafd 	bl	8007a94 <__multadd>
 800749a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800749c:	9002      	str	r0, [sp, #8]
 800749e:	f107 38ff 	add.w	r8, r7, #4294967295
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	f000 8177 	beq.w	8007796 <_dtoa_r+0xb66>
 80074a8:	4629      	mov	r1, r5
 80074aa:	2300      	movs	r3, #0
 80074ac:	220a      	movs	r2, #10
 80074ae:	4648      	mov	r0, r9
 80074b0:	f000 faf0 	bl	8007a94 <__multadd>
 80074b4:	f1bb 0f00 	cmp.w	fp, #0
 80074b8:	4605      	mov	r5, r0
 80074ba:	dc6f      	bgt.n	800759c <_dtoa_r+0x96c>
 80074bc:	9b07      	ldr	r3, [sp, #28]
 80074be:	2b02      	cmp	r3, #2
 80074c0:	dc49      	bgt.n	8007556 <_dtoa_r+0x926>
 80074c2:	e06b      	b.n	800759c <_dtoa_r+0x96c>
 80074c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80074c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80074ca:	e73c      	b.n	8007346 <_dtoa_r+0x716>
 80074cc:	3fe00000 	.word	0x3fe00000
 80074d0:	40240000 	.word	0x40240000
 80074d4:	9b03      	ldr	r3, [sp, #12]
 80074d6:	1e5c      	subs	r4, r3, #1
 80074d8:	9b08      	ldr	r3, [sp, #32]
 80074da:	42a3      	cmp	r3, r4
 80074dc:	db09      	blt.n	80074f2 <_dtoa_r+0x8c2>
 80074de:	1b1c      	subs	r4, r3, r4
 80074e0:	9b03      	ldr	r3, [sp, #12]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	f6bf af30 	bge.w	8007348 <_dtoa_r+0x718>
 80074e8:	9b00      	ldr	r3, [sp, #0]
 80074ea:	9a03      	ldr	r2, [sp, #12]
 80074ec:	1a9e      	subs	r6, r3, r2
 80074ee:	2300      	movs	r3, #0
 80074f0:	e72b      	b.n	800734a <_dtoa_r+0x71a>
 80074f2:	9b08      	ldr	r3, [sp, #32]
 80074f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80074f6:	9408      	str	r4, [sp, #32]
 80074f8:	1ae3      	subs	r3, r4, r3
 80074fa:	441a      	add	r2, r3
 80074fc:	9e00      	ldr	r6, [sp, #0]
 80074fe:	9b03      	ldr	r3, [sp, #12]
 8007500:	920d      	str	r2, [sp, #52]	@ 0x34
 8007502:	2400      	movs	r4, #0
 8007504:	e721      	b.n	800734a <_dtoa_r+0x71a>
 8007506:	9c08      	ldr	r4, [sp, #32]
 8007508:	9e00      	ldr	r6, [sp, #0]
 800750a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800750c:	e728      	b.n	8007360 <_dtoa_r+0x730>
 800750e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007512:	e751      	b.n	80073b8 <_dtoa_r+0x788>
 8007514:	9a08      	ldr	r2, [sp, #32]
 8007516:	9902      	ldr	r1, [sp, #8]
 8007518:	e750      	b.n	80073bc <_dtoa_r+0x78c>
 800751a:	f8cd 8008 	str.w	r8, [sp, #8]
 800751e:	e751      	b.n	80073c4 <_dtoa_r+0x794>
 8007520:	2300      	movs	r3, #0
 8007522:	e779      	b.n	8007418 <_dtoa_r+0x7e8>
 8007524:	9b04      	ldr	r3, [sp, #16]
 8007526:	e777      	b.n	8007418 <_dtoa_r+0x7e8>
 8007528:	2300      	movs	r3, #0
 800752a:	9308      	str	r3, [sp, #32]
 800752c:	e779      	b.n	8007422 <_dtoa_r+0x7f2>
 800752e:	d093      	beq.n	8007458 <_dtoa_r+0x828>
 8007530:	9a00      	ldr	r2, [sp, #0]
 8007532:	331c      	adds	r3, #28
 8007534:	441a      	add	r2, r3
 8007536:	9200      	str	r2, [sp, #0]
 8007538:	9a06      	ldr	r2, [sp, #24]
 800753a:	441a      	add	r2, r3
 800753c:	441e      	add	r6, r3
 800753e:	9206      	str	r2, [sp, #24]
 8007540:	e78a      	b.n	8007458 <_dtoa_r+0x828>
 8007542:	4603      	mov	r3, r0
 8007544:	e7f4      	b.n	8007530 <_dtoa_r+0x900>
 8007546:	9b03      	ldr	r3, [sp, #12]
 8007548:	2b00      	cmp	r3, #0
 800754a:	46b8      	mov	r8, r7
 800754c:	dc20      	bgt.n	8007590 <_dtoa_r+0x960>
 800754e:	469b      	mov	fp, r3
 8007550:	9b07      	ldr	r3, [sp, #28]
 8007552:	2b02      	cmp	r3, #2
 8007554:	dd1e      	ble.n	8007594 <_dtoa_r+0x964>
 8007556:	f1bb 0f00 	cmp.w	fp, #0
 800755a:	f47f adb1 	bne.w	80070c0 <_dtoa_r+0x490>
 800755e:	4621      	mov	r1, r4
 8007560:	465b      	mov	r3, fp
 8007562:	2205      	movs	r2, #5
 8007564:	4648      	mov	r0, r9
 8007566:	f000 fa95 	bl	8007a94 <__multadd>
 800756a:	4601      	mov	r1, r0
 800756c:	4604      	mov	r4, r0
 800756e:	9802      	ldr	r0, [sp, #8]
 8007570:	f000 fca0 	bl	8007eb4 <__mcmp>
 8007574:	2800      	cmp	r0, #0
 8007576:	f77f ada3 	ble.w	80070c0 <_dtoa_r+0x490>
 800757a:	4656      	mov	r6, sl
 800757c:	2331      	movs	r3, #49	@ 0x31
 800757e:	f806 3b01 	strb.w	r3, [r6], #1
 8007582:	f108 0801 	add.w	r8, r8, #1
 8007586:	e59f      	b.n	80070c8 <_dtoa_r+0x498>
 8007588:	9c03      	ldr	r4, [sp, #12]
 800758a:	46b8      	mov	r8, r7
 800758c:	4625      	mov	r5, r4
 800758e:	e7f4      	b.n	800757a <_dtoa_r+0x94a>
 8007590:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007594:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007596:	2b00      	cmp	r3, #0
 8007598:	f000 8101 	beq.w	800779e <_dtoa_r+0xb6e>
 800759c:	2e00      	cmp	r6, #0
 800759e:	dd05      	ble.n	80075ac <_dtoa_r+0x97c>
 80075a0:	4629      	mov	r1, r5
 80075a2:	4632      	mov	r2, r6
 80075a4:	4648      	mov	r0, r9
 80075a6:	f000 fc19 	bl	8007ddc <__lshift>
 80075aa:	4605      	mov	r5, r0
 80075ac:	9b08      	ldr	r3, [sp, #32]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d05c      	beq.n	800766c <_dtoa_r+0xa3c>
 80075b2:	6869      	ldr	r1, [r5, #4]
 80075b4:	4648      	mov	r0, r9
 80075b6:	f000 fa0b 	bl	80079d0 <_Balloc>
 80075ba:	4606      	mov	r6, r0
 80075bc:	b928      	cbnz	r0, 80075ca <_dtoa_r+0x99a>
 80075be:	4b82      	ldr	r3, [pc, #520]	@ (80077c8 <_dtoa_r+0xb98>)
 80075c0:	4602      	mov	r2, r0
 80075c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80075c6:	f7ff bb4a 	b.w	8006c5e <_dtoa_r+0x2e>
 80075ca:	692a      	ldr	r2, [r5, #16]
 80075cc:	3202      	adds	r2, #2
 80075ce:	0092      	lsls	r2, r2, #2
 80075d0:	f105 010c 	add.w	r1, r5, #12
 80075d4:	300c      	adds	r0, #12
 80075d6:	f000 ffa3 	bl	8008520 <memcpy>
 80075da:	2201      	movs	r2, #1
 80075dc:	4631      	mov	r1, r6
 80075de:	4648      	mov	r0, r9
 80075e0:	f000 fbfc 	bl	8007ddc <__lshift>
 80075e4:	f10a 0301 	add.w	r3, sl, #1
 80075e8:	9300      	str	r3, [sp, #0]
 80075ea:	eb0a 030b 	add.w	r3, sl, fp
 80075ee:	9308      	str	r3, [sp, #32]
 80075f0:	9b04      	ldr	r3, [sp, #16]
 80075f2:	f003 0301 	and.w	r3, r3, #1
 80075f6:	462f      	mov	r7, r5
 80075f8:	9306      	str	r3, [sp, #24]
 80075fa:	4605      	mov	r5, r0
 80075fc:	9b00      	ldr	r3, [sp, #0]
 80075fe:	9802      	ldr	r0, [sp, #8]
 8007600:	4621      	mov	r1, r4
 8007602:	f103 3bff 	add.w	fp, r3, #4294967295
 8007606:	f7ff fa88 	bl	8006b1a <quorem>
 800760a:	4603      	mov	r3, r0
 800760c:	3330      	adds	r3, #48	@ 0x30
 800760e:	9003      	str	r0, [sp, #12]
 8007610:	4639      	mov	r1, r7
 8007612:	9802      	ldr	r0, [sp, #8]
 8007614:	9309      	str	r3, [sp, #36]	@ 0x24
 8007616:	f000 fc4d 	bl	8007eb4 <__mcmp>
 800761a:	462a      	mov	r2, r5
 800761c:	9004      	str	r0, [sp, #16]
 800761e:	4621      	mov	r1, r4
 8007620:	4648      	mov	r0, r9
 8007622:	f000 fc63 	bl	8007eec <__mdiff>
 8007626:	68c2      	ldr	r2, [r0, #12]
 8007628:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800762a:	4606      	mov	r6, r0
 800762c:	bb02      	cbnz	r2, 8007670 <_dtoa_r+0xa40>
 800762e:	4601      	mov	r1, r0
 8007630:	9802      	ldr	r0, [sp, #8]
 8007632:	f000 fc3f 	bl	8007eb4 <__mcmp>
 8007636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007638:	4602      	mov	r2, r0
 800763a:	4631      	mov	r1, r6
 800763c:	4648      	mov	r0, r9
 800763e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007640:	9309      	str	r3, [sp, #36]	@ 0x24
 8007642:	f000 fa05 	bl	8007a50 <_Bfree>
 8007646:	9b07      	ldr	r3, [sp, #28]
 8007648:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800764a:	9e00      	ldr	r6, [sp, #0]
 800764c:	ea42 0103 	orr.w	r1, r2, r3
 8007650:	9b06      	ldr	r3, [sp, #24]
 8007652:	4319      	orrs	r1, r3
 8007654:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007656:	d10d      	bne.n	8007674 <_dtoa_r+0xa44>
 8007658:	2b39      	cmp	r3, #57	@ 0x39
 800765a:	d027      	beq.n	80076ac <_dtoa_r+0xa7c>
 800765c:	9a04      	ldr	r2, [sp, #16]
 800765e:	2a00      	cmp	r2, #0
 8007660:	dd01      	ble.n	8007666 <_dtoa_r+0xa36>
 8007662:	9b03      	ldr	r3, [sp, #12]
 8007664:	3331      	adds	r3, #49	@ 0x31
 8007666:	f88b 3000 	strb.w	r3, [fp]
 800766a:	e52e      	b.n	80070ca <_dtoa_r+0x49a>
 800766c:	4628      	mov	r0, r5
 800766e:	e7b9      	b.n	80075e4 <_dtoa_r+0x9b4>
 8007670:	2201      	movs	r2, #1
 8007672:	e7e2      	b.n	800763a <_dtoa_r+0xa0a>
 8007674:	9904      	ldr	r1, [sp, #16]
 8007676:	2900      	cmp	r1, #0
 8007678:	db04      	blt.n	8007684 <_dtoa_r+0xa54>
 800767a:	9807      	ldr	r0, [sp, #28]
 800767c:	4301      	orrs	r1, r0
 800767e:	9806      	ldr	r0, [sp, #24]
 8007680:	4301      	orrs	r1, r0
 8007682:	d120      	bne.n	80076c6 <_dtoa_r+0xa96>
 8007684:	2a00      	cmp	r2, #0
 8007686:	ddee      	ble.n	8007666 <_dtoa_r+0xa36>
 8007688:	9902      	ldr	r1, [sp, #8]
 800768a:	9300      	str	r3, [sp, #0]
 800768c:	2201      	movs	r2, #1
 800768e:	4648      	mov	r0, r9
 8007690:	f000 fba4 	bl	8007ddc <__lshift>
 8007694:	4621      	mov	r1, r4
 8007696:	9002      	str	r0, [sp, #8]
 8007698:	f000 fc0c 	bl	8007eb4 <__mcmp>
 800769c:	2800      	cmp	r0, #0
 800769e:	9b00      	ldr	r3, [sp, #0]
 80076a0:	dc02      	bgt.n	80076a8 <_dtoa_r+0xa78>
 80076a2:	d1e0      	bne.n	8007666 <_dtoa_r+0xa36>
 80076a4:	07da      	lsls	r2, r3, #31
 80076a6:	d5de      	bpl.n	8007666 <_dtoa_r+0xa36>
 80076a8:	2b39      	cmp	r3, #57	@ 0x39
 80076aa:	d1da      	bne.n	8007662 <_dtoa_r+0xa32>
 80076ac:	2339      	movs	r3, #57	@ 0x39
 80076ae:	f88b 3000 	strb.w	r3, [fp]
 80076b2:	4633      	mov	r3, r6
 80076b4:	461e      	mov	r6, r3
 80076b6:	3b01      	subs	r3, #1
 80076b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80076bc:	2a39      	cmp	r2, #57	@ 0x39
 80076be:	d04e      	beq.n	800775e <_dtoa_r+0xb2e>
 80076c0:	3201      	adds	r2, #1
 80076c2:	701a      	strb	r2, [r3, #0]
 80076c4:	e501      	b.n	80070ca <_dtoa_r+0x49a>
 80076c6:	2a00      	cmp	r2, #0
 80076c8:	dd03      	ble.n	80076d2 <_dtoa_r+0xaa2>
 80076ca:	2b39      	cmp	r3, #57	@ 0x39
 80076cc:	d0ee      	beq.n	80076ac <_dtoa_r+0xa7c>
 80076ce:	3301      	adds	r3, #1
 80076d0:	e7c9      	b.n	8007666 <_dtoa_r+0xa36>
 80076d2:	9a00      	ldr	r2, [sp, #0]
 80076d4:	9908      	ldr	r1, [sp, #32]
 80076d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80076da:	428a      	cmp	r2, r1
 80076dc:	d028      	beq.n	8007730 <_dtoa_r+0xb00>
 80076de:	9902      	ldr	r1, [sp, #8]
 80076e0:	2300      	movs	r3, #0
 80076e2:	220a      	movs	r2, #10
 80076e4:	4648      	mov	r0, r9
 80076e6:	f000 f9d5 	bl	8007a94 <__multadd>
 80076ea:	42af      	cmp	r7, r5
 80076ec:	9002      	str	r0, [sp, #8]
 80076ee:	f04f 0300 	mov.w	r3, #0
 80076f2:	f04f 020a 	mov.w	r2, #10
 80076f6:	4639      	mov	r1, r7
 80076f8:	4648      	mov	r0, r9
 80076fa:	d107      	bne.n	800770c <_dtoa_r+0xadc>
 80076fc:	f000 f9ca 	bl	8007a94 <__multadd>
 8007700:	4607      	mov	r7, r0
 8007702:	4605      	mov	r5, r0
 8007704:	9b00      	ldr	r3, [sp, #0]
 8007706:	3301      	adds	r3, #1
 8007708:	9300      	str	r3, [sp, #0]
 800770a:	e777      	b.n	80075fc <_dtoa_r+0x9cc>
 800770c:	f000 f9c2 	bl	8007a94 <__multadd>
 8007710:	4629      	mov	r1, r5
 8007712:	4607      	mov	r7, r0
 8007714:	2300      	movs	r3, #0
 8007716:	220a      	movs	r2, #10
 8007718:	4648      	mov	r0, r9
 800771a:	f000 f9bb 	bl	8007a94 <__multadd>
 800771e:	4605      	mov	r5, r0
 8007720:	e7f0      	b.n	8007704 <_dtoa_r+0xad4>
 8007722:	f1bb 0f00 	cmp.w	fp, #0
 8007726:	bfcc      	ite	gt
 8007728:	465e      	movgt	r6, fp
 800772a:	2601      	movle	r6, #1
 800772c:	4456      	add	r6, sl
 800772e:	2700      	movs	r7, #0
 8007730:	9902      	ldr	r1, [sp, #8]
 8007732:	9300      	str	r3, [sp, #0]
 8007734:	2201      	movs	r2, #1
 8007736:	4648      	mov	r0, r9
 8007738:	f000 fb50 	bl	8007ddc <__lshift>
 800773c:	4621      	mov	r1, r4
 800773e:	9002      	str	r0, [sp, #8]
 8007740:	f000 fbb8 	bl	8007eb4 <__mcmp>
 8007744:	2800      	cmp	r0, #0
 8007746:	dcb4      	bgt.n	80076b2 <_dtoa_r+0xa82>
 8007748:	d102      	bne.n	8007750 <_dtoa_r+0xb20>
 800774a:	9b00      	ldr	r3, [sp, #0]
 800774c:	07db      	lsls	r3, r3, #31
 800774e:	d4b0      	bmi.n	80076b2 <_dtoa_r+0xa82>
 8007750:	4633      	mov	r3, r6
 8007752:	461e      	mov	r6, r3
 8007754:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007758:	2a30      	cmp	r2, #48	@ 0x30
 800775a:	d0fa      	beq.n	8007752 <_dtoa_r+0xb22>
 800775c:	e4b5      	b.n	80070ca <_dtoa_r+0x49a>
 800775e:	459a      	cmp	sl, r3
 8007760:	d1a8      	bne.n	80076b4 <_dtoa_r+0xa84>
 8007762:	2331      	movs	r3, #49	@ 0x31
 8007764:	f108 0801 	add.w	r8, r8, #1
 8007768:	f88a 3000 	strb.w	r3, [sl]
 800776c:	e4ad      	b.n	80070ca <_dtoa_r+0x49a>
 800776e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007770:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80077cc <_dtoa_r+0xb9c>
 8007774:	b11b      	cbz	r3, 800777e <_dtoa_r+0xb4e>
 8007776:	f10a 0308 	add.w	r3, sl, #8
 800777a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800777c:	6013      	str	r3, [r2, #0]
 800777e:	4650      	mov	r0, sl
 8007780:	b017      	add	sp, #92	@ 0x5c
 8007782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007786:	9b07      	ldr	r3, [sp, #28]
 8007788:	2b01      	cmp	r3, #1
 800778a:	f77f ae2e 	ble.w	80073ea <_dtoa_r+0x7ba>
 800778e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007790:	9308      	str	r3, [sp, #32]
 8007792:	2001      	movs	r0, #1
 8007794:	e64d      	b.n	8007432 <_dtoa_r+0x802>
 8007796:	f1bb 0f00 	cmp.w	fp, #0
 800779a:	f77f aed9 	ble.w	8007550 <_dtoa_r+0x920>
 800779e:	4656      	mov	r6, sl
 80077a0:	9802      	ldr	r0, [sp, #8]
 80077a2:	4621      	mov	r1, r4
 80077a4:	f7ff f9b9 	bl	8006b1a <quorem>
 80077a8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80077ac:	f806 3b01 	strb.w	r3, [r6], #1
 80077b0:	eba6 020a 	sub.w	r2, r6, sl
 80077b4:	4593      	cmp	fp, r2
 80077b6:	ddb4      	ble.n	8007722 <_dtoa_r+0xaf2>
 80077b8:	9902      	ldr	r1, [sp, #8]
 80077ba:	2300      	movs	r3, #0
 80077bc:	220a      	movs	r2, #10
 80077be:	4648      	mov	r0, r9
 80077c0:	f000 f968 	bl	8007a94 <__multadd>
 80077c4:	9002      	str	r0, [sp, #8]
 80077c6:	e7eb      	b.n	80077a0 <_dtoa_r+0xb70>
 80077c8:	08008d94 	.word	0x08008d94
 80077cc:	08008d18 	.word	0x08008d18

080077d0 <_free_r>:
 80077d0:	b538      	push	{r3, r4, r5, lr}
 80077d2:	4605      	mov	r5, r0
 80077d4:	2900      	cmp	r1, #0
 80077d6:	d041      	beq.n	800785c <_free_r+0x8c>
 80077d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077dc:	1f0c      	subs	r4, r1, #4
 80077de:	2b00      	cmp	r3, #0
 80077e0:	bfb8      	it	lt
 80077e2:	18e4      	addlt	r4, r4, r3
 80077e4:	f000 f8e8 	bl	80079b8 <__malloc_lock>
 80077e8:	4a1d      	ldr	r2, [pc, #116]	@ (8007860 <_free_r+0x90>)
 80077ea:	6813      	ldr	r3, [r2, #0]
 80077ec:	b933      	cbnz	r3, 80077fc <_free_r+0x2c>
 80077ee:	6063      	str	r3, [r4, #4]
 80077f0:	6014      	str	r4, [r2, #0]
 80077f2:	4628      	mov	r0, r5
 80077f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077f8:	f000 b8e4 	b.w	80079c4 <__malloc_unlock>
 80077fc:	42a3      	cmp	r3, r4
 80077fe:	d908      	bls.n	8007812 <_free_r+0x42>
 8007800:	6820      	ldr	r0, [r4, #0]
 8007802:	1821      	adds	r1, r4, r0
 8007804:	428b      	cmp	r3, r1
 8007806:	bf01      	itttt	eq
 8007808:	6819      	ldreq	r1, [r3, #0]
 800780a:	685b      	ldreq	r3, [r3, #4]
 800780c:	1809      	addeq	r1, r1, r0
 800780e:	6021      	streq	r1, [r4, #0]
 8007810:	e7ed      	b.n	80077ee <_free_r+0x1e>
 8007812:	461a      	mov	r2, r3
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	b10b      	cbz	r3, 800781c <_free_r+0x4c>
 8007818:	42a3      	cmp	r3, r4
 800781a:	d9fa      	bls.n	8007812 <_free_r+0x42>
 800781c:	6811      	ldr	r1, [r2, #0]
 800781e:	1850      	adds	r0, r2, r1
 8007820:	42a0      	cmp	r0, r4
 8007822:	d10b      	bne.n	800783c <_free_r+0x6c>
 8007824:	6820      	ldr	r0, [r4, #0]
 8007826:	4401      	add	r1, r0
 8007828:	1850      	adds	r0, r2, r1
 800782a:	4283      	cmp	r3, r0
 800782c:	6011      	str	r1, [r2, #0]
 800782e:	d1e0      	bne.n	80077f2 <_free_r+0x22>
 8007830:	6818      	ldr	r0, [r3, #0]
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	6053      	str	r3, [r2, #4]
 8007836:	4408      	add	r0, r1
 8007838:	6010      	str	r0, [r2, #0]
 800783a:	e7da      	b.n	80077f2 <_free_r+0x22>
 800783c:	d902      	bls.n	8007844 <_free_r+0x74>
 800783e:	230c      	movs	r3, #12
 8007840:	602b      	str	r3, [r5, #0]
 8007842:	e7d6      	b.n	80077f2 <_free_r+0x22>
 8007844:	6820      	ldr	r0, [r4, #0]
 8007846:	1821      	adds	r1, r4, r0
 8007848:	428b      	cmp	r3, r1
 800784a:	bf04      	itt	eq
 800784c:	6819      	ldreq	r1, [r3, #0]
 800784e:	685b      	ldreq	r3, [r3, #4]
 8007850:	6063      	str	r3, [r4, #4]
 8007852:	bf04      	itt	eq
 8007854:	1809      	addeq	r1, r1, r0
 8007856:	6021      	streq	r1, [r4, #0]
 8007858:	6054      	str	r4, [r2, #4]
 800785a:	e7ca      	b.n	80077f2 <_free_r+0x22>
 800785c:	bd38      	pop	{r3, r4, r5, pc}
 800785e:	bf00      	nop
 8007860:	2000074c 	.word	0x2000074c

08007864 <malloc>:
 8007864:	4b02      	ldr	r3, [pc, #8]	@ (8007870 <malloc+0xc>)
 8007866:	4601      	mov	r1, r0
 8007868:	6818      	ldr	r0, [r3, #0]
 800786a:	f000 b825 	b.w	80078b8 <_malloc_r>
 800786e:	bf00      	nop
 8007870:	20000028 	.word	0x20000028

08007874 <sbrk_aligned>:
 8007874:	b570      	push	{r4, r5, r6, lr}
 8007876:	4e0f      	ldr	r6, [pc, #60]	@ (80078b4 <sbrk_aligned+0x40>)
 8007878:	460c      	mov	r4, r1
 800787a:	6831      	ldr	r1, [r6, #0]
 800787c:	4605      	mov	r5, r0
 800787e:	b911      	cbnz	r1, 8007886 <sbrk_aligned+0x12>
 8007880:	f000 fe3e 	bl	8008500 <_sbrk_r>
 8007884:	6030      	str	r0, [r6, #0]
 8007886:	4621      	mov	r1, r4
 8007888:	4628      	mov	r0, r5
 800788a:	f000 fe39 	bl	8008500 <_sbrk_r>
 800788e:	1c43      	adds	r3, r0, #1
 8007890:	d103      	bne.n	800789a <sbrk_aligned+0x26>
 8007892:	f04f 34ff 	mov.w	r4, #4294967295
 8007896:	4620      	mov	r0, r4
 8007898:	bd70      	pop	{r4, r5, r6, pc}
 800789a:	1cc4      	adds	r4, r0, #3
 800789c:	f024 0403 	bic.w	r4, r4, #3
 80078a0:	42a0      	cmp	r0, r4
 80078a2:	d0f8      	beq.n	8007896 <sbrk_aligned+0x22>
 80078a4:	1a21      	subs	r1, r4, r0
 80078a6:	4628      	mov	r0, r5
 80078a8:	f000 fe2a 	bl	8008500 <_sbrk_r>
 80078ac:	3001      	adds	r0, #1
 80078ae:	d1f2      	bne.n	8007896 <sbrk_aligned+0x22>
 80078b0:	e7ef      	b.n	8007892 <sbrk_aligned+0x1e>
 80078b2:	bf00      	nop
 80078b4:	20000748 	.word	0x20000748

080078b8 <_malloc_r>:
 80078b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078bc:	1ccd      	adds	r5, r1, #3
 80078be:	f025 0503 	bic.w	r5, r5, #3
 80078c2:	3508      	adds	r5, #8
 80078c4:	2d0c      	cmp	r5, #12
 80078c6:	bf38      	it	cc
 80078c8:	250c      	movcc	r5, #12
 80078ca:	2d00      	cmp	r5, #0
 80078cc:	4606      	mov	r6, r0
 80078ce:	db01      	blt.n	80078d4 <_malloc_r+0x1c>
 80078d0:	42a9      	cmp	r1, r5
 80078d2:	d904      	bls.n	80078de <_malloc_r+0x26>
 80078d4:	230c      	movs	r3, #12
 80078d6:	6033      	str	r3, [r6, #0]
 80078d8:	2000      	movs	r0, #0
 80078da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80079b4 <_malloc_r+0xfc>
 80078e2:	f000 f869 	bl	80079b8 <__malloc_lock>
 80078e6:	f8d8 3000 	ldr.w	r3, [r8]
 80078ea:	461c      	mov	r4, r3
 80078ec:	bb44      	cbnz	r4, 8007940 <_malloc_r+0x88>
 80078ee:	4629      	mov	r1, r5
 80078f0:	4630      	mov	r0, r6
 80078f2:	f7ff ffbf 	bl	8007874 <sbrk_aligned>
 80078f6:	1c43      	adds	r3, r0, #1
 80078f8:	4604      	mov	r4, r0
 80078fa:	d158      	bne.n	80079ae <_malloc_r+0xf6>
 80078fc:	f8d8 4000 	ldr.w	r4, [r8]
 8007900:	4627      	mov	r7, r4
 8007902:	2f00      	cmp	r7, #0
 8007904:	d143      	bne.n	800798e <_malloc_r+0xd6>
 8007906:	2c00      	cmp	r4, #0
 8007908:	d04b      	beq.n	80079a2 <_malloc_r+0xea>
 800790a:	6823      	ldr	r3, [r4, #0]
 800790c:	4639      	mov	r1, r7
 800790e:	4630      	mov	r0, r6
 8007910:	eb04 0903 	add.w	r9, r4, r3
 8007914:	f000 fdf4 	bl	8008500 <_sbrk_r>
 8007918:	4581      	cmp	r9, r0
 800791a:	d142      	bne.n	80079a2 <_malloc_r+0xea>
 800791c:	6821      	ldr	r1, [r4, #0]
 800791e:	1a6d      	subs	r5, r5, r1
 8007920:	4629      	mov	r1, r5
 8007922:	4630      	mov	r0, r6
 8007924:	f7ff ffa6 	bl	8007874 <sbrk_aligned>
 8007928:	3001      	adds	r0, #1
 800792a:	d03a      	beq.n	80079a2 <_malloc_r+0xea>
 800792c:	6823      	ldr	r3, [r4, #0]
 800792e:	442b      	add	r3, r5
 8007930:	6023      	str	r3, [r4, #0]
 8007932:	f8d8 3000 	ldr.w	r3, [r8]
 8007936:	685a      	ldr	r2, [r3, #4]
 8007938:	bb62      	cbnz	r2, 8007994 <_malloc_r+0xdc>
 800793a:	f8c8 7000 	str.w	r7, [r8]
 800793e:	e00f      	b.n	8007960 <_malloc_r+0xa8>
 8007940:	6822      	ldr	r2, [r4, #0]
 8007942:	1b52      	subs	r2, r2, r5
 8007944:	d420      	bmi.n	8007988 <_malloc_r+0xd0>
 8007946:	2a0b      	cmp	r2, #11
 8007948:	d917      	bls.n	800797a <_malloc_r+0xc2>
 800794a:	1961      	adds	r1, r4, r5
 800794c:	42a3      	cmp	r3, r4
 800794e:	6025      	str	r5, [r4, #0]
 8007950:	bf18      	it	ne
 8007952:	6059      	strne	r1, [r3, #4]
 8007954:	6863      	ldr	r3, [r4, #4]
 8007956:	bf08      	it	eq
 8007958:	f8c8 1000 	streq.w	r1, [r8]
 800795c:	5162      	str	r2, [r4, r5]
 800795e:	604b      	str	r3, [r1, #4]
 8007960:	4630      	mov	r0, r6
 8007962:	f000 f82f 	bl	80079c4 <__malloc_unlock>
 8007966:	f104 000b 	add.w	r0, r4, #11
 800796a:	1d23      	adds	r3, r4, #4
 800796c:	f020 0007 	bic.w	r0, r0, #7
 8007970:	1ac2      	subs	r2, r0, r3
 8007972:	bf1c      	itt	ne
 8007974:	1a1b      	subne	r3, r3, r0
 8007976:	50a3      	strne	r3, [r4, r2]
 8007978:	e7af      	b.n	80078da <_malloc_r+0x22>
 800797a:	6862      	ldr	r2, [r4, #4]
 800797c:	42a3      	cmp	r3, r4
 800797e:	bf0c      	ite	eq
 8007980:	f8c8 2000 	streq.w	r2, [r8]
 8007984:	605a      	strne	r2, [r3, #4]
 8007986:	e7eb      	b.n	8007960 <_malloc_r+0xa8>
 8007988:	4623      	mov	r3, r4
 800798a:	6864      	ldr	r4, [r4, #4]
 800798c:	e7ae      	b.n	80078ec <_malloc_r+0x34>
 800798e:	463c      	mov	r4, r7
 8007990:	687f      	ldr	r7, [r7, #4]
 8007992:	e7b6      	b.n	8007902 <_malloc_r+0x4a>
 8007994:	461a      	mov	r2, r3
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	42a3      	cmp	r3, r4
 800799a:	d1fb      	bne.n	8007994 <_malloc_r+0xdc>
 800799c:	2300      	movs	r3, #0
 800799e:	6053      	str	r3, [r2, #4]
 80079a0:	e7de      	b.n	8007960 <_malloc_r+0xa8>
 80079a2:	230c      	movs	r3, #12
 80079a4:	6033      	str	r3, [r6, #0]
 80079a6:	4630      	mov	r0, r6
 80079a8:	f000 f80c 	bl	80079c4 <__malloc_unlock>
 80079ac:	e794      	b.n	80078d8 <_malloc_r+0x20>
 80079ae:	6005      	str	r5, [r0, #0]
 80079b0:	e7d6      	b.n	8007960 <_malloc_r+0xa8>
 80079b2:	bf00      	nop
 80079b4:	2000074c 	.word	0x2000074c

080079b8 <__malloc_lock>:
 80079b8:	4801      	ldr	r0, [pc, #4]	@ (80079c0 <__malloc_lock+0x8>)
 80079ba:	f7ff b8ac 	b.w	8006b16 <__retarget_lock_acquire_recursive>
 80079be:	bf00      	nop
 80079c0:	20000744 	.word	0x20000744

080079c4 <__malloc_unlock>:
 80079c4:	4801      	ldr	r0, [pc, #4]	@ (80079cc <__malloc_unlock+0x8>)
 80079c6:	f7ff b8a7 	b.w	8006b18 <__retarget_lock_release_recursive>
 80079ca:	bf00      	nop
 80079cc:	20000744 	.word	0x20000744

080079d0 <_Balloc>:
 80079d0:	b570      	push	{r4, r5, r6, lr}
 80079d2:	69c6      	ldr	r6, [r0, #28]
 80079d4:	4604      	mov	r4, r0
 80079d6:	460d      	mov	r5, r1
 80079d8:	b976      	cbnz	r6, 80079f8 <_Balloc+0x28>
 80079da:	2010      	movs	r0, #16
 80079dc:	f7ff ff42 	bl	8007864 <malloc>
 80079e0:	4602      	mov	r2, r0
 80079e2:	61e0      	str	r0, [r4, #28]
 80079e4:	b920      	cbnz	r0, 80079f0 <_Balloc+0x20>
 80079e6:	4b18      	ldr	r3, [pc, #96]	@ (8007a48 <_Balloc+0x78>)
 80079e8:	4818      	ldr	r0, [pc, #96]	@ (8007a4c <_Balloc+0x7c>)
 80079ea:	216b      	movs	r1, #107	@ 0x6b
 80079ec:	f000 fda6 	bl	800853c <__assert_func>
 80079f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079f4:	6006      	str	r6, [r0, #0]
 80079f6:	60c6      	str	r6, [r0, #12]
 80079f8:	69e6      	ldr	r6, [r4, #28]
 80079fa:	68f3      	ldr	r3, [r6, #12]
 80079fc:	b183      	cbz	r3, 8007a20 <_Balloc+0x50>
 80079fe:	69e3      	ldr	r3, [r4, #28]
 8007a00:	68db      	ldr	r3, [r3, #12]
 8007a02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a06:	b9b8      	cbnz	r0, 8007a38 <_Balloc+0x68>
 8007a08:	2101      	movs	r1, #1
 8007a0a:	fa01 f605 	lsl.w	r6, r1, r5
 8007a0e:	1d72      	adds	r2, r6, #5
 8007a10:	0092      	lsls	r2, r2, #2
 8007a12:	4620      	mov	r0, r4
 8007a14:	f000 fdb0 	bl	8008578 <_calloc_r>
 8007a18:	b160      	cbz	r0, 8007a34 <_Balloc+0x64>
 8007a1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007a1e:	e00e      	b.n	8007a3e <_Balloc+0x6e>
 8007a20:	2221      	movs	r2, #33	@ 0x21
 8007a22:	2104      	movs	r1, #4
 8007a24:	4620      	mov	r0, r4
 8007a26:	f000 fda7 	bl	8008578 <_calloc_r>
 8007a2a:	69e3      	ldr	r3, [r4, #28]
 8007a2c:	60f0      	str	r0, [r6, #12]
 8007a2e:	68db      	ldr	r3, [r3, #12]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d1e4      	bne.n	80079fe <_Balloc+0x2e>
 8007a34:	2000      	movs	r0, #0
 8007a36:	bd70      	pop	{r4, r5, r6, pc}
 8007a38:	6802      	ldr	r2, [r0, #0]
 8007a3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007a3e:	2300      	movs	r3, #0
 8007a40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007a44:	e7f7      	b.n	8007a36 <_Balloc+0x66>
 8007a46:	bf00      	nop
 8007a48:	08008d25 	.word	0x08008d25
 8007a4c:	08008da5 	.word	0x08008da5

08007a50 <_Bfree>:
 8007a50:	b570      	push	{r4, r5, r6, lr}
 8007a52:	69c6      	ldr	r6, [r0, #28]
 8007a54:	4605      	mov	r5, r0
 8007a56:	460c      	mov	r4, r1
 8007a58:	b976      	cbnz	r6, 8007a78 <_Bfree+0x28>
 8007a5a:	2010      	movs	r0, #16
 8007a5c:	f7ff ff02 	bl	8007864 <malloc>
 8007a60:	4602      	mov	r2, r0
 8007a62:	61e8      	str	r0, [r5, #28]
 8007a64:	b920      	cbnz	r0, 8007a70 <_Bfree+0x20>
 8007a66:	4b09      	ldr	r3, [pc, #36]	@ (8007a8c <_Bfree+0x3c>)
 8007a68:	4809      	ldr	r0, [pc, #36]	@ (8007a90 <_Bfree+0x40>)
 8007a6a:	218f      	movs	r1, #143	@ 0x8f
 8007a6c:	f000 fd66 	bl	800853c <__assert_func>
 8007a70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a74:	6006      	str	r6, [r0, #0]
 8007a76:	60c6      	str	r6, [r0, #12]
 8007a78:	b13c      	cbz	r4, 8007a8a <_Bfree+0x3a>
 8007a7a:	69eb      	ldr	r3, [r5, #28]
 8007a7c:	6862      	ldr	r2, [r4, #4]
 8007a7e:	68db      	ldr	r3, [r3, #12]
 8007a80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a84:	6021      	str	r1, [r4, #0]
 8007a86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007a8a:	bd70      	pop	{r4, r5, r6, pc}
 8007a8c:	08008d25 	.word	0x08008d25
 8007a90:	08008da5 	.word	0x08008da5

08007a94 <__multadd>:
 8007a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a98:	690d      	ldr	r5, [r1, #16]
 8007a9a:	4607      	mov	r7, r0
 8007a9c:	460c      	mov	r4, r1
 8007a9e:	461e      	mov	r6, r3
 8007aa0:	f101 0c14 	add.w	ip, r1, #20
 8007aa4:	2000      	movs	r0, #0
 8007aa6:	f8dc 3000 	ldr.w	r3, [ip]
 8007aaa:	b299      	uxth	r1, r3
 8007aac:	fb02 6101 	mla	r1, r2, r1, r6
 8007ab0:	0c1e      	lsrs	r6, r3, #16
 8007ab2:	0c0b      	lsrs	r3, r1, #16
 8007ab4:	fb02 3306 	mla	r3, r2, r6, r3
 8007ab8:	b289      	uxth	r1, r1
 8007aba:	3001      	adds	r0, #1
 8007abc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ac0:	4285      	cmp	r5, r0
 8007ac2:	f84c 1b04 	str.w	r1, [ip], #4
 8007ac6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007aca:	dcec      	bgt.n	8007aa6 <__multadd+0x12>
 8007acc:	b30e      	cbz	r6, 8007b12 <__multadd+0x7e>
 8007ace:	68a3      	ldr	r3, [r4, #8]
 8007ad0:	42ab      	cmp	r3, r5
 8007ad2:	dc19      	bgt.n	8007b08 <__multadd+0x74>
 8007ad4:	6861      	ldr	r1, [r4, #4]
 8007ad6:	4638      	mov	r0, r7
 8007ad8:	3101      	adds	r1, #1
 8007ada:	f7ff ff79 	bl	80079d0 <_Balloc>
 8007ade:	4680      	mov	r8, r0
 8007ae0:	b928      	cbnz	r0, 8007aee <__multadd+0x5a>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8007b18 <__multadd+0x84>)
 8007ae6:	480d      	ldr	r0, [pc, #52]	@ (8007b1c <__multadd+0x88>)
 8007ae8:	21ba      	movs	r1, #186	@ 0xba
 8007aea:	f000 fd27 	bl	800853c <__assert_func>
 8007aee:	6922      	ldr	r2, [r4, #16]
 8007af0:	3202      	adds	r2, #2
 8007af2:	f104 010c 	add.w	r1, r4, #12
 8007af6:	0092      	lsls	r2, r2, #2
 8007af8:	300c      	adds	r0, #12
 8007afa:	f000 fd11 	bl	8008520 <memcpy>
 8007afe:	4621      	mov	r1, r4
 8007b00:	4638      	mov	r0, r7
 8007b02:	f7ff ffa5 	bl	8007a50 <_Bfree>
 8007b06:	4644      	mov	r4, r8
 8007b08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b0c:	3501      	adds	r5, #1
 8007b0e:	615e      	str	r6, [r3, #20]
 8007b10:	6125      	str	r5, [r4, #16]
 8007b12:	4620      	mov	r0, r4
 8007b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b18:	08008d94 	.word	0x08008d94
 8007b1c:	08008da5 	.word	0x08008da5

08007b20 <__hi0bits>:
 8007b20:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007b24:	4603      	mov	r3, r0
 8007b26:	bf36      	itet	cc
 8007b28:	0403      	lslcc	r3, r0, #16
 8007b2a:	2000      	movcs	r0, #0
 8007b2c:	2010      	movcc	r0, #16
 8007b2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b32:	bf3c      	itt	cc
 8007b34:	021b      	lslcc	r3, r3, #8
 8007b36:	3008      	addcc	r0, #8
 8007b38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007b3c:	bf3c      	itt	cc
 8007b3e:	011b      	lslcc	r3, r3, #4
 8007b40:	3004      	addcc	r0, #4
 8007b42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b46:	bf3c      	itt	cc
 8007b48:	009b      	lslcc	r3, r3, #2
 8007b4a:	3002      	addcc	r0, #2
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	db05      	blt.n	8007b5c <__hi0bits+0x3c>
 8007b50:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007b54:	f100 0001 	add.w	r0, r0, #1
 8007b58:	bf08      	it	eq
 8007b5a:	2020      	moveq	r0, #32
 8007b5c:	4770      	bx	lr

08007b5e <__lo0bits>:
 8007b5e:	6803      	ldr	r3, [r0, #0]
 8007b60:	4602      	mov	r2, r0
 8007b62:	f013 0007 	ands.w	r0, r3, #7
 8007b66:	d00b      	beq.n	8007b80 <__lo0bits+0x22>
 8007b68:	07d9      	lsls	r1, r3, #31
 8007b6a:	d421      	bmi.n	8007bb0 <__lo0bits+0x52>
 8007b6c:	0798      	lsls	r0, r3, #30
 8007b6e:	bf49      	itett	mi
 8007b70:	085b      	lsrmi	r3, r3, #1
 8007b72:	089b      	lsrpl	r3, r3, #2
 8007b74:	2001      	movmi	r0, #1
 8007b76:	6013      	strmi	r3, [r2, #0]
 8007b78:	bf5c      	itt	pl
 8007b7a:	6013      	strpl	r3, [r2, #0]
 8007b7c:	2002      	movpl	r0, #2
 8007b7e:	4770      	bx	lr
 8007b80:	b299      	uxth	r1, r3
 8007b82:	b909      	cbnz	r1, 8007b88 <__lo0bits+0x2a>
 8007b84:	0c1b      	lsrs	r3, r3, #16
 8007b86:	2010      	movs	r0, #16
 8007b88:	b2d9      	uxtb	r1, r3
 8007b8a:	b909      	cbnz	r1, 8007b90 <__lo0bits+0x32>
 8007b8c:	3008      	adds	r0, #8
 8007b8e:	0a1b      	lsrs	r3, r3, #8
 8007b90:	0719      	lsls	r1, r3, #28
 8007b92:	bf04      	itt	eq
 8007b94:	091b      	lsreq	r3, r3, #4
 8007b96:	3004      	addeq	r0, #4
 8007b98:	0799      	lsls	r1, r3, #30
 8007b9a:	bf04      	itt	eq
 8007b9c:	089b      	lsreq	r3, r3, #2
 8007b9e:	3002      	addeq	r0, #2
 8007ba0:	07d9      	lsls	r1, r3, #31
 8007ba2:	d403      	bmi.n	8007bac <__lo0bits+0x4e>
 8007ba4:	085b      	lsrs	r3, r3, #1
 8007ba6:	f100 0001 	add.w	r0, r0, #1
 8007baa:	d003      	beq.n	8007bb4 <__lo0bits+0x56>
 8007bac:	6013      	str	r3, [r2, #0]
 8007bae:	4770      	bx	lr
 8007bb0:	2000      	movs	r0, #0
 8007bb2:	4770      	bx	lr
 8007bb4:	2020      	movs	r0, #32
 8007bb6:	4770      	bx	lr

08007bb8 <__i2b>:
 8007bb8:	b510      	push	{r4, lr}
 8007bba:	460c      	mov	r4, r1
 8007bbc:	2101      	movs	r1, #1
 8007bbe:	f7ff ff07 	bl	80079d0 <_Balloc>
 8007bc2:	4602      	mov	r2, r0
 8007bc4:	b928      	cbnz	r0, 8007bd2 <__i2b+0x1a>
 8007bc6:	4b05      	ldr	r3, [pc, #20]	@ (8007bdc <__i2b+0x24>)
 8007bc8:	4805      	ldr	r0, [pc, #20]	@ (8007be0 <__i2b+0x28>)
 8007bca:	f240 1145 	movw	r1, #325	@ 0x145
 8007bce:	f000 fcb5 	bl	800853c <__assert_func>
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	6144      	str	r4, [r0, #20]
 8007bd6:	6103      	str	r3, [r0, #16]
 8007bd8:	bd10      	pop	{r4, pc}
 8007bda:	bf00      	nop
 8007bdc:	08008d94 	.word	0x08008d94
 8007be0:	08008da5 	.word	0x08008da5

08007be4 <__multiply>:
 8007be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007be8:	4617      	mov	r7, r2
 8007bea:	690a      	ldr	r2, [r1, #16]
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	429a      	cmp	r2, r3
 8007bf0:	bfa8      	it	ge
 8007bf2:	463b      	movge	r3, r7
 8007bf4:	4689      	mov	r9, r1
 8007bf6:	bfa4      	itt	ge
 8007bf8:	460f      	movge	r7, r1
 8007bfa:	4699      	movge	r9, r3
 8007bfc:	693d      	ldr	r5, [r7, #16]
 8007bfe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	6879      	ldr	r1, [r7, #4]
 8007c06:	eb05 060a 	add.w	r6, r5, sl
 8007c0a:	42b3      	cmp	r3, r6
 8007c0c:	b085      	sub	sp, #20
 8007c0e:	bfb8      	it	lt
 8007c10:	3101      	addlt	r1, #1
 8007c12:	f7ff fedd 	bl	80079d0 <_Balloc>
 8007c16:	b930      	cbnz	r0, 8007c26 <__multiply+0x42>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	4b41      	ldr	r3, [pc, #260]	@ (8007d20 <__multiply+0x13c>)
 8007c1c:	4841      	ldr	r0, [pc, #260]	@ (8007d24 <__multiply+0x140>)
 8007c1e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007c22:	f000 fc8b 	bl	800853c <__assert_func>
 8007c26:	f100 0414 	add.w	r4, r0, #20
 8007c2a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007c2e:	4623      	mov	r3, r4
 8007c30:	2200      	movs	r2, #0
 8007c32:	4573      	cmp	r3, lr
 8007c34:	d320      	bcc.n	8007c78 <__multiply+0x94>
 8007c36:	f107 0814 	add.w	r8, r7, #20
 8007c3a:	f109 0114 	add.w	r1, r9, #20
 8007c3e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007c42:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007c46:	9302      	str	r3, [sp, #8]
 8007c48:	1beb      	subs	r3, r5, r7
 8007c4a:	3b15      	subs	r3, #21
 8007c4c:	f023 0303 	bic.w	r3, r3, #3
 8007c50:	3304      	adds	r3, #4
 8007c52:	3715      	adds	r7, #21
 8007c54:	42bd      	cmp	r5, r7
 8007c56:	bf38      	it	cc
 8007c58:	2304      	movcc	r3, #4
 8007c5a:	9301      	str	r3, [sp, #4]
 8007c5c:	9b02      	ldr	r3, [sp, #8]
 8007c5e:	9103      	str	r1, [sp, #12]
 8007c60:	428b      	cmp	r3, r1
 8007c62:	d80c      	bhi.n	8007c7e <__multiply+0x9a>
 8007c64:	2e00      	cmp	r6, #0
 8007c66:	dd03      	ble.n	8007c70 <__multiply+0x8c>
 8007c68:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d055      	beq.n	8007d1c <__multiply+0x138>
 8007c70:	6106      	str	r6, [r0, #16]
 8007c72:	b005      	add	sp, #20
 8007c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c78:	f843 2b04 	str.w	r2, [r3], #4
 8007c7c:	e7d9      	b.n	8007c32 <__multiply+0x4e>
 8007c7e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007c82:	f1ba 0f00 	cmp.w	sl, #0
 8007c86:	d01f      	beq.n	8007cc8 <__multiply+0xe4>
 8007c88:	46c4      	mov	ip, r8
 8007c8a:	46a1      	mov	r9, r4
 8007c8c:	2700      	movs	r7, #0
 8007c8e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007c92:	f8d9 3000 	ldr.w	r3, [r9]
 8007c96:	fa1f fb82 	uxth.w	fp, r2
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007ca0:	443b      	add	r3, r7
 8007ca2:	f8d9 7000 	ldr.w	r7, [r9]
 8007ca6:	0c12      	lsrs	r2, r2, #16
 8007ca8:	0c3f      	lsrs	r7, r7, #16
 8007caa:	fb0a 7202 	mla	r2, sl, r2, r7
 8007cae:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007cb2:	b29b      	uxth	r3, r3
 8007cb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cb8:	4565      	cmp	r5, ip
 8007cba:	f849 3b04 	str.w	r3, [r9], #4
 8007cbe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007cc2:	d8e4      	bhi.n	8007c8e <__multiply+0xaa>
 8007cc4:	9b01      	ldr	r3, [sp, #4]
 8007cc6:	50e7      	str	r7, [r4, r3]
 8007cc8:	9b03      	ldr	r3, [sp, #12]
 8007cca:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007cce:	3104      	adds	r1, #4
 8007cd0:	f1b9 0f00 	cmp.w	r9, #0
 8007cd4:	d020      	beq.n	8007d18 <__multiply+0x134>
 8007cd6:	6823      	ldr	r3, [r4, #0]
 8007cd8:	4647      	mov	r7, r8
 8007cda:	46a4      	mov	ip, r4
 8007cdc:	f04f 0a00 	mov.w	sl, #0
 8007ce0:	f8b7 b000 	ldrh.w	fp, [r7]
 8007ce4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007ce8:	fb09 220b 	mla	r2, r9, fp, r2
 8007cec:	4452      	add	r2, sl
 8007cee:	b29b      	uxth	r3, r3
 8007cf0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cf4:	f84c 3b04 	str.w	r3, [ip], #4
 8007cf8:	f857 3b04 	ldr.w	r3, [r7], #4
 8007cfc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d00:	f8bc 3000 	ldrh.w	r3, [ip]
 8007d04:	fb09 330a 	mla	r3, r9, sl, r3
 8007d08:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007d0c:	42bd      	cmp	r5, r7
 8007d0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d12:	d8e5      	bhi.n	8007ce0 <__multiply+0xfc>
 8007d14:	9a01      	ldr	r2, [sp, #4]
 8007d16:	50a3      	str	r3, [r4, r2]
 8007d18:	3404      	adds	r4, #4
 8007d1a:	e79f      	b.n	8007c5c <__multiply+0x78>
 8007d1c:	3e01      	subs	r6, #1
 8007d1e:	e7a1      	b.n	8007c64 <__multiply+0x80>
 8007d20:	08008d94 	.word	0x08008d94
 8007d24:	08008da5 	.word	0x08008da5

08007d28 <__pow5mult>:
 8007d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d2c:	4615      	mov	r5, r2
 8007d2e:	f012 0203 	ands.w	r2, r2, #3
 8007d32:	4607      	mov	r7, r0
 8007d34:	460e      	mov	r6, r1
 8007d36:	d007      	beq.n	8007d48 <__pow5mult+0x20>
 8007d38:	4c25      	ldr	r4, [pc, #148]	@ (8007dd0 <__pow5mult+0xa8>)
 8007d3a:	3a01      	subs	r2, #1
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d42:	f7ff fea7 	bl	8007a94 <__multadd>
 8007d46:	4606      	mov	r6, r0
 8007d48:	10ad      	asrs	r5, r5, #2
 8007d4a:	d03d      	beq.n	8007dc8 <__pow5mult+0xa0>
 8007d4c:	69fc      	ldr	r4, [r7, #28]
 8007d4e:	b97c      	cbnz	r4, 8007d70 <__pow5mult+0x48>
 8007d50:	2010      	movs	r0, #16
 8007d52:	f7ff fd87 	bl	8007864 <malloc>
 8007d56:	4602      	mov	r2, r0
 8007d58:	61f8      	str	r0, [r7, #28]
 8007d5a:	b928      	cbnz	r0, 8007d68 <__pow5mult+0x40>
 8007d5c:	4b1d      	ldr	r3, [pc, #116]	@ (8007dd4 <__pow5mult+0xac>)
 8007d5e:	481e      	ldr	r0, [pc, #120]	@ (8007dd8 <__pow5mult+0xb0>)
 8007d60:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007d64:	f000 fbea 	bl	800853c <__assert_func>
 8007d68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d6c:	6004      	str	r4, [r0, #0]
 8007d6e:	60c4      	str	r4, [r0, #12]
 8007d70:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007d74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d78:	b94c      	cbnz	r4, 8007d8e <__pow5mult+0x66>
 8007d7a:	f240 2171 	movw	r1, #625	@ 0x271
 8007d7e:	4638      	mov	r0, r7
 8007d80:	f7ff ff1a 	bl	8007bb8 <__i2b>
 8007d84:	2300      	movs	r3, #0
 8007d86:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d8a:	4604      	mov	r4, r0
 8007d8c:	6003      	str	r3, [r0, #0]
 8007d8e:	f04f 0900 	mov.w	r9, #0
 8007d92:	07eb      	lsls	r3, r5, #31
 8007d94:	d50a      	bpl.n	8007dac <__pow5mult+0x84>
 8007d96:	4631      	mov	r1, r6
 8007d98:	4622      	mov	r2, r4
 8007d9a:	4638      	mov	r0, r7
 8007d9c:	f7ff ff22 	bl	8007be4 <__multiply>
 8007da0:	4631      	mov	r1, r6
 8007da2:	4680      	mov	r8, r0
 8007da4:	4638      	mov	r0, r7
 8007da6:	f7ff fe53 	bl	8007a50 <_Bfree>
 8007daa:	4646      	mov	r6, r8
 8007dac:	106d      	asrs	r5, r5, #1
 8007dae:	d00b      	beq.n	8007dc8 <__pow5mult+0xa0>
 8007db0:	6820      	ldr	r0, [r4, #0]
 8007db2:	b938      	cbnz	r0, 8007dc4 <__pow5mult+0x9c>
 8007db4:	4622      	mov	r2, r4
 8007db6:	4621      	mov	r1, r4
 8007db8:	4638      	mov	r0, r7
 8007dba:	f7ff ff13 	bl	8007be4 <__multiply>
 8007dbe:	6020      	str	r0, [r4, #0]
 8007dc0:	f8c0 9000 	str.w	r9, [r0]
 8007dc4:	4604      	mov	r4, r0
 8007dc6:	e7e4      	b.n	8007d92 <__pow5mult+0x6a>
 8007dc8:	4630      	mov	r0, r6
 8007dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dce:	bf00      	nop
 8007dd0:	08008e58 	.word	0x08008e58
 8007dd4:	08008d25 	.word	0x08008d25
 8007dd8:	08008da5 	.word	0x08008da5

08007ddc <__lshift>:
 8007ddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007de0:	460c      	mov	r4, r1
 8007de2:	6849      	ldr	r1, [r1, #4]
 8007de4:	6923      	ldr	r3, [r4, #16]
 8007de6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007dea:	68a3      	ldr	r3, [r4, #8]
 8007dec:	4607      	mov	r7, r0
 8007dee:	4691      	mov	r9, r2
 8007df0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007df4:	f108 0601 	add.w	r6, r8, #1
 8007df8:	42b3      	cmp	r3, r6
 8007dfa:	db0b      	blt.n	8007e14 <__lshift+0x38>
 8007dfc:	4638      	mov	r0, r7
 8007dfe:	f7ff fde7 	bl	80079d0 <_Balloc>
 8007e02:	4605      	mov	r5, r0
 8007e04:	b948      	cbnz	r0, 8007e1a <__lshift+0x3e>
 8007e06:	4602      	mov	r2, r0
 8007e08:	4b28      	ldr	r3, [pc, #160]	@ (8007eac <__lshift+0xd0>)
 8007e0a:	4829      	ldr	r0, [pc, #164]	@ (8007eb0 <__lshift+0xd4>)
 8007e0c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007e10:	f000 fb94 	bl	800853c <__assert_func>
 8007e14:	3101      	adds	r1, #1
 8007e16:	005b      	lsls	r3, r3, #1
 8007e18:	e7ee      	b.n	8007df8 <__lshift+0x1c>
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	f100 0114 	add.w	r1, r0, #20
 8007e20:	f100 0210 	add.w	r2, r0, #16
 8007e24:	4618      	mov	r0, r3
 8007e26:	4553      	cmp	r3, sl
 8007e28:	db33      	blt.n	8007e92 <__lshift+0xb6>
 8007e2a:	6920      	ldr	r0, [r4, #16]
 8007e2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e30:	f104 0314 	add.w	r3, r4, #20
 8007e34:	f019 091f 	ands.w	r9, r9, #31
 8007e38:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e3c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007e40:	d02b      	beq.n	8007e9a <__lshift+0xbe>
 8007e42:	f1c9 0e20 	rsb	lr, r9, #32
 8007e46:	468a      	mov	sl, r1
 8007e48:	2200      	movs	r2, #0
 8007e4a:	6818      	ldr	r0, [r3, #0]
 8007e4c:	fa00 f009 	lsl.w	r0, r0, r9
 8007e50:	4310      	orrs	r0, r2
 8007e52:	f84a 0b04 	str.w	r0, [sl], #4
 8007e56:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e5a:	459c      	cmp	ip, r3
 8007e5c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007e60:	d8f3      	bhi.n	8007e4a <__lshift+0x6e>
 8007e62:	ebac 0304 	sub.w	r3, ip, r4
 8007e66:	3b15      	subs	r3, #21
 8007e68:	f023 0303 	bic.w	r3, r3, #3
 8007e6c:	3304      	adds	r3, #4
 8007e6e:	f104 0015 	add.w	r0, r4, #21
 8007e72:	4560      	cmp	r0, ip
 8007e74:	bf88      	it	hi
 8007e76:	2304      	movhi	r3, #4
 8007e78:	50ca      	str	r2, [r1, r3]
 8007e7a:	b10a      	cbz	r2, 8007e80 <__lshift+0xa4>
 8007e7c:	f108 0602 	add.w	r6, r8, #2
 8007e80:	3e01      	subs	r6, #1
 8007e82:	4638      	mov	r0, r7
 8007e84:	612e      	str	r6, [r5, #16]
 8007e86:	4621      	mov	r1, r4
 8007e88:	f7ff fde2 	bl	8007a50 <_Bfree>
 8007e8c:	4628      	mov	r0, r5
 8007e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e92:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e96:	3301      	adds	r3, #1
 8007e98:	e7c5      	b.n	8007e26 <__lshift+0x4a>
 8007e9a:	3904      	subs	r1, #4
 8007e9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ea0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ea4:	459c      	cmp	ip, r3
 8007ea6:	d8f9      	bhi.n	8007e9c <__lshift+0xc0>
 8007ea8:	e7ea      	b.n	8007e80 <__lshift+0xa4>
 8007eaa:	bf00      	nop
 8007eac:	08008d94 	.word	0x08008d94
 8007eb0:	08008da5 	.word	0x08008da5

08007eb4 <__mcmp>:
 8007eb4:	690a      	ldr	r2, [r1, #16]
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	6900      	ldr	r0, [r0, #16]
 8007eba:	1a80      	subs	r0, r0, r2
 8007ebc:	b530      	push	{r4, r5, lr}
 8007ebe:	d10e      	bne.n	8007ede <__mcmp+0x2a>
 8007ec0:	3314      	adds	r3, #20
 8007ec2:	3114      	adds	r1, #20
 8007ec4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007ec8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007ecc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ed0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ed4:	4295      	cmp	r5, r2
 8007ed6:	d003      	beq.n	8007ee0 <__mcmp+0x2c>
 8007ed8:	d205      	bcs.n	8007ee6 <__mcmp+0x32>
 8007eda:	f04f 30ff 	mov.w	r0, #4294967295
 8007ede:	bd30      	pop	{r4, r5, pc}
 8007ee0:	42a3      	cmp	r3, r4
 8007ee2:	d3f3      	bcc.n	8007ecc <__mcmp+0x18>
 8007ee4:	e7fb      	b.n	8007ede <__mcmp+0x2a>
 8007ee6:	2001      	movs	r0, #1
 8007ee8:	e7f9      	b.n	8007ede <__mcmp+0x2a>
	...

08007eec <__mdiff>:
 8007eec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ef0:	4689      	mov	r9, r1
 8007ef2:	4606      	mov	r6, r0
 8007ef4:	4611      	mov	r1, r2
 8007ef6:	4648      	mov	r0, r9
 8007ef8:	4614      	mov	r4, r2
 8007efa:	f7ff ffdb 	bl	8007eb4 <__mcmp>
 8007efe:	1e05      	subs	r5, r0, #0
 8007f00:	d112      	bne.n	8007f28 <__mdiff+0x3c>
 8007f02:	4629      	mov	r1, r5
 8007f04:	4630      	mov	r0, r6
 8007f06:	f7ff fd63 	bl	80079d0 <_Balloc>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	b928      	cbnz	r0, 8007f1a <__mdiff+0x2e>
 8007f0e:	4b3f      	ldr	r3, [pc, #252]	@ (800800c <__mdiff+0x120>)
 8007f10:	f240 2137 	movw	r1, #567	@ 0x237
 8007f14:	483e      	ldr	r0, [pc, #248]	@ (8008010 <__mdiff+0x124>)
 8007f16:	f000 fb11 	bl	800853c <__assert_func>
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f20:	4610      	mov	r0, r2
 8007f22:	b003      	add	sp, #12
 8007f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f28:	bfbc      	itt	lt
 8007f2a:	464b      	movlt	r3, r9
 8007f2c:	46a1      	movlt	r9, r4
 8007f2e:	4630      	mov	r0, r6
 8007f30:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007f34:	bfba      	itte	lt
 8007f36:	461c      	movlt	r4, r3
 8007f38:	2501      	movlt	r5, #1
 8007f3a:	2500      	movge	r5, #0
 8007f3c:	f7ff fd48 	bl	80079d0 <_Balloc>
 8007f40:	4602      	mov	r2, r0
 8007f42:	b918      	cbnz	r0, 8007f4c <__mdiff+0x60>
 8007f44:	4b31      	ldr	r3, [pc, #196]	@ (800800c <__mdiff+0x120>)
 8007f46:	f240 2145 	movw	r1, #581	@ 0x245
 8007f4a:	e7e3      	b.n	8007f14 <__mdiff+0x28>
 8007f4c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007f50:	6926      	ldr	r6, [r4, #16]
 8007f52:	60c5      	str	r5, [r0, #12]
 8007f54:	f109 0310 	add.w	r3, r9, #16
 8007f58:	f109 0514 	add.w	r5, r9, #20
 8007f5c:	f104 0e14 	add.w	lr, r4, #20
 8007f60:	f100 0b14 	add.w	fp, r0, #20
 8007f64:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007f68:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007f6c:	9301      	str	r3, [sp, #4]
 8007f6e:	46d9      	mov	r9, fp
 8007f70:	f04f 0c00 	mov.w	ip, #0
 8007f74:	9b01      	ldr	r3, [sp, #4]
 8007f76:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007f7a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007f7e:	9301      	str	r3, [sp, #4]
 8007f80:	fa1f f38a 	uxth.w	r3, sl
 8007f84:	4619      	mov	r1, r3
 8007f86:	b283      	uxth	r3, r0
 8007f88:	1acb      	subs	r3, r1, r3
 8007f8a:	0c00      	lsrs	r0, r0, #16
 8007f8c:	4463      	add	r3, ip
 8007f8e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007f92:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007f96:	b29b      	uxth	r3, r3
 8007f98:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007f9c:	4576      	cmp	r6, lr
 8007f9e:	f849 3b04 	str.w	r3, [r9], #4
 8007fa2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007fa6:	d8e5      	bhi.n	8007f74 <__mdiff+0x88>
 8007fa8:	1b33      	subs	r3, r6, r4
 8007faa:	3b15      	subs	r3, #21
 8007fac:	f023 0303 	bic.w	r3, r3, #3
 8007fb0:	3415      	adds	r4, #21
 8007fb2:	3304      	adds	r3, #4
 8007fb4:	42a6      	cmp	r6, r4
 8007fb6:	bf38      	it	cc
 8007fb8:	2304      	movcc	r3, #4
 8007fba:	441d      	add	r5, r3
 8007fbc:	445b      	add	r3, fp
 8007fbe:	461e      	mov	r6, r3
 8007fc0:	462c      	mov	r4, r5
 8007fc2:	4544      	cmp	r4, r8
 8007fc4:	d30e      	bcc.n	8007fe4 <__mdiff+0xf8>
 8007fc6:	f108 0103 	add.w	r1, r8, #3
 8007fca:	1b49      	subs	r1, r1, r5
 8007fcc:	f021 0103 	bic.w	r1, r1, #3
 8007fd0:	3d03      	subs	r5, #3
 8007fd2:	45a8      	cmp	r8, r5
 8007fd4:	bf38      	it	cc
 8007fd6:	2100      	movcc	r1, #0
 8007fd8:	440b      	add	r3, r1
 8007fda:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007fde:	b191      	cbz	r1, 8008006 <__mdiff+0x11a>
 8007fe0:	6117      	str	r7, [r2, #16]
 8007fe2:	e79d      	b.n	8007f20 <__mdiff+0x34>
 8007fe4:	f854 1b04 	ldr.w	r1, [r4], #4
 8007fe8:	46e6      	mov	lr, ip
 8007fea:	0c08      	lsrs	r0, r1, #16
 8007fec:	fa1c fc81 	uxtah	ip, ip, r1
 8007ff0:	4471      	add	r1, lr
 8007ff2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007ff6:	b289      	uxth	r1, r1
 8007ff8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007ffc:	f846 1b04 	str.w	r1, [r6], #4
 8008000:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008004:	e7dd      	b.n	8007fc2 <__mdiff+0xd6>
 8008006:	3f01      	subs	r7, #1
 8008008:	e7e7      	b.n	8007fda <__mdiff+0xee>
 800800a:	bf00      	nop
 800800c:	08008d94 	.word	0x08008d94
 8008010:	08008da5 	.word	0x08008da5

08008014 <__d2b>:
 8008014:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008018:	460f      	mov	r7, r1
 800801a:	2101      	movs	r1, #1
 800801c:	ec59 8b10 	vmov	r8, r9, d0
 8008020:	4616      	mov	r6, r2
 8008022:	f7ff fcd5 	bl	80079d0 <_Balloc>
 8008026:	4604      	mov	r4, r0
 8008028:	b930      	cbnz	r0, 8008038 <__d2b+0x24>
 800802a:	4602      	mov	r2, r0
 800802c:	4b23      	ldr	r3, [pc, #140]	@ (80080bc <__d2b+0xa8>)
 800802e:	4824      	ldr	r0, [pc, #144]	@ (80080c0 <__d2b+0xac>)
 8008030:	f240 310f 	movw	r1, #783	@ 0x30f
 8008034:	f000 fa82 	bl	800853c <__assert_func>
 8008038:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800803c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008040:	b10d      	cbz	r5, 8008046 <__d2b+0x32>
 8008042:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008046:	9301      	str	r3, [sp, #4]
 8008048:	f1b8 0300 	subs.w	r3, r8, #0
 800804c:	d023      	beq.n	8008096 <__d2b+0x82>
 800804e:	4668      	mov	r0, sp
 8008050:	9300      	str	r3, [sp, #0]
 8008052:	f7ff fd84 	bl	8007b5e <__lo0bits>
 8008056:	e9dd 1200 	ldrd	r1, r2, [sp]
 800805a:	b1d0      	cbz	r0, 8008092 <__d2b+0x7e>
 800805c:	f1c0 0320 	rsb	r3, r0, #32
 8008060:	fa02 f303 	lsl.w	r3, r2, r3
 8008064:	430b      	orrs	r3, r1
 8008066:	40c2      	lsrs	r2, r0
 8008068:	6163      	str	r3, [r4, #20]
 800806a:	9201      	str	r2, [sp, #4]
 800806c:	9b01      	ldr	r3, [sp, #4]
 800806e:	61a3      	str	r3, [r4, #24]
 8008070:	2b00      	cmp	r3, #0
 8008072:	bf0c      	ite	eq
 8008074:	2201      	moveq	r2, #1
 8008076:	2202      	movne	r2, #2
 8008078:	6122      	str	r2, [r4, #16]
 800807a:	b1a5      	cbz	r5, 80080a6 <__d2b+0x92>
 800807c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008080:	4405      	add	r5, r0
 8008082:	603d      	str	r5, [r7, #0]
 8008084:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008088:	6030      	str	r0, [r6, #0]
 800808a:	4620      	mov	r0, r4
 800808c:	b003      	add	sp, #12
 800808e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008092:	6161      	str	r1, [r4, #20]
 8008094:	e7ea      	b.n	800806c <__d2b+0x58>
 8008096:	a801      	add	r0, sp, #4
 8008098:	f7ff fd61 	bl	8007b5e <__lo0bits>
 800809c:	9b01      	ldr	r3, [sp, #4]
 800809e:	6163      	str	r3, [r4, #20]
 80080a0:	3020      	adds	r0, #32
 80080a2:	2201      	movs	r2, #1
 80080a4:	e7e8      	b.n	8008078 <__d2b+0x64>
 80080a6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80080aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80080ae:	6038      	str	r0, [r7, #0]
 80080b0:	6918      	ldr	r0, [r3, #16]
 80080b2:	f7ff fd35 	bl	8007b20 <__hi0bits>
 80080b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80080ba:	e7e5      	b.n	8008088 <__d2b+0x74>
 80080bc:	08008d94 	.word	0x08008d94
 80080c0:	08008da5 	.word	0x08008da5

080080c4 <__ssputs_r>:
 80080c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080c8:	688e      	ldr	r6, [r1, #8]
 80080ca:	461f      	mov	r7, r3
 80080cc:	42be      	cmp	r6, r7
 80080ce:	680b      	ldr	r3, [r1, #0]
 80080d0:	4682      	mov	sl, r0
 80080d2:	460c      	mov	r4, r1
 80080d4:	4690      	mov	r8, r2
 80080d6:	d82d      	bhi.n	8008134 <__ssputs_r+0x70>
 80080d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80080e0:	d026      	beq.n	8008130 <__ssputs_r+0x6c>
 80080e2:	6965      	ldr	r5, [r4, #20]
 80080e4:	6909      	ldr	r1, [r1, #16]
 80080e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80080ea:	eba3 0901 	sub.w	r9, r3, r1
 80080ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80080f2:	1c7b      	adds	r3, r7, #1
 80080f4:	444b      	add	r3, r9
 80080f6:	106d      	asrs	r5, r5, #1
 80080f8:	429d      	cmp	r5, r3
 80080fa:	bf38      	it	cc
 80080fc:	461d      	movcc	r5, r3
 80080fe:	0553      	lsls	r3, r2, #21
 8008100:	d527      	bpl.n	8008152 <__ssputs_r+0x8e>
 8008102:	4629      	mov	r1, r5
 8008104:	f7ff fbd8 	bl	80078b8 <_malloc_r>
 8008108:	4606      	mov	r6, r0
 800810a:	b360      	cbz	r0, 8008166 <__ssputs_r+0xa2>
 800810c:	6921      	ldr	r1, [r4, #16]
 800810e:	464a      	mov	r2, r9
 8008110:	f000 fa06 	bl	8008520 <memcpy>
 8008114:	89a3      	ldrh	r3, [r4, #12]
 8008116:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800811a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800811e:	81a3      	strh	r3, [r4, #12]
 8008120:	6126      	str	r6, [r4, #16]
 8008122:	6165      	str	r5, [r4, #20]
 8008124:	444e      	add	r6, r9
 8008126:	eba5 0509 	sub.w	r5, r5, r9
 800812a:	6026      	str	r6, [r4, #0]
 800812c:	60a5      	str	r5, [r4, #8]
 800812e:	463e      	mov	r6, r7
 8008130:	42be      	cmp	r6, r7
 8008132:	d900      	bls.n	8008136 <__ssputs_r+0x72>
 8008134:	463e      	mov	r6, r7
 8008136:	6820      	ldr	r0, [r4, #0]
 8008138:	4632      	mov	r2, r6
 800813a:	4641      	mov	r1, r8
 800813c:	f000 f9c6 	bl	80084cc <memmove>
 8008140:	68a3      	ldr	r3, [r4, #8]
 8008142:	1b9b      	subs	r3, r3, r6
 8008144:	60a3      	str	r3, [r4, #8]
 8008146:	6823      	ldr	r3, [r4, #0]
 8008148:	4433      	add	r3, r6
 800814a:	6023      	str	r3, [r4, #0]
 800814c:	2000      	movs	r0, #0
 800814e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008152:	462a      	mov	r2, r5
 8008154:	f000 fa36 	bl	80085c4 <_realloc_r>
 8008158:	4606      	mov	r6, r0
 800815a:	2800      	cmp	r0, #0
 800815c:	d1e0      	bne.n	8008120 <__ssputs_r+0x5c>
 800815e:	6921      	ldr	r1, [r4, #16]
 8008160:	4650      	mov	r0, sl
 8008162:	f7ff fb35 	bl	80077d0 <_free_r>
 8008166:	230c      	movs	r3, #12
 8008168:	f8ca 3000 	str.w	r3, [sl]
 800816c:	89a3      	ldrh	r3, [r4, #12]
 800816e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008172:	81a3      	strh	r3, [r4, #12]
 8008174:	f04f 30ff 	mov.w	r0, #4294967295
 8008178:	e7e9      	b.n	800814e <__ssputs_r+0x8a>
	...

0800817c <_svfiprintf_r>:
 800817c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008180:	4698      	mov	r8, r3
 8008182:	898b      	ldrh	r3, [r1, #12]
 8008184:	061b      	lsls	r3, r3, #24
 8008186:	b09d      	sub	sp, #116	@ 0x74
 8008188:	4607      	mov	r7, r0
 800818a:	460d      	mov	r5, r1
 800818c:	4614      	mov	r4, r2
 800818e:	d510      	bpl.n	80081b2 <_svfiprintf_r+0x36>
 8008190:	690b      	ldr	r3, [r1, #16]
 8008192:	b973      	cbnz	r3, 80081b2 <_svfiprintf_r+0x36>
 8008194:	2140      	movs	r1, #64	@ 0x40
 8008196:	f7ff fb8f 	bl	80078b8 <_malloc_r>
 800819a:	6028      	str	r0, [r5, #0]
 800819c:	6128      	str	r0, [r5, #16]
 800819e:	b930      	cbnz	r0, 80081ae <_svfiprintf_r+0x32>
 80081a0:	230c      	movs	r3, #12
 80081a2:	603b      	str	r3, [r7, #0]
 80081a4:	f04f 30ff 	mov.w	r0, #4294967295
 80081a8:	b01d      	add	sp, #116	@ 0x74
 80081aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ae:	2340      	movs	r3, #64	@ 0x40
 80081b0:	616b      	str	r3, [r5, #20]
 80081b2:	2300      	movs	r3, #0
 80081b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80081b6:	2320      	movs	r3, #32
 80081b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80081bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80081c0:	2330      	movs	r3, #48	@ 0x30
 80081c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008360 <_svfiprintf_r+0x1e4>
 80081c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80081ca:	f04f 0901 	mov.w	r9, #1
 80081ce:	4623      	mov	r3, r4
 80081d0:	469a      	mov	sl, r3
 80081d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081d6:	b10a      	cbz	r2, 80081dc <_svfiprintf_r+0x60>
 80081d8:	2a25      	cmp	r2, #37	@ 0x25
 80081da:	d1f9      	bne.n	80081d0 <_svfiprintf_r+0x54>
 80081dc:	ebba 0b04 	subs.w	fp, sl, r4
 80081e0:	d00b      	beq.n	80081fa <_svfiprintf_r+0x7e>
 80081e2:	465b      	mov	r3, fp
 80081e4:	4622      	mov	r2, r4
 80081e6:	4629      	mov	r1, r5
 80081e8:	4638      	mov	r0, r7
 80081ea:	f7ff ff6b 	bl	80080c4 <__ssputs_r>
 80081ee:	3001      	adds	r0, #1
 80081f0:	f000 80a7 	beq.w	8008342 <_svfiprintf_r+0x1c6>
 80081f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081f6:	445a      	add	r2, fp
 80081f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80081fa:	f89a 3000 	ldrb.w	r3, [sl]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	f000 809f 	beq.w	8008342 <_svfiprintf_r+0x1c6>
 8008204:	2300      	movs	r3, #0
 8008206:	f04f 32ff 	mov.w	r2, #4294967295
 800820a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800820e:	f10a 0a01 	add.w	sl, sl, #1
 8008212:	9304      	str	r3, [sp, #16]
 8008214:	9307      	str	r3, [sp, #28]
 8008216:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800821a:	931a      	str	r3, [sp, #104]	@ 0x68
 800821c:	4654      	mov	r4, sl
 800821e:	2205      	movs	r2, #5
 8008220:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008224:	484e      	ldr	r0, [pc, #312]	@ (8008360 <_svfiprintf_r+0x1e4>)
 8008226:	f7f7 ffd3 	bl	80001d0 <memchr>
 800822a:	9a04      	ldr	r2, [sp, #16]
 800822c:	b9d8      	cbnz	r0, 8008266 <_svfiprintf_r+0xea>
 800822e:	06d0      	lsls	r0, r2, #27
 8008230:	bf44      	itt	mi
 8008232:	2320      	movmi	r3, #32
 8008234:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008238:	0711      	lsls	r1, r2, #28
 800823a:	bf44      	itt	mi
 800823c:	232b      	movmi	r3, #43	@ 0x2b
 800823e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008242:	f89a 3000 	ldrb.w	r3, [sl]
 8008246:	2b2a      	cmp	r3, #42	@ 0x2a
 8008248:	d015      	beq.n	8008276 <_svfiprintf_r+0xfa>
 800824a:	9a07      	ldr	r2, [sp, #28]
 800824c:	4654      	mov	r4, sl
 800824e:	2000      	movs	r0, #0
 8008250:	f04f 0c0a 	mov.w	ip, #10
 8008254:	4621      	mov	r1, r4
 8008256:	f811 3b01 	ldrb.w	r3, [r1], #1
 800825a:	3b30      	subs	r3, #48	@ 0x30
 800825c:	2b09      	cmp	r3, #9
 800825e:	d94b      	bls.n	80082f8 <_svfiprintf_r+0x17c>
 8008260:	b1b0      	cbz	r0, 8008290 <_svfiprintf_r+0x114>
 8008262:	9207      	str	r2, [sp, #28]
 8008264:	e014      	b.n	8008290 <_svfiprintf_r+0x114>
 8008266:	eba0 0308 	sub.w	r3, r0, r8
 800826a:	fa09 f303 	lsl.w	r3, r9, r3
 800826e:	4313      	orrs	r3, r2
 8008270:	9304      	str	r3, [sp, #16]
 8008272:	46a2      	mov	sl, r4
 8008274:	e7d2      	b.n	800821c <_svfiprintf_r+0xa0>
 8008276:	9b03      	ldr	r3, [sp, #12]
 8008278:	1d19      	adds	r1, r3, #4
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	9103      	str	r1, [sp, #12]
 800827e:	2b00      	cmp	r3, #0
 8008280:	bfbb      	ittet	lt
 8008282:	425b      	neglt	r3, r3
 8008284:	f042 0202 	orrlt.w	r2, r2, #2
 8008288:	9307      	strge	r3, [sp, #28]
 800828a:	9307      	strlt	r3, [sp, #28]
 800828c:	bfb8      	it	lt
 800828e:	9204      	strlt	r2, [sp, #16]
 8008290:	7823      	ldrb	r3, [r4, #0]
 8008292:	2b2e      	cmp	r3, #46	@ 0x2e
 8008294:	d10a      	bne.n	80082ac <_svfiprintf_r+0x130>
 8008296:	7863      	ldrb	r3, [r4, #1]
 8008298:	2b2a      	cmp	r3, #42	@ 0x2a
 800829a:	d132      	bne.n	8008302 <_svfiprintf_r+0x186>
 800829c:	9b03      	ldr	r3, [sp, #12]
 800829e:	1d1a      	adds	r2, r3, #4
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	9203      	str	r2, [sp, #12]
 80082a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80082a8:	3402      	adds	r4, #2
 80082aa:	9305      	str	r3, [sp, #20]
 80082ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008370 <_svfiprintf_r+0x1f4>
 80082b0:	7821      	ldrb	r1, [r4, #0]
 80082b2:	2203      	movs	r2, #3
 80082b4:	4650      	mov	r0, sl
 80082b6:	f7f7 ff8b 	bl	80001d0 <memchr>
 80082ba:	b138      	cbz	r0, 80082cc <_svfiprintf_r+0x150>
 80082bc:	9b04      	ldr	r3, [sp, #16]
 80082be:	eba0 000a 	sub.w	r0, r0, sl
 80082c2:	2240      	movs	r2, #64	@ 0x40
 80082c4:	4082      	lsls	r2, r0
 80082c6:	4313      	orrs	r3, r2
 80082c8:	3401      	adds	r4, #1
 80082ca:	9304      	str	r3, [sp, #16]
 80082cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082d0:	4824      	ldr	r0, [pc, #144]	@ (8008364 <_svfiprintf_r+0x1e8>)
 80082d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80082d6:	2206      	movs	r2, #6
 80082d8:	f7f7 ff7a 	bl	80001d0 <memchr>
 80082dc:	2800      	cmp	r0, #0
 80082de:	d036      	beq.n	800834e <_svfiprintf_r+0x1d2>
 80082e0:	4b21      	ldr	r3, [pc, #132]	@ (8008368 <_svfiprintf_r+0x1ec>)
 80082e2:	bb1b      	cbnz	r3, 800832c <_svfiprintf_r+0x1b0>
 80082e4:	9b03      	ldr	r3, [sp, #12]
 80082e6:	3307      	adds	r3, #7
 80082e8:	f023 0307 	bic.w	r3, r3, #7
 80082ec:	3308      	adds	r3, #8
 80082ee:	9303      	str	r3, [sp, #12]
 80082f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082f2:	4433      	add	r3, r6
 80082f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80082f6:	e76a      	b.n	80081ce <_svfiprintf_r+0x52>
 80082f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80082fc:	460c      	mov	r4, r1
 80082fe:	2001      	movs	r0, #1
 8008300:	e7a8      	b.n	8008254 <_svfiprintf_r+0xd8>
 8008302:	2300      	movs	r3, #0
 8008304:	3401      	adds	r4, #1
 8008306:	9305      	str	r3, [sp, #20]
 8008308:	4619      	mov	r1, r3
 800830a:	f04f 0c0a 	mov.w	ip, #10
 800830e:	4620      	mov	r0, r4
 8008310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008314:	3a30      	subs	r2, #48	@ 0x30
 8008316:	2a09      	cmp	r2, #9
 8008318:	d903      	bls.n	8008322 <_svfiprintf_r+0x1a6>
 800831a:	2b00      	cmp	r3, #0
 800831c:	d0c6      	beq.n	80082ac <_svfiprintf_r+0x130>
 800831e:	9105      	str	r1, [sp, #20]
 8008320:	e7c4      	b.n	80082ac <_svfiprintf_r+0x130>
 8008322:	fb0c 2101 	mla	r1, ip, r1, r2
 8008326:	4604      	mov	r4, r0
 8008328:	2301      	movs	r3, #1
 800832a:	e7f0      	b.n	800830e <_svfiprintf_r+0x192>
 800832c:	ab03      	add	r3, sp, #12
 800832e:	9300      	str	r3, [sp, #0]
 8008330:	462a      	mov	r2, r5
 8008332:	4b0e      	ldr	r3, [pc, #56]	@ (800836c <_svfiprintf_r+0x1f0>)
 8008334:	a904      	add	r1, sp, #16
 8008336:	4638      	mov	r0, r7
 8008338:	f7fd fe92 	bl	8006060 <_printf_float>
 800833c:	1c42      	adds	r2, r0, #1
 800833e:	4606      	mov	r6, r0
 8008340:	d1d6      	bne.n	80082f0 <_svfiprintf_r+0x174>
 8008342:	89ab      	ldrh	r3, [r5, #12]
 8008344:	065b      	lsls	r3, r3, #25
 8008346:	f53f af2d 	bmi.w	80081a4 <_svfiprintf_r+0x28>
 800834a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800834c:	e72c      	b.n	80081a8 <_svfiprintf_r+0x2c>
 800834e:	ab03      	add	r3, sp, #12
 8008350:	9300      	str	r3, [sp, #0]
 8008352:	462a      	mov	r2, r5
 8008354:	4b05      	ldr	r3, [pc, #20]	@ (800836c <_svfiprintf_r+0x1f0>)
 8008356:	a904      	add	r1, sp, #16
 8008358:	4638      	mov	r0, r7
 800835a:	f7fe f919 	bl	8006590 <_printf_i>
 800835e:	e7ed      	b.n	800833c <_svfiprintf_r+0x1c0>
 8008360:	08008dfe 	.word	0x08008dfe
 8008364:	08008e08 	.word	0x08008e08
 8008368:	08006061 	.word	0x08006061
 800836c:	080080c5 	.word	0x080080c5
 8008370:	08008e04 	.word	0x08008e04

08008374 <__sflush_r>:
 8008374:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800837c:	0716      	lsls	r6, r2, #28
 800837e:	4605      	mov	r5, r0
 8008380:	460c      	mov	r4, r1
 8008382:	d454      	bmi.n	800842e <__sflush_r+0xba>
 8008384:	684b      	ldr	r3, [r1, #4]
 8008386:	2b00      	cmp	r3, #0
 8008388:	dc02      	bgt.n	8008390 <__sflush_r+0x1c>
 800838a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800838c:	2b00      	cmp	r3, #0
 800838e:	dd48      	ble.n	8008422 <__sflush_r+0xae>
 8008390:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008392:	2e00      	cmp	r6, #0
 8008394:	d045      	beq.n	8008422 <__sflush_r+0xae>
 8008396:	2300      	movs	r3, #0
 8008398:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800839c:	682f      	ldr	r7, [r5, #0]
 800839e:	6a21      	ldr	r1, [r4, #32]
 80083a0:	602b      	str	r3, [r5, #0]
 80083a2:	d030      	beq.n	8008406 <__sflush_r+0x92>
 80083a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80083a6:	89a3      	ldrh	r3, [r4, #12]
 80083a8:	0759      	lsls	r1, r3, #29
 80083aa:	d505      	bpl.n	80083b8 <__sflush_r+0x44>
 80083ac:	6863      	ldr	r3, [r4, #4]
 80083ae:	1ad2      	subs	r2, r2, r3
 80083b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80083b2:	b10b      	cbz	r3, 80083b8 <__sflush_r+0x44>
 80083b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80083b6:	1ad2      	subs	r2, r2, r3
 80083b8:	2300      	movs	r3, #0
 80083ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80083bc:	6a21      	ldr	r1, [r4, #32]
 80083be:	4628      	mov	r0, r5
 80083c0:	47b0      	blx	r6
 80083c2:	1c43      	adds	r3, r0, #1
 80083c4:	89a3      	ldrh	r3, [r4, #12]
 80083c6:	d106      	bne.n	80083d6 <__sflush_r+0x62>
 80083c8:	6829      	ldr	r1, [r5, #0]
 80083ca:	291d      	cmp	r1, #29
 80083cc:	d82b      	bhi.n	8008426 <__sflush_r+0xb2>
 80083ce:	4a2a      	ldr	r2, [pc, #168]	@ (8008478 <__sflush_r+0x104>)
 80083d0:	40ca      	lsrs	r2, r1
 80083d2:	07d6      	lsls	r6, r2, #31
 80083d4:	d527      	bpl.n	8008426 <__sflush_r+0xb2>
 80083d6:	2200      	movs	r2, #0
 80083d8:	6062      	str	r2, [r4, #4]
 80083da:	04d9      	lsls	r1, r3, #19
 80083dc:	6922      	ldr	r2, [r4, #16]
 80083de:	6022      	str	r2, [r4, #0]
 80083e0:	d504      	bpl.n	80083ec <__sflush_r+0x78>
 80083e2:	1c42      	adds	r2, r0, #1
 80083e4:	d101      	bne.n	80083ea <__sflush_r+0x76>
 80083e6:	682b      	ldr	r3, [r5, #0]
 80083e8:	b903      	cbnz	r3, 80083ec <__sflush_r+0x78>
 80083ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80083ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80083ee:	602f      	str	r7, [r5, #0]
 80083f0:	b1b9      	cbz	r1, 8008422 <__sflush_r+0xae>
 80083f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80083f6:	4299      	cmp	r1, r3
 80083f8:	d002      	beq.n	8008400 <__sflush_r+0x8c>
 80083fa:	4628      	mov	r0, r5
 80083fc:	f7ff f9e8 	bl	80077d0 <_free_r>
 8008400:	2300      	movs	r3, #0
 8008402:	6363      	str	r3, [r4, #52]	@ 0x34
 8008404:	e00d      	b.n	8008422 <__sflush_r+0xae>
 8008406:	2301      	movs	r3, #1
 8008408:	4628      	mov	r0, r5
 800840a:	47b0      	blx	r6
 800840c:	4602      	mov	r2, r0
 800840e:	1c50      	adds	r0, r2, #1
 8008410:	d1c9      	bne.n	80083a6 <__sflush_r+0x32>
 8008412:	682b      	ldr	r3, [r5, #0]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d0c6      	beq.n	80083a6 <__sflush_r+0x32>
 8008418:	2b1d      	cmp	r3, #29
 800841a:	d001      	beq.n	8008420 <__sflush_r+0xac>
 800841c:	2b16      	cmp	r3, #22
 800841e:	d11e      	bne.n	800845e <__sflush_r+0xea>
 8008420:	602f      	str	r7, [r5, #0]
 8008422:	2000      	movs	r0, #0
 8008424:	e022      	b.n	800846c <__sflush_r+0xf8>
 8008426:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800842a:	b21b      	sxth	r3, r3
 800842c:	e01b      	b.n	8008466 <__sflush_r+0xf2>
 800842e:	690f      	ldr	r7, [r1, #16]
 8008430:	2f00      	cmp	r7, #0
 8008432:	d0f6      	beq.n	8008422 <__sflush_r+0xae>
 8008434:	0793      	lsls	r3, r2, #30
 8008436:	680e      	ldr	r6, [r1, #0]
 8008438:	bf08      	it	eq
 800843a:	694b      	ldreq	r3, [r1, #20]
 800843c:	600f      	str	r7, [r1, #0]
 800843e:	bf18      	it	ne
 8008440:	2300      	movne	r3, #0
 8008442:	eba6 0807 	sub.w	r8, r6, r7
 8008446:	608b      	str	r3, [r1, #8]
 8008448:	f1b8 0f00 	cmp.w	r8, #0
 800844c:	dde9      	ble.n	8008422 <__sflush_r+0xae>
 800844e:	6a21      	ldr	r1, [r4, #32]
 8008450:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008452:	4643      	mov	r3, r8
 8008454:	463a      	mov	r2, r7
 8008456:	4628      	mov	r0, r5
 8008458:	47b0      	blx	r6
 800845a:	2800      	cmp	r0, #0
 800845c:	dc08      	bgt.n	8008470 <__sflush_r+0xfc>
 800845e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008462:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008466:	81a3      	strh	r3, [r4, #12]
 8008468:	f04f 30ff 	mov.w	r0, #4294967295
 800846c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008470:	4407      	add	r7, r0
 8008472:	eba8 0800 	sub.w	r8, r8, r0
 8008476:	e7e7      	b.n	8008448 <__sflush_r+0xd4>
 8008478:	20400001 	.word	0x20400001

0800847c <_fflush_r>:
 800847c:	b538      	push	{r3, r4, r5, lr}
 800847e:	690b      	ldr	r3, [r1, #16]
 8008480:	4605      	mov	r5, r0
 8008482:	460c      	mov	r4, r1
 8008484:	b913      	cbnz	r3, 800848c <_fflush_r+0x10>
 8008486:	2500      	movs	r5, #0
 8008488:	4628      	mov	r0, r5
 800848a:	bd38      	pop	{r3, r4, r5, pc}
 800848c:	b118      	cbz	r0, 8008496 <_fflush_r+0x1a>
 800848e:	6a03      	ldr	r3, [r0, #32]
 8008490:	b90b      	cbnz	r3, 8008496 <_fflush_r+0x1a>
 8008492:	f7fe fa27 	bl	80068e4 <__sinit>
 8008496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d0f3      	beq.n	8008486 <_fflush_r+0xa>
 800849e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80084a0:	07d0      	lsls	r0, r2, #31
 80084a2:	d404      	bmi.n	80084ae <_fflush_r+0x32>
 80084a4:	0599      	lsls	r1, r3, #22
 80084a6:	d402      	bmi.n	80084ae <_fflush_r+0x32>
 80084a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80084aa:	f7fe fb34 	bl	8006b16 <__retarget_lock_acquire_recursive>
 80084ae:	4628      	mov	r0, r5
 80084b0:	4621      	mov	r1, r4
 80084b2:	f7ff ff5f 	bl	8008374 <__sflush_r>
 80084b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80084b8:	07da      	lsls	r2, r3, #31
 80084ba:	4605      	mov	r5, r0
 80084bc:	d4e4      	bmi.n	8008488 <_fflush_r+0xc>
 80084be:	89a3      	ldrh	r3, [r4, #12]
 80084c0:	059b      	lsls	r3, r3, #22
 80084c2:	d4e1      	bmi.n	8008488 <_fflush_r+0xc>
 80084c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80084c6:	f7fe fb27 	bl	8006b18 <__retarget_lock_release_recursive>
 80084ca:	e7dd      	b.n	8008488 <_fflush_r+0xc>

080084cc <memmove>:
 80084cc:	4288      	cmp	r0, r1
 80084ce:	b510      	push	{r4, lr}
 80084d0:	eb01 0402 	add.w	r4, r1, r2
 80084d4:	d902      	bls.n	80084dc <memmove+0x10>
 80084d6:	4284      	cmp	r4, r0
 80084d8:	4623      	mov	r3, r4
 80084da:	d807      	bhi.n	80084ec <memmove+0x20>
 80084dc:	1e43      	subs	r3, r0, #1
 80084de:	42a1      	cmp	r1, r4
 80084e0:	d008      	beq.n	80084f4 <memmove+0x28>
 80084e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80084e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80084ea:	e7f8      	b.n	80084de <memmove+0x12>
 80084ec:	4402      	add	r2, r0
 80084ee:	4601      	mov	r1, r0
 80084f0:	428a      	cmp	r2, r1
 80084f2:	d100      	bne.n	80084f6 <memmove+0x2a>
 80084f4:	bd10      	pop	{r4, pc}
 80084f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80084fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80084fe:	e7f7      	b.n	80084f0 <memmove+0x24>

08008500 <_sbrk_r>:
 8008500:	b538      	push	{r3, r4, r5, lr}
 8008502:	4d06      	ldr	r5, [pc, #24]	@ (800851c <_sbrk_r+0x1c>)
 8008504:	2300      	movs	r3, #0
 8008506:	4604      	mov	r4, r0
 8008508:	4608      	mov	r0, r1
 800850a:	602b      	str	r3, [r5, #0]
 800850c:	f7f9 fd0a 	bl	8001f24 <_sbrk>
 8008510:	1c43      	adds	r3, r0, #1
 8008512:	d102      	bne.n	800851a <_sbrk_r+0x1a>
 8008514:	682b      	ldr	r3, [r5, #0]
 8008516:	b103      	cbz	r3, 800851a <_sbrk_r+0x1a>
 8008518:	6023      	str	r3, [r4, #0]
 800851a:	bd38      	pop	{r3, r4, r5, pc}
 800851c:	20000740 	.word	0x20000740

08008520 <memcpy>:
 8008520:	440a      	add	r2, r1
 8008522:	4291      	cmp	r1, r2
 8008524:	f100 33ff 	add.w	r3, r0, #4294967295
 8008528:	d100      	bne.n	800852c <memcpy+0xc>
 800852a:	4770      	bx	lr
 800852c:	b510      	push	{r4, lr}
 800852e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008532:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008536:	4291      	cmp	r1, r2
 8008538:	d1f9      	bne.n	800852e <memcpy+0xe>
 800853a:	bd10      	pop	{r4, pc}

0800853c <__assert_func>:
 800853c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800853e:	4614      	mov	r4, r2
 8008540:	461a      	mov	r2, r3
 8008542:	4b09      	ldr	r3, [pc, #36]	@ (8008568 <__assert_func+0x2c>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4605      	mov	r5, r0
 8008548:	68d8      	ldr	r0, [r3, #12]
 800854a:	b14c      	cbz	r4, 8008560 <__assert_func+0x24>
 800854c:	4b07      	ldr	r3, [pc, #28]	@ (800856c <__assert_func+0x30>)
 800854e:	9100      	str	r1, [sp, #0]
 8008550:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008554:	4906      	ldr	r1, [pc, #24]	@ (8008570 <__assert_func+0x34>)
 8008556:	462b      	mov	r3, r5
 8008558:	f000 f870 	bl	800863c <fiprintf>
 800855c:	f000 f880 	bl	8008660 <abort>
 8008560:	4b04      	ldr	r3, [pc, #16]	@ (8008574 <__assert_func+0x38>)
 8008562:	461c      	mov	r4, r3
 8008564:	e7f3      	b.n	800854e <__assert_func+0x12>
 8008566:	bf00      	nop
 8008568:	20000028 	.word	0x20000028
 800856c:	08008e19 	.word	0x08008e19
 8008570:	08008e26 	.word	0x08008e26
 8008574:	08008e54 	.word	0x08008e54

08008578 <_calloc_r>:
 8008578:	b570      	push	{r4, r5, r6, lr}
 800857a:	fba1 5402 	umull	r5, r4, r1, r2
 800857e:	b934      	cbnz	r4, 800858e <_calloc_r+0x16>
 8008580:	4629      	mov	r1, r5
 8008582:	f7ff f999 	bl	80078b8 <_malloc_r>
 8008586:	4606      	mov	r6, r0
 8008588:	b928      	cbnz	r0, 8008596 <_calloc_r+0x1e>
 800858a:	4630      	mov	r0, r6
 800858c:	bd70      	pop	{r4, r5, r6, pc}
 800858e:	220c      	movs	r2, #12
 8008590:	6002      	str	r2, [r0, #0]
 8008592:	2600      	movs	r6, #0
 8008594:	e7f9      	b.n	800858a <_calloc_r+0x12>
 8008596:	462a      	mov	r2, r5
 8008598:	4621      	mov	r1, r4
 800859a:	f7fe fa3e 	bl	8006a1a <memset>
 800859e:	e7f4      	b.n	800858a <_calloc_r+0x12>

080085a0 <__ascii_mbtowc>:
 80085a0:	b082      	sub	sp, #8
 80085a2:	b901      	cbnz	r1, 80085a6 <__ascii_mbtowc+0x6>
 80085a4:	a901      	add	r1, sp, #4
 80085a6:	b142      	cbz	r2, 80085ba <__ascii_mbtowc+0x1a>
 80085a8:	b14b      	cbz	r3, 80085be <__ascii_mbtowc+0x1e>
 80085aa:	7813      	ldrb	r3, [r2, #0]
 80085ac:	600b      	str	r3, [r1, #0]
 80085ae:	7812      	ldrb	r2, [r2, #0]
 80085b0:	1e10      	subs	r0, r2, #0
 80085b2:	bf18      	it	ne
 80085b4:	2001      	movne	r0, #1
 80085b6:	b002      	add	sp, #8
 80085b8:	4770      	bx	lr
 80085ba:	4610      	mov	r0, r2
 80085bc:	e7fb      	b.n	80085b6 <__ascii_mbtowc+0x16>
 80085be:	f06f 0001 	mvn.w	r0, #1
 80085c2:	e7f8      	b.n	80085b6 <__ascii_mbtowc+0x16>

080085c4 <_realloc_r>:
 80085c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085c8:	4607      	mov	r7, r0
 80085ca:	4614      	mov	r4, r2
 80085cc:	460d      	mov	r5, r1
 80085ce:	b921      	cbnz	r1, 80085da <_realloc_r+0x16>
 80085d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085d4:	4611      	mov	r1, r2
 80085d6:	f7ff b96f 	b.w	80078b8 <_malloc_r>
 80085da:	b92a      	cbnz	r2, 80085e8 <_realloc_r+0x24>
 80085dc:	f7ff f8f8 	bl	80077d0 <_free_r>
 80085e0:	4625      	mov	r5, r4
 80085e2:	4628      	mov	r0, r5
 80085e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085e8:	f000 f841 	bl	800866e <_malloc_usable_size_r>
 80085ec:	4284      	cmp	r4, r0
 80085ee:	4606      	mov	r6, r0
 80085f0:	d802      	bhi.n	80085f8 <_realloc_r+0x34>
 80085f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80085f6:	d8f4      	bhi.n	80085e2 <_realloc_r+0x1e>
 80085f8:	4621      	mov	r1, r4
 80085fa:	4638      	mov	r0, r7
 80085fc:	f7ff f95c 	bl	80078b8 <_malloc_r>
 8008600:	4680      	mov	r8, r0
 8008602:	b908      	cbnz	r0, 8008608 <_realloc_r+0x44>
 8008604:	4645      	mov	r5, r8
 8008606:	e7ec      	b.n	80085e2 <_realloc_r+0x1e>
 8008608:	42b4      	cmp	r4, r6
 800860a:	4622      	mov	r2, r4
 800860c:	4629      	mov	r1, r5
 800860e:	bf28      	it	cs
 8008610:	4632      	movcs	r2, r6
 8008612:	f7ff ff85 	bl	8008520 <memcpy>
 8008616:	4629      	mov	r1, r5
 8008618:	4638      	mov	r0, r7
 800861a:	f7ff f8d9 	bl	80077d0 <_free_r>
 800861e:	e7f1      	b.n	8008604 <_realloc_r+0x40>

08008620 <__ascii_wctomb>:
 8008620:	4603      	mov	r3, r0
 8008622:	4608      	mov	r0, r1
 8008624:	b141      	cbz	r1, 8008638 <__ascii_wctomb+0x18>
 8008626:	2aff      	cmp	r2, #255	@ 0xff
 8008628:	d904      	bls.n	8008634 <__ascii_wctomb+0x14>
 800862a:	228a      	movs	r2, #138	@ 0x8a
 800862c:	601a      	str	r2, [r3, #0]
 800862e:	f04f 30ff 	mov.w	r0, #4294967295
 8008632:	4770      	bx	lr
 8008634:	700a      	strb	r2, [r1, #0]
 8008636:	2001      	movs	r0, #1
 8008638:	4770      	bx	lr
	...

0800863c <fiprintf>:
 800863c:	b40e      	push	{r1, r2, r3}
 800863e:	b503      	push	{r0, r1, lr}
 8008640:	4601      	mov	r1, r0
 8008642:	ab03      	add	r3, sp, #12
 8008644:	4805      	ldr	r0, [pc, #20]	@ (800865c <fiprintf+0x20>)
 8008646:	f853 2b04 	ldr.w	r2, [r3], #4
 800864a:	6800      	ldr	r0, [r0, #0]
 800864c:	9301      	str	r3, [sp, #4]
 800864e:	f000 f83f 	bl	80086d0 <_vfiprintf_r>
 8008652:	b002      	add	sp, #8
 8008654:	f85d eb04 	ldr.w	lr, [sp], #4
 8008658:	b003      	add	sp, #12
 800865a:	4770      	bx	lr
 800865c:	20000028 	.word	0x20000028

08008660 <abort>:
 8008660:	b508      	push	{r3, lr}
 8008662:	2006      	movs	r0, #6
 8008664:	f000 fa08 	bl	8008a78 <raise>
 8008668:	2001      	movs	r0, #1
 800866a:	f7f9 fbe3 	bl	8001e34 <_exit>

0800866e <_malloc_usable_size_r>:
 800866e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008672:	1f18      	subs	r0, r3, #4
 8008674:	2b00      	cmp	r3, #0
 8008676:	bfbc      	itt	lt
 8008678:	580b      	ldrlt	r3, [r1, r0]
 800867a:	18c0      	addlt	r0, r0, r3
 800867c:	4770      	bx	lr

0800867e <__sfputc_r>:
 800867e:	6893      	ldr	r3, [r2, #8]
 8008680:	3b01      	subs	r3, #1
 8008682:	2b00      	cmp	r3, #0
 8008684:	b410      	push	{r4}
 8008686:	6093      	str	r3, [r2, #8]
 8008688:	da08      	bge.n	800869c <__sfputc_r+0x1e>
 800868a:	6994      	ldr	r4, [r2, #24]
 800868c:	42a3      	cmp	r3, r4
 800868e:	db01      	blt.n	8008694 <__sfputc_r+0x16>
 8008690:	290a      	cmp	r1, #10
 8008692:	d103      	bne.n	800869c <__sfputc_r+0x1e>
 8008694:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008698:	f000 b932 	b.w	8008900 <__swbuf_r>
 800869c:	6813      	ldr	r3, [r2, #0]
 800869e:	1c58      	adds	r0, r3, #1
 80086a0:	6010      	str	r0, [r2, #0]
 80086a2:	7019      	strb	r1, [r3, #0]
 80086a4:	4608      	mov	r0, r1
 80086a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086aa:	4770      	bx	lr

080086ac <__sfputs_r>:
 80086ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086ae:	4606      	mov	r6, r0
 80086b0:	460f      	mov	r7, r1
 80086b2:	4614      	mov	r4, r2
 80086b4:	18d5      	adds	r5, r2, r3
 80086b6:	42ac      	cmp	r4, r5
 80086b8:	d101      	bne.n	80086be <__sfputs_r+0x12>
 80086ba:	2000      	movs	r0, #0
 80086bc:	e007      	b.n	80086ce <__sfputs_r+0x22>
 80086be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086c2:	463a      	mov	r2, r7
 80086c4:	4630      	mov	r0, r6
 80086c6:	f7ff ffda 	bl	800867e <__sfputc_r>
 80086ca:	1c43      	adds	r3, r0, #1
 80086cc:	d1f3      	bne.n	80086b6 <__sfputs_r+0xa>
 80086ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080086d0 <_vfiprintf_r>:
 80086d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086d4:	460d      	mov	r5, r1
 80086d6:	b09d      	sub	sp, #116	@ 0x74
 80086d8:	4614      	mov	r4, r2
 80086da:	4698      	mov	r8, r3
 80086dc:	4606      	mov	r6, r0
 80086de:	b118      	cbz	r0, 80086e8 <_vfiprintf_r+0x18>
 80086e0:	6a03      	ldr	r3, [r0, #32]
 80086e2:	b90b      	cbnz	r3, 80086e8 <_vfiprintf_r+0x18>
 80086e4:	f7fe f8fe 	bl	80068e4 <__sinit>
 80086e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80086ea:	07d9      	lsls	r1, r3, #31
 80086ec:	d405      	bmi.n	80086fa <_vfiprintf_r+0x2a>
 80086ee:	89ab      	ldrh	r3, [r5, #12]
 80086f0:	059a      	lsls	r2, r3, #22
 80086f2:	d402      	bmi.n	80086fa <_vfiprintf_r+0x2a>
 80086f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80086f6:	f7fe fa0e 	bl	8006b16 <__retarget_lock_acquire_recursive>
 80086fa:	89ab      	ldrh	r3, [r5, #12]
 80086fc:	071b      	lsls	r3, r3, #28
 80086fe:	d501      	bpl.n	8008704 <_vfiprintf_r+0x34>
 8008700:	692b      	ldr	r3, [r5, #16]
 8008702:	b99b      	cbnz	r3, 800872c <_vfiprintf_r+0x5c>
 8008704:	4629      	mov	r1, r5
 8008706:	4630      	mov	r0, r6
 8008708:	f000 f938 	bl	800897c <__swsetup_r>
 800870c:	b170      	cbz	r0, 800872c <_vfiprintf_r+0x5c>
 800870e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008710:	07dc      	lsls	r4, r3, #31
 8008712:	d504      	bpl.n	800871e <_vfiprintf_r+0x4e>
 8008714:	f04f 30ff 	mov.w	r0, #4294967295
 8008718:	b01d      	add	sp, #116	@ 0x74
 800871a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800871e:	89ab      	ldrh	r3, [r5, #12]
 8008720:	0598      	lsls	r0, r3, #22
 8008722:	d4f7      	bmi.n	8008714 <_vfiprintf_r+0x44>
 8008724:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008726:	f7fe f9f7 	bl	8006b18 <__retarget_lock_release_recursive>
 800872a:	e7f3      	b.n	8008714 <_vfiprintf_r+0x44>
 800872c:	2300      	movs	r3, #0
 800872e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008730:	2320      	movs	r3, #32
 8008732:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008736:	f8cd 800c 	str.w	r8, [sp, #12]
 800873a:	2330      	movs	r3, #48	@ 0x30
 800873c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80088ec <_vfiprintf_r+0x21c>
 8008740:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008744:	f04f 0901 	mov.w	r9, #1
 8008748:	4623      	mov	r3, r4
 800874a:	469a      	mov	sl, r3
 800874c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008750:	b10a      	cbz	r2, 8008756 <_vfiprintf_r+0x86>
 8008752:	2a25      	cmp	r2, #37	@ 0x25
 8008754:	d1f9      	bne.n	800874a <_vfiprintf_r+0x7a>
 8008756:	ebba 0b04 	subs.w	fp, sl, r4
 800875a:	d00b      	beq.n	8008774 <_vfiprintf_r+0xa4>
 800875c:	465b      	mov	r3, fp
 800875e:	4622      	mov	r2, r4
 8008760:	4629      	mov	r1, r5
 8008762:	4630      	mov	r0, r6
 8008764:	f7ff ffa2 	bl	80086ac <__sfputs_r>
 8008768:	3001      	adds	r0, #1
 800876a:	f000 80a7 	beq.w	80088bc <_vfiprintf_r+0x1ec>
 800876e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008770:	445a      	add	r2, fp
 8008772:	9209      	str	r2, [sp, #36]	@ 0x24
 8008774:	f89a 3000 	ldrb.w	r3, [sl]
 8008778:	2b00      	cmp	r3, #0
 800877a:	f000 809f 	beq.w	80088bc <_vfiprintf_r+0x1ec>
 800877e:	2300      	movs	r3, #0
 8008780:	f04f 32ff 	mov.w	r2, #4294967295
 8008784:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008788:	f10a 0a01 	add.w	sl, sl, #1
 800878c:	9304      	str	r3, [sp, #16]
 800878e:	9307      	str	r3, [sp, #28]
 8008790:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008794:	931a      	str	r3, [sp, #104]	@ 0x68
 8008796:	4654      	mov	r4, sl
 8008798:	2205      	movs	r2, #5
 800879a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800879e:	4853      	ldr	r0, [pc, #332]	@ (80088ec <_vfiprintf_r+0x21c>)
 80087a0:	f7f7 fd16 	bl	80001d0 <memchr>
 80087a4:	9a04      	ldr	r2, [sp, #16]
 80087a6:	b9d8      	cbnz	r0, 80087e0 <_vfiprintf_r+0x110>
 80087a8:	06d1      	lsls	r1, r2, #27
 80087aa:	bf44      	itt	mi
 80087ac:	2320      	movmi	r3, #32
 80087ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087b2:	0713      	lsls	r3, r2, #28
 80087b4:	bf44      	itt	mi
 80087b6:	232b      	movmi	r3, #43	@ 0x2b
 80087b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80087bc:	f89a 3000 	ldrb.w	r3, [sl]
 80087c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80087c2:	d015      	beq.n	80087f0 <_vfiprintf_r+0x120>
 80087c4:	9a07      	ldr	r2, [sp, #28]
 80087c6:	4654      	mov	r4, sl
 80087c8:	2000      	movs	r0, #0
 80087ca:	f04f 0c0a 	mov.w	ip, #10
 80087ce:	4621      	mov	r1, r4
 80087d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80087d4:	3b30      	subs	r3, #48	@ 0x30
 80087d6:	2b09      	cmp	r3, #9
 80087d8:	d94b      	bls.n	8008872 <_vfiprintf_r+0x1a2>
 80087da:	b1b0      	cbz	r0, 800880a <_vfiprintf_r+0x13a>
 80087dc:	9207      	str	r2, [sp, #28]
 80087de:	e014      	b.n	800880a <_vfiprintf_r+0x13a>
 80087e0:	eba0 0308 	sub.w	r3, r0, r8
 80087e4:	fa09 f303 	lsl.w	r3, r9, r3
 80087e8:	4313      	orrs	r3, r2
 80087ea:	9304      	str	r3, [sp, #16]
 80087ec:	46a2      	mov	sl, r4
 80087ee:	e7d2      	b.n	8008796 <_vfiprintf_r+0xc6>
 80087f0:	9b03      	ldr	r3, [sp, #12]
 80087f2:	1d19      	adds	r1, r3, #4
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	9103      	str	r1, [sp, #12]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	bfbb      	ittet	lt
 80087fc:	425b      	neglt	r3, r3
 80087fe:	f042 0202 	orrlt.w	r2, r2, #2
 8008802:	9307      	strge	r3, [sp, #28]
 8008804:	9307      	strlt	r3, [sp, #28]
 8008806:	bfb8      	it	lt
 8008808:	9204      	strlt	r2, [sp, #16]
 800880a:	7823      	ldrb	r3, [r4, #0]
 800880c:	2b2e      	cmp	r3, #46	@ 0x2e
 800880e:	d10a      	bne.n	8008826 <_vfiprintf_r+0x156>
 8008810:	7863      	ldrb	r3, [r4, #1]
 8008812:	2b2a      	cmp	r3, #42	@ 0x2a
 8008814:	d132      	bne.n	800887c <_vfiprintf_r+0x1ac>
 8008816:	9b03      	ldr	r3, [sp, #12]
 8008818:	1d1a      	adds	r2, r3, #4
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	9203      	str	r2, [sp, #12]
 800881e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008822:	3402      	adds	r4, #2
 8008824:	9305      	str	r3, [sp, #20]
 8008826:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80088fc <_vfiprintf_r+0x22c>
 800882a:	7821      	ldrb	r1, [r4, #0]
 800882c:	2203      	movs	r2, #3
 800882e:	4650      	mov	r0, sl
 8008830:	f7f7 fcce 	bl	80001d0 <memchr>
 8008834:	b138      	cbz	r0, 8008846 <_vfiprintf_r+0x176>
 8008836:	9b04      	ldr	r3, [sp, #16]
 8008838:	eba0 000a 	sub.w	r0, r0, sl
 800883c:	2240      	movs	r2, #64	@ 0x40
 800883e:	4082      	lsls	r2, r0
 8008840:	4313      	orrs	r3, r2
 8008842:	3401      	adds	r4, #1
 8008844:	9304      	str	r3, [sp, #16]
 8008846:	f814 1b01 	ldrb.w	r1, [r4], #1
 800884a:	4829      	ldr	r0, [pc, #164]	@ (80088f0 <_vfiprintf_r+0x220>)
 800884c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008850:	2206      	movs	r2, #6
 8008852:	f7f7 fcbd 	bl	80001d0 <memchr>
 8008856:	2800      	cmp	r0, #0
 8008858:	d03f      	beq.n	80088da <_vfiprintf_r+0x20a>
 800885a:	4b26      	ldr	r3, [pc, #152]	@ (80088f4 <_vfiprintf_r+0x224>)
 800885c:	bb1b      	cbnz	r3, 80088a6 <_vfiprintf_r+0x1d6>
 800885e:	9b03      	ldr	r3, [sp, #12]
 8008860:	3307      	adds	r3, #7
 8008862:	f023 0307 	bic.w	r3, r3, #7
 8008866:	3308      	adds	r3, #8
 8008868:	9303      	str	r3, [sp, #12]
 800886a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800886c:	443b      	add	r3, r7
 800886e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008870:	e76a      	b.n	8008748 <_vfiprintf_r+0x78>
 8008872:	fb0c 3202 	mla	r2, ip, r2, r3
 8008876:	460c      	mov	r4, r1
 8008878:	2001      	movs	r0, #1
 800887a:	e7a8      	b.n	80087ce <_vfiprintf_r+0xfe>
 800887c:	2300      	movs	r3, #0
 800887e:	3401      	adds	r4, #1
 8008880:	9305      	str	r3, [sp, #20]
 8008882:	4619      	mov	r1, r3
 8008884:	f04f 0c0a 	mov.w	ip, #10
 8008888:	4620      	mov	r0, r4
 800888a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800888e:	3a30      	subs	r2, #48	@ 0x30
 8008890:	2a09      	cmp	r2, #9
 8008892:	d903      	bls.n	800889c <_vfiprintf_r+0x1cc>
 8008894:	2b00      	cmp	r3, #0
 8008896:	d0c6      	beq.n	8008826 <_vfiprintf_r+0x156>
 8008898:	9105      	str	r1, [sp, #20]
 800889a:	e7c4      	b.n	8008826 <_vfiprintf_r+0x156>
 800889c:	fb0c 2101 	mla	r1, ip, r1, r2
 80088a0:	4604      	mov	r4, r0
 80088a2:	2301      	movs	r3, #1
 80088a4:	e7f0      	b.n	8008888 <_vfiprintf_r+0x1b8>
 80088a6:	ab03      	add	r3, sp, #12
 80088a8:	9300      	str	r3, [sp, #0]
 80088aa:	462a      	mov	r2, r5
 80088ac:	4b12      	ldr	r3, [pc, #72]	@ (80088f8 <_vfiprintf_r+0x228>)
 80088ae:	a904      	add	r1, sp, #16
 80088b0:	4630      	mov	r0, r6
 80088b2:	f7fd fbd5 	bl	8006060 <_printf_float>
 80088b6:	4607      	mov	r7, r0
 80088b8:	1c78      	adds	r0, r7, #1
 80088ba:	d1d6      	bne.n	800886a <_vfiprintf_r+0x19a>
 80088bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80088be:	07d9      	lsls	r1, r3, #31
 80088c0:	d405      	bmi.n	80088ce <_vfiprintf_r+0x1fe>
 80088c2:	89ab      	ldrh	r3, [r5, #12]
 80088c4:	059a      	lsls	r2, r3, #22
 80088c6:	d402      	bmi.n	80088ce <_vfiprintf_r+0x1fe>
 80088c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80088ca:	f7fe f925 	bl	8006b18 <__retarget_lock_release_recursive>
 80088ce:	89ab      	ldrh	r3, [r5, #12]
 80088d0:	065b      	lsls	r3, r3, #25
 80088d2:	f53f af1f 	bmi.w	8008714 <_vfiprintf_r+0x44>
 80088d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80088d8:	e71e      	b.n	8008718 <_vfiprintf_r+0x48>
 80088da:	ab03      	add	r3, sp, #12
 80088dc:	9300      	str	r3, [sp, #0]
 80088de:	462a      	mov	r2, r5
 80088e0:	4b05      	ldr	r3, [pc, #20]	@ (80088f8 <_vfiprintf_r+0x228>)
 80088e2:	a904      	add	r1, sp, #16
 80088e4:	4630      	mov	r0, r6
 80088e6:	f7fd fe53 	bl	8006590 <_printf_i>
 80088ea:	e7e4      	b.n	80088b6 <_vfiprintf_r+0x1e6>
 80088ec:	08008dfe 	.word	0x08008dfe
 80088f0:	08008e08 	.word	0x08008e08
 80088f4:	08006061 	.word	0x08006061
 80088f8:	080086ad 	.word	0x080086ad
 80088fc:	08008e04 	.word	0x08008e04

08008900 <__swbuf_r>:
 8008900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008902:	460e      	mov	r6, r1
 8008904:	4614      	mov	r4, r2
 8008906:	4605      	mov	r5, r0
 8008908:	b118      	cbz	r0, 8008912 <__swbuf_r+0x12>
 800890a:	6a03      	ldr	r3, [r0, #32]
 800890c:	b90b      	cbnz	r3, 8008912 <__swbuf_r+0x12>
 800890e:	f7fd ffe9 	bl	80068e4 <__sinit>
 8008912:	69a3      	ldr	r3, [r4, #24]
 8008914:	60a3      	str	r3, [r4, #8]
 8008916:	89a3      	ldrh	r3, [r4, #12]
 8008918:	071a      	lsls	r2, r3, #28
 800891a:	d501      	bpl.n	8008920 <__swbuf_r+0x20>
 800891c:	6923      	ldr	r3, [r4, #16]
 800891e:	b943      	cbnz	r3, 8008932 <__swbuf_r+0x32>
 8008920:	4621      	mov	r1, r4
 8008922:	4628      	mov	r0, r5
 8008924:	f000 f82a 	bl	800897c <__swsetup_r>
 8008928:	b118      	cbz	r0, 8008932 <__swbuf_r+0x32>
 800892a:	f04f 37ff 	mov.w	r7, #4294967295
 800892e:	4638      	mov	r0, r7
 8008930:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008932:	6823      	ldr	r3, [r4, #0]
 8008934:	6922      	ldr	r2, [r4, #16]
 8008936:	1a98      	subs	r0, r3, r2
 8008938:	6963      	ldr	r3, [r4, #20]
 800893a:	b2f6      	uxtb	r6, r6
 800893c:	4283      	cmp	r3, r0
 800893e:	4637      	mov	r7, r6
 8008940:	dc05      	bgt.n	800894e <__swbuf_r+0x4e>
 8008942:	4621      	mov	r1, r4
 8008944:	4628      	mov	r0, r5
 8008946:	f7ff fd99 	bl	800847c <_fflush_r>
 800894a:	2800      	cmp	r0, #0
 800894c:	d1ed      	bne.n	800892a <__swbuf_r+0x2a>
 800894e:	68a3      	ldr	r3, [r4, #8]
 8008950:	3b01      	subs	r3, #1
 8008952:	60a3      	str	r3, [r4, #8]
 8008954:	6823      	ldr	r3, [r4, #0]
 8008956:	1c5a      	adds	r2, r3, #1
 8008958:	6022      	str	r2, [r4, #0]
 800895a:	701e      	strb	r6, [r3, #0]
 800895c:	6962      	ldr	r2, [r4, #20]
 800895e:	1c43      	adds	r3, r0, #1
 8008960:	429a      	cmp	r2, r3
 8008962:	d004      	beq.n	800896e <__swbuf_r+0x6e>
 8008964:	89a3      	ldrh	r3, [r4, #12]
 8008966:	07db      	lsls	r3, r3, #31
 8008968:	d5e1      	bpl.n	800892e <__swbuf_r+0x2e>
 800896a:	2e0a      	cmp	r6, #10
 800896c:	d1df      	bne.n	800892e <__swbuf_r+0x2e>
 800896e:	4621      	mov	r1, r4
 8008970:	4628      	mov	r0, r5
 8008972:	f7ff fd83 	bl	800847c <_fflush_r>
 8008976:	2800      	cmp	r0, #0
 8008978:	d0d9      	beq.n	800892e <__swbuf_r+0x2e>
 800897a:	e7d6      	b.n	800892a <__swbuf_r+0x2a>

0800897c <__swsetup_r>:
 800897c:	b538      	push	{r3, r4, r5, lr}
 800897e:	4b29      	ldr	r3, [pc, #164]	@ (8008a24 <__swsetup_r+0xa8>)
 8008980:	4605      	mov	r5, r0
 8008982:	6818      	ldr	r0, [r3, #0]
 8008984:	460c      	mov	r4, r1
 8008986:	b118      	cbz	r0, 8008990 <__swsetup_r+0x14>
 8008988:	6a03      	ldr	r3, [r0, #32]
 800898a:	b90b      	cbnz	r3, 8008990 <__swsetup_r+0x14>
 800898c:	f7fd ffaa 	bl	80068e4 <__sinit>
 8008990:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008994:	0719      	lsls	r1, r3, #28
 8008996:	d422      	bmi.n	80089de <__swsetup_r+0x62>
 8008998:	06da      	lsls	r2, r3, #27
 800899a:	d407      	bmi.n	80089ac <__swsetup_r+0x30>
 800899c:	2209      	movs	r2, #9
 800899e:	602a      	str	r2, [r5, #0]
 80089a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089a4:	81a3      	strh	r3, [r4, #12]
 80089a6:	f04f 30ff 	mov.w	r0, #4294967295
 80089aa:	e033      	b.n	8008a14 <__swsetup_r+0x98>
 80089ac:	0758      	lsls	r0, r3, #29
 80089ae:	d512      	bpl.n	80089d6 <__swsetup_r+0x5a>
 80089b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80089b2:	b141      	cbz	r1, 80089c6 <__swsetup_r+0x4a>
 80089b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80089b8:	4299      	cmp	r1, r3
 80089ba:	d002      	beq.n	80089c2 <__swsetup_r+0x46>
 80089bc:	4628      	mov	r0, r5
 80089be:	f7fe ff07 	bl	80077d0 <_free_r>
 80089c2:	2300      	movs	r3, #0
 80089c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80089c6:	89a3      	ldrh	r3, [r4, #12]
 80089c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80089cc:	81a3      	strh	r3, [r4, #12]
 80089ce:	2300      	movs	r3, #0
 80089d0:	6063      	str	r3, [r4, #4]
 80089d2:	6923      	ldr	r3, [r4, #16]
 80089d4:	6023      	str	r3, [r4, #0]
 80089d6:	89a3      	ldrh	r3, [r4, #12]
 80089d8:	f043 0308 	orr.w	r3, r3, #8
 80089dc:	81a3      	strh	r3, [r4, #12]
 80089de:	6923      	ldr	r3, [r4, #16]
 80089e0:	b94b      	cbnz	r3, 80089f6 <__swsetup_r+0x7a>
 80089e2:	89a3      	ldrh	r3, [r4, #12]
 80089e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80089e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089ec:	d003      	beq.n	80089f6 <__swsetup_r+0x7a>
 80089ee:	4621      	mov	r1, r4
 80089f0:	4628      	mov	r0, r5
 80089f2:	f000 f883 	bl	8008afc <__smakebuf_r>
 80089f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089fa:	f013 0201 	ands.w	r2, r3, #1
 80089fe:	d00a      	beq.n	8008a16 <__swsetup_r+0x9a>
 8008a00:	2200      	movs	r2, #0
 8008a02:	60a2      	str	r2, [r4, #8]
 8008a04:	6962      	ldr	r2, [r4, #20]
 8008a06:	4252      	negs	r2, r2
 8008a08:	61a2      	str	r2, [r4, #24]
 8008a0a:	6922      	ldr	r2, [r4, #16]
 8008a0c:	b942      	cbnz	r2, 8008a20 <__swsetup_r+0xa4>
 8008a0e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008a12:	d1c5      	bne.n	80089a0 <__swsetup_r+0x24>
 8008a14:	bd38      	pop	{r3, r4, r5, pc}
 8008a16:	0799      	lsls	r1, r3, #30
 8008a18:	bf58      	it	pl
 8008a1a:	6962      	ldrpl	r2, [r4, #20]
 8008a1c:	60a2      	str	r2, [r4, #8]
 8008a1e:	e7f4      	b.n	8008a0a <__swsetup_r+0x8e>
 8008a20:	2000      	movs	r0, #0
 8008a22:	e7f7      	b.n	8008a14 <__swsetup_r+0x98>
 8008a24:	20000028 	.word	0x20000028

08008a28 <_raise_r>:
 8008a28:	291f      	cmp	r1, #31
 8008a2a:	b538      	push	{r3, r4, r5, lr}
 8008a2c:	4605      	mov	r5, r0
 8008a2e:	460c      	mov	r4, r1
 8008a30:	d904      	bls.n	8008a3c <_raise_r+0x14>
 8008a32:	2316      	movs	r3, #22
 8008a34:	6003      	str	r3, [r0, #0]
 8008a36:	f04f 30ff 	mov.w	r0, #4294967295
 8008a3a:	bd38      	pop	{r3, r4, r5, pc}
 8008a3c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008a3e:	b112      	cbz	r2, 8008a46 <_raise_r+0x1e>
 8008a40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008a44:	b94b      	cbnz	r3, 8008a5a <_raise_r+0x32>
 8008a46:	4628      	mov	r0, r5
 8008a48:	f000 f830 	bl	8008aac <_getpid_r>
 8008a4c:	4622      	mov	r2, r4
 8008a4e:	4601      	mov	r1, r0
 8008a50:	4628      	mov	r0, r5
 8008a52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a56:	f000 b817 	b.w	8008a88 <_kill_r>
 8008a5a:	2b01      	cmp	r3, #1
 8008a5c:	d00a      	beq.n	8008a74 <_raise_r+0x4c>
 8008a5e:	1c59      	adds	r1, r3, #1
 8008a60:	d103      	bne.n	8008a6a <_raise_r+0x42>
 8008a62:	2316      	movs	r3, #22
 8008a64:	6003      	str	r3, [r0, #0]
 8008a66:	2001      	movs	r0, #1
 8008a68:	e7e7      	b.n	8008a3a <_raise_r+0x12>
 8008a6a:	2100      	movs	r1, #0
 8008a6c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008a70:	4620      	mov	r0, r4
 8008a72:	4798      	blx	r3
 8008a74:	2000      	movs	r0, #0
 8008a76:	e7e0      	b.n	8008a3a <_raise_r+0x12>

08008a78 <raise>:
 8008a78:	4b02      	ldr	r3, [pc, #8]	@ (8008a84 <raise+0xc>)
 8008a7a:	4601      	mov	r1, r0
 8008a7c:	6818      	ldr	r0, [r3, #0]
 8008a7e:	f7ff bfd3 	b.w	8008a28 <_raise_r>
 8008a82:	bf00      	nop
 8008a84:	20000028 	.word	0x20000028

08008a88 <_kill_r>:
 8008a88:	b538      	push	{r3, r4, r5, lr}
 8008a8a:	4d07      	ldr	r5, [pc, #28]	@ (8008aa8 <_kill_r+0x20>)
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	4604      	mov	r4, r0
 8008a90:	4608      	mov	r0, r1
 8008a92:	4611      	mov	r1, r2
 8008a94:	602b      	str	r3, [r5, #0]
 8008a96:	f7f9 f9bd 	bl	8001e14 <_kill>
 8008a9a:	1c43      	adds	r3, r0, #1
 8008a9c:	d102      	bne.n	8008aa4 <_kill_r+0x1c>
 8008a9e:	682b      	ldr	r3, [r5, #0]
 8008aa0:	b103      	cbz	r3, 8008aa4 <_kill_r+0x1c>
 8008aa2:	6023      	str	r3, [r4, #0]
 8008aa4:	bd38      	pop	{r3, r4, r5, pc}
 8008aa6:	bf00      	nop
 8008aa8:	20000740 	.word	0x20000740

08008aac <_getpid_r>:
 8008aac:	f7f9 b9aa 	b.w	8001e04 <_getpid>

08008ab0 <__swhatbuf_r>:
 8008ab0:	b570      	push	{r4, r5, r6, lr}
 8008ab2:	460c      	mov	r4, r1
 8008ab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ab8:	2900      	cmp	r1, #0
 8008aba:	b096      	sub	sp, #88	@ 0x58
 8008abc:	4615      	mov	r5, r2
 8008abe:	461e      	mov	r6, r3
 8008ac0:	da0d      	bge.n	8008ade <__swhatbuf_r+0x2e>
 8008ac2:	89a3      	ldrh	r3, [r4, #12]
 8008ac4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008ac8:	f04f 0100 	mov.w	r1, #0
 8008acc:	bf14      	ite	ne
 8008ace:	2340      	movne	r3, #64	@ 0x40
 8008ad0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008ad4:	2000      	movs	r0, #0
 8008ad6:	6031      	str	r1, [r6, #0]
 8008ad8:	602b      	str	r3, [r5, #0]
 8008ada:	b016      	add	sp, #88	@ 0x58
 8008adc:	bd70      	pop	{r4, r5, r6, pc}
 8008ade:	466a      	mov	r2, sp
 8008ae0:	f000 f848 	bl	8008b74 <_fstat_r>
 8008ae4:	2800      	cmp	r0, #0
 8008ae6:	dbec      	blt.n	8008ac2 <__swhatbuf_r+0x12>
 8008ae8:	9901      	ldr	r1, [sp, #4]
 8008aea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008aee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008af2:	4259      	negs	r1, r3
 8008af4:	4159      	adcs	r1, r3
 8008af6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008afa:	e7eb      	b.n	8008ad4 <__swhatbuf_r+0x24>

08008afc <__smakebuf_r>:
 8008afc:	898b      	ldrh	r3, [r1, #12]
 8008afe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b00:	079d      	lsls	r5, r3, #30
 8008b02:	4606      	mov	r6, r0
 8008b04:	460c      	mov	r4, r1
 8008b06:	d507      	bpl.n	8008b18 <__smakebuf_r+0x1c>
 8008b08:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008b0c:	6023      	str	r3, [r4, #0]
 8008b0e:	6123      	str	r3, [r4, #16]
 8008b10:	2301      	movs	r3, #1
 8008b12:	6163      	str	r3, [r4, #20]
 8008b14:	b003      	add	sp, #12
 8008b16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b18:	ab01      	add	r3, sp, #4
 8008b1a:	466a      	mov	r2, sp
 8008b1c:	f7ff ffc8 	bl	8008ab0 <__swhatbuf_r>
 8008b20:	9f00      	ldr	r7, [sp, #0]
 8008b22:	4605      	mov	r5, r0
 8008b24:	4639      	mov	r1, r7
 8008b26:	4630      	mov	r0, r6
 8008b28:	f7fe fec6 	bl	80078b8 <_malloc_r>
 8008b2c:	b948      	cbnz	r0, 8008b42 <__smakebuf_r+0x46>
 8008b2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b32:	059a      	lsls	r2, r3, #22
 8008b34:	d4ee      	bmi.n	8008b14 <__smakebuf_r+0x18>
 8008b36:	f023 0303 	bic.w	r3, r3, #3
 8008b3a:	f043 0302 	orr.w	r3, r3, #2
 8008b3e:	81a3      	strh	r3, [r4, #12]
 8008b40:	e7e2      	b.n	8008b08 <__smakebuf_r+0xc>
 8008b42:	89a3      	ldrh	r3, [r4, #12]
 8008b44:	6020      	str	r0, [r4, #0]
 8008b46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b4a:	81a3      	strh	r3, [r4, #12]
 8008b4c:	9b01      	ldr	r3, [sp, #4]
 8008b4e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008b52:	b15b      	cbz	r3, 8008b6c <__smakebuf_r+0x70>
 8008b54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b58:	4630      	mov	r0, r6
 8008b5a:	f000 f81d 	bl	8008b98 <_isatty_r>
 8008b5e:	b128      	cbz	r0, 8008b6c <__smakebuf_r+0x70>
 8008b60:	89a3      	ldrh	r3, [r4, #12]
 8008b62:	f023 0303 	bic.w	r3, r3, #3
 8008b66:	f043 0301 	orr.w	r3, r3, #1
 8008b6a:	81a3      	strh	r3, [r4, #12]
 8008b6c:	89a3      	ldrh	r3, [r4, #12]
 8008b6e:	431d      	orrs	r5, r3
 8008b70:	81a5      	strh	r5, [r4, #12]
 8008b72:	e7cf      	b.n	8008b14 <__smakebuf_r+0x18>

08008b74 <_fstat_r>:
 8008b74:	b538      	push	{r3, r4, r5, lr}
 8008b76:	4d07      	ldr	r5, [pc, #28]	@ (8008b94 <_fstat_r+0x20>)
 8008b78:	2300      	movs	r3, #0
 8008b7a:	4604      	mov	r4, r0
 8008b7c:	4608      	mov	r0, r1
 8008b7e:	4611      	mov	r1, r2
 8008b80:	602b      	str	r3, [r5, #0]
 8008b82:	f7f9 f9a7 	bl	8001ed4 <_fstat>
 8008b86:	1c43      	adds	r3, r0, #1
 8008b88:	d102      	bne.n	8008b90 <_fstat_r+0x1c>
 8008b8a:	682b      	ldr	r3, [r5, #0]
 8008b8c:	b103      	cbz	r3, 8008b90 <_fstat_r+0x1c>
 8008b8e:	6023      	str	r3, [r4, #0]
 8008b90:	bd38      	pop	{r3, r4, r5, pc}
 8008b92:	bf00      	nop
 8008b94:	20000740 	.word	0x20000740

08008b98 <_isatty_r>:
 8008b98:	b538      	push	{r3, r4, r5, lr}
 8008b9a:	4d06      	ldr	r5, [pc, #24]	@ (8008bb4 <_isatty_r+0x1c>)
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	4604      	mov	r4, r0
 8008ba0:	4608      	mov	r0, r1
 8008ba2:	602b      	str	r3, [r5, #0]
 8008ba4:	f7f9 f9a6 	bl	8001ef4 <_isatty>
 8008ba8:	1c43      	adds	r3, r0, #1
 8008baa:	d102      	bne.n	8008bb2 <_isatty_r+0x1a>
 8008bac:	682b      	ldr	r3, [r5, #0]
 8008bae:	b103      	cbz	r3, 8008bb2 <_isatty_r+0x1a>
 8008bb0:	6023      	str	r3, [r4, #0]
 8008bb2:	bd38      	pop	{r3, r4, r5, pc}
 8008bb4:	20000740 	.word	0x20000740

08008bb8 <fmaxf>:
 8008bb8:	b508      	push	{r3, lr}
 8008bba:	ed2d 8b02 	vpush	{d8}
 8008bbe:	eeb0 8a40 	vmov.f32	s16, s0
 8008bc2:	eef0 8a60 	vmov.f32	s17, s1
 8008bc6:	f000 f831 	bl	8008c2c <__fpclassifyf>
 8008bca:	b930      	cbnz	r0, 8008bda <fmaxf+0x22>
 8008bcc:	eeb0 8a68 	vmov.f32	s16, s17
 8008bd0:	eeb0 0a48 	vmov.f32	s0, s16
 8008bd4:	ecbd 8b02 	vpop	{d8}
 8008bd8:	bd08      	pop	{r3, pc}
 8008bda:	eeb0 0a68 	vmov.f32	s0, s17
 8008bde:	f000 f825 	bl	8008c2c <__fpclassifyf>
 8008be2:	2800      	cmp	r0, #0
 8008be4:	d0f4      	beq.n	8008bd0 <fmaxf+0x18>
 8008be6:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8008bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bee:	dded      	ble.n	8008bcc <fmaxf+0x14>
 8008bf0:	e7ee      	b.n	8008bd0 <fmaxf+0x18>

08008bf2 <fminf>:
 8008bf2:	b508      	push	{r3, lr}
 8008bf4:	ed2d 8b02 	vpush	{d8}
 8008bf8:	eeb0 8a40 	vmov.f32	s16, s0
 8008bfc:	eef0 8a60 	vmov.f32	s17, s1
 8008c00:	f000 f814 	bl	8008c2c <__fpclassifyf>
 8008c04:	b930      	cbnz	r0, 8008c14 <fminf+0x22>
 8008c06:	eeb0 8a68 	vmov.f32	s16, s17
 8008c0a:	eeb0 0a48 	vmov.f32	s0, s16
 8008c0e:	ecbd 8b02 	vpop	{d8}
 8008c12:	bd08      	pop	{r3, pc}
 8008c14:	eeb0 0a68 	vmov.f32	s0, s17
 8008c18:	f000 f808 	bl	8008c2c <__fpclassifyf>
 8008c1c:	2800      	cmp	r0, #0
 8008c1e:	d0f4      	beq.n	8008c0a <fminf+0x18>
 8008c20:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8008c24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c28:	d5ed      	bpl.n	8008c06 <fminf+0x14>
 8008c2a:	e7ee      	b.n	8008c0a <fminf+0x18>

08008c2c <__fpclassifyf>:
 8008c2c:	ee10 3a10 	vmov	r3, s0
 8008c30:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8008c34:	d00d      	beq.n	8008c52 <__fpclassifyf+0x26>
 8008c36:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8008c3a:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8008c3e:	d30a      	bcc.n	8008c56 <__fpclassifyf+0x2a>
 8008c40:	4b07      	ldr	r3, [pc, #28]	@ (8008c60 <__fpclassifyf+0x34>)
 8008c42:	1e42      	subs	r2, r0, #1
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d908      	bls.n	8008c5a <__fpclassifyf+0x2e>
 8008c48:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8008c4c:	4258      	negs	r0, r3
 8008c4e:	4158      	adcs	r0, r3
 8008c50:	4770      	bx	lr
 8008c52:	2002      	movs	r0, #2
 8008c54:	4770      	bx	lr
 8008c56:	2004      	movs	r0, #4
 8008c58:	4770      	bx	lr
 8008c5a:	2003      	movs	r0, #3
 8008c5c:	4770      	bx	lr
 8008c5e:	bf00      	nop
 8008c60:	007ffffe 	.word	0x007ffffe

08008c64 <_init>:
 8008c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c66:	bf00      	nop
 8008c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c6a:	bc08      	pop	{r3}
 8008c6c:	469e      	mov	lr, r3
 8008c6e:	4770      	bx	lr

08008c70 <_fini>:
 8008c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c72:	bf00      	nop
 8008c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c76:	bc08      	pop	{r3}
 8008c78:	469e      	mov	lr, r3
 8008c7a:	4770      	bx	lr
