# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Projeto2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/Reg_Instrucao.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:38 on Nov 03,2021
# vcom -reportprogress 300 -93 -work work C:/Users/RodrigoCardoso/Documents/GitHub/AC-Projeto2/Reg_Instrucao.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg_Instrucao
# -- Compiling architecture Behavior of Reg_Instrucao
# End time: 12:45:38 on Nov 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.reg_instrucao
# vsim work.reg_instrucao 
# Start time: 12:45:41 on Nov 03,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.reg_instrucao(behavior)
add wave -position insertpoint sim:/reg_instrucao/*
add wave -position insertpoint sim:/reg_instrucao/*
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# 1
# 1
restart
add wave -position end  sim:/reg_instrucao/OP
add wave -position end  sim:/reg_instrucao/RS
add wave -position end  sim:/reg_instrucao/RT
add wave -position end  sim:/reg_instrucao/RD
run
run
# End time: 12:47:25 on Nov 03,2021, Elapsed time: 0:01:44
# Errors: 0, Warnings: 0
