#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000237c8a49e50 .scope module, "mips_tb" "mips_tb" 2 2;
 .timescale 0 0;
v00000237c8ab9d50_0 .var "clk", 0 0;
v00000237c8ab9490_0 .var "reset", 0 0;
v00000237c8ab86d0_0 .net "writedata", 31 0, L_00000237c8b148f0;  1 drivers
S_00000237c89caf60 .scope module, "dut" "mips" 2 8, 3 3 0, S_00000237c8a49e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
v00000237c8ab7f20_0 .net "aluen", 0 0, L_00000237c8b14e90;  1 drivers
v00000237c8ab69e0_0 .net "alufunc", 3 0, L_00000237c8b14670;  1 drivers
v00000237c8ab7020_0 .net "aluout", 31 0, v00000237c8ab3b40_0;  1 drivers
v00000237c8ab6440_0 .net "alusel1", 0 0, L_00000237c8b142b0;  1 drivers
v00000237c8ab7660_0 .net "alusel2", 0 0, L_00000237c8b15cf0;  1 drivers
v00000237c8ab70c0_0 .net "branch", 0 0, L_00000237c8b143f0;  1 drivers
v00000237c8ab6800_0 .net "clk", 0 0, v00000237c8ab9d50_0;  1 drivers
v00000237c8ab68a0_0 .net "irout", 31 0, v00000237c8a687b0_0;  1 drivers
v00000237c8ab64e0_0 .net "ldA", 0 0, L_00000237c8b151b0;  1 drivers
v00000237c8ab77a0_0 .net "ldB", 0 0, L_00000237c8b15b10;  1 drivers
v00000237c8ab6580_0 .net "ldaluout", 0 0, L_00000237c8b15e30;  1 drivers
v00000237c8ab6a80_0 .net "ldimm", 0 0, L_00000237c8b14350;  1 drivers
v00000237c8ab7700_0 .net "ldir", 0 0, L_00000237c8b14990;  1 drivers
v00000237c8ab7480_0 .net "ldlmd", 0 0, L_00000237c8b14df0;  1 drivers
v00000237c8ab6620_0 .net "ldnpc", 0 0, L_00000237c8b145d0;  1 drivers
v00000237c8ab66c0_0 .net "ldpc", 0 0, L_00000237c8b159d0;  1 drivers
v00000237c8ab6760_0 .net "opcond", 1 0, L_00000237c8b14490;  1 drivers
v00000237c8ab7b60_0 .net "readdmem", 0 0, L_00000237c8b14170;  1 drivers
v00000237c8ab6080_0 .net "readim", 0 0, L_00000237c8b14cb0;  1 drivers
v00000237c8ab7c00_0 .net "regwrite", 0 0, L_00000237c8b14d50;  1 drivers
v00000237c8ab6940_0 .net "reset", 0 0, v00000237c8ab9490_0;  1 drivers
v00000237c8ab6b20_0 .net "seldest", 0 0, L_00000237c8b15d90;  1 drivers
v00000237c8ab6bc0_0 .net "selwb", 0 0, L_00000237c8b14530;  1 drivers
v00000237c8ab9ad0_0 .net "writedata", 31 0, L_00000237c8b148f0;  alias, 1 drivers
v00000237c8ab9b70_0 .net "writedmem", 0 0, L_00000237c8b15930;  1 drivers
S_00000237c89cb0f0 .scope module, "ctrl" "controller" 3 17, 4 1 0, S_00000237c89caf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "irout";
    .port_info 3 /OUTPUT 1 "readim";
    .port_info 4 /OUTPUT 1 "ldir";
    .port_info 5 /OUTPUT 1 "ldnpc";
    .port_info 6 /OUTPUT 1 "ldA";
    .port_info 7 /OUTPUT 1 "ldB";
    .port_info 8 /OUTPUT 1 "ldimm";
    .port_info 9 /OUTPUT 2 "opcond";
    .port_info 10 /OUTPUT 1 "alusel1";
    .port_info 11 /OUTPUT 1 "alusel2";
    .port_info 12 /OUTPUT 1 "aluen";
    .port_info 13 /OUTPUT 1 "ldaluout";
    .port_info 14 /OUTPUT 4 "alufunc";
    .port_info 15 /OUTPUT 1 "seldest";
    .port_info 16 /OUTPUT 1 "regwrite";
    .port_info 17 /OUTPUT 1 "writedmem";
    .port_info 18 /OUTPUT 1 "readdmem";
    .port_info 19 /OUTPUT 1 "ldlmd";
    .port_info 20 /OUTPUT 1 "selwb";
    .port_info 21 /OUTPUT 1 "branch";
    .port_info 22 /OUTPUT 1 "ldpc";
P_00000237c89cb280 .param/l "EX" 0 4 14, C4<010>;
P_00000237c89cb2b8 .param/l "HLT" 0 4 14, C4<101>;
P_00000237c89cb2f0 .param/l "ID" 0 4 14, C4<001>;
P_00000237c89cb328 .param/l "IF" 0 4 14, C4<000>;
P_00000237c89cb360 .param/l "MEM" 0 4 14, C4<011>;
P_00000237c89cb398 .param/l "WB" 0 4 14, C4<100>;
v00000237c8a33710_0 .net *"_ivl_22", 23 0, v00000237c8ab3000_0;  1 drivers
v00000237c8a351f0_0 .net "aluen", 0 0, L_00000237c8b14e90;  alias, 1 drivers
v00000237c8a34750_0 .net "alufunc", 3 0, L_00000237c8b14670;  alias, 1 drivers
v00000237c8a25900_0 .net "alusel1", 0 0, L_00000237c8b142b0;  alias, 1 drivers
v00000237c8a25e00_0 .net "alusel2", 0 0, L_00000237c8b15cf0;  alias, 1 drivers
v00000237c8a26080_0 .net "branch", 0 0, L_00000237c8b143f0;  alias, 1 drivers
v00000237c8ab35a0_0 .net "clk", 0 0, v00000237c8ab9d50_0;  alias, 1 drivers
v00000237c8ab3000_0 .var "control_signals", 23 0;
v00000237c8ab3820_0 .net "irout", 31 0, v00000237c8a687b0_0;  alias, 1 drivers
v00000237c8ab2380_0 .net "ldA", 0 0, L_00000237c8b151b0;  alias, 1 drivers
v00000237c8ab3640_0 .net "ldB", 0 0, L_00000237c8b15b10;  alias, 1 drivers
v00000237c8ab2420_0 .net "ldaluout", 0 0, L_00000237c8b15e30;  alias, 1 drivers
v00000237c8ab2240_0 .net "ldimm", 0 0, L_00000237c8b14350;  alias, 1 drivers
v00000237c8ab2920_0 .net "ldir", 0 0, L_00000237c8b14990;  alias, 1 drivers
v00000237c8ab3dc0_0 .net "ldlmd", 0 0, L_00000237c8b14df0;  alias, 1 drivers
v00000237c8ab2ce0_0 .net "ldnpc", 0 0, L_00000237c8b145d0;  alias, 1 drivers
v00000237c8ab30a0_0 .net "ldpc", 0 0, L_00000237c8b159d0;  alias, 1 drivers
v00000237c8ab38c0_0 .net "opcond", 1 0, L_00000237c8b14490;  alias, 1 drivers
v00000237c8ab3500_0 .net "readdmem", 0 0, L_00000237c8b14170;  alias, 1 drivers
v00000237c8ab2880_0 .net "readim", 0 0, L_00000237c8b14cb0;  alias, 1 drivers
v00000237c8ab2b00_0 .net "regwrite", 0 0, L_00000237c8b14d50;  alias, 1 drivers
v00000237c8ab31e0_0 .net "reset", 0 0, v00000237c8ab9490_0;  alias, 1 drivers
v00000237c8ab22e0_0 .net "seldest", 0 0, L_00000237c8b15d90;  alias, 1 drivers
v00000237c8ab3e60_0 .net "selwb", 0 0, L_00000237c8b14530;  alias, 1 drivers
v00000237c8ab3280_0 .var "state", 2 0;
v00000237c8ab3be0_0 .net "writedmem", 0 0, L_00000237c8b15930;  alias, 1 drivers
E_00000237c8a3ec60/0 .event negedge, v00000237c8ab31e0_0;
E_00000237c8a3ec60/1 .event posedge, v00000237c8ab35a0_0;
E_00000237c8a3ec60 .event/or E_00000237c8a3ec60/0, E_00000237c8a3ec60/1;
L_00000237c8b14cb0 .part v00000237c8ab3000_0, 23, 1;
L_00000237c8b14990 .part v00000237c8ab3000_0, 22, 1;
L_00000237c8b145d0 .part v00000237c8ab3000_0, 21, 1;
L_00000237c8b151b0 .part v00000237c8ab3000_0, 20, 1;
L_00000237c8b15b10 .part v00000237c8ab3000_0, 19, 1;
L_00000237c8b14350 .part v00000237c8ab3000_0, 18, 1;
L_00000237c8b14490 .part v00000237c8ab3000_0, 16, 2;
L_00000237c8b142b0 .part v00000237c8ab3000_0, 15, 1;
L_00000237c8b15cf0 .part v00000237c8ab3000_0, 14, 1;
L_00000237c8b14e90 .part v00000237c8ab3000_0, 13, 1;
L_00000237c8b15e30 .part v00000237c8ab3000_0, 12, 1;
L_00000237c8b14670 .part v00000237c8ab3000_0, 8, 4;
L_00000237c8b15d90 .part v00000237c8ab3000_0, 7, 1;
L_00000237c8b14d50 .part v00000237c8ab3000_0, 6, 1;
L_00000237c8b15930 .part v00000237c8ab3000_0, 5, 1;
L_00000237c8b14170 .part v00000237c8ab3000_0, 4, 1;
L_00000237c8b14df0 .part v00000237c8ab3000_0, 3, 1;
L_00000237c8b14530 .part v00000237c8ab3000_0, 2, 1;
L_00000237c8b143f0 .part v00000237c8ab3000_0, 1, 1;
L_00000237c8b159d0 .part v00000237c8ab3000_0, 0, 1;
S_00000237c896d440 .scope module, "dpath" "datapath" 3 16, 5 11 0, S_00000237c89caf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "readim";
    .port_info 3 /INPUT 1 "ldir";
    .port_info 4 /INPUT 1 "ldnpc";
    .port_info 5 /INPUT 1 "ldA";
    .port_info 6 /INPUT 1 "ldB";
    .port_info 7 /INPUT 1 "ldimm";
    .port_info 8 /INPUT 2 "opcond";
    .port_info 9 /INPUT 1 "alusel1";
    .port_info 10 /INPUT 1 "alusel2";
    .port_info 11 /INPUT 1 "aluen";
    .port_info 12 /INPUT 1 "ldaluout";
    .port_info 13 /INPUT 4 "alufunc";
    .port_info 14 /INPUT 1 "seldest";
    .port_info 15 /INPUT 1 "regwrite";
    .port_info 16 /INPUT 1 "writedmem";
    .port_info 17 /INPUT 1 "readdmem";
    .port_info 18 /INPUT 1 "ldlmd";
    .port_info 19 /INPUT 1 "selwb";
    .port_info 20 /INPUT 1 "branch";
    .port_info 21 /INPUT 1 "ldpc";
    .port_info 22 /OUTPUT 32 "irout";
    .port_info 23 /OUTPUT 32 "aluout";
    .port_info 24 /OUTPUT 32 "writedata";
v00000237c8a6dba0_0 .net "Ain", 31 0, L_00000237c8a355b0;  1 drivers
v00000237c8a6c340_0 .net "Aout", 31 0, v00000237c8ab29c0_0;  1 drivers
v00000237c8a6d4c0_0 .net "Bin", 31 0, L_00000237c8a35a80;  1 drivers
v00000237c8a6cac0_0 .net "Bout", 31 0, v00000237c8ab2ba0_0;  1 drivers
L_00000237c8aba130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000237c8a6c700_0 .net/2u *"_ivl_10", 1 0, L_00000237c8aba130;  1 drivers
L_00000237c8aba178 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237c8a6cfc0_0 .net/2u *"_ivl_14", 26 0, L_00000237c8aba178;  1 drivers
v00000237c8a6c3e0_0 .net *"_ivl_17", 4 0, L_00000237c8ab84f0;  1 drivers
L_00000237c8aba1c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237c8a6c520_0 .net/2u *"_ivl_20", 26 0, L_00000237c8aba1c0;  1 drivers
v00000237c8a6cd40_0 .net *"_ivl_23", 4 0, L_00000237c8ab8b30;  1 drivers
v00000237c8a6d9c0_0 .net *"_ivl_5", 0 0, L_00000237c8ab8bd0;  1 drivers
v00000237c8a6d880_0 .net *"_ivl_6", 3 0, L_00000237c8ab9a30;  1 drivers
v00000237c8a6dc40_0 .net *"_ivl_9", 25 0, L_00000237c8ab8450;  1 drivers
v00000237c8a6c7a0_0 .net "aluen", 0 0, L_00000237c8b14e90;  alias, 1 drivers
v00000237c8a6dce0_0 .net "alufunc", 3 0, L_00000237c8b14670;  alias, 1 drivers
v00000237c8a6c5c0_0 .net "aluin1", 31 0, L_00000237c8ab9f30;  1 drivers
v00000237c8a6cb60_0 .net "aluin2", 31 0, L_00000237c8ab8130;  1 drivers
v00000237c8a6c0c0_0 .net "aluout", 31 0, v00000237c8ab3b40_0;  alias, 1 drivers
v00000237c8a6d380_0 .net "alusel1", 0 0, L_00000237c8b142b0;  alias, 1 drivers
v00000237c8a6c8e0_0 .net "alusel2", 0 0, L_00000237c8b15cf0;  alias, 1 drivers
v00000237c8a6d100_0 .net "branch", 0 0, L_00000237c8b143f0;  alias, 1 drivers
v00000237c8a6ca20_0 .net "clk", 0 0, v00000237c8ab9d50_0;  alias, 1 drivers
v00000237c8a6d240_0 .net "destadd", 31 0, L_00000237c8ab8270;  1 drivers
v00000237c8a6d2e0_0 .net "dmemout", 31 0, L_00000237c8ab8e50;  1 drivers
v00000237c8a6dd80_0 .net "imm", 31 0, L_00000237c8ab8310;  1 drivers
v00000237c8a6de20_0 .net "immout", 31 0, v00000237c8a68ad0_0;  1 drivers
v00000237c8a6dec0_0 .net "instr", 31 0, L_00000237c8ab9030;  1 drivers
v00000237c8ab7ac0_0 .net "irout", 31 0, v00000237c8a687b0_0;  alias, 1 drivers
v00000237c8ab6d00_0 .net "ldA", 0 0, L_00000237c8b151b0;  alias, 1 drivers
v00000237c8ab61c0_0 .net "ldB", 0 0, L_00000237c8b15b10;  alias, 1 drivers
v00000237c8ab78e0_0 .net "ldaluout", 0 0, L_00000237c8b15e30;  alias, 1 drivers
v00000237c8ab6c60_0 .net "ldimm", 0 0, L_00000237c8b14350;  alias, 1 drivers
v00000237c8ab72a0_0 .net "ldir", 0 0, L_00000237c8b14990;  alias, 1 drivers
v00000237c8ab6260_0 .net "ldlmd", 0 0, L_00000237c8b14df0;  alias, 1 drivers
v00000237c8ab7ca0_0 .net "ldnpc", 0 0, L_00000237c8b145d0;  alias, 1 drivers
v00000237c8ab7340_0 .net "ldpc", 0 0, L_00000237c8b159d0;  alias, 1 drivers
v00000237c8ab7160_0 .net "lmdout", 31 0, v00000237c8a68670_0;  1 drivers
v00000237c8ab7520_0 .net "memmuxout", 31 0, L_00000237c8ab8ef0;  1 drivers
v00000237c8ab7840_0 .net "npcout", 31 0, v00000237c8a683f0_0;  1 drivers
v00000237c8ab75c0_0 .net "opcond", 1 0, L_00000237c8b14490;  alias, 1 drivers
v00000237c8ab6300_0 .net "pcbranch", 31 0, L_00000237c8ab9cb0;  1 drivers
v00000237c8ab7d40_0 .net "pcnext", 31 0, L_00000237c8ab83b0;  1 drivers
v00000237c8ab7de0_0 .net "pcout", 31 0, v00000237c8a67090_0;  1 drivers
v00000237c8ab6da0_0 .net "pcplus4", 31 0, L_00000237c8ab9210;  1 drivers
v00000237c8ab63a0_0 .net "readdmem", 0 0, L_00000237c8b14170;  alias, 1 drivers
v00000237c8ab7e80_0 .net "readim", 0 0, L_00000237c8b14cb0;  alias, 1 drivers
v00000237c8ab6e40_0 .net "regwrite", 0 0, L_00000237c8b14d50;  alias, 1 drivers
v00000237c8ab73e0_0 .net "reset", 0 0, v00000237c8ab9490_0;  alias, 1 drivers
v00000237c8ab7980_0 .net "result", 31 0, L_00000237c8a35620;  1 drivers
v00000237c8ab6120_0 .net "seldest", 0 0, L_00000237c8b15d90;  alias, 1 drivers
v00000237c8ab6ee0_0 .net "selmem", 0 0, L_00000237c8a35850;  1 drivers
v00000237c8ab7200_0 .net "selwb", 0 0, L_00000237c8b14530;  alias, 1 drivers
v00000237c8ab6f80_0 .net "writedata", 31 0, L_00000237c8b148f0;  alias, 1 drivers
v00000237c8ab7a20_0 .net "writedmem", 0 0, L_00000237c8b15930;  alias, 1 drivers
L_00000237c8ab9170 .part v00000237c8a67090_0, 2, 6;
L_00000237c8ab8bd0 .part v00000237c8a687b0_0, 25, 1;
L_00000237c8ab9a30 .concat [ 1 1 1 1], L_00000237c8ab8bd0, L_00000237c8ab8bd0, L_00000237c8ab8bd0, L_00000237c8ab8bd0;
L_00000237c8ab8450 .part v00000237c8a687b0_0, 0, 26;
L_00000237c8ab92b0 .concat [ 2 26 4 0], L_00000237c8aba130, L_00000237c8ab8450, L_00000237c8ab9a30;
L_00000237c8ab84f0 .part v00000237c8a687b0_0, 11, 5;
L_00000237c8ab9530 .concat [ 5 27 0 0], L_00000237c8ab84f0, L_00000237c8aba178;
L_00000237c8ab8b30 .part v00000237c8a687b0_0, 16, 5;
L_00000237c8ab8770 .concat [ 5 27 0 0], L_00000237c8ab8b30, L_00000237c8aba1c0;
L_00000237c8ab8810 .part v00000237c8a687b0_0, 21, 5;
L_00000237c8ab8590 .part v00000237c8a687b0_0, 16, 5;
L_00000237c8ab9c10 .part L_00000237c8ab8270, 0, 5;
L_00000237c8ab8f90 .part L_00000237c8ab9030, 0, 16;
S_00000237c89b5950 .scope module, "A" "register" 5 48, 6 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v00000237c8ab36e0_0 .net "clk", 0 0, v00000237c8ab9d50_0;  alias, 1 drivers
v00000237c8ab27e0_0 .net/s "din", 31 0, L_00000237c8a355b0;  alias, 1 drivers
v00000237c8ab29c0_0 .var/s "dout", 31 0;
v00000237c8ab3780_0 .net "ld", 0 0, L_00000237c8b151b0;  alias, 1 drivers
v00000237c8ab24c0_0 .net "reset", 0 0, v00000237c8ab9490_0;  alias, 1 drivers
E_00000237c8a3f120 .event posedge, v00000237c8ab35a0_0;
S_00000237c8a03470 .scope module, "B" "register" 5 49, 6 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v00000237c8ab3960_0 .net "clk", 0 0, v00000237c8ab9d50_0;  alias, 1 drivers
v00000237c8ab3a00_0 .net/s "din", 31 0, L_00000237c8a35a80;  alias, 1 drivers
v00000237c8ab2ba0_0 .var/s "dout", 31 0;
v00000237c8ab2560_0 .net "ld", 0 0, L_00000237c8b15b10;  alias, 1 drivers
v00000237c8ab3f00_0 .net "reset", 0 0, v00000237c8ab9490_0;  alias, 1 drivers
S_00000237c8a03600 .scope module, "addpc" "adder" 5 39, 7 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v00000237c8ab3140_0 .net "a", 31 0, v00000237c8a67090_0;  alias, 1 drivers
L_00000237c8aba0e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000237c8ab2600_0 .net "b", 31 0, L_00000237c8aba0e8;  1 drivers
v00000237c8ab3aa0_0 .net "out", 31 0, L_00000237c8ab9210;  alias, 1 drivers
L_00000237c8ab9210 .arith/sum 32, v00000237c8a67090_0, L_00000237c8aba0e8;
S_00000237c89f9e20 .scope module, "alu" "ALU" 5 56, 8 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 32 "out";
L_00000237c8a35620 .functor BUFZ 32, v00000237c8ab2c40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000237c8ab2c40_0 .var/s "ALUout", 31 0;
v00000237c8ab2a60_0 .net "en", 0 0, L_00000237c8b14e90;  alias, 1 drivers
v00000237c8ab3320_0 .net "mode", 3 0, L_00000237c8b14670;  alias, 1 drivers
v00000237c8ab26a0_0 .net/s "operand1", 31 0, L_00000237c8ab9f30;  alias, 1 drivers
v00000237c8ab33c0_0 .net/s "operand2", 31 0, L_00000237c8ab8130;  alias, 1 drivers
v00000237c8ab2d80_0 .net/s "out", 31 0, L_00000237c8a35620;  alias, 1 drivers
E_00000237c8a3e9a0 .event anyedge, v00000237c8a351f0_0, v00000237c8a34750_0, v00000237c8ab26a0_0, v00000237c8ab33c0_0;
S_00000237c89f9fb0 .scope module, "aluoutreg" "register" 5 57, 6 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v00000237c8ab3460_0 .net "clk", 0 0, v00000237c8ab9d50_0;  alias, 1 drivers
v00000237c8ab2e20_0 .net/s "din", 31 0, L_00000237c8a35620;  alias, 1 drivers
v00000237c8ab3b40_0 .var/s "dout", 31 0;
v00000237c8ab3c80_0 .net "ld", 0 0, L_00000237c8b15e30;  alias, 1 drivers
v00000237c8ab3d20_0 .net "reset", 0 0, v00000237c8ab9490_0;  alias, 1 drivers
S_00000237c89bbdb0 .scope module, "bradd" "adder" 5 41, 7 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v00000237c8ab2ec0_0 .net "a", 31 0, v00000237c8a683f0_0;  alias, 1 drivers
v00000237c8ab2060_0 .net "b", 31 0, L_00000237c8ab92b0;  1 drivers
v00000237c8ab2740_0 .net "out", 31 0, L_00000237c8ab9cb0;  alias, 1 drivers
L_00000237c8ab9cb0 .arith/sum 32, v00000237c8a683f0_0, L_00000237c8ab92b0;
S_00000237c89bbf40 .scope module, "cond" "condition" 5 53, 9 11 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y";
    .port_info 1 /INPUT 2 "opcond";
    .port_info 2 /INPUT 32 "a";
L_00000237c8a357e0 .functor NOT 1, L_00000237c8ab97b0, C4<0>, C4<0>, C4<0>;
L_00000237c8a35d20 .functor NOT 1, L_00000237c8ab9850, C4<0>, C4<0>, C4<0>;
L_00000237c8a36420 .functor AND 1, L_00000237c8a357e0, L_00000237c8a35d20, C4<1>, C4<1>;
L_00000237c8a36180 .functor AND 1, L_00000237c8a36420, L_00000237c8ab95d0, C4<1>, C4<1>;
L_00000237c8a35540 .functor NOT 1, L_00000237c8ab98f0, C4<0>, C4<0>, C4<0>;
L_00000237c8a36110 .functor AND 1, L_00000237c8a35540, L_00000237c8ab9e90, C4<1>, C4<1>;
L_00000237c8a35cb0 .functor AND 1, L_00000237c8a36110, L_00000237c8ab8950, C4<1>, C4<1>;
L_00000237c8a35930 .functor OR 1, L_00000237c8a36180, L_00000237c8a35cb0, C4<0>, C4<0>;
L_00000237c8a35e70 .functor NOT 1, L_00000237c8ab8a90, C4<0>, C4<0>, C4<0>;
L_00000237c8a35fc0 .functor AND 1, L_00000237c8ab89f0, L_00000237c8a35e70, C4<1>, C4<1>;
L_00000237c8a35af0 .functor AND 1, L_00000237c8a35fc0, L_00000237c8ab9710, C4<1>, C4<1>;
L_00000237c8a35b60 .functor OR 1, L_00000237c8a35930, L_00000237c8a35af0, C4<0>, C4<0>;
L_00000237c8a35c40 .functor AND 1, L_00000237c8ab9df0, L_00000237c8ab8c70, C4<1>, C4<1>;
L_00000237c8aba2e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000237c8a35770 .functor AND 1, L_00000237c8a35c40, L_00000237c8aba2e0, C4<1>, C4<1>;
L_00000237c8a35850 .functor OR 1, L_00000237c8a35b60, L_00000237c8a35770, C4<0>, C4<0>;
v00000237c8a654e0_0 .net *"_ivl_10", 0 0, L_00000237c8a36420;  1 drivers
v00000237c8a66520_0 .net *"_ivl_12", 0 0, L_00000237c8a36180;  1 drivers
v00000237c8a660c0_0 .net *"_ivl_15", 0 0, L_00000237c8ab98f0;  1 drivers
v00000237c8a665c0_0 .net *"_ivl_16", 0 0, L_00000237c8a35540;  1 drivers
v00000237c8a651c0_0 .net *"_ivl_19", 0 0, L_00000237c8ab9e90;  1 drivers
v00000237c8a65a80_0 .net *"_ivl_20", 0 0, L_00000237c8a36110;  1 drivers
v00000237c8a66700_0 .net *"_ivl_22", 0 0, L_00000237c8a35cb0;  1 drivers
v00000237c8a66020_0 .net *"_ivl_24", 0 0, L_00000237c8a35930;  1 drivers
v00000237c8a65b20_0 .net *"_ivl_27", 0 0, L_00000237c8ab89f0;  1 drivers
v00000237c8a65800_0 .net *"_ivl_29", 0 0, L_00000237c8ab8a90;  1 drivers
v00000237c8a65bc0_0 .net *"_ivl_3", 0 0, L_00000237c8ab97b0;  1 drivers
v00000237c8a65760_0 .net *"_ivl_30", 0 0, L_00000237c8a35e70;  1 drivers
v00000237c8a66200_0 .net *"_ivl_32", 0 0, L_00000237c8a35fc0;  1 drivers
v00000237c8a64fe0_0 .net *"_ivl_34", 0 0, L_00000237c8a35af0;  1 drivers
v00000237c8a66ac0_0 .net *"_ivl_36", 0 0, L_00000237c8a35b60;  1 drivers
v00000237c8a66c00_0 .net *"_ivl_39", 0 0, L_00000237c8ab9df0;  1 drivers
v00000237c8a65c60_0 .net *"_ivl_4", 0 0, L_00000237c8a357e0;  1 drivers
v00000237c8a65300_0 .net *"_ivl_41", 0 0, L_00000237c8ab8c70;  1 drivers
v00000237c8a66160_0 .net *"_ivl_42", 0 0, L_00000237c8a35c40;  1 drivers
v00000237c8a66660_0 .net/2u *"_ivl_44", 0 0, L_00000237c8aba2e0;  1 drivers
v00000237c8a662a0_0 .net *"_ivl_46", 0 0, L_00000237c8a35770;  1 drivers
v00000237c8a66ca0_0 .net *"_ivl_7", 0 0, L_00000237c8ab9850;  1 drivers
v00000237c8a66340_0 .net *"_ivl_8", 0 0, L_00000237c8a35d20;  1 drivers
v00000237c8a663e0_0 .net "a", 31 0, v00000237c8ab29c0_0;  alias, 1 drivers
v00000237c8a65260_0 .net "eq", 0 0, L_00000237c8ab9710;  1 drivers
v00000237c8a667a0_0 .net "gt", 0 0, L_00000237c8ab95d0;  1 drivers
v00000237c8a66840_0 .net "lt", 0 0, L_00000237c8ab8950;  1 drivers
v00000237c8a66480_0 .net "opcond", 1 0, L_00000237c8b14490;  alias, 1 drivers
v00000237c8a668e0_0 .net "y", 0 0, L_00000237c8a35850;  alias, 1 drivers
L_00000237c8ab97b0 .part L_00000237c8b14490, 1, 1;
L_00000237c8ab9850 .part L_00000237c8b14490, 0, 1;
L_00000237c8ab98f0 .part L_00000237c8b14490, 1, 1;
L_00000237c8ab9e90 .part L_00000237c8b14490, 0, 1;
L_00000237c8ab89f0 .part L_00000237c8b14490, 1, 1;
L_00000237c8ab8a90 .part L_00000237c8b14490, 0, 1;
L_00000237c8ab9df0 .part L_00000237c8b14490, 1, 1;
L_00000237c8ab8c70 .part L_00000237c8b14490, 0, 1;
S_00000237c89d05b0 .scope module, "cmp" "COMPARE" 9 18, 9 1 0, S_00000237c89bbf40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lt";
    .port_info 1 /OUTPUT 1 "gt";
    .port_info 2 /OUTPUT 1 "eq";
    .port_info 3 /INPUT 32 "data1";
    .port_info 4 /INPUT 32 "data2";
v00000237c8ab2f60_0 .net/s "data1", 31 0, v00000237c8ab29c0_0;  alias, 1 drivers
L_00000237c8aba298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000237c8ab2100_0 .net/s "data2", 31 0, L_00000237c8aba298;  1 drivers
v00000237c8ab21a0_0 .net "eq", 0 0, L_00000237c8ab9710;  alias, 1 drivers
v00000237c8a66d40_0 .net "gt", 0 0, L_00000237c8ab95d0;  alias, 1 drivers
v00000237c8a65e40_0 .net "lt", 0 0, L_00000237c8ab8950;  alias, 1 drivers
L_00000237c8ab8950 .cmp/gt.s 32, L_00000237c8aba298, v00000237c8ab29c0_0;
L_00000237c8ab95d0 .cmp/gt.s 32, v00000237c8ab29c0_0, L_00000237c8aba298;
L_00000237c8ab9710 .cmp/eq 32, v00000237c8ab29c0_0, L_00000237c8aba298;
S_00000237c89d0740 .scope module, "destmux" "mux" 5 45, 10 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000237c8a3ee60 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v00000237c8a65d00_0 .net/s "a", 31 0, L_00000237c8ab9530;  1 drivers
v00000237c8a66980_0 .net/s "b", 31 0, L_00000237c8ab8770;  1 drivers
v00000237c8a66a20_0 .net/s "out", 31 0, L_00000237c8ab8270;  alias, 1 drivers
v00000237c8a65da0_0 .net "s", 0 0, L_00000237c8b15d90;  alias, 1 drivers
L_00000237c8ab8270 .functor MUXZ 32, L_00000237c8ab9530, L_00000237c8ab8770, L_00000237c8b15d90, C4<>;
S_00000237c89be130 .scope module, "dmem" "data_mem" 5 60, 11 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
v00000237c8a653a0_0 .net *"_ivl_0", 31 0, L_00000237c8ab8d10;  1 drivers
v00000237c8a65ee0_0 .net *"_ivl_3", 9 0, L_00000237c8ab8db0;  1 drivers
v00000237c8a66b60_0 .net *"_ivl_4", 11 0, L_00000237c8ab81d0;  1 drivers
L_00000237c8aba328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000237c8a66de0_0 .net *"_ivl_7", 1 0, L_00000237c8aba328;  1 drivers
L_00000237c8aba370 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000237c8a65580_0 .net *"_ivl_8", 31 0, L_00000237c8aba370;  1 drivers
v00000237c8a66e80_0 .net "addr", 31 0, v00000237c8ab3b40_0;  alias, 1 drivers
v00000237c8a65620_0 .net "clk", 0 0, v00000237c8ab9d50_0;  alias, 1 drivers
v00000237c8a65080_0 .net "din", 31 0, v00000237c8ab2ba0_0;  alias, 1 drivers
v00000237c8a65f80 .array/s "dmem", 1023 0, 31 0;
v00000237c8a65120_0 .net "dout", 31 0, L_00000237c8ab8e50;  alias, 1 drivers
v00000237c8a656c0_0 .var/i "k", 31 0;
v00000237c8a658a0_0 .net "read", 0 0, L_00000237c8b14170;  alias, 1 drivers
v00000237c8a65440_0 .net "reset", 0 0, v00000237c8ab9490_0;  alias, 1 drivers
v00000237c8a65940_0 .net "write", 0 0, L_00000237c8b15930;  alias, 1 drivers
L_00000237c8ab8d10 .array/port v00000237c8a65f80, L_00000237c8ab81d0;
L_00000237c8ab8db0 .part v00000237c8ab3b40_0, 0, 10;
L_00000237c8ab81d0 .concat [ 10 2 0 0], L_00000237c8ab8db0, L_00000237c8aba328;
L_00000237c8ab8e50 .functor MUXZ 32, L_00000237c8aba370, L_00000237c8ab8d10, L_00000237c8b14170, C4<>;
S_00000237c89be2c0 .scope module, "ext" "signext" 5 47, 12 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v00000237c8a659e0_0 .net *"_ivl_1", 0 0, L_00000237c8ab8630;  1 drivers
v00000237c8a67c70_0 .net *"_ivl_2", 15 0, L_00000237c8ab9990;  1 drivers
v00000237c8a68850_0 .net "a", 15 0, L_00000237c8ab8f90;  1 drivers
v00000237c8a68210_0 .net "y", 31 0, L_00000237c8ab8310;  alias, 1 drivers
L_00000237c8ab8630 .part L_00000237c8ab8f90, 15, 1;
LS_00000237c8ab9990_0_0 .concat [ 1 1 1 1], L_00000237c8ab8630, L_00000237c8ab8630, L_00000237c8ab8630, L_00000237c8ab8630;
LS_00000237c8ab9990_0_4 .concat [ 1 1 1 1], L_00000237c8ab8630, L_00000237c8ab8630, L_00000237c8ab8630, L_00000237c8ab8630;
LS_00000237c8ab9990_0_8 .concat [ 1 1 1 1], L_00000237c8ab8630, L_00000237c8ab8630, L_00000237c8ab8630, L_00000237c8ab8630;
LS_00000237c8ab9990_0_12 .concat [ 1 1 1 1], L_00000237c8ab8630, L_00000237c8ab8630, L_00000237c8ab8630, L_00000237c8ab8630;
L_00000237c8ab9990 .concat [ 4 4 4 4], LS_00000237c8ab9990_0_0, LS_00000237c8ab9990_0_4, LS_00000237c8ab9990_0_8, LS_00000237c8ab9990_0_12;
L_00000237c8ab8310 .concat [ 16 16 0 0], L_00000237c8ab8f90, L_00000237c8ab9990;
S_00000237c89df2a0 .scope module, "imem" "instr_mem" 5 37, 13 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "read";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 32 "I";
v00000237c8a68530_0 .net "I", 31 0, L_00000237c8ab9030;  alias, 1 drivers
v00000237c8a680d0_0 .net *"_ivl_0", 31 0, L_00000237c8ab90d0;  1 drivers
v00000237c8a685d0_0 .net *"_ivl_2", 7 0, L_00000237c8ab88b0;  1 drivers
L_00000237c8aba058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000237c8a68710_0 .net *"_ivl_5", 1 0, L_00000237c8aba058;  1 drivers
L_00000237c8aba0a0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v00000237c8a67a90_0 .net *"_ivl_6", 31 0, L_00000237c8aba0a0;  1 drivers
v00000237c8a68d50_0 .net "addr", 5 0, L_00000237c8ab9170;  1 drivers
v00000237c8a674f0 .array "imem", 63 0, 31 0;
v00000237c8a67b30_0 .net "read", 0 0, L_00000237c8b14cb0;  alias, 1 drivers
L_00000237c8ab90d0 .array/port v00000237c8a674f0, L_00000237c8ab88b0;
L_00000237c8ab88b0 .concat [ 6 2 0 0], L_00000237c8ab9170, L_00000237c8aba058;
L_00000237c8ab9030 .functor MUXZ 32, L_00000237c8aba0a0, L_00000237c8ab90d0, L_00000237c8b14cb0, C4<>;
S_00000237c8a69960 .scope module, "immreg" "register" 5 50, 6 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v00000237c8a67bd0_0 .net "clk", 0 0, v00000237c8ab9d50_0;  alias, 1 drivers
v00000237c8a682b0_0 .net/s "din", 31 0, L_00000237c8ab8310;  alias, 1 drivers
v00000237c8a68ad0_0 .var/s "dout", 31 0;
v00000237c8a68df0_0 .net "ld", 0 0, L_00000237c8b14350;  alias, 1 drivers
v00000237c8a67d10_0 .net "reset", 0 0, v00000237c8ab9490_0;  alias, 1 drivers
S_00000237c8a69000 .scope module, "irreg" "register" 5 38, 6 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v00000237c8a67590_0 .net "clk", 0 0, v00000237c8ab9d50_0;  alias, 1 drivers
v00000237c8a68b70_0 .net/s "din", 31 0, L_00000237c8ab9030;  alias, 1 drivers
v00000237c8a687b0_0 .var/s "dout", 31 0;
v00000237c8a67310_0 .net "ld", 0 0, L_00000237c8b14990;  alias, 1 drivers
v00000237c8a67630_0 .net "reset", 0 0, v00000237c8ab9490_0;  alias, 1 drivers
S_00000237c8a69c80 .scope module, "lmdreg" "register" 5 61, 6 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v00000237c8a688f0_0 .net "clk", 0 0, v00000237c8ab9d50_0;  alias, 1 drivers
v00000237c8a67770_0 .net/s "din", 31 0, L_00000237c8ab8e50;  alias, 1 drivers
v00000237c8a68670_0 .var/s "dout", 31 0;
v00000237c8a671d0_0 .net "ld", 0 0, L_00000237c8b14df0;  alias, 1 drivers
v00000237c8a678b0_0 .net "reset", 0 0, v00000237c8ab9490_0;  alias, 1 drivers
S_00000237c8a69af0 .scope module, "memmux" "mux" 5 62, 10 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000237c8a3f220 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v00000237c8a68e90_0 .net/s "a", 31 0, v00000237c8a683f0_0;  alias, 1 drivers
v00000237c8a68990_0 .net/s "b", 31 0, v00000237c8ab3b40_0;  alias, 1 drivers
v00000237c8a67db0_0 .net/s "out", 31 0, L_00000237c8ab8ef0;  alias, 1 drivers
v00000237c8a67450_0 .net "s", 0 0, L_00000237c8a35850;  alias, 1 drivers
L_00000237c8ab8ef0 .functor MUXZ 32, v00000237c8a683f0_0, v00000237c8ab3b40_0, L_00000237c8a35850, C4<>;
S_00000237c8a69190 .scope module, "muxalu1" "mux" 5 54, 10 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000237c8a3f260 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v00000237c8a67950_0 .net/s "a", 31 0, v00000237c8a683f0_0;  alias, 1 drivers
v00000237c8a66ff0_0 .net/s "b", 31 0, v00000237c8ab29c0_0;  alias, 1 drivers
v00000237c8a68a30_0 .net/s "out", 31 0, L_00000237c8ab9f30;  alias, 1 drivers
v00000237c8a676d0_0 .net "s", 0 0, L_00000237c8b142b0;  alias, 1 drivers
L_00000237c8ab9f30 .functor MUXZ 32, v00000237c8a683f0_0, v00000237c8ab29c0_0, L_00000237c8b142b0, C4<>;
S_00000237c8a69320 .scope module, "muxalu2" "mux" 5 55, 10 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000237c8a3f560 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v00000237c8a67e50_0 .net/s "a", 31 0, v00000237c8ab2ba0_0;  alias, 1 drivers
v00000237c8a67270_0 .net/s "b", 31 0, v00000237c8a68ad0_0;  alias, 1 drivers
v00000237c8a68350_0 .net/s "out", 31 0, L_00000237c8ab8130;  alias, 1 drivers
v00000237c8a67130_0 .net "s", 0 0, L_00000237c8b15cf0;  alias, 1 drivers
L_00000237c8ab8130 .functor MUXZ 32, v00000237c8ab2ba0_0, v00000237c8a68ad0_0, L_00000237c8b15cf0, C4<>;
S_00000237c8a69e10 .scope module, "muxbr" "mux" 5 42, 10 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000237c8a3ece0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v00000237c8a67ef0_0 .net/s "a", 31 0, L_00000237c8ab8ef0;  alias, 1 drivers
v00000237c8a67f90_0 .net/s "b", 31 0, L_00000237c8ab9cb0;  alias, 1 drivers
v00000237c8a68030_0 .net/s "out", 31 0, L_00000237c8ab83b0;  alias, 1 drivers
v00000237c8a679f0_0 .net "s", 0 0, L_00000237c8b143f0;  alias, 1 drivers
L_00000237c8ab83b0 .functor MUXZ 32, L_00000237c8ab8ef0, L_00000237c8ab9cb0, L_00000237c8b143f0, C4<>;
S_00000237c8a694b0 .scope module, "npcreg" "register" 5 40, 6 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v00000237c8a673b0_0 .net "clk", 0 0, v00000237c8ab9d50_0;  alias, 1 drivers
v00000237c8a68170_0 .net/s "din", 31 0, L_00000237c8ab9210;  alias, 1 drivers
v00000237c8a683f0_0 .var/s "dout", 31 0;
v00000237c8a68490_0 .net "ld", 0 0, L_00000237c8b145d0;  alias, 1 drivers
v00000237c8a67810_0 .net "reset", 0 0, v00000237c8ab9490_0;  alias, 1 drivers
S_00000237c8a69640 .scope module, "pcreg" "register" 5 36, 6 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
v00000237c8a68c10_0 .net "clk", 0 0, v00000237c8ab9d50_0;  alias, 1 drivers
v00000237c8a68cb0_0 .net/s "din", 31 0, L_00000237c8ab83b0;  alias, 1 drivers
v00000237c8a67090_0 .var/s "dout", 31 0;
v00000237c8a6cde0_0 .net "ld", 0 0, L_00000237c8b159d0;  alias, 1 drivers
v00000237c8a6d560_0 .net "reset", 0 0, v00000237c8ab9490_0;  alias, 1 drivers
S_00000237c8a697d0 .scope module, "rbank" "register_bank" 5 46, 14 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rData1";
    .port_info 8 /OUTPUT 32 "rData2";
L_00000237c8a355b0 .functor BUFZ 32, L_00000237c8ab9670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000237c8a35a80 .functor BUFZ 32, L_00000237c8ab8090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000237c8a6cca0_0 .net *"_ivl_0", 31 0, L_00000237c8ab9670;  1 drivers
v00000237c8a6ce80_0 .net *"_ivl_10", 6 0, L_00000237c8ab93f0;  1 drivers
L_00000237c8aba250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000237c8a6c660_0 .net *"_ivl_13", 1 0, L_00000237c8aba250;  1 drivers
v00000237c8a6c2a0_0 .net *"_ivl_2", 6 0, L_00000237c8ab9350;  1 drivers
L_00000237c8aba208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000237c8a6da60_0 .net *"_ivl_5", 1 0, L_00000237c8aba208;  1 drivers
v00000237c8a6c840_0 .net *"_ivl_8", 31 0, L_00000237c8ab8090;  1 drivers
v00000237c8a6d420_0 .net "clk", 0 0, v00000237c8ab9d50_0;  alias, 1 drivers
v00000237c8a6d1a0_0 .net "dr", 4 0, L_00000237c8ab9c10;  1 drivers
v00000237c8a6c980_0 .var/i "k", 31 0;
v00000237c8a6d6a0_0 .net/s "rData1", 31 0, L_00000237c8a355b0;  alias, 1 drivers
v00000237c8a6d060_0 .net/s "rData2", 31 0, L_00000237c8a35a80;  alias, 1 drivers
v00000237c8a6cc00 .array/s "regfile", 31 0, 31 0;
v00000237c8a6db00_0 .net "reset", 0 0, v00000237c8ab9490_0;  alias, 1 drivers
v00000237c8a6c160_0 .net "sr1", 4 0, L_00000237c8ab8810;  1 drivers
v00000237c8a6d7e0_0 .net "sr2", 4 0, L_00000237c8ab8590;  1 drivers
v00000237c8a6c020_0 .net/s "wrData", 31 0, L_00000237c8b148f0;  alias, 1 drivers
v00000237c8a6d740_0 .net "write", 0 0, L_00000237c8b14d50;  alias, 1 drivers
L_00000237c8ab9670 .array/port v00000237c8a6cc00, L_00000237c8ab9350;
L_00000237c8ab9350 .concat [ 5 2 0 0], L_00000237c8ab8810, L_00000237c8aba208;
L_00000237c8ab8090 .array/port v00000237c8a6cc00, L_00000237c8ab93f0;
L_00000237c8ab93f0 .concat [ 5 2 0 0], L_00000237c8ab8590, L_00000237c8aba250;
S_00000237c8ab4390 .scope module, "wbmux" "mux" 5 65, 10 1 0, S_00000237c896d440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000237c8a3ed60 .param/l "N" 0 10 2, +C4<00000000000000000000000000100000>;
v00000237c8a6c480_0 .net/s "a", 31 0, v00000237c8a68670_0;  alias, 1 drivers
v00000237c8a6d920_0 .net/s "b", 31 0, v00000237c8ab3b40_0;  alias, 1 drivers
v00000237c8a6cf20_0 .net/s "out", 31 0, L_00000237c8b148f0;  alias, 1 drivers
v00000237c8a6c200_0 .net "s", 0 0, L_00000237c8b14530;  alias, 1 drivers
L_00000237c8b148f0 .functor MUXZ 32, v00000237c8a68670_0, v00000237c8ab3b40_0, L_00000237c8b14530, C4<>;
    .scope S_00000237c8a69640;
T_0 ;
    %wait E_00000237c8a3f120;
    %load/vec4 v00000237c8a6d560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000237c8a67090_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000237c8a6cde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000237c8a68cb0_0;
    %assign/vec4 v00000237c8a67090_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000237c8a69000;
T_1 ;
    %wait E_00000237c8a3f120;
    %load/vec4 v00000237c8a67630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000237c8a687b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000237c8a67310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000237c8a68b70_0;
    %assign/vec4 v00000237c8a687b0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000237c8a694b0;
T_2 ;
    %wait E_00000237c8a3f120;
    %load/vec4 v00000237c8a67810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000237c8a683f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000237c8a68490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000237c8a68170_0;
    %assign/vec4 v00000237c8a683f0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000237c8a697d0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237c8a6cc00, 0, 4;
    %end;
    .thread T_3;
    .scope S_00000237c8a697d0;
T_4 ;
    %wait E_00000237c8a3f120;
    %load/vec4 v00000237c8a6db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000237c8a6c980_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000237c8a6c980_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000237c8a6c980_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237c8a6cc00, 0, 4;
    %load/vec4 v00000237c8a6c980_0;
    %addi 1, 0, 32;
    %store/vec4 v00000237c8a6c980_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000237c8a6d740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000237c8a6d1a0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000237c8a6d1a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237c8a6cc00, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v00000237c8a6c020_0;
    %load/vec4 v00000237c8a6d1a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237c8a6cc00, 0, 4;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000237c89b5950;
T_5 ;
    %wait E_00000237c8a3f120;
    %load/vec4 v00000237c8ab24c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000237c8ab29c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000237c8ab3780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000237c8ab27e0_0;
    %assign/vec4 v00000237c8ab29c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000237c8a03470;
T_6 ;
    %wait E_00000237c8a3f120;
    %load/vec4 v00000237c8ab3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000237c8ab2ba0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000237c8ab2560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000237c8ab3a00_0;
    %assign/vec4 v00000237c8ab2ba0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000237c8a69960;
T_7 ;
    %wait E_00000237c8a3f120;
    %load/vec4 v00000237c8a67d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000237c8a68ad0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000237c8a68df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000237c8a682b0_0;
    %assign/vec4 v00000237c8a68ad0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000237c89f9e20;
T_8 ;
    %wait E_00000237c8a3e9a0;
    %load/vec4 v00000237c8ab2a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000237c8ab3320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.2 ;
    %load/vec4 v00000237c8ab26a0_0;
    %load/vec4 v00000237c8ab33c0_0;
    %add;
    %store/vec4 v00000237c8ab2c40_0, 0, 32;
    %jmp T_8.13;
T_8.3 ;
    %load/vec4 v00000237c8ab26a0_0;
    %load/vec4 v00000237c8ab33c0_0;
    %sub;
    %store/vec4 v00000237c8ab2c40_0, 0, 32;
    %jmp T_8.13;
T_8.4 ;
    %load/vec4 v00000237c8ab26a0_0;
    %load/vec4 v00000237c8ab33c0_0;
    %and;
    %store/vec4 v00000237c8ab2c40_0, 0, 32;
    %jmp T_8.13;
T_8.5 ;
    %load/vec4 v00000237c8ab26a0_0;
    %load/vec4 v00000237c8ab33c0_0;
    %or;
    %store/vec4 v00000237c8ab2c40_0, 0, 32;
    %jmp T_8.13;
T_8.6 ;
    %load/vec4 v00000237c8ab26a0_0;
    %load/vec4 v00000237c8ab33c0_0;
    %xor;
    %store/vec4 v00000237c8ab2c40_0, 0, 32;
    %jmp T_8.13;
T_8.7 ;
    %load/vec4 v00000237c8ab26a0_0;
    %inv;
    %store/vec4 v00000237c8ab2c40_0, 0, 32;
    %jmp T_8.13;
T_8.8 ;
    %load/vec4 v00000237c8ab26a0_0;
    %load/vec4 v00000237c8ab33c0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000237c8ab2c40_0, 0, 32;
    %jmp T_8.13;
T_8.9 ;
    %load/vec4 v00000237c8ab26a0_0;
    %load/vec4 v00000237c8ab33c0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000237c8ab2c40_0, 0, 32;
    %jmp T_8.13;
T_8.10 ;
    %load/vec4 v00000237c8ab26a0_0;
    %load/vec4 v00000237c8ab33c0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000237c8ab2c40_0, 0, 32;
    %jmp T_8.13;
T_8.11 ;
    %load/vec4 v00000237c8ab26a0_0;
    %load/vec4 v00000237c8ab33c0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000237c8ab2c40_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v00000237c8ab26a0_0;
    %load/vec4 v00000237c8ab33c0_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v00000237c8ab2c40_0, 0, 32;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000237c89f9fb0;
T_9 ;
    %wait E_00000237c8a3f120;
    %load/vec4 v00000237c8ab3d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000237c8ab3b40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000237c8ab3c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000237c8ab2e20_0;
    %assign/vec4 v00000237c8ab3b40_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000237c89be130;
T_10 ;
    %wait E_00000237c8a3f120;
    %load/vec4 v00000237c8a65440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000237c8a656c0_0, 0, 32;
T_10.2 ;
    %load/vec4 v00000237c8a656c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000237c8a656c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237c8a65f80, 0, 4;
    %load/vec4 v00000237c8a656c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000237c8a656c0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000237c8a65940_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v00000237c8a65080_0;
    %load/vec4 v00000237c8a66e80_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000237c8a65f80, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000237c8a69c80;
T_11 ;
    %wait E_00000237c8a3f120;
    %load/vec4 v00000237c8a678b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000237c8a68670_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000237c8a671d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000237c8a67770_0;
    %assign/vec4 v00000237c8a68670_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000237c89cb0f0;
T_12 ;
    %wait E_00000237c8a3ec60;
    %load/vec4 v00000237c8ab31e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000237c8ab3000_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000237c8ab3280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000237c8ab3280_0, 0;
    %jmp T_12.9;
T_12.2 ;
    %delay 1, 0;
    %load/vec4 v00000237c8ab3820_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000237c8ab3000_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000237c8ab3280_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %pushi/vec4 0, 0, 21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000237c8ab3280_0, 0;
T_12.11 ;
    %jmp T_12.9;
T_12.3 ;
    %delay 1, 0;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000237c8ab3280_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %delay 1, 0;
    %load/vec4 v00000237c8ab3820_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.12 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %pushi/vec4 5, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %load/vec4 v00000237c8ab3820_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %jmp T_12.27;
T_12.17 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.27;
T_12.18 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.27;
T_12.19 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.27;
T_12.20 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.27;
T_12.21 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.27;
T_12.22 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.27;
T_12.23 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.27;
T_12.24 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.27;
T_12.25 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.27;
T_12.26 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.27;
T_12.27 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.13 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %load/vec4 v00000237c8ab3820_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.29, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_12.30, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_12.31, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_12.32, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_12.35, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_12.36, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %jmp T_12.39;
T_12.28 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.39;
T_12.29 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.39;
T_12.30 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.39;
T_12.31 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.39;
T_12.32 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.39;
T_12.33 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.39;
T_12.34 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.39;
T_12.35 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.39;
T_12.36 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.39;
T_12.37 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.39;
T_12.38 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.39;
T_12.39 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %load/vec4 v00000237c8ab3820_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.41, 6;
    %jmp T_12.42;
T_12.40 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.42;
T_12.41 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.42;
T_12.42 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.15 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %load/vec4 v00000237c8ab3820_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %jmp T_12.47;
T_12.43 ;
    %pushi/vec4 58, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.47;
T_12.44 ;
    %pushi/vec4 26, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.47;
T_12.45 ;
    %pushi/vec4 10, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.47;
T_12.46 ;
    %pushi/vec4 42, 0, 6;
    %split/vec4 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.47;
T_12.47 ;
    %pop/vec4 1;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000237c8ab3280_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %delay 1, 0;
    %load/vec4 v00000237c8ab3820_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.49, 6;
    %jmp T_12.50;
T_12.48 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.50;
T_12.49 ;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.50;
T_12.50 ;
    %pop/vec4 1;
    %load/vec4 v00000237c8ab3820_0;
    %parti/s 6, 26, 6;
    %cmpi/e 48, 0, 6;
    %jmp/0xz  T_12.51, 4;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.52;
T_12.51 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
T_12.52 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000237c8ab3280_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %delay 1, 0;
    %load/vec4 v00000237c8ab3820_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.55, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.56, 6;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.58;
T_12.53 ;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.58;
T_12.54 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.58;
T_12.55 ;
    %load/vec4 v00000237c8ab3820_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_12.59, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.60, 6;
    %jmp T_12.61;
T_12.59 ;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.61;
T_12.60 ;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.61;
T_12.61 ;
    %pop/vec4 1;
    %jmp T_12.58;
T_12.56 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000237c8ab3000_0, 4, 5;
    %jmp T_12.58;
T_12.58 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000237c8ab3280_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v00000237c8ab3000_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000237c8ab3280_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000237c8a49e50;
T_13 ;
    %delay 5, 0;
    %load/vec4 v00000237c8ab9d50_0;
    %inv;
    %store/vec4 v00000237c8ab9d50_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_00000237c8a49e50;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237c8ab9d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000237c8ab9490_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237c8ab9490_0, 0, 1;
    %vpi_call 2 24 "$readmemh", "gcd_test.txt", v00000237c8a674f0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_00000237c8a49e50;
T_15 ;
    %vpi_call 2 32 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000237c8a49e50 {0 0 0};
    %vpi_call 2 43 "$monitor", $time, " register values : %d  %d  %d data_memory:  %d  %d  %d", &A<v00000237c8a6cc00, 1>, &A<v00000237c8a6cc00, 2>, &A<v00000237c8a6cc00, 3>, &A<v00000237c8a65f80, 0>, &A<v00000237c8a65f80, 1>, &A<v00000237c8a65f80, 2> {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "mips_tb.v";
    "./mips.v";
    "./controller.v";
    "./datapath.v";
    "./register.v";
    "./adder.v";
    "./ALU.v";
    "./condition.v";
    "./mux.v";
    "./data_mem.v";
    "./signext.v";
    "./instr_mem.v";
    "./register_bank.v";
