[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~WriteStack|Arbiter",
    "duplicate":"~WriteStack|WriteStack/wreqArb:Arbiter",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~WriteStack|Arbiter_1",
    "duplicate":"~WriteStack|WriteStack/awreqArb:Arbiter",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~WriteStack|Arbiter_2",
    "duplicate":"~WriteStack|WriteStack/validreqArb:Arbiter",
    "index":0.6666666666666666
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~WriteStack|WriteStack>io_axiWriteResp_out_b_bits_resp",
    "sources":[
      "~WriteStack|WriteStack>io_axiMenWriteResp_in_b_bits_resp"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~WriteStack|WriteStack>io_axiWriteResp_out_b_bits_id",
    "sources":[
      "~WriteStack|WriteStack>io_axiMenWriteResp_in_b_bits_id"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~WriteStack|WriteStack>io_axiMenWriteResp_in_b_ready",
    "sources":[
      "~WriteStack|WriteStack>io_axiWriteResp_out_b_ready"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~WriteStack|WriteStack>io_axiWriteResp_out_b_valid",
    "sources":[
      "~WriteStack|WriteStack>io_axiMenWriteResp_in_b_valid"
    ]
  }
]