start searching...
Using transition based mode...
start adding constraints...
Trying maximal depth = 1...
Show UNSAT core
[time__10 + 1 <= 1,
 time__9 + 1 <= 1,
 time__7 + 1 <= 1,
 time__4 + 1 <= 1,
 time__0 + 1 <= 1]
Trying maximal depth = 2...
Show UNSAT core
[time__10 + 1 <= 2, time__7 + 1 <= 2, time__9 + 1 <= 2]
Trying maximal depth = 3...
Bound of Trying min swap = 6...
Bound of Trying min swap = 4...
Bound of Trying min swap = 3...
Bound of Trying min swap = 2...
SWAP on physical edge (9,10) at time 1
SWAP on physical edge (4,8) at time 0
Gate 0: u4 0, 1 on qubits 9 and 8 at time 0
Gate 1: u4 2, 3 on qubits 5 and 4 at time 0
Gate 2: u4 4, 5 on qubits 10 and 14 at time 1
Gate 3: u4 6, 7 on qubits 13 and 12 at time 2
Gate 4: u4 1, 2 on qubits 4 and 5 at time 1
Gate 5: u4 3, 4 on qubits 8 and 9 at time 2
Gate 6: u4 5, 6 on qubits 14 and 13 at time 2
Gate 7: u4 0, 2 on qubits 9 and 5 at time 1
Gate 8: u4 4, 6 on qubits 9 and 13 at time 2
Gate 9: u4 2, 4 on qubits 5 and 9 at time 2
Gate 10: u4 0, 4 on qubits 10 and 9 at time 2
result- additional SWAP count = 2.
result- circuit depth = 9.
Compilation time = 0:00:08.035735.
layer 0---------------------------------
gate ( U4) on qubits (12 13)
gate ( U4) on qubits (10 14)
gate ( U4) on qubits (4 5)
gate ( U4) on qubits (8 9)
layer 1---------------------------------
gate ( swap) on qubits (4 8)
gate ( U4) on qubits (13 14)
layer 2---------------------------------
gate ( U4) on qubits (4 5)
layer 3---------------------------------
gate ( U4) on qubits (5 9)
layer 4---------------------------------
gate ( swap) on qubits (9 10)
layer 5---------------------------------
gate ( U4) on qubits (8 9)
layer 6---------------------------------
gate ( U4) on qubits (9 13)
layer 7---------------------------------
gate ( U4) on qubits (5 9)
layer 8---------------------------------
gate ( U4) on qubits (9 10)
metric-----------------------------------
depth 9
#swap 2
optimizing circuit with swap range (0,2) 
Trying maximal depth = 1...
Show UNSAT core
[time__8 + 1 <= 1,
 time__9 + 1 <= 1,
 time__1 + 1 <= 1,
 time__0 + 1 <= 1,
 time__2 + 1 <= 1,
 time__10 + 1 <= 1,
 time__4 + 1 <= 1,
 time__6 + 1 <= 1,
 time__5 + 1 <= 1,
 time__7 + 1 <= 1]
Trying maximal depth = 2...
Bound of Trying min swap = 1...
SWAP on physical edge (10,11) at time 0
Gate 0: u4 0, 1 on qubits 9 and 13 at time 0
Gate 1: u4 2, 3 on qubits 14 and 15 at time 0
Gate 2: u4 4, 5 on qubits 11 and 7 at time 0
Gate 3: u4 6, 7 on qubits 10 and 6 at time 0
Gate 4: u4 1, 2 on qubits 13 and 14 at time 0
Gate 5: u4 3, 4 on qubits 15 and 11 at time 0
Gate 6: u4 5, 6 on qubits 7 and 11 at time 1
Gate 7: u4 0, 2 on qubits 9 and 14 at time 0
Gate 8: u4 4, 6 on qubits 10 and 11 at time 1
Gate 9: u4 2, 4 on qubits 14 and 10 at time 1
Gate 10: u4 0, 4 on qubits 9 and 10 at time 1
result- additional SWAP count = 1.
result- circuit depth = 7.
Compilation time = 0:00:02.785268.
layer 0---------------------------------
gate ( U4) on qubits (9 13)
gate ( U4) on qubits (14 15)
gate ( U4) on qubits (7 11)
gate ( U4) on qubits (6 10)
layer 1---------------------------------
gate ( U4) on qubits (13 14)
gate ( U4) on qubits (11 15)
layer 2---------------------------------
gate ( swap) on qubits (10 11)
gate ( U4) on qubits (9 14)
layer 3---------------------------------
gate ( U4) on qubits (7 11)
layer 4---------------------------------
gate ( U4) on qubits (10 11)
layer 5---------------------------------
gate ( U4) on qubits (10 14)
layer 6---------------------------------
gate ( U4) on qubits (9 10)
metric-----------------------------------
depth 7
#swap 1
optimizing circuit with swap range (0,1) 
Trying maximal depth = 1...
Show UNSAT core
[time__8 + 1 <= 1,
 time__7 + 1 <= 1,
 time__10 + 1 <= 1,
 time__9 + 1 <= 1,
 time__6 + 1 <= 1,
 time__2 + 1 <= 1,
 time__0 + 1 <= 1,
 time__5 + 1 <= 1,
 time__1 + 1 <= 1,
 time__4 + 1 <= 1,
 time__3 + 1 <= 1]
Trying maximal depth = 2...
Bound of Trying min swap = 1...
SWAP on physical edge (9,10) at time 0
Gate 0: u4 0, 1 on qubits 14 and 15 at time 1
Gate 1: u4 2, 3 on qubits 11 and 10 at time 0
Gate 2: u4 4, 5 on qubits 9 and 4 at time 0
Gate 3: u4 6, 7 on qubits 5 and 1 at time 0
Gate 4: u4 1, 2 on qubits 15 and 11 at time 1
Gate 5: u4 3, 4 on qubits 10 and 9 at time 0
Gate 6: u4 5, 6 on qubits 4 and 5 at time 0
Gate 7: u4 0, 2 on qubits 14 and 11 at time 1
Gate 8: u4 4, 6 on qubits 9 and 5 at time 0
Gate 9: u4 2, 4 on qubits 11 and 10 at time 1
Gate 10: u4 0, 4 on qubits 14 and 10 at time 1
result- additional SWAP count = 1.
result- circuit depth = 6.
Compilation time = 0:00:05.319687.
layer 0---------------------------------
gate ( U4) on qubits (10 11)
gate ( U4) on qubits (14 15)
gate ( U4) on qubits (4 9)
gate ( U4) on qubits (1 5)
layer 1---------------------------------
gate ( U4) on qubits (11 15)
gate ( U4) on qubits (4 5)
gate ( U4) on qubits (9 10)
layer 2---------------------------------
gate ( U4) on qubits (5 9)
gate ( U4) on qubits (11 14)
layer 3---------------------------------
gate ( swap) on qubits (9 10)
layer 4---------------------------------
gate ( U4) on qubits (10 11)
layer 5---------------------------------
gate ( U4) on qubits (10 14)
metric-----------------------------------
depth 6
#swap 1
optimizing circuit with swap range (0,1) 
Trying maximal depth = 1...
Bound of Trying min swap = 0...
Gate 0: u4 0, 1 on qubits 10 and 13 at time 0
Gate 1: u4 2, 3 on qubits 14 and 15 at time 0
Gate 2: u4 4, 5 on qubits 11 and 6 at time 0
Gate 3: u4 6, 7 on qubits 7 and 3 at time 0
Gate 4: u4 1, 2 on qubits 13 and 14 at time 0
Gate 5: u4 3, 4 on qubits 15 and 11 at time 0
Gate 6: u4 5, 6 on qubits 6 and 7 at time 0
Gate 7: u4 0, 2 on qubits 10 and 14 at time 0
Gate 8: u4 4, 6 on qubits 11 and 7 at time 0
Gate 9: u4 2, 4 on qubits 14 and 11 at time 0
Gate 10: u4 0, 4 on qubits 10 and 11 at time 0
result- additional SWAP count = 0.
result- circuit depth = 5.
Compilation time = 0:00:01.622623.
layer 0---------------------------------
gate ( U4) on qubits (10 13)
gate ( U4) on qubits (14 15)
gate ( U4) on qubits (6 11)
gate ( U4) on qubits (3 7)
layer 1---------------------------------
gate ( U4) on qubits (13 14)
gate ( U4) on qubits (6 7)
gate ( U4) on qubits (11 15)
layer 2---------------------------------
gate ( U4) on qubits (7 11)
gate ( U4) on qubits (10 14)
layer 3---------------------------------
gate ( U4) on qubits (11 14)
layer 4---------------------------------
gate ( U4) on qubits (10 11)
metric-----------------------------------
depth 5
#swap 0
optimizing circuit with swap range (0,0) 
Trying maximal depth = 1...
Bound of Trying min swap = 0...
Gate 0: u4 0, 1 on qubits 10 and 13 at time 0
Gate 1: u4 2, 3 on qubits 14 and 15 at time 0
Gate 2: u4 4, 5 on qubits 11 and 6 at time 0
Gate 3: u4 6, 7 on qubits 7 and 3 at time 0
Gate 4: u4 1, 2 on qubits 13 and 14 at time 0
Gate 5: u4 3, 4 on qubits 15 and 11 at time 0
Gate 6: u4 5, 6 on qubits 6 and 7 at time 0
Gate 7: u4 0, 2 on qubits 10 and 14 at time 0
Gate 8: u4 4, 6 on qubits 11 and 7 at time 0
Gate 9: u4 2, 4 on qubits 14 and 11 at time 0
Gate 10: u4 0, 4 on qubits 10 and 11 at time 0
result- additional SWAP count = 0.
result- circuit depth = 5.
Compilation time = 0:00:00.082731.
layer 0---------------------------------
gate ( U4) on qubits (10 13)
gate ( U4) on qubits (14 15)
gate ( U4) on qubits (6 11)
gate ( U4) on qubits (3 7)
layer 1---------------------------------
gate ( U4) on qubits (13 14)
gate ( U4) on qubits (6 7)
gate ( U4) on qubits (11 15)
layer 2---------------------------------
gate ( U4) on qubits (7 11)
gate ( U4) on qubits (10 14)
layer 3---------------------------------
gate ( U4) on qubits (11 14)
layer 4---------------------------------
gate ( U4) on qubits (10 11)
metric-----------------------------------
depth 5
#swap 0
Total compilation time = 0:00:28.503280.
