
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 277.762 ; gain = 51.023
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10964 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 388.672 ; gain = 103.445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:28]
INFO: [Synth 8-3491] module 'design_1' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:2531' bound to instance 'design_1_i' of component 'design_1' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:273]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:2559]
INFO: [Synth 8-3491] module 'design_1_StreamCopIPCore_v1_0_0_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_StreamCopIPCore_v1_0_0_0_stub.vhdl:5' bound to instance 'StreamCopIPCore_0' of component 'design_1_StreamCopIPCore_v1_0_0_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:3129]
INFO: [Synth 8-638] synthesizing module 'design_1_StreamCopIPCore_v1_0_0_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_StreamCopIPCore_v1_0_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_3' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_axi_gpio_0_3_stub.vhdl:5' bound to instance 'axi_gpio_disp_an' of component 'design_1_axi_gpio_0_3' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:3146]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_3' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_axi_gpio_0_3_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_1' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_axi_gpio_0_1_stub.vhdl:5' bound to instance 'axi_gpio_disp_seg' of component 'design_1_axi_gpio_0_1' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:3171]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_1' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_axi_gpio_0_1_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_led' of component 'design_1_axi_gpio_0_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:3196]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_2' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_axi_gpio_0_2_stub.vhdl:5' bound to instance 'axi_gpio_push_but' of component 'design_1_axi_gpio_0_2' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:3221]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_2' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_axi_gpio_0_2_stub.vhdl:34]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_1_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_sw' of component 'design_1_axi_gpio_1_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:3247]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_1_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_axi_gpio_1_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_axi_intc_1_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_axi_intc_1_0_stub.vhdl:5' bound to instance 'axi_intc_0' of component 'design_1_axi_intc_1_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:3272]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_intc_1_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_axi_intc_1_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:3296]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:3321]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_fit_timer_0_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_fit_timer_0_0_stub.vhdl:5' bound to instance 'fit_timer_0' of component 'design_1_fit_timer_0_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:3328]
INFO: [Synth 8-638] synthesizing module 'design_1_fit_timer_0_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_fit_timer_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:3334]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:3347]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_microblaze_0_0_stub.vhdl:71]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1551]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (3#1) [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (4#1) [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (5#1) [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:461]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:562]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (6#1) [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:562]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_4YOIXL' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:663]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_4YOIXL' (7#1) [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:663]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1326]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (8#1) [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1326]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:2381]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (9#1) [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1551]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:747]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:961]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1015]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1097]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:1125]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (10#1) [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:747]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:3593]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_xlconcat_0_0' declared at 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'design_1_xlconcat_0_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:3606]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/realtime/design_1_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'design_1' (11#1) [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/synth/design_1.vhd:2559]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'dual_seven_seg_led_disp_tri_iobuf_0' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:439]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (12#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'dual_seven_seg_led_disp_tri_iobuf_1' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:446]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'dual_seven_seg_led_disp_tri_iobuf_2' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:453]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'dual_seven_seg_led_disp_tri_iobuf_3' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:460]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'dual_seven_seg_led_disp_tri_iobuf_4' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:467]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'dual_seven_seg_led_disp_tri_iobuf_5' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:474]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'dual_seven_seg_led_disp_tri_iobuf_6' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:481]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'dual_seven_seg_led_disp_tri_iobuf_7' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:488]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bit_tri_iobuf_0' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:495]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bit_tri_iobuf_1' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:502]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bit_tri_iobuf_10' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:509]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bit_tri_iobuf_11' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:516]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bit_tri_iobuf_12' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:523]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bit_tri_iobuf_13' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:530]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bit_tri_iobuf_14' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:537]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bit_tri_iobuf_15' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:544]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bit_tri_iobuf_2' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:551]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bit_tri_iobuf_3' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:558]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bit_tri_iobuf_4' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:565]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bit_tri_iobuf_5' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:572]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bit_tri_iobuf_6' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:579]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bit_tri_iobuf_7' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:586]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bit_tri_iobuf_8' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:593]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'led_16bit_tri_iobuf_9' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:600]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'push_buttons_5bits_tri_iobuf_0' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:607]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'push_buttons_5bits_tri_iobuf_1' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:614]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'push_buttons_5bits_tri_iobuf_2' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:621]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'push_buttons_5bits_tri_iobuf_3' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:628]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'push_buttons_5bits_tri_iobuf_4' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:635]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'seven_seg_led_an_tri_iobuf_0' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:642]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'seven_seg_led_an_tri_iobuf_1' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:649]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'seven_seg_led_an_tri_iobuf_2' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:656]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'seven_seg_led_an_tri_iobuf_3' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:663]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'seven_seg_led_an_tri_iobuf_4' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:670]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'seven_seg_led_an_tri_iobuf_5' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:677]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'seven_seg_led_an_tri_iobuf_6' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:684]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'seven_seg_led_an_tri_iobuf_7' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:691]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'switch_16bits_tri_iobuf_0' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:698]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'switch_16bits_tri_iobuf_1' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:705]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'switch_16bits_tri_iobuf_10' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:712]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'switch_16bits_tri_iobuf_11' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:719]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'switch_16bits_tri_iobuf_12' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:726]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'switch_16bits_tri_iobuf_13' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:733]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'switch_16bits_tri_iobuf_14' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:740]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'switch_16bits_tri_iobuf_15' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:747]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'switch_16bits_tri_iobuf_2' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:754]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'switch_16bits_tri_iobuf_3' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:761]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'switch_16bits_tri_iobuf_4' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:768]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'switch_16bits_tri_iobuf_5' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:775]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'switch_16bits_tri_iobuf_6' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:782]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'switch_16bits_tri_iobuf_7' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:789]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'switch_16bits_tri_iobuf_8' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:796]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'switch_16bits_tri_iobuf_9' of component 'IOBUF' [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:803]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (13#1) [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:28]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 443.797 ; gain = 158.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 443.797 ; gain = 158.570
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp20/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp20/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp21/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp21/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp22/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp22/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp23/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp23/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp24/design_1_axi_intc_1_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp24/design_1_axi_intc_1_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp25/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp25/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp26/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp26/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp27/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp27/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp28/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp28/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp29/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp29/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp30/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp30/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp31/design_1_StreamCopIPCore_v1_0_0_0_in_context.xdc] for cell 'design_1_i/StreamCopIPCore_0'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp31/design_1_StreamCopIPCore_v1_0_0_0_in_context.xdc] for cell 'design_1_i/StreamCopIPCore_0'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp32/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp32/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp33/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_led'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp33/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_led'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp34/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_sw'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp34/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_sw'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp35/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_disp_seg'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp35/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_disp_seg'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp36/design_1_axi_gpio_0_2_in_context.xdc] for cell 'design_1_i/axi_gpio_push_but'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp36/design_1_axi_gpio_0_2_in_context.xdc] for cell 'design_1_i/axi_gpio_push_but'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp37/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_disp_an'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp37/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/axi_gpio_disp_an'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp38/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp38/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp39/design_1_fit_timer_0_0_in_context.xdc] for cell 'design_1_i/fit_timer_0'
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp39/design_1_fit_timer_0_0_in_context.xdc] for cell 'design_1_i/fit_timer_0'
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:160]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:163]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:166]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:169]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:172]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:185]
WARNING: [Vivado 12-584] No ports matched 'btnCpuReset'. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:191]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc:191]
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.srcs/constrs_1/imports/CR18.git/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 53 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 785.727 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 785.727 ; gain = 500.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 785.727 ; gain = 500.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp32/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/.Xil/Vivado-5964-Gingerbread/dcp32/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/StreamCopIPCore_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_disp_an. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_disp_seg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_push_but. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_sw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fit_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 785.727 ; gain = 500.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 785.727 ; gain = 500.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 785.727 ; gain = 500.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Clk_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_1/Dbg_Update_0' to pin 'design_1_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 785.727 ; gain = 500.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 785.727 ; gain = 500.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 785.727 ; gain = 500.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 785.727 ; gain = 500.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 785.727 ; gain = 500.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 785.727 ; gain = 500.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 785.727 ; gain = 500.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 785.727 ; gain = 500.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 785.727 ; gain = 500.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |design_1_xbar_0                   |         1|
|2     |design_1_StreamCopIPCore_v1_0_0_0 |         1|
|3     |design_1_axi_gpio_0_3             |         1|
|4     |design_1_axi_gpio_0_1             |         1|
|5     |design_1_axi_gpio_0_0             |         1|
|6     |design_1_axi_gpio_0_2             |         1|
|7     |design_1_axi_gpio_1_0             |         1|
|8     |design_1_axi_intc_1_0             |         1|
|9     |design_1_axi_uartlite_0_0         |         1|
|10    |design_1_clk_wiz_0_0              |         1|
|11    |design_1_fit_timer_0_0            |         1|
|12    |design_1_mdm_1_0                  |         1|
|13    |design_1_microblaze_0_0           |         1|
|14    |design_1_rst_clk_wiz_1_100M_0     |         1|
|15    |design_1_xlconcat_0_0             |         1|
|16    |design_1_dlmb_bram_if_cntlr_0     |         1|
|17    |design_1_dlmb_v10_0               |         1|
|18    |design_1_ilmb_bram_if_cntlr_0     |         1|
|19    |design_1_ilmb_v10_0               |         1|
|20    |design_1_lmb_bram_0               |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |design_1_StreamCopIPCore_v1_0_0_0_bbox_0 |     1|
|2     |design_1_axi_gpio_0_0_bbox_3             |     1|
|3     |design_1_axi_gpio_0_1_bbox_2             |     1|
|4     |design_1_axi_gpio_0_2_bbox_4             |     1|
|5     |design_1_axi_gpio_0_3_bbox_1             |     1|
|6     |design_1_axi_gpio_1_0_bbox_5             |     1|
|7     |design_1_axi_intc_1_0_bbox_6             |     1|
|8     |design_1_axi_uartlite_0_0_bbox_7         |     1|
|9     |design_1_clk_wiz_0_0_bbox_8              |     1|
|10    |design_1_dlmb_bram_if_cntlr_0_bbox_13    |     1|
|11    |design_1_dlmb_v10_0_bbox_14              |     1|
|12    |design_1_fit_timer_0_0_bbox_9            |     1|
|13    |design_1_ilmb_bram_if_cntlr_0_bbox_15    |     1|
|14    |design_1_ilmb_v10_0_bbox_16              |     1|
|15    |design_1_lmb_bram_0_bbox_17              |     1|
|16    |design_1_mdm_1_0_bbox_10                 |     1|
|17    |design_1_microblaze_0_0_bbox_11          |     1|
|18    |design_1_rst_clk_wiz_1_100M_0_bbox_18    |     1|
|19    |design_1_xbar_0_bbox_12                  |     1|
|20    |design_1_xlconcat_0_0_bbox_19            |     1|
|21    |IBUF                                     |     2|
|22    |IOBUF                                    |    53|
|23    |OBUF                                     |     1|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  2086|
|2     |  design_1_i                  |design_1                              |  2030|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |   818|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 785.727 ; gain = 500.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 785.727 ; gain = 158.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 785.727 ; gain = 500.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 53 instances

INFO: [Common 17-83] Releasing license: Synthesis
144 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 785.727 ; gain = 507.965
INFO: [Common 17-1381] The checkpoint 'D:/Documents/UA/CR/CR18.git/Delivery/Final/streamtest/streamtest.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 785.977 ; gain = 0.020
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 19:52:18 2018...
