<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/cadence/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml LF_SFF_MIO.twx LF_SFF_MIO.ncd -o LF_SFF_MIO.twr
LF_SFF_MIO.pcf

</twCmdLine><twDesign>LF_SFF_MIO.ncd</twDesign><twDesignPath>LF_SFF_MIO.ncd</twDesignPath><twPCF>LF_SFF_MIO.pcf</twPCF><twPcfPath>LF_SFF_MIO.pcf</twPcfPath><twDevInfo arch="spartan3" pkg="fg320"><twDevName>xc3s1000</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.39 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_FCLK_IN = PERIOD TIMEGRP &quot;TNM_FCLK_IN&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: TS_FCLK_IN = PERIOD TIMEGRP &quot;TNM_FCLK_IN&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="i_clkgen/DCM_BUS/CLKIN" logResource="i_clkgen/DCM_BUS/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="FCLK_IN_IBUFG"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="i_clkgen/DCM_BUS/CLKIN" logResource="i_clkgen/DCM_BUS/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="FCLK_IN_IBUFG"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmpc" slack="14.013" period="20.000" constraintValue="20.000" deviceLimit="5.987" freqLimit="167.029" physResource="i_clkgen/DCM_BUS/CLKIN" logResource="i_clkgen/DCM_BUS/CLKIN" locationPin="DCM_X0Y0.CLKIN" clockNet="FCLK_IN_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_i_clkgen_CLK0_BUF = PERIOD TIMEGRP &quot;i_clkgen_CLK0_BUF&quot; TS_FCLK_IN HIGH 50%;</twConstName><twItemCnt>80921</twItemCnt><twErrCntSetup>4</twErrCntSetup><twErrCntEndPt>4</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2463</twEndPtCnt><twPathErrCnt>4</twPathErrCnt><twMinPer>25.495</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0 (SLICE_X27Y26.F1), 2 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.099</twSlack><twSrc BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twSrc><twDest BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0</twDest><twTotPathDel>5.017</twTotPathDel><twClkSkew dest = "2.040" src = "2.122">0.082</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twSrc><twDest BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X20Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="576.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twSrcClk><twPathDel><twSite>SLICE_X20Y42.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST&lt;0&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.224</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>N623</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000&lt;7&gt;41_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>N625</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT&lt;0&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000&lt;7&gt;41</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0</twBEL></twPathDel><twLogDel>1.904</twLogDel><twRouteDel>3.113</twRouteDel><twTotDel>5.017</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="580.000">i_spi_adc/i_spi_core/BUS_CLK</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.172</twSlack><twSrc BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE</twSrc><twDest BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0</twDest><twTotPathDel>3.828</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE</twSrc><twDest BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X26Y33.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.035</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>N623</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000&lt;7&gt;41_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y26.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>N625</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y26.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT&lt;0&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000&lt;7&gt;41</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0</twBEL></twPathDel><twLogDel>1.904</twLogDel><twRouteDel>1.924</twRouteDel><twTotDel>3.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">i_spi_adc/i_spi_core/BUS_CLK</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0 (SLICE_X25Y20.F2), 2 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.016</twSlack><twSrc BELType="FF">adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twSrc><twDest BELType="FF">adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0</twDest><twTotPathDel>5.016</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twSrc><twDest BELType='FF'>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="576.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twSrcClk><twPathDel><twSite>SLICE_X14Y12.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST&lt;0&gt;</twComp><twBEL>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.565</twDelInfo><twComp>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>N623</twComp><twBEL>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000&lt;7&gt;41_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y20.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>N623</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y20.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT&lt;0&gt;</twComp><twBEL>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000&lt;7&gt;41</twBEL><twBEL>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0</twBEL></twPathDel><twLogDel>1.904</twLogDel><twRouteDel>3.112</twRouteDel><twTotDel>5.016</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="580.000">i_spi_adc/i_spi_core/BUS_CLK</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.289</twSlack><twSrc BELType="FF">adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE</twSrc><twDest BELType="FF">adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0</twDest><twTotPathDel>3.666</twTotPathDel><twClkSkew dest = "0.388" src = "0.433">0.045</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE</twSrc><twDest BELType='FF'>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X22Y16.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE</twComp><twBEL>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y24.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.215</twDelInfo><twComp>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y24.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>N623</twComp><twBEL>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000&lt;7&gt;41_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y20.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>N623</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y20.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT&lt;0&gt;</twComp><twBEL>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000&lt;7&gt;41</twBEL><twBEL>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0</twBEL></twPathDel><twLogDel>1.904</twLogDel><twRouteDel>1.762</twRouteDel><twTotDel>3.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">i_spi_adc/i_spi_core/BUS_CLK</twDestClk><twPctLog>51.9</twPctLog><twPctRoute>48.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0 (SLICE_X32Y64.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.708</twSlack><twSrc BELType="FF">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twSrc><twDest BELType="FF">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0</twDest><twTotPathDel>4.544</twTotPathDel><twClkSkew dest = "1.989" src = "2.153">0.164</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twSrc><twDest BELType='FF'>adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X24Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="576.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twSrcClk><twPathDel><twSite>SLICE_X24Y74.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST&lt;0&gt;</twComp><twBEL>adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y68.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y68.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000&lt;7&gt;23</twComp><twBEL>adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000&lt;7&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y64.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000&lt;7&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y64.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT&lt;0&gt;</twComp><twBEL>adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000&lt;7&gt;41</twBEL><twBEL>adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0</twBEL></twPathDel><twLogDel>2.018</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>4.544</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="580.000">i_spi_adc/i_spi_core/BUS_CLK</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_i_clkgen_CLK0_BUF = PERIOD TIMEGRP &quot;i_clkgen_CLK0_BUF&quot; TS_FCLK_IN HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_1 (SLICE_X73Y39.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.723</twSlack><twSrc BELType="FF">adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_1</twSrc><twDest BELType="FF">adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_1</twDest><twTotPathDel>0.780</twTotPathDel><twClkSkew dest = "0.173" src = "0.116">-0.057</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_1</twSrc><twDest BELType='FF'>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X73Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X73Y37.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr&lt;1&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y39.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.487</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr&lt;1&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_1</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>0.780</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">i_spi_adc/i_spi_core/BUS_CLK</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_0 (SLICE_X73Y39.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.769</twSlack><twSrc BELType="FF">adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_0</twSrc><twDest BELType="FF">adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_0</twDest><twTotPathDel>0.826</twTotPathDel><twClkSkew dest = "0.173" src = "0.116">-0.057</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_0</twSrc><twDest BELType='FF'>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X73Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X73Y37.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr&lt;1&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y39.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.487</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.237</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr&lt;1&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_0</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>0.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">i_spi_adc/i_spi_core/BUS_CLK</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_spi_adc/i_spi_core/rst_pulse_sync/aq_sync_ff_1 (SLICE_X47Y46.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.795</twSlack><twSrc BELType="FF">i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2</twSrc><twDest BELType="FF">i_spi_adc/i_spi_core/rst_pulse_sync/aq_sync_ff_1</twDest><twTotPathDel>0.886</twTotPathDel><twClkSkew dest = "2.287" src = "2.196">-0.091</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2</twSrc><twDest BELType='FF'>i_spi_adc/i_spi_core/rst_pulse_sync/aq_sync_ff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i_spi_adc/i_spi_core/SPI_CLK</twSrcClk><twPathDel><twSite>SLICE_X46Y44.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2</twComp><twBEL>i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y46.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.547</twDelInfo><twComp>i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y46.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.237</twDelInfo><twComp>i_spi_adc/i_spi_core/rst_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_spi_adc/i_spi_core/rst_pulse_sync/aq_sync_ff_1</twBEL></twPathDel><twLogDel>0.339</twLogDel><twRouteDel>0.547</twRouteDel><twTotDel>0.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">i_spi_adc/i_spi_core/BUS_CLK</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="29"><twPinLimitBanner>Component Switching Limit Checks: TS_i_clkgen_CLK0_BUF = PERIOD TIMEGRP &quot;i_clkgen_CLK0_BUF&quot; TS_FCLK_IN HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="30" type="MINLOWPULSE" name="Tbpwl" slack="17.268" period="20.000" constraintValue="10.000" deviceLimit="1.366" physResource="i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1/CLKA" logResource="i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.A/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="i_spi_adc/i_spi_core/BUS_CLK"/><twPinLimit anchorID="31" type="MINHIGHPULSE" name="Tbpwh" slack="17.268" period="20.000" constraintValue="10.000" deviceLimit="1.366" physResource="i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1/CLKA" logResource="i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.A/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="i_spi_adc/i_spi_core/BUS_CLK"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tbp" slack="17.268" period="20.000" constraintValue="20.000" deviceLimit="2.732" freqLimit="366.032" physResource="i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1/CLKA" logResource="i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.A/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="i_spi_adc/i_spi_core/BUS_CLK"/></twPinLimitRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_i_clkgen_CLKDV = PERIOD TIMEGRP &quot;i_clkgen_CLKDV&quot; TS_FCLK_IN * 4 HIGH 50%;</twConstName><twItemCnt>97350</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>391</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>54.396</twMinPer></twConstHead><twPathRptBanner iPaths="1405" iCriticalPaths="0" sType="EndPoint">Paths for end point i_spi_adc/i_spi_core/out_bit_cnt_28 (SLICE_X56Y62.SR), 1405 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.401</twSlack><twSrc BELType="FF">i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType="FF">i_spi_adc/i_spi_core/out_bit_cnt_28</twDest><twTotPathDel>13.347</twTotPathDel><twClkSkew dest = "1.947" src = "2.199">0.252</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType='FF'>i_spi_adc/i_spi_core/out_bit_cnt_28</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X51Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X51Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_3</twComp><twBEL>i_spi_adc/i_spi_core/status_regs_3_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_2</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;2&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;4&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;4&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;6&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;6&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;8&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;10&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;10&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;12&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;12&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;14&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;16&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;16&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;18&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;18&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;20&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;20&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;22&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;22&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;24&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;24&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;26&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;26&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y58.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;28&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;28&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y58.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.G4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt_or0000</twComp><twBEL>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.118</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y62.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt&lt;28&gt;</twComp><twBEL>i_spi_adc/i_spi_core/out_bit_cnt_28</twBEL></twPathDel><twLogDel>7.325</twLogDel><twRouteDel>6.022</twRouteDel><twTotDel>13.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">i_spi_adc/i_spi_core/SPI_CLK</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.515</twSlack><twSrc BELType="FF">i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType="FF">i_spi_adc/i_spi_core/out_bit_cnt_28</twDest><twTotPathDel>13.233</twTotPathDel><twClkSkew dest = "1.947" src = "2.199">0.252</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType='FF'>i_spi_adc/i_spi_core/out_bit_cnt_28</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X51Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X51Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_3</twComp><twBEL>i_spi_adc/i_spi_core/status_regs_3_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_2</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;2&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;4&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;4&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;6&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;6&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;8&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;10&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;10&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;12&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;12&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;14&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y52.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;16&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y58.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.G4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt_or0000</twComp><twBEL>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.118</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y62.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt&lt;28&gt;</twComp><twBEL>i_spi_adc/i_spi_core/out_bit_cnt_28</twBEL></twPathDel><twLogDel>6.946</twLogDel><twRouteDel>6.287</twRouteDel><twTotDel>13.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">i_spi_adc/i_spi_core/SPI_CLK</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.535</twSlack><twSrc BELType="FF">i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType="FF">i_spi_adc/i_spi_core/out_bit_cnt_28</twDest><twTotPathDel>13.213</twTotPathDel><twClkSkew dest = "1.947" src = "2.199">0.252</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType='FF'>i_spi_adc/i_spi_core/out_bit_cnt_28</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X51Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X51Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_3</twComp><twBEL>i_spi_adc/i_spi_core/status_regs_3_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_2</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;2&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;4&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;4&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;6&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;6&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;8&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;10&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;10&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;12&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;12&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y51.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;14&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y53.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y53.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut&lt;7&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y58.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.G4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt_or0000</twComp><twBEL>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.118</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y62.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt&lt;28&gt;</twComp><twBEL>i_spi_adc/i_spi_core/out_bit_cnt_28</twBEL></twPathDel><twLogDel>6.977</twLogDel><twRouteDel>6.236</twRouteDel><twTotDel>13.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">i_spi_adc/i_spi_core/SPI_CLK</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1405" iCriticalPaths="0" sType="EndPoint">Paths for end point i_spi_adc/i_spi_core/out_bit_cnt_29 (SLICE_X56Y62.SR), 1405 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.401</twSlack><twSrc BELType="FF">i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType="FF">i_spi_adc/i_spi_core/out_bit_cnt_29</twDest><twTotPathDel>13.347</twTotPathDel><twClkSkew dest = "1.947" src = "2.199">0.252</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType='FF'>i_spi_adc/i_spi_core/out_bit_cnt_29</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X51Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X51Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_3</twComp><twBEL>i_spi_adc/i_spi_core/status_regs_3_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_2</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;2&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;4&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;4&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;6&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;6&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;8&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;10&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;10&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;12&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;12&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;14&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;16&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;16&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;18&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;18&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;20&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;20&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;22&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;22&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;24&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;24&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;26&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;26&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y58.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;28&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;28&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y58.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.G4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt_or0000</twComp><twBEL>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.118</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y62.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt&lt;28&gt;</twComp><twBEL>i_spi_adc/i_spi_core/out_bit_cnt_29</twBEL></twPathDel><twLogDel>7.325</twLogDel><twRouteDel>6.022</twRouteDel><twTotDel>13.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">i_spi_adc/i_spi_core/SPI_CLK</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.515</twSlack><twSrc BELType="FF">i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType="FF">i_spi_adc/i_spi_core/out_bit_cnt_29</twDest><twTotPathDel>13.233</twTotPathDel><twClkSkew dest = "1.947" src = "2.199">0.252</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType='FF'>i_spi_adc/i_spi_core/out_bit_cnt_29</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X51Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X51Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_3</twComp><twBEL>i_spi_adc/i_spi_core/status_regs_3_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_2</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;2&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;4&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;4&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;6&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;6&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;8&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;10&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;10&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;12&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;12&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;14&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y52.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;16&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y58.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.G4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt_or0000</twComp><twBEL>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.118</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y62.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt&lt;28&gt;</twComp><twBEL>i_spi_adc/i_spi_core/out_bit_cnt_29</twBEL></twPathDel><twLogDel>6.946</twLogDel><twRouteDel>6.287</twRouteDel><twTotDel>13.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">i_spi_adc/i_spi_core/SPI_CLK</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.535</twSlack><twSrc BELType="FF">i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType="FF">i_spi_adc/i_spi_core/out_bit_cnt_29</twDest><twTotPathDel>13.213</twTotPathDel><twClkSkew dest = "1.947" src = "2.199">0.252</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType='FF'>i_spi_adc/i_spi_core/out_bit_cnt_29</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X51Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X51Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_3</twComp><twBEL>i_spi_adc/i_spi_core/status_regs_3_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_2</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;2&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;4&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;4&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;6&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;6&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;8&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;10&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;10&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;12&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;12&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y51.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;14&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y53.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y53.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut&lt;7&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y58.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.G4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt_or0000</twComp><twBEL>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y62.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.118</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y62.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt&lt;28&gt;</twComp><twBEL>i_spi_adc/i_spi_core/out_bit_cnt_29</twBEL></twPathDel><twLogDel>6.977</twLogDel><twRouteDel>6.236</twRouteDel><twTotDel>13.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">i_spi_adc/i_spi_core/SPI_CLK</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1405" iCriticalPaths="0" sType="EndPoint">Paths for end point i_spi_adc/i_spi_core/out_bit_cnt_30 (SLICE_X56Y63.SR), 1405 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.401</twSlack><twSrc BELType="FF">i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType="FF">i_spi_adc/i_spi_core/out_bit_cnt_30</twDest><twTotPathDel>13.347</twTotPathDel><twClkSkew dest = "1.947" src = "2.199">0.252</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType='FF'>i_spi_adc/i_spi_core/out_bit_cnt_30</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X51Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X51Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_3</twComp><twBEL>i_spi_adc/i_spi_core/status_regs_3_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_2</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;2&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;4&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;4&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;6&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;6&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;8&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;10&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;10&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;12&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;12&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;14&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;16&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;16&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;18&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;18&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;20&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;20&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;22&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;22&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;24&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;24&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;26&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;26&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y58.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;28&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;28&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y58.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.G4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt_or0000</twComp><twBEL>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.118</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y63.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt&lt;30&gt;</twComp><twBEL>i_spi_adc/i_spi_core/out_bit_cnt_30</twBEL></twPathDel><twLogDel>7.325</twLogDel><twRouteDel>6.022</twRouteDel><twTotDel>13.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">i_spi_adc/i_spi_core/SPI_CLK</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.515</twSlack><twSrc BELType="FF">i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType="FF">i_spi_adc/i_spi_core/out_bit_cnt_30</twDest><twTotPathDel>13.233</twTotPathDel><twClkSkew dest = "1.947" src = "2.199">0.252</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType='FF'>i_spi_adc/i_spi_core/out_bit_cnt_30</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X51Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X51Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_3</twComp><twBEL>i_spi_adc/i_spi_core/status_regs_3_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_2</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;2&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;4&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;4&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;6&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;6&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;8&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;10&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;10&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;12&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;12&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;14&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y52.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;16&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y58.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.G4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt_or0000</twComp><twBEL>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.118</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y63.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt&lt;30&gt;</twComp><twBEL>i_spi_adc/i_spi_core/out_bit_cnt_30</twBEL></twPathDel><twLogDel>6.946</twLogDel><twRouteDel>6.287</twRouteDel><twTotDel>13.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">i_spi_adc/i_spi_core/SPI_CLK</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.535</twSlack><twSrc BELType="FF">i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType="FF">i_spi_adc/i_spi_core/out_bit_cnt_30</twDest><twTotPathDel>13.213</twTotPathDel><twClkSkew dest = "1.947" src = "2.199">0.252</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>i_spi_adc/i_spi_core/status_regs_3_2</twSrc><twDest BELType='FF'>i_spi_adc/i_spi_core/out_bit_cnt_30</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X51Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X51Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_3</twComp><twBEL>i_spi_adc/i_spi_core/status_regs_3_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.581</twDelInfo><twComp>i_spi_adc/i_spi_core/status_regs_3_2</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y45.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;2&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;2&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;4&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;4&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;6&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;6&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;8&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;10&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;10&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;12&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;12&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y51.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;14&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y53.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>i_spi_adc/i_spi_core/STOP_BIT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y53.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;7&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut&lt;7&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;8&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y55.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y55.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;10&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y56.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y56.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;12&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y57.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y57.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;14&gt;</twBEL><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y58.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp><twBEL>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y49.G4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt_or0000</twComp><twBEL>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.118</twDelInfo><twComp>i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y63.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>i_spi_adc/i_spi_core/out_bit_cnt&lt;30&gt;</twComp><twBEL>i_spi_adc/i_spi_core/out_bit_cnt_30</twBEL></twPathDel><twLogDel>6.977</twLogDel><twRouteDel>6.236</twRouteDel><twTotDel>13.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">i_spi_adc/i_spi_core/SPI_CLK</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_i_clkgen_CLKDV = PERIOD TIMEGRP &quot;i_clkgen_CLKDV&quot; TS_FCLK_IN * 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2 (SLICE_X48Y60.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_1</twSrc><twDest BELType="FF">i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_1</twSrc><twDest BELType='FF'>i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">i_spi_adc/i_spi_core/SPI_CLK</twSrcClk><twPathDel><twSite>SLICE_X48Y60.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2</twComp><twBEL>i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y60.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y60.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2</twComp><twBEL>i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.513</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">i_spi_adc/i_spi_core/SPI_CLK</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2 (SLICE_X43Y39.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_1</twSrc><twDest BELType="FF">i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_1</twSrc><twDest BELType='FF'>i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">i_spi_adc/i_spi_core/SPI_CLK</twSrcClk><twPathDel><twSite>SLICE_X43Y39.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y39.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y39.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2</twComp><twBEL>i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.513</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">i_spi_adc/i_spi_core/SPI_CLK</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2 (SLICE_X46Y44.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_1</twSrc><twDest BELType="FF">i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_1</twSrc><twDest BELType='FF'>i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">i_spi_adc/i_spi_core/SPI_CLK</twSrcClk><twPathDel><twSite>SLICE_X46Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2</twComp><twBEL>i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y44.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y44.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2</twComp><twBEL>i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.513</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="80.000">i_spi_adc/i_spi_core/SPI_CLK</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_i_clkgen_CLKDV = PERIOD TIMEGRP &quot;i_clkgen_CLKDV&quot; TS_FCLK_IN * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINLOWPULSE" name="Tbpwl" slack="77.268" period="80.000" constraintValue="40.000" deviceLimit="1.366" physResource="i_spi_adc/i_spi_core/memout/dpram/CLKA" logResource="i_spi_adc/i_spi_core/memout/dpram.A/CLKA" locationPin="RAMB16_X1Y7.CLKA" clockNet="i_spi_adc/i_spi_core/SPI_CLK"/><twPinLimit anchorID="60" type="MINHIGHPULSE" name="Tbpwh" slack="77.268" period="80.000" constraintValue="40.000" deviceLimit="1.366" physResource="i_spi_adc/i_spi_core/memout/dpram/CLKA" logResource="i_spi_adc/i_spi_core/memout/dpram.A/CLKA" locationPin="RAMB16_X1Y7.CLKA" clockNet="i_spi_adc/i_spi_core/SPI_CLK"/><twPinLimit anchorID="61" type="MINPERIOD" name="Tbp" slack="77.268" period="80.000" constraintValue="80.000" deviceLimit="2.732" freqLimit="366.032" physResource="i_spi_adc/i_spi_core/memout/dpram/CLKA" logResource="i_spi_adc/i_spi_core/memout/dpram.A/CLKA" locationPin="RAMB16_X1Y7.CLKA" clockNet="i_spi_adc/i_spi_core/SPI_CLK"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_i_clkgen_CLKFX_40 = PERIOD TIMEGRP &quot;i_clkgen_CLKFX_40&quot; TS_FCLK_IN /         0.833333333 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: TS_i_clkgen_CLKFX_40 = PERIOD TIMEGRP &quot;i_clkgen_CLKFX_40&quot; TS_FCLK_IN /
        0.833333333 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="64" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="14.000" period="24.000" constraintValue="12.000" deviceLimit="5.000" physResource="i_clkgen/DCM_CMD/CLKIN" logResource="i_clkgen/DCM_CMD/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="i_clkgen/CLKOUT40"/><twPinLimit anchorID="65" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="14.000" period="24.000" constraintValue="12.000" deviceLimit="5.000" physResource="i_clkgen/DCM_CMD/CLKIN" logResource="i_clkgen/DCM_CMD/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="i_clkgen/CLKOUT40"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tdcmpc" slack="18.013" period="24.000" constraintValue="24.000" deviceLimit="5.987" freqLimit="167.029" physResource="i_clkgen/DCM_CMD/CLKIN" logResource="i_clkgen/DCM_CMD/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="i_clkgen/CLKOUT40"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_i_clkgen_CLKDV_5 = PERIOD TIMEGRP &quot;i_clkgen_CLKDV_5&quot; TS_i_clkgen_CLKFX_40 *         8 HIGH 50%;</twConstName><twItemCnt>73968</twItemCnt><twErrCntSetup>598</twErrCntSetup><twErrCntEndPt>598</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2280</twEndPtCnt><twPathErrCnt>38894</twPathErrCnt><twMinPer>538.032</twMinPer></twConstHead><twPathRptBanner iPaths="492" iCriticalPaths="290" sType="EndPoint">Paths for end point adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull (SLICE_X70Y35.F1), 492 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.209</twSlack><twSrc BELType="FF">adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twSrc><twDest BELType="FF">adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twTotPathDel>10.952</twTotPathDel><twClkSkew dest = "2.034" src = "2.291">0.257</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twSrc><twDest BELType='FF'>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X69Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="380.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X69Y17.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_lut&lt;1&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;2&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;4&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;6&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;8&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;10&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;12&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;14&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;16&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;18&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;20&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;22&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y36.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y36.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write2</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y36.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;1&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y34.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y34.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;1&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y34.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;1&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Mxor_wgraynext_xor0001_Result1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y35.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wgraynext&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y35.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val465</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twBEL></twPathDel><twLogDel>6.561</twLogDel><twRouteDel>4.391</twRouteDel><twTotDel>10.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="384.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.184</twSlack><twSrc BELType="FF">adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twSrc><twDest BELType="FF">adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twTotPathDel>10.927</twTotPathDel><twClkSkew dest = "2.034" src = "2.291">0.257</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twSrc><twDest BELType='FF'>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X69Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="380.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X69Y17.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_lut&lt;1&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;2&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;4&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;6&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;8&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;10&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;12&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;14&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;16&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;18&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;20&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;22&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y36.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write1</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y36.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;1&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y34.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y34.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;1&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y34.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;1&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Mxor_wgraynext_xor0001_Result1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y35.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wgraynext&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y35.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val465</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twBEL></twPathDel><twLogDel>6.561</twLogDel><twRouteDel>4.366</twRouteDel><twTotDel>10.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="384.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.002</twSlack><twSrc BELType="FF">adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twSrc><twDest BELType="FF">adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twTotPathDel>10.745</twTotPathDel><twClkSkew dest = "2.034" src = "2.291">0.257</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twSrc><twDest BELType='FF'>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X69Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="380.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X69Y17.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y14.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y14.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;2&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;4&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;6&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;8&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;10&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;12&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;14&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;16&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;18&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;20&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;22&gt;</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y36.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y36.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write2</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y36.G2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y36.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin&lt;1&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y34.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y34.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;1&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y34.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;1&gt;</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Mxor_wgraynext_xor0001_Result1</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y35.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wgraynext&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y35.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val465</twBEL><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twBEL></twPathDel><twLogDel>6.354</twLogDel><twRouteDel>4.391</twRouteDel><twTotDel>10.745</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="384.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="494" iCriticalPaths="290" sType="EndPoint">Paths for end point adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull (SLICE_X15Y51.F4), 494 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.603</twSlack><twSrc BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twSrc><twDest BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twTotPathDel>10.551</twTotPathDel><twClkSkew dest = "2.192" src = "2.244">0.052</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twSrc><twDest BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X21Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="380.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X21Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_lut&lt;0&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;0&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;2&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;4&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;6&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;8&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;10&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;12&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;14&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;16&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;18&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;20&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;22&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y48.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write2</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;3&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_cy&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;3&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y51.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val449</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y51.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val449</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y51.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val465</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twBEL></twPathDel><twLogDel>6.466</twLogDel><twRouteDel>4.085</twRouteDel><twTotDel>10.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="384.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.484</twSlack><twSrc BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twSrc><twDest BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twTotPathDel>10.432</twTotPathDel><twClkSkew dest = "2.192" src = "2.244">0.052</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twSrc><twDest BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X21Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="380.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X21Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;0&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;2&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;4&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;6&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;8&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;10&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;12&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;14&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;16&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;18&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;20&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;22&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y48.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write2</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;3&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_cy&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;3&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y51.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val449</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y51.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val449</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y51.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val465</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twBEL></twPathDel><twLogDel>6.347</twLogDel><twRouteDel>4.085</twRouteDel><twTotDel>10.432</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="384.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.457</twSlack><twSrc BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twSrc><twDest BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twTotPathDel>10.405</twTotPathDel><twClkSkew dest = "2.192" src = "2.244">0.052</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twSrc><twDest BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X21Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="380.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X21Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_lut&lt;0&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;0&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;2&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;4&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;6&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;8&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;10&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;12&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;14&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;16&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;18&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;20&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;22&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y48.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.370</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y48.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write1</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.G1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;3&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_cy&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y50.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr&lt;3&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y51.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val449</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y51.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val449</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y51.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val465</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull</twBEL></twPathDel><twLogDel>6.466</twLogDel><twRouteDel>3.939</twRouteDel><twTotDel>10.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="384.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="251" iCriticalPaths="145" sType="EndPoint">Paths for end point adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0 (SLICE_X20Y42.CE), 251 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.595</twSlack><twSrc BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twSrc><twDest BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twDest><twTotPathDel>10.473</twTotPathDel><twClkSkew dest = "2.122" src = "2.244">0.122</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twSrc><twDest BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X21Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="380.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X21Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_lut&lt;0&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;0&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;2&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;4&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;6&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;8&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;10&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;12&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;14&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;16&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;18&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;20&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;22&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y48.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write2</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and0000</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST&lt;0&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twBEL></twPathDel><twLogDel>5.219</twLogDel><twRouteDel>5.254</twRouteDel><twTotDel>10.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="384.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.476</twSlack><twSrc BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twSrc><twDest BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twDest><twTotPathDel>10.354</twTotPathDel><twClkSkew dest = "2.122" src = "2.244">0.122</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twSrc><twDest BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X21Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="380.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X21Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;0&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;2&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;4&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;6&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;8&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;10&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;12&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;14&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;16&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;18&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;20&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;22&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.516</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y48.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write2</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and0000</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST&lt;0&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twBEL></twPathDel><twLogDel>5.100</twLogDel><twRouteDel>5.254</twRouteDel><twTotDel>10.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="384.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.449</twSlack><twSrc BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twSrc><twDest BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twDest><twTotPathDel>10.327</twTotPathDel><twClkSkew dest = "2.122" src = "2.244">0.122</twClkSkew><twDelConst>4.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twSrc><twDest BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X21Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="380.000">i_spi_adc/i_spi_core/BUS_CLK</twSrcClk><twPathDel><twSite>SLICE_X21Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.586</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_lut&lt;0&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;0&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;2&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;4&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;6&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;8&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y47.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;10&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;12&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;14&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;16&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;18&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;20&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.128</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;22&gt;</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y48.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.370</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y48.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write1</twBEL><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y45.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y45.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and0000</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and000051</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST&lt;0&gt;</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0</twBEL></twPathDel><twLogDel>5.219</twLogDel><twRouteDel>5.108</twRouteDel><twTotDel>10.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="384.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_i_clkgen_CLKDV_5 = PERIOD TIMEGRP &quot;i_clkgen_CLKDV_5&quot; TS_i_clkgen_CLKFX_40 *
        8 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2 (SLICE_X73Y32.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1</twSrc><twDest BELType="FF">adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1</twSrc><twDest BELType='FF'>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X73Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="192.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twSrcClk><twPathDel><twSite>SLICE_X73Y32.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X73Y32.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2</twComp><twBEL>adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.513</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="192.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2 (SLICE_X24Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1</twSrc><twDest BELType="FF">adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1</twSrc><twDest BELType='FF'>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="192.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twSrcClk><twPathDel><twSite>SLICE_X24Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2</twComp><twBEL>adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.513</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="192.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2 (SLICE_X12Y13.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1</twSrc><twDest BELType="FF">adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1</twSrc><twDest BELType='FF'>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="192.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twSrcClk><twPathDel><twSite>SLICE_X12Y13.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.576</twDelInfo><twComp>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2</twComp><twBEL>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y13.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.513</twDelInfo><twComp>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y13.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.283</twDelInfo><twComp>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2</twComp><twBEL>adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.513</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="192.000">adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_i_clkgen_CLKDV_5 = PERIOD TIMEGRP &quot;i_clkgen_CLKDV_5&quot; TS_i_clkgen_CLKFX_40 *
        8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="93" type="MINLOWPULSE" name="Tbpwl" slack="189.268" period="192.000" constraintValue="96.000" deviceLimit="1.366" physResource="adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/Mram_dly_mem/CLKA" logResource="adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/Mram_dly_mem.A/CLKA" locationPin="RAMB16_X0Y10.CLKA" clockNet="adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Tbpwh" slack="189.268" period="192.000" constraintValue="96.000" deviceLimit="1.366" physResource="adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/Mram_dly_mem/CLKA" logResource="adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/Mram_dly_mem.A/CLKA" locationPin="RAMB16_X0Y10.CLKA" clockNet="adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tbp" slack="189.268" period="192.000" constraintValue="192.000" deviceLimit="2.732" freqLimit="366.032" physResource="adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/Mram_dly_mem/CLKA" logResource="adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/Mram_dly_mem.A/CLKA" locationPin="RAMB16_X0Y10.CLKA" clockNet="adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="96"><twConstRollup name="TS_FCLK_IN" fullName="TS_FCLK_IN = PERIOD TIMEGRP &quot;TNM_FCLK_IN&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="6.000" actualRollup="56.045" errors="0" errorRollup="602" items="0" itemsRollup="252239"/><twConstRollup name="TS_i_clkgen_CLK0_BUF" fullName="TS_i_clkgen_CLK0_BUF = PERIOD TIMEGRP &quot;i_clkgen_CLK0_BUF&quot; TS_FCLK_IN HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="25.495" actualRollup="N/A" errors="4" errorRollup="0" items="80921" itemsRollup="0"/><twConstRollup name="TS_i_clkgen_CLKDV" fullName="TS_i_clkgen_CLKDV = PERIOD TIMEGRP &quot;i_clkgen_CLKDV&quot; TS_FCLK_IN * 4 HIGH 50%;" type="child" depth="1" requirement="80.000" prefType="period" actual="54.396" actualRollup="N/A" errors="0" errorRollup="0" items="97350" itemsRollup="0"/><twConstRollup name="TS_i_clkgen_CLKFX_40" fullName="TS_i_clkgen_CLKFX_40 = PERIOD TIMEGRP &quot;i_clkgen_CLKFX_40&quot; TS_FCLK_IN /         0.833333333 HIGH 50%;" type="child" depth="1" requirement="24.000" prefType="period" actual="10.000" actualRollup="67.254" errors="0" errorRollup="598" items="0" itemsRollup="73968"/><twConstRollup name="TS_i_clkgen_CLKDV_5" fullName="TS_i_clkgen_CLKDV_5 = PERIOD TIMEGRP &quot;i_clkgen_CLKDV_5&quot; TS_i_clkgen_CLKFX_40 *         8 HIGH 50%;" type="child" depth="2" requirement="192.000" prefType="period" actual="538.032" actualRollup="N/A" errors="598" errorRollup="0" items="73968" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="97">2</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twClk2SUList anchorID="99" twDestWidth="7"><twDest>FCLK_IN</twDest><twClk2SU><twSrc>FCLK_IN</twSrc><twRiseRise>19.926</twRiseRise><twFallRise>2.006</twFallRise><twRiseFall>6.826</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="100"><twErrCnt>602</twErrCnt><twScore>1792847</twScore><twSetupScore>1792847</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>252239</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>10166</twConnCnt></twConstCov><twStats anchorID="101"><twMinPer>538.032</twMinPer><twFootnote number="1" /><twMaxFreq>1.859</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Jan 23 16:48:28 2023 </twTimestamp></twFoot><twClientInfo anchorID="102"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 379 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
