# Copyright (C) 2020  Intel Corporation. All rights reserved.,,,,,,,,,,,
# Your use of Intel Corporation's design tools, logic functions ,,,,,,,,,,
# and other software and tools, and any partner logic ,,,,,,,,,,
# functions, and any output files from any of the foregoing ,,,,,,,,,,
# (including device programming or simulation files), and any ,,,,,,,,,,
# associated documentation or information are expressly subject ,,,,,,,,,,,
# to the terms and conditions of the Intel Program License ,,,,,,,,,,,
# Subscription Agreement, the Intel Quartus Prime License Agreement,,,,,,,,,,
# the Intel FPGA IP License Agreement, or other applicable license,,,,,,,,,,
# agreement, including, without limitation, that your use is for,,,,,,,,
# the sole purpose of programming logic devices manufactured by,,,,,,,,,,,
# Intel and sold by Intel or its authorized distributors.  Please,,,,,,,,,,,
# refer to the applicable agreement for further details, at,,,,,,,,,,
# https://fpgasoftware.intel.com/eula.,,,,,,,,,,,
,,,,,,,,,,,
# Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition,,,,,,,,,,,
# File: /home/max/vlsi/didattica/virtlab/hardware/fpga-user/fpga-master.csv,,,,,,,,,,,
# Generated on: Fri Oct 30 23:21:25 2020,,,,,,,,,,,
,,,,,,,,,,,
# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.,,,,,,,,,,,
,,,,,,,,,,,
To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
switches[7],Input,PIN_66,4,B4_N0,PIN_66,3.3-V LVTTL,,,,,
switches[6],Input,PIN_65,4,B4_N0,PIN_65,3.3-V LVTTL,,,,,
switches[5],Input,PIN_60,4,B4_N0,PIN_60,3.3-V LVTTL,,,,,
switches[0],Input,PIN_46,3,B3_N0,PIN_46,3.3-V LVTTL,,,,,
switches[2],Input,PIN_50,3,B3_N0,PIN_50,3.3-V LVTTL,,,,,
switches[1],Input,PIN_49,3,B3_N0,PIN_49,3.3-V LVTTL,,,,,
switches[4],Input,PIN_59,4,B4_N0,PIN_59,3.3-V LVTTL,,,,,
switches[3],Input,PIN_51,3,B3_N0,PIN_51,3.3-V LVTTL,,,,,
leds[3],Output,PIN_68,4,B4_N0,PIN_68,3.3-V LVTTL,,,,,
leds[2],Output,PIN_69,4,B4_N0,PIN_69,3.3-V LVTTL,,,,,
leds[1],Output,PIN_71,4,B4_N0,PIN_71,3.3-V LVTTL,,,,,
leds[0],Output,PIN_72,4,B4_N0,PIN_72,3.3-V LVTTL,,,,,
lsasBus[31],Bidir,PIN_144,8,B8_N0,PIN_144,3.3-V LVTTL,,,,,
lsasBus[30],Bidir,PIN_143,8,B8_N0,PIN_143,3.3-V LVTTL,,,,,
lsasBus[29],Bidir,PIN_142,8,B8_N0,PIN_142,3.3-V LVTTL,,,,,
lsasBus[28],Bidir,PIN_141,8,B8_N0,PIN_141,3.3-V LVTTL,,,,,
lsasBus[27],Bidir,PIN_137,8,B8_N0,PIN_137,3.3-V LVTTL,,,,,
lsasBus[26],Bidir,PIN_136,8,B8_N0,PIN_136,3.3-V LVTTL,,,,,
lsasBus[25],Bidir,PIN_135,8,B8_N0,PIN_135,3.3-V LVTTL,,,,,
lsasBus[24],Bidir,PIN_133,8,B8_N0,PIN_133,3.3-V LVTTL,,,,,
lsasBus[23],Bidir,PIN_132,8,B8_N0,PIN_132,3.3-V LVTTL,,,,,
lsasBus[22],Bidir,PIN_125,7,B7_N0,PIN_125,3.3-V LVTTL,,,,,
lsasBus[21],Bidir,PIN_121,7,B7_N0,PIN_121,3.3-V LVTTL,,,,,
lsasBus[20],Bidir,PIN_120,7,B7_N0,PIN_120,3.3-V LVTTL,,,,,
lsasBus[19],Bidir,PIN_119,7,B7_N0,PIN_119,3.3-V LVTTL,,,,,
lsasBus[18],Bidir,PIN_115,7,B7_N0,PIN_115,3.3-V LVTTL,,,,,
lsasBus[17],Bidir,PIN_114,7,B7_N0,PIN_114,3.3-V LVTTL,,,,,
lsasBus[16],Bidir,PIN_113,7,B7_N0,PIN_113,3.3-V LVTTL,,,,,
lsasBus[15],Bidir,PIN_112,7,B7_N0,PIN_112,3.3-V LVTTL,,,,,
lsasBus[14],Bidir,PIN_111,7,B7_N0,PIN_111,3.3-V LVTTL,,,,,
lsasBus[13],Bidir,PIN_106,6,B6_N0,PIN_106,3.3-V LVTTL,,,,,
lsasBus[12],Bidir,PIN_105,6,B6_N0,PIN_105,3.3-V LVTTL,,,,,
lsasBus[11],Bidir,PIN_103,6,B6_N0,PIN_103,3.3-V LVTTL,,,,,
lsasBus[10],Bidir,PIN_101,6,B6_N0,PIN_101,3.3-V LVTTL,,,,,
lsasBus[9],Bidir,PIN_100,6,B6_N0,PIN_100,3.3-V LVTTL,,,,,
lsasBus[8],Bidir,PIN_99,6,B6_N0,PIN_99,3.3-V LVTTL,,,,,
lsasBus[7],Bidir,PIN_98,6,B6_N0,PIN_98,3.3-V LVTTL,,,,,
lsasBus[6],Bidir,PIN_87,5,B5_N0,PIN_87,3.3-V LVTTL,,,,,
lsasBus[5],Bidir,PIN_86,5,B5_N0,PIN_86,3.3-V LVTTL,,,,,
lsasBus[4],Bidir,PIN_85,5,B5_N0,PIN_85,3.3-V LVTTL,,,,,
lsasBus[3],Bidir,PIN_83,5,B5_N0,PIN_83,3.3-V LVTTL,,,,,
lsasBus[2],Bidir,PIN_80,5,B5_N0,PIN_80,3.3-V LVTTL,,,,,
lsasBus[1],Bidir,PIN_77,5,B5_N0,PIN_77,3.3-V LVTTL,,,,,
lsasBus[0],Bidir,PIN_76,5,B5_N0,PIN_76,3.3-V LVTTL,,,,,
mainClk,Input,PIN_22,1,B1_N0,PIN_22,3.3-V LVTTL,,,,,
mcuI2cScl,Input,PIN_6,1,B1_N0,PIN_6,3.3-V LVTTL,,,,,
mcuI2cSda,Bidir,PIN_7,1,B1_N0,PIN_7,3.3-V LVTTL,,,,,
mcuUartRx,Output,PIN_8,1,B1_N0,PIN_8,3.3-V LVTTL,,,,,
mcuUartTx,Input,PIN_10,1,B1_N0,PIN_10,3.3-V LVTTL,,,,,
reset,Input,PIN_24,2,B2_N0,PIN_24,3.3-V LVTTL,,,,,
slowClk,Input,PIN_23,1,B1_N0,PIN_23,3.3-V LVTTL,,,,,
