Analysis & Synthesis report for ev20QUARTUS
Sat May 23 20:05:42 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat May 23 20:05:42 2020           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ev20QUARTUS                                 ;
; Top-level Entity Name              ; ev20main                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; ev20main           ; ev20QUARTUS        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat May 23 20:05:25 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mir.bdf
    Info (12023): Found entity 1: MIR
Info (12021): Found 1 design units, including 1 entities, in source file uc2.bdf
    Info (12023): Found entity 1: UC2
Info (12021): Found 1 design units, including 1 entities, in source file uc1.bdf
    Info (12023): Found entity 1: UC1
Info (12021): Found 1 design units, including 1 entities, in source file ev20main.bdf
    Info (12023): Found entity 1: ev20main
Info (12021): Found 1 design units, including 1 entities, in source file ev20jumpcontrol.bdf
    Info (12023): Found entity 1: ev20jumpControl
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shifter.v
    Info (12023): Found entity 1: shifter File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ev20b3busa.bdf
    Info (12023): Found entity 1: ev20B3BUSA
Info (12021): Found 1 design units, including 1 entities, in source file ev20b3busb.bdf
    Info (12023): Found entity 1: ev20B3BUSB
Info (12021): Found 1 design units, including 1 entities, in source file ev20bloque3.bdf
    Info (12023): Found entity 1: ev20BLOQUE3
Info (12021): Found 1 design units, including 1 entities, in source file ev20registerbank.bdf
    Info (12023): Found entity 1: ev20registerBank
Info (12021): Found 1 design units, including 1 entities, in source file fetchunit.bdf
    Info (12023): Found entity 1: fetchUnit
Info (12021): Found 1 design units, including 1 entities, in source file operandsunit.bdf
    Info (12023): Found entity 1: operandsUnit
Info (12021): Found 1 design units, including 1 entities, in source file aluunit.bdf
    Info (12023): Found entity 1: ALUUnit
Info (12021): Found 1 design units, including 1 entities, in source file carryblock.v
    Info (12023): Found entity 1: carryBlock File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/carryBlock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pcregister.v
    Info (12023): Found entity 1: PCRegister File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/PCRegister.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mirunit.bdf
    Info (12023): Found entity 1: MIRUnit
Info (12021): Found 1 design units, including 1 entities, in source file dataunit.bdf
    Info (12023): Found entity 1: dataUnit
Info (12127): Elaborating entity "ev20main" for the top level hierarchy
Warning (275006): Can't find a definition for parameter LPM_FILE -- assuming MIROM.mif was intended to be a quoted string
Info (12128): Elaborating entity "LPM_RAM_IO" for hierarchy "LPM_RAM_IO:inst4"
Info (12130): Elaborated megafunction instantiation "LPM_RAM_IO:inst4"
Info (12133): Instantiated megafunction "LPM_RAM_IO:inst4" with the following parameter:
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_INDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_WIDTH" = "22"
    Info (12134): Parameter "LPM_WIDTHAD" = "11"
Info (12128): Elaborating entity "altram" for hierarchy "LPM_RAM_IO:inst4|altram:sram" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf Line: 63
Warning (287001): Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf Line: 211
Info (12131): Elaborated megafunction instantiation "LPM_RAM_IO:inst4|altram:sram", which is child of megafunction instantiation "LPM_RAM_IO:inst4" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "LPM_RAM_IO:inst4|altram:sram|altsyncram:ram_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf Line: 102
Info (12131): Elaborated megafunction instantiation "LPM_RAM_IO:inst4|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "LPM_RAM_IO:inst4" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf Line: 102
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qp71.tdf
    Info (12023): Found entity 1: altsyncram_qp71 File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qp71" for hierarchy "LPM_RAM_IO:inst4|altram:sram|altsyncram:ram_block|altsyncram_qp71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "fetchUnit" for hierarchy "fetchUnit:inst"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "fetchUnit:inst|LPM_FF:InstructionRegister"
Info (12130): Elaborated megafunction instantiation "fetchUnit:inst|LPM_FF:InstructionRegister"
Info (12133): Instantiated megafunction "fetchUnit:inst|LPM_FF:InstructionRegister" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "22"
Info (12128): Elaborating entity "PCRegister" for hierarchy "fetchUnit:inst|PCRegister:inst1"
Warning (10230): Verilog HDL assignment warning at PCRegister.v(11): truncated value with size 32 to match size of target (11) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/PCRegister.v Line: 11
Info (12128): Elaborating entity "ev20jumpControl" for hierarchy "fetchUnit:inst|ev20jumpControl:inst"
Info (12128): Elaborating entity "74139M" for hierarchy "fetchUnit:inst|ev20jumpControl:inst|74139M:inst6"
Info (12130): Elaborated megafunction instantiation "fetchUnit:inst|ev20jumpControl:inst|74139M:inst6"
Info (12128): Elaborating entity "MIRUnit" for hierarchy "MIRUnit:inst1"
Warning (275011): Block or symbol "UC1" of instance "inst" overlaps another block or symbol
Warning (275009): Pin "CK" not connected
Info (12128): Elaborating entity "UC2" for hierarchy "MIRUnit:inst1|UC2:inst-uc2"
Warning (275009): Pin "B2" not connected
Info (12128): Elaborating entity "LPM_COMPARE" for hierarchy "MIRUnit:inst1|UC2:inst-uc2|LPM_COMPARE:inst5"
Info (12130): Elaborated megafunction instantiation "MIRUnit:inst1|UC2:inst-uc2|LPM_COMPARE:inst5"
Info (12133): Instantiated megafunction "MIRUnit:inst1|UC2:inst-uc2|LPM_COMPARE:inst5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_3pd.tdf
    Info (12023): Found entity 1: cmpr_3pd File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/cmpr_3pd.tdf Line: 22
Info (12128): Elaborating entity "cmpr_3pd" for hierarchy "MIRUnit:inst1|UC2:inst-uc2|LPM_COMPARE:inst5|cmpr_3pd:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "UC1" for hierarchy "MIRUnit:inst1|UC1:inst"
Warning (275011): Block or symbol "GND" of instance "inst14" overlaps another block or symbol
Warning (275011): Block or symbol "GND" of instance "inst16" overlaps another block or symbol
Warning (275011): Block or symbol "BUSMUX" of instance "inst2" overlaps another block or symbol
Info (12128): Elaborating entity "LPM_FF" for hierarchy "MIRUnit:inst1|UC1:inst|LPM_FF:inst1"
Info (12130): Elaborated megafunction instantiation "MIRUnit:inst1|UC1:inst|LPM_FF:inst1"
Info (12133): Instantiated megafunction "MIRUnit:inst1|UC1:inst|LPM_FF:inst1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "6"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "MIRUnit:inst1|UC1:inst|LPM_FF:inst"
Warning (287001): Assertion warning: Ignored LPM_AVALUE parameter because the aset port is not used File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf Line: 91
Warning (287001): Assertion warning: Ignored LPM_SVALUE parameter because the sset port is not used File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf Line: 96
Warning (287013): Variable or input pin "ac" is defined but never used. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf Line: 71
Warning (287013): Variable or input pin "sc" is defined but never used. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf Line: 74
Info (12130): Elaborated megafunction instantiation "MIRUnit:inst1|UC1:inst|LPM_FF:inst"
Info (12133): Instantiated megafunction "MIRUnit:inst1|UC1:inst|LPM_FF:inst" with the following parameter:
    Info (12134): Parameter "LPM_AVALUE" = "35"
    Info (12134): Parameter "LPM_SVALUE" = "35"
    Info (12134): Parameter "LPM_WIDTH" = "6"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "MIRUnit:inst1|UC1:inst|BUSMUX:inst2"
Info (12130): Elaborated megafunction instantiation "MIRUnit:inst1|UC1:inst|BUSMUX:inst2"
Info (12133): Instantiated megafunction "MIRUnit:inst1|UC1:inst|BUSMUX:inst2" with the following parameter:
    Info (12134): Parameter "WIDTH" = "6"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "MIRUnit:inst1|UC1:inst|BUSMUX:inst2|lpm_mux:$00000" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "MIRUnit:inst1|UC1:inst|BUSMUX:inst2|lpm_mux:$00000", which is child of megafunction instantiation "MIRUnit:inst1|UC1:inst|BUSMUX:inst2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_crc.tdf
    Info (12023): Found entity 1: mux_crc File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/mux_crc.tdf Line: 22
Info (12128): Elaborating entity "mux_crc" for hierarchy "MIRUnit:inst1|UC1:inst|BUSMUX:inst2|lpm_mux:$00000|mux_crc:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "LPM_FF" for hierarchy "MIRUnit:inst1|UC1:inst|LPM_FF:inst22"
Info (12130): Elaborated megafunction instantiation "MIRUnit:inst1|UC1:inst|LPM_FF:inst22"
Info (12133): Instantiated megafunction "MIRUnit:inst1|UC1:inst|LPM_FF:inst22" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "7"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "MIRUnit:inst1|UC1:inst|LPM_FF:inst3"
Info (12130): Elaborated megafunction instantiation "MIRUnit:inst1|UC1:inst|LPM_FF:inst3"
Info (12133): Instantiated megafunction "MIRUnit:inst1|UC1:inst|LPM_FF:inst3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "7"
Info (12128): Elaborating entity "MIR" for hierarchy "MIRUnit:inst1|MIR:MIR3"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "MIRUnit:inst1|MIR:MIR3|LPM_FF:Ezu6"
Info (12130): Elaborated megafunction instantiation "MIRUnit:inst1|MIR:MIR3|LPM_FF:Ezu6"
Info (12133): Instantiated megafunction "MIRUnit:inst1|MIR:MIR3|LPM_FF:Ezu6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "1"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "MIRUnit:inst1|MIR:MIR3|LPM_FF:inst8"
Info (12130): Elaborated megafunction instantiation "MIRUnit:inst1|MIR:MIR3|LPM_FF:inst8"
Info (12133): Instantiated megafunction "MIRUnit:inst1|MIR:MIR3|LPM_FF:inst8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "4"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "MIRUnit:inst1|MIR:MIR3|LPM_FF:inst1"
Info (12130): Elaborated megafunction instantiation "MIRUnit:inst1|MIR:MIR3|LPM_FF:inst1"
Info (12133): Instantiated megafunction "MIRUnit:inst1|MIR:MIR3|LPM_FF:inst1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "5"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "MIRUnit:inst1|MIR:MIR3|LPM_FF:inst10"
Info (12130): Elaborated megafunction instantiation "MIRUnit:inst1|MIR:MIR3|LPM_FF:inst10"
Info (12133): Instantiated megafunction "MIRUnit:inst1|MIR:MIR3|LPM_FF:inst10" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "2"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "MIRUnit:inst1|BUSMUX:inst7"
Info (12130): Elaborated megafunction instantiation "MIRUnit:inst1|BUSMUX:inst7"
Info (12133): Instantiated megafunction "MIRUnit:inst1|BUSMUX:inst7" with the following parameter:
    Info (12134): Parameter "WIDTH" = "6"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "MIRUnit:inst1|LPM_FF:inst6"
Info (12130): Elaborated megafunction instantiation "MIRUnit:inst1|LPM_FF:inst6"
Info (12133): Instantiated megafunction "MIRUnit:inst1|LPM_FF:inst6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "10"
Info (12128): Elaborating entity "LPM_ROM" for hierarchy "LPM_ROM:MicroInstructionsROM"
Info (12130): Elaborated megafunction instantiation "LPM_ROM:MicroInstructionsROM"
Info (12133): Instantiated megafunction "LPM_ROM:MicroInstructionsROM" with the following parameter:
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_FILE" = "MIROM.mif"
    Info (12134): Parameter "LPM_OUTDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_WIDTHAD" = "7"
Info (12128): Elaborating entity "altrom" for hierarchy "LPM_ROM:MicroInstructionsROM|altrom:srom" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 54
Info (12131): Elaborated megafunction instantiation "LPM_ROM:MicroInstructionsROM|altrom:srom", which is child of megafunction instantiation "LPM_ROM:MicroInstructionsROM" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "LPM_ROM:MicroInstructionsROM|altrom:srom|altsyncram:rom_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf Line: 88
Info (12131): Elaborated megafunction instantiation "LPM_ROM:MicroInstructionsROM|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "LPM_ROM:MicroInstructionsROM" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8301.tdf
    Info (12023): Found entity 1: altsyncram_8301 File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8301" for hierarchy "LPM_ROM:MicroInstructionsROM|altrom:srom|altsyncram:rom_block|altsyncram_8301:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ALUUnit" for hierarchy "ALUUnit:inst13"
Info (12128): Elaborating entity "carryBlock" for hierarchy "ALUUnit:inst13|carryBlock:inst"
Info (12128): Elaborating entity "ALU" for hierarchy "ALUUnit:inst13|ALU:inst1"
Warning (10240): Verilog HDL Always Construct warning at alu.v(12): inferring latch(es) for variable "aluRes", which holds its previous value in one or more paths through the always construct File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (10041): Inferred latch for "aluRes[0]" at alu.v(12) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (10041): Inferred latch for "aluRes[1]" at alu.v(12) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (10041): Inferred latch for "aluRes[2]" at alu.v(12) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (10041): Inferred latch for "aluRes[3]" at alu.v(12) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (10041): Inferred latch for "aluRes[4]" at alu.v(12) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (10041): Inferred latch for "aluRes[5]" at alu.v(12) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (10041): Inferred latch for "aluRes[6]" at alu.v(12) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (10041): Inferred latch for "aluRes[7]" at alu.v(12) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (10041): Inferred latch for "aluRes[8]" at alu.v(12) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (10041): Inferred latch for "aluRes[9]" at alu.v(12) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (10041): Inferred latch for "aluRes[10]" at alu.v(12) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (10041): Inferred latch for "aluRes[11]" at alu.v(12) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (10041): Inferred latch for "aluRes[12]" at alu.v(12) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (10041): Inferred latch for "aluRes[13]" at alu.v(12) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (10041): Inferred latch for "aluRes[14]" at alu.v(12) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (10041): Inferred latch for "aluRes[15]" at alu.v(12) File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v Line: 12
Info (12128): Elaborating entity "LPM_LATCH" for hierarchy "ALUUnit:inst13|LPM_LATCH:LatchA"
Info (12130): Elaborated megafunction instantiation "ALUUnit:inst13|LPM_LATCH:LatchA"
Info (12133): Instantiated megafunction "ALUUnit:inst13|LPM_LATCH:LatchA" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "shifter" for hierarchy "ALUUnit:inst13|shifter:inst2"
Info (12128): Elaborating entity "operandsUnit" for hierarchy "operandsUnit:inst10"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "operandsUnit:inst10|BUSMUX:inst8"
Info (12130): Elaborated megafunction instantiation "operandsUnit:inst10|BUSMUX:inst8"
Info (12133): Instantiated megafunction "operandsUnit:inst10|BUSMUX:inst8" with the following parameter:
    Info (12134): Parameter "WIDTH" = "16"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "operandsUnit:inst10|BUSMUX:inst8|lpm_mux:$00000" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "operandsUnit:inst10|BUSMUX:inst8|lpm_mux:$00000", which is child of megafunction instantiation "operandsUnit:inst10|BUSMUX:inst8" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/mux_tsc.tdf Line: 22
Info (12128): Elaborating entity "mux_tsc" for hierarchy "operandsUnit:inst10|BUSMUX:inst8|lpm_mux:$00000|mux_tsc:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "LPM_FF" for hierarchy "operandsUnit:inst10|LPM_FF:OperandRegister"
Info (12130): Elaborated megafunction instantiation "operandsUnit:inst10|LPM_FF:OperandRegister"
Info (12133): Instantiated megafunction "operandsUnit:inst10|LPM_FF:OperandRegister" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "ev20registerBank" for hierarchy "ev20registerBank:inst14"
Warning (275083): Bus "reg10[15..0]" found using same base name as "reg1", which might lead to a name conflict.
Error (275046): Illegal name "reg115" -- pin name already exists
Error (275046): Illegal name "reg114" -- pin name already exists
Error (275046): Illegal name "reg113" -- pin name already exists
Error (275046): Illegal name "reg112" -- pin name already exists
Error (275046): Illegal name "reg111" -- pin name already exists
Error (275046): Illegal name "reg110" -- pin name already exists
Warning (275083): Bus "reg11[15..0]" found using same base name as "reg1", which might lead to a name conflict.
Warning (275083): Bus "reg12[15..0]" found using same base name as "reg1", which might lead to a name conflict.
Warning (275083): Bus "reg13[15..0]" found using same base name as "reg1", which might lead to a name conflict.
Warning (275083): Bus "reg14[15..0]" found using same base name as "reg1", which might lead to a name conflict.
Warning (275083): Bus "reg15[15..0]" found using same base name as "reg1", which might lead to a name conflict.
Warning (275083): Bus "reg16[15..0]" found using same base name as "reg1", which might lead to a name conflict.
Warning (275083): Bus "reg17[15..0]" found using same base name as "reg1", which might lead to a name conflict.
Warning (275083): Bus "reg18[15..0]" found using same base name as "reg1", which might lead to a name conflict.
Warning (275083): Bus "reg19[15..0]" found using same base name as "reg1", which might lead to a name conflict.
Warning (275083): Bus "reg20[15..0]" found using same base name as "reg2", which might lead to a name conflict.
Error (275046): Illegal name "reg215" -- pin name already exists
Error (275046): Illegal name "reg214" -- pin name already exists
Error (275046): Illegal name "reg213" -- pin name already exists
Error (275046): Illegal name "reg212" -- pin name already exists
Error (275046): Illegal name "reg211" -- pin name already exists
Error (275046): Illegal name "reg210" -- pin name already exists
Warning (275083): Bus "reg21[15..0]" found using same base name as "reg2", which might lead to a name conflict.
Warning (275083): Bus "reg22[15..0]" found using same base name as "reg2", which might lead to a name conflict.
Warning (275083): Bus "reg23[15..0]" found using same base name as "reg2", which might lead to a name conflict.
Warning (275083): Bus "reg24[15..0]" found using same base name as "reg2", which might lead to a name conflict.
Warning (275083): Bus "reg25[15..0]" found using same base name as "reg2", which might lead to a name conflict.
Warning (275083): Bus "reg26[15..0]" found using same base name as "reg2", which might lead to a name conflict.
Warning (275083): Bus "reg27[15..0]" found using same base name as "reg2", which might lead to a name conflict.
Warning (275083): Bus "reg28[15..0]" found using same base name as "reg2", which might lead to a name conflict.
Warning (275083): Bus "reg29[15..0]" found using same base name as "reg2", which might lead to a name conflict.
Warning (275083): Bus "reg30[15..0]" found using same base name as "reg3", which might lead to a name conflict.
Error (275046): Illegal name "reg315" -- pin name already exists
Error (275046): Illegal name "reg314" -- pin name already exists
Error (275046): Illegal name "reg313" -- pin name already exists
Error (275046): Illegal name "reg312" -- pin name already exists
Error (275046): Illegal name "reg311" -- pin name already exists
Error (275046): Illegal name "reg310" -- pin name already exists
Warning (275083): Bus "reg31[15..0]" found using same base name as "reg3", which might lead to a name conflict.
Warning (275083): Bus "reg32[15..0]" found using same base name as "reg3", which might lead to a name conflict.
Warning (275083): Bus "reg33[15..0]" found using same base name as "reg3", which might lead to a name conflict.
Warning (275083): Bus "reg34[15..0]" found using same base name as "reg3", which might lead to a name conflict.
Warning (275083): Bus "reg35[15..0]" found using same base name as "reg3", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "reg1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg1[15..0]" to "reg115..0"
Warning (275080): Converted elements in bus name "reg10" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg10[15..0]" to "reg1015..0"
Warning (275080): Converted elements in bus name "reg11" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg11[15..0]" to "reg1115..0"
Warning (275080): Converted elements in bus name "reg12" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg12[15..0]" to "reg1215..0"
Warning (275080): Converted elements in bus name "reg13" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg13[15..0]" to "reg1315..0"
Warning (275080): Converted elements in bus name "reg14" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg14[15..0]" to "reg1415..0"
Warning (275080): Converted elements in bus name "reg15" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg15[15..0]" to "reg1515..0"
Warning (275080): Converted elements in bus name "reg16" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg16[15..0]" to "reg1615..0"
Warning (275080): Converted elements in bus name "reg17" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg17[15..0]" to "reg1715..0"
Warning (275080): Converted elements in bus name "reg18" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg18[15..0]" to "reg1815..0"
Warning (275080): Converted elements in bus name "reg19" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg19[15..0]" to "reg1915..0"
Warning (275080): Converted elements in bus name "reg2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg2[15..0]" to "reg215..0"
Warning (275080): Converted elements in bus name "reg20" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg20[15..0]" to "reg2015..0"
Warning (275080): Converted elements in bus name "reg21" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg21[15..0]" to "reg2115..0"
Warning (275080): Converted elements in bus name "reg22" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg22[15..0]" to "reg2215..0"
Warning (275080): Converted elements in bus name "reg23" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg23[15..0]" to "reg2315..0"
Warning (275080): Converted elements in bus name "reg24" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg24[15..0]" to "reg2415..0"
Warning (275080): Converted elements in bus name "reg25" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg25[15..0]" to "reg2515..0"
Warning (275080): Converted elements in bus name "reg26" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg26[15..0]" to "reg2615..0"
Warning (275080): Converted elements in bus name "reg27" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg27[15..0]" to "reg2715..0"
Warning (275080): Converted elements in bus name "reg28" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg28[15..0]" to "reg2815..0"
Warning (275080): Converted elements in bus name "reg29" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg29[15..0]" to "reg2915..0"
Warning (275080): Converted elements in bus name "reg3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg3[15..0]" to "reg315..0"
Warning (275080): Converted elements in bus name "reg30" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg30[15..0]" to "reg3015..0"
Warning (275080): Converted elements in bus name "reg31" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg31[15..0]" to "reg3115..0"
Warning (275080): Converted elements in bus name "reg32" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg32[15..0]" to "reg3215..0"
Warning (275080): Converted elements in bus name "reg33" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg33[15..0]" to "reg3315..0"
Warning (275080): Converted elements in bus name "reg34" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg34[15..0]" to "reg3415..0"
Warning (275080): Converted elements in bus name "reg35" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "reg35[15..0]" to "reg3515..0"
Error (12152): Can't elaborate user hierarchy "ev20registerBank:inst14"
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 99 warnings
    Error: Peak virtual memory: 4740 megabytes
    Error: Processing ended: Sat May 23 20:05:42 2020
    Error: Elapsed time: 00:00:17
    Error: Total CPU time (on all processors): 00:00:35


