Time resolution is 1 ps
Tx: aa
Rx: aa
Tx: aa
Rx: aa
Tx: aa
Rx: aa
Tx: aa
Rx: aa
Tx: aa
Rx: aa
finish Rx
finish Tx
$finish called at time : 43651 ns : File "D:/Projects/Verilog/Basic_UART/Basic_UART.srcs/sim_1/new/UART_tb.v" Line 115
