library IEEE; 
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity fpadder is
 port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
 	s: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture synth of fpadder is

 component expcomp
	 port(expa, expb: in STD_LOGIC_VECTOR(7 downto 0);
		alessb: inout STD_LOGIC;
 		exp,shamt: out STD_LOGIC_VECTOR(7 downto 0));
 end component;