// Seed: 2173949709
module module_0;
  tri   id_1;
  uwire id_2;
  assign id_1 = id_1 || id_2 - (id_2);
  wire id_3;
  module_2 modCall_1 ();
  assign module_1.id_4 = 0;
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2;
  id_1 :
  assert property (@(posedge id_1) id_1) id_1 = id_1;
  assign id_1 = 1'd0;
  assign id_1 = 1;
endmodule
