LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY ex3part4 IS 
 PORT ( D, CLK : IN STD_LOGIC;
 Qa, Qb, Qc : OUT STD_LOGIC);
END ex3part4;

ARCHITECTURE Behh OF ex3part4 IS

BEGIN

 PROCESS (D, CLK)
 BEGIN
 IF (CLK = '1') THEN
 Qa <= D;
 END IF;
 END PROCESS;
 
 PROCESS (CLK)
 BEGIN
 IF (CLK'EVENT AND CLK = '1') THEN
 Qb <= D;
 END IF;
 END PROCESS;
 
 PROCESS (CLK)
 BEGIN
 IF (CLK'EVENT AND CLK = '0') THEN
 Qc <= D;
 END IF;
 END PROCESS;
 
END Behh;