# Verilog to SimulIDE blocks converter

This will be a _*Verilog*_ to _*SimulIDE*_ block converter written in _Python_ using the _PLY_ module.