Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "take_inputs.v" in library work
Compiling verilog file "process_inputs.v" in library work
Module <take_inputs> compiled
Compiling verilog file "lcdi.v" in library work
Module <process_inputs> compiled
Compiling verilog file "buttonCorrect.v" in library work
Module <LCDI> compiled
Compiling verilog file "add.v" in library work
Module <buttonCorrect> compiled
Compiling verilog file "top.v" in library work
Module <add> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <buttonCorrect> in library <work>.

Analyzing hierarchy for module <add> in library <work>.

Analyzing hierarchy for module <LCDI> in library <work>.

Analyzing hierarchy for module <take_inputs> in library <work>.

Analyzing hierarchy for module <process_inputs> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <buttonCorrect> in library <work>.
Module <buttonCorrect> is correct for synthesis.
 
Analyzing module <add> in library <work>.
Module <add> is correct for synthesis.
 
Analyzing module <take_inputs> in library <work>.
Module <take_inputs> is correct for synthesis.
 
Analyzing module <process_inputs> in library <work>.
Module <process_inputs> is correct for synthesis.
 
Analyzing module <LCDI> in library <work>.
Module <LCDI> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <buttonCorrect>.
    Related source file is "buttonCorrect.v".
    Found 1-bit register for signal <buttonCor>.
    Found 1-bit register for signal <buttonC>.
    Found 10-bit up counter for signal <counter>.
    Found 1-bit register for signal <state>.
    Found 10-bit up counter for signal <sum2>.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <buttonCorrect> synthesized.


Synthesizing Unit <LCDI>.
    Related source file is "lcdi.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 44                                             |
    | Transitions        | 85                                             |
    | Inputs             | 6                                              |
    | Outputs            | 44                                             |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x8-bit ROM for signal <MUX>.
    Found 3-bit register for signal <control>.
    Found 4-bit register for signal <dataout>.
    Found 26-bit register for signal <delay>.
    Found 26-bit subtractor for signal <delay$share0000> created at line 55.
    Found 8-bit register for signal <DR>.
    Found 3-bit register for signal <sel>.
    Found 3-bit subtractor for signal <sel$share0000> created at line 55.
    Found 4-bit 8-to-1 multiplexer for signal <temp>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred  44 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <LCDI> synthesized.


Synthesizing Unit <take_inputs>.
    Related source file is "take_inputs.v".
    Found 1-bit register for signal <start>.
    Found 8-bit register for signal <operand1>.
    Found 8-bit register for signal <operand2>.
    Found 4-bit register for signal <format>.
    Found 4-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <take_inputs> synthesized.


Synthesizing Unit <process_inputs>.
    Related source file is "process_inputs.v".
WARNING:Xst:647 - Input <format<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mantisum> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mantissa2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mantissa1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <exponent2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <exponent1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <exponent> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <result_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit adder carry out for signal <add0000$addsub0000> created at line 25.
    Found 5-bit adder carry out for signal <old_mantisum_12$addsub0000>.
    Found 5-bit adder carry out for signal <old_mantisum_3$addsub0000>.
    Found 5-bit adder carry out for signal <old_mantisum_8$addsub0000>.
    Found 4-bit comparator equal for signal <result_7$cmp_eq0000> created at line 35.
    Found 4-bit comparator greater for signal <result_7$cmp_gt0000> created at line 45.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <process_inputs> synthesized.


Synthesizing Unit <add>.
    Related source file is "add.v".
Unit <add> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 9
 26-bit subtractor                                     : 1
 3-bit subtractor                                      : 3
 4-bit adder                                           : 1
 5-bit adder carry out                                 : 3
 8-bit adder carry out                                 : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 26
 1-bit register                                        : 20
 26-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 2
 8-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 2
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 5-bit shifter logical right                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <li1/state/FSM> on signal <state[1:44]> with one-hot encoding.
--------------------------------------------------------
 State  | Encoding
--------------------------------------------------------
 000000 | 00000000000000000000000000000000000000000001
 000001 | 00000000000000000000000000000000000000000010
 000010 | 00000000000000000000000000000000000000000100
 000011 | 00000000000000000000000000000000000000001000
 000100 | 00000000000000000000000000000000000000010000
 000101 | 00000000000000000000000000000000000000100000
 000110 | 00000000000000000000000000000000000001000000
 000111 | 00000000000000000000000000000000000010000000
 001000 | 00000000000000000000000000000000000100000000
 001001 | 00000000000000000000000000000000001000000000
 001010 | 00000000000000000000000000000000010000000000
 001011 | 00000000000000000000000000000001000000000000
 001100 | 00000000000000000000000000000010000000000000
 001101 | 00000000000000000000000000000100000000000000
 001110 | 00000000000000000000000000001000000000000000
 001111 | 00000000000000000000000000010000000000000000
 010000 | 00000000000000000000000000100000000000000000
 010001 | 00000000000000000000000001000000000000000000
 010010 | 00000000000000000000000010000000000000000000
 010011 | 00000000000000000000000100000000000000000000
 010100 | 00000000000000000000000000000000100000000000
 010101 | 00000000000000000000001000000000000000000000
 010110 | 00000000000000000000010000000000000000000000
 010111 | 00000000000000000000100000000000000000000000
 011000 | 00000000000000000001000000000000000000000000
 011001 | 00000000000000000010000000000000000000000000
 011010 | 00000000000000000100000000000000000000000000
 011011 | 00000000000000001000000000000000000000000000
 011100 | 00000000000000010000000000000000000000000000
 011101 | 00000000000000100000000000000000000000000000
 011110 | 00000000000001000000000000000000000000000000
 011111 | 00000000000010000000000000000000000000000000
 100000 | 00000000000100000000000000000000000000000000
 100001 | 00000000001000000000000000000000000000000000
 100010 | 00000000010000000000000000000000000000000000
 100011 | 00000000100000000000000000000000000000000000
 100100 | 00000001000000000000000000000000000000000000
 100101 | 00000010000000000000000000000000000000000000
 100110 | 00000100000000000000000000000000000000000000
 100111 | 00001000000000000000000000000000000000000000
 101000 | 00010000000000000000000000000000000000000000
 101001 | 00100000000000000000000000000000000000000000
 101010 | 01000000000000000000000000000000000000000000
 101011 | 10000000000000000000000000000000000000000000
--------------------------------------------------------
WARNING:Xst:2677 - Node <format_1> of sequential type is unconnected in block <ti>.
WARNING:Xst:2677 - Node <format_2> of sequential type is unconnected in block <ti>.
WARNING:Xst:2677 - Node <format_3> of sequential type is unconnected in block <ti>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 9
 26-bit subtractor                                     : 1
 3-bit subtractor                                      : 3
 4-bit adder                                           : 1
 5-bit adder carry out                                 : 3
 8-bit adder carry out                                 : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 68
 Flip-Flops                                            : 68
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 2
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 5-bit shifter logical right                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <buttonCorrect> ...

Optimizing unit <LCDI> ...
WARNING:Xst:1293 - FF/Latch <control_0> has a constant value of 0 in block <LCDI>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <control_0> has a constant value of 0 in block <LCDI>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <take_inputs> ...

Optimizing unit <process_inputs> ...
WARNING:Xst:2677 - Node <add1/ti/format_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <add1/ti/format_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <add1/ti/format_1> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 132
 Flip-Flops                                            : 132

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 496
#      GND                         : 1
#      INV                         : 28
#      LUT1                        : 19
#      LUT2                        : 41
#      LUT2_D                      : 4
#      LUT2_L                      : 3
#      LUT3                        : 56
#      LUT3_D                      : 9
#      LUT3_L                      : 8
#      LUT4                        : 154
#      LUT4_D                      : 14
#      LUT4_L                      : 20
#      MUXCY                       : 66
#      MUXF5                       : 10
#      VCC                         : 1
#      XORCY                       : 62
# FlipFlops/Latches                : 133
#      FD                          : 18
#      FDC                         : 12
#      FDCE                        : 33
#      FDE                         : 28
#      FDR                         : 1
#      FDS                         : 33
#      FDSE                        : 7
#      LDCP_1                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 6
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      189  out of   4656     4%  
 Number of Slice Flip Flops:            133  out of   9312     1%  
 Number of 4 input LUTs:                356  out of   9312     3%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+--------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)    | Load  |
-----------------------------------------------------+--------------------------+-------+
Clock                                                | BUFGP                    | 132   |
add1/pi/result_8_and0000(add1/pi/result_8_and00001:O)| NONE(*)(add1/pi/result_8)| 1     |
-----------------------------------------------------+--------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+------------------------+-------+
Control Signal                                         | Buffer(FF name)        | Load  |
-------------------------------------------------------+------------------------+-------+
Reset                                                  | IBUF                   | 45    |
add1/pi/result_8__and0000(add1/pi/result_8__and00001:O)| NONE(add1/pi/result_8) | 1     |
add1/pi/result_8__and0001(add1/pi/result_8__and00011:O)| NONE(add1/pi/result_8) | 1     |
-------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.409ns (Maximum Frequency: 80.587MHz)
   Minimum input arrival time before clock: 3.954ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 12.409ns (frequency: 80.587MHz)
  Total number of paths / destination ports: 15114 / 216
-------------------------------------------------------------------------
Delay:               12.409ns (Levels of Logic = 11)
  Source:            add1/ti/operand1_0 (FF)
  Destination:       li1/DR_0 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: add1/ti/operand1_0 to li1/DR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            28   0.591   1.265  add1/ti/operand1_0 (add1/ti/operand1_0)
     LUT4:I3->O            1   0.704   0.455  add1/pi/Msub__old_temp_6_xor<2>11_SW0 (N113)
     LUT3_D:I2->O          5   0.704   0.637  add1/pi/Msub__old_temp_6_xor<2>11 (add1/pi/_old_temp_6<2>1)
     LUT4:I3->O            1   0.704   0.424  add1/pi/Sh5_SW1 (N65)
     LUT4:I3->O            1   0.704   0.000  add1/pi/Madd_old_mantisum_8_addsub0000_lut<0> (add1/pi/Madd_old_mantisum_8_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  add1/pi/Madd_old_mantisum_8_addsub0000_cy<0> (add1/pi/Madd_old_mantisum_8_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  add1/pi/Madd_old_mantisum_8_addsub0000_cy<1> (add1/pi/Madd_old_mantisum_8_addsub0000_cy<1>)
     XORCY:CI->O           1   0.804   0.499  add1/pi/Madd_old_mantisum_8_addsub0000_xor<2> (add1/pi/old_mantisum_8_addsub0000<2>)
     LUT3_L:I1->LO         1   0.704   0.135  li1/Mmux_temp229 (li1/Mmux_temp229)
     LUT4:I2->O            7   0.704   0.712  li1/Mmux_temp2132 (li1/temp<1>)
     LUT4_D:I3->O          1   0.704   0.424  li1/MUX<4>1_SW3 (N122)
     LUT4:I3->O            1   0.704   0.000  li1/DR_mux0000<7>271 (li1/DR_mux0000<7>27)
     FDS:D                     0.308          li1/DR_0
    ----------------------------------------
    Total                     12.409ns (7.858ns logic, 4.551ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              3.954ns (Levels of Logic = 2)
  Source:            BTN (PAD)
  Destination:       bc1/sum2_9 (FF)
  Destination Clock: Clock rising

  Data Path: BTN to bc1/sum2_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  BTN_IBUF (BTN_IBUF)
     LUT2:I0->O           10   0.704   0.882  bc1/sum2_not00011 (bc1/sum2_not0001)
     FDCE:CE                   0.555          bc1/sum2_0
    ----------------------------------------
    Total                      3.954ns (2.477ns logic, 1.477ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            li1/dataout_1 (FF)
  Destination:       Data_Out<1> (PAD)
  Source Clock:      Clock rising

  Data Path: li1/dataout_1 to Data_Out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.591   0.531  li1/dataout_1 (li1/dataout_1)
     OBUF:I->O                 3.272          Data_Out_1_OBUF (Data_Out<1>)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.18 secs
 
--> 

Total memory usage is 4510172 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    2 (   0 filtered)

