@W: FX1183 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\hdl\delay.v":47:12:47:17|User-specified initial value set for instance poly_ram_0.delay_8.gen_delay[7].level_buf[23:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: FX1183 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\hdl\delay.v":47:12:47:17|User-specified initial value set for instance poly_ram_0.mux3.delay_8.gen_delay[7].level_buf[7:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: MT530 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\hdl\delay.v":47:12:47:17|Found inferred clock poly_ntt|pclk which controls 156 sequential elements including poly_ram_0.delay_8.gen_delay\[7\]\.level_buf[23:0]. This clock has no specified timing constraint which may adversely impact design performance. 
