HelpInfo,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:ants_master
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||ants_master.srr(30);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/30||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||ants_master.srr(33);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/33||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||ants_master.srr(56);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/56||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG360 ||@W:No assignment to wire IA_PRDATA||ants_master.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/137||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CG532 ||@W:Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored||ants_master.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/147||n64_read_module.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\hdl\n64_read_module.v'/linenumber/29
Implementation;Synthesis|| CG133 ||@W:No assignment to error||ants_master.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/148||n64_read_module.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\hdl\n64_read_module.v'/linenumber/24
Implementation;Synthesis|| CL189 ||@W:Register bit command_byte[0] is always 1, optimizing ...||ants_master.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/155||n64_serial_interface.v(84);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\hdl\n64_serial_interface.v'/linenumber/84
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[17] is always 0, optimizing ...||ants_master.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/156||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[18] is always 0, optimizing ...||ants_master.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/157||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[19] is always 0, optimizing ...||ants_master.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/158||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[20] is always 0, optimizing ...||ants_master.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/159||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[21] is always 0, optimizing ...||ants_master.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/160||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[22] is always 0, optimizing ...||ants_master.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/161||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[23] is always 0, optimizing ...||ants_master.srr(162);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/162||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 23 to 17 of long_count[23:0] ||ants_master.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/163||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of command_byte[7:0] ||ants_master.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/165||n64_serial_interface.v(84);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\hdl\n64_serial_interface.v'/linenumber/84
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 2 of command_byte[7:1] ||ants_master.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/167||n64_serial_interface.v(84);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\hdl\n64_serial_interface.v'/linenumber/84
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 13 of PADDR[31:0] are unused||ants_master.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/170||n64_apb_interface.v(28);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\hdl\n64_apb_interface.v'/linenumber/28
Implementation;Synthesis|| CL159 ||@W:Input IADDR is unused||ants_master.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/172||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis|| CL159 ||@W:Input PRESETN is unused||ants_master.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/173||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis|| CL159 ||@W:Input PCLK is unused||ants_master.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/174||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS1 is unused||ants_master.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/175||coreapb3.v(105);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/105
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS2 is unused||ants_master.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/176||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS3 is unused||ants_master.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/177||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS4 is unused||ants_master.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/178||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS5 is unused||ants_master.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/179||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS6 is unused||ants_master.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/180||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS7 is unused||ants_master.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/181||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS8 is unused||ants_master.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/182||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS9 is unused||ants_master.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/183||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS10 is unused||ants_master.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/184||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS11 is unused||ants_master.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/185||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS12 is unused||ants_master.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/186||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS13 is unused||ants_master.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/187||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS14 is unused||ants_master.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/188||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis|| CL159 ||@W:Input PRDATAS15 is unused||ants_master.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/189||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis|| CL159 ||@W:Input PREADYS1 is unused||ants_master.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/190||coreapb3.v(122);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/122
Implementation;Synthesis|| CL159 ||@W:Input PREADYS2 is unused||ants_master.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/191||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis|| CL159 ||@W:Input PREADYS3 is unused||ants_master.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/192||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis|| CL159 ||@W:Input PREADYS4 is unused||ants_master.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/193||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis|| CL159 ||@W:Input PREADYS5 is unused||ants_master.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/194||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis|| CL159 ||@W:Input PREADYS6 is unused||ants_master.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/195||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis|| CL159 ||@W:Input PREADYS7 is unused||ants_master.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/196||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis|| CL159 ||@W:Input PREADYS8 is unused||ants_master.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/197||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis|| CL159 ||@W:Input PREADYS9 is unused||ants_master.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/198||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis|| CL159 ||@W:Input PREADYS10 is unused||ants_master.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/199||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis|| CL159 ||@W:Input PREADYS11 is unused||ants_master.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/200||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis|| CL159 ||@W:Input PREADYS12 is unused||ants_master.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/201||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis|| CL159 ||@W:Input PREADYS13 is unused||ants_master.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/202||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis|| CL159 ||@W:Input PREADYS14 is unused||ants_master.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/203||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis|| CL159 ||@W:Input PREADYS15 is unused||ants_master.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/204||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS1 is unused||ants_master.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/205||coreapb3.v(139);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/139
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS2 is unused||ants_master.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/206||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/140
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS3 is unused||ants_master.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/207||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/141
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS4 is unused||ants_master.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/208||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS5 is unused||ants_master.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/209||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS6 is unused||ants_master.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/210||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS7 is unused||ants_master.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/211||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS8 is unused||ants_master.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/212||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS9 is unused||ants_master.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/213||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS10 is unused||ants_master.srr(214);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/214||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS11 is unused||ants_master.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/215||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS12 is unused||ants_master.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/216||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS13 is unused||ants_master.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/217||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS14 is unused||ants_master.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/218||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis|| CL159 ||@W:Input PSLVERRS15 is unused||ants_master.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\synthesis\ants_master.srr'/linenumber/219||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'C:\Users\twschum\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||(null)||Please refer to the log file for details about 89 Warning(s)||ants_master.srr;liberoaction://open_report/file/ants_master.srr||(null);(null)
Implementation;Compile;RootName:ants_master
Implementation;Compile||(null)||Please refer to the log file for details about 277 Warning(s)||ants_master_compile_log.rpt;liberoaction://open_report/file/ants_master_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:ants_master
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||ants_master_placeroute_log.rpt;liberoaction://open_report/file/ants_master_placeroute_log.rpt||(null);(null)
Implementation;Generate BitStream;RootName:ants_master
Implementation;Generate BitStream||(null)||Please refer to the log file for details about 1 Info(s)||ants_master_prgdata_log.rpt;liberoaction://open_report/file/ants_master_prgdata_log.rpt||(null);(null)
