digraph "CFG for '_Z13run_reductionPbS_PiiS0_' function" {
	label="CFG for '_Z13run_reductionPbS_PiiS0_' function";

	Node0x49f3010 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %9 = bitcast i8 addrspace(4)* %8 to i32 addrspace(4)*\l  %10 = load i32, i32 addrspace(4)* %9, align 4, !tbaa !4\l  %11 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !13, !invariant.load\l... !14\l  %14 = zext i16 %13 to i32\l  %15 = udiv i32 %10, %14\l  %16 = mul i32 %15, %14\l  %17 = icmp ugt i32 %10, %16\l  %18 = zext i1 %17 to i32\l  %19 = add i32 %15, %18\l  %20 = mul i32 %19, %6\l  %21 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %22 = add i32 %20, %21\l  %23 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %24 = sext i32 %22 to i64\l  %25 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %24\l  %26 = load i32, i32 addrspace(1)* %25, align 4, !tbaa !16, !amdgpu.noclobber\l... !14\l  %27 = sext i32 %26 to i64\l  %28 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %27\l  %29 = load i32, i32 addrspace(1)* %28, align 4, !tbaa !16, !amdgpu.noclobber\l... !14\l  store i8 1, i8 addrspace(3)* @_ZZ13run_reductionPbS_PiiS0_E12s_block_conv,\l... align 1, !tbaa !20\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %30 = icmp slt i32 %23, %29\l  br i1 %30, label %31, label %39\l|{<s0>T|<s1>F}}"];
	Node0x49f3010:s0 -> Node0x49f6d20;
	Node0x49f3010:s1 -> Node0x49f6db0;
	Node0x49f6d20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%31:\l31:                                               \l  %32 = mul nsw i32 %26, %14\l  %33 = add nsw i32 %32, %23\l  %34 = sext i32 %33 to i64\l  %35 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %34\l  %36 = load i8, i8 addrspace(1)* %35, align 1, !tbaa !20, !range !22,\l... !amdgpu.noclobber !14\l  %37 = icmp eq i8 %36, 0\l  br i1 %37, label %38, label %39\l|{<s0>T|<s1>F}}"];
	Node0x49f6d20:s0 -> Node0x49f7b00;
	Node0x49f6d20:s1 -> Node0x49f6db0;
	Node0x49f7b00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%38:\l38:                                               \l  store i8 0, i8 addrspace(3)* @_ZZ13run_reductionPbS_PiiS0_E12s_block_conv,\l... align 1, !tbaa !20\l  br label %39\l}"];
	Node0x49f7b00 -> Node0x49f6db0;
	Node0x49f6db0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%39:\l39:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %40 = icmp eq i32 %23, 0\l  br i1 %40, label %41, label %44\l|{<s0>T|<s1>F}}"];
	Node0x49f6db0:s0 -> Node0x49f7f50;
	Node0x49f6db0:s1 -> Node0x49f7fa0;
	Node0x49f7f50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%41:\l41:                                               \l  %42 = load i8, i8 addrspace(3)*\l... @_ZZ13run_reductionPbS_PiiS0_E12s_block_conv, align 1, !tbaa !20, !range !22\l  %43 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %27\l  store i8 %42, i8 addrspace(1)* %43, align 1, !tbaa !20\l  br label %44\l}"];
	Node0x49f7f50 -> Node0x49f7fa0;
	Node0x49f7fa0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%44:\l44:                                               \l  ret void\l}"];
}
