{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614928349483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614928349484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  5 10:12:28 2021 " "Processing started: Fri Mar  5 10:12:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614928349484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614928349484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off max10 -c max10_50 " "Command: quartus_map --read_settings_files=on --write_settings_files=off max10 -c max10_50" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614928349485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614928350164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync " "Found entity 1: hvsync" {  } { { "hvsync.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hvsync.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614928367889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614928367889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi.v 3 3 " "Found 3 design units, including 3 entities, in source file hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi " "Found entity 1: hdmi" {  } { { "hdmi.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614928367892 ""} { "Info" "ISGN_ENTITY_NAME" "2 TMDS_encoder " "Found entity 2: TMDS_encoder" {  } { { "hdmi.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614928367892 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddio " "Found entity 3: ddio" {  } { { "hdmi.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614928367892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614928367892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614928367897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614928367897 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pll.v " "Can't analyze file -- file pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614928367898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_leds " "Found entity 1: hdmi_leds" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614928367900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614928367900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hdmi_leds " "Elaborating entity \"hdmi_leds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614928368075 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED hdmi_leds.v(6) " "Output port \"LED\" at hdmi_leds.v(6) has no driver" {  } { { "hdmi_leds.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1614928368081 "|hdmi_leds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display_inst " "Elaborating entity \"display\" for hierarchy \"display:display_inst\"" {  } { { "hdmi_leds.v" "display_inst" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614928368096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.v(70) " "Verilog HDL assignment warning at display.v(70): truncated value with size 32 to match size of target (4)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614928368106 "|hdmi_leds|display:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(71) " "Verilog HDL assignment warning at display.v(71): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614928368106 "|hdmi_leds|display:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(72) " "Verilog HDL assignment warning at display.v(72): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614928368107 "|hdmi_leds|display:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(128) " "Verilog HDL assignment warning at display.v(128): truncated value with size 8 to match size of target (7)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614928368107 "|hdmi_leds|display:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(129) " "Verilog HDL assignment warning at display.v(129): truncated value with size 8 to match size of target (7)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614928368107 "|hdmi_leds|display:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(130) " "Verilog HDL assignment warning at display.v(130): truncated value with size 8 to match size of target (7)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614928368107 "|hdmi_leds|display:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(131) " "Verilog HDL assignment warning at display.v(131): truncated value with size 8 to match size of target (7)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614928368107 "|hdmi_leds|display:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(132) " "Verilog HDL assignment warning at display.v(132): truncated value with size 8 to match size of target (7)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614928368107 "|hdmi_leds|display:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 display.v(133) " "Verilog HDL assignment warning at display.v(133): truncated value with size 8 to match size of target (7)" {  } { { "display.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614928368108 "|hdmi_leds|display:display_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync display:display_inst\|hvsync:u_hvsync " "Elaborating entity \"hvsync\" for hierarchy \"display:display_inst\|hvsync:u_hvsync\"" {  } { { "display.v" "u_hvsync" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614928368109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 hvsync.v(51) " "Verilog HDL assignment warning at hvsync.v(51): truncated value with size 32 to match size of target (12)" {  } { { "hvsync.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hvsync.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614928368113 "|hdmi_leds|display:display_inst|hvsync:u_hvsync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi display:display_inst\|hdmi:u_hdmi " "Elaborating entity \"hdmi\" for hierarchy \"display:display_inst\|hdmi:u_hdmi\"" {  } { { "display.v" "u_hdmi" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614928368115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TMDS_encoder display:display_inst\|hdmi:u_hdmi\|TMDS_encoder:encode_R " "Elaborating entity \"TMDS_encoder\" for hierarchy \"display:display_inst\|hdmi:u_hdmi\|TMDS_encoder:encode_R\"" {  } { { "hdmi.v" "encode_R" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614928368119 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altddio_out1.v 1 1 " "Using design file altddio_out1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altddio_out1 " "Found entity 1: altddio_out1" {  } { { "altddio_out1.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/altddio_out1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614928368139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614928368139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out1 display:display_inst\|altddio_out1:u_ddio1 " "Elaborating entity \"altddio_out1\" for hierarchy \"display:display_inst\|altddio_out1:u_ddio1\"" {  } { { "display.v" "u_ddio1" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/display.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614928368141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out display:display_inst\|altddio_out1:u_ddio1\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"display:display_inst\|altddio_out1:u_ddio1\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "altddio_out1.v" "ALTDDIO_OUT_component" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/altddio_out1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614928368207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:display_inst\|altddio_out1:u_ddio1\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"display:display_inst\|altddio_out1:u_ddio1\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "altddio_out1.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/altddio_out1.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614928368209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:display_inst\|altddio_out1:u_ddio1\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"display:display_inst\|altddio_out1:u_ddio1\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614928368209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614928368209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614928368209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614928368209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614928368209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614928368209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614928368209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1614928368209 ""}  } { { "altddio_out1.v" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/altddio_out1.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1614928368209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/db/ddio_out_p9j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614928368405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614928368405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j display:display_inst\|altddio_out1:u_ddio1\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"display:display_inst\|altddio_out1:u_ddio1\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1.1lite/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614928368406 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mypll_inst mypll " "Node instance \"mypll_inst\" instantiates undefined entity \"mypll\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "hdmi_leds.v" "mypll_inst" { Text "/home/nvv/fpga_prg/c4/hdmi_leds_seg7-master/hdmi_leds.v" 27 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1614928368479 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614928368663 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar  5 10:12:48 2021 " "Processing ended: Fri Mar  5 10:12:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614928368663 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614928368663 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614928368663 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614928368663 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614928369004 ""}
