/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] _00_;
  reg [11:0] _01_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [21:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(in_data[36] | celloutsig_0_0z[5]);
  assign celloutsig_0_16z = { celloutsig_0_0z[7:3], celloutsig_0_7z, celloutsig_0_10z } + { celloutsig_0_0z[6:1], celloutsig_0_3z };
  reg [5:0] _04_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _04_ <= 6'h00;
    else _04_ <= { celloutsig_0_16z[6:2], celloutsig_0_7z };
  assign out_data[5:0] = _04_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_1_8z[9:8], celloutsig_1_7z, celloutsig_1_6z };
  reg [8:0] _06_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _06_ <= 9'h000;
    else _06_ <= { celloutsig_0_4z[3:0], celloutsig_0_4z };
  assign _00_[8:0] = _06_;
  assign celloutsig_0_0z = in_data[47:40] / { 1'h1, in_data[79:73] };
  assign celloutsig_1_1z = { in_data[131:127], celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[104:100], in_data[96] };
  assign celloutsig_1_2z = { in_data[128:108], celloutsig_1_0z } / { 1'h1, in_data[141:121] };
  assign celloutsig_1_14z = { celloutsig_1_8z[3:2], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_13z } / { 1'h1, celloutsig_1_2z[15:9], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_13z = { _00_[8:0], celloutsig_0_9z, celloutsig_0_7z } / { 1'h1, celloutsig_0_2z[4:2], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_4z = celloutsig_1_2z[20:15] < { celloutsig_1_2z[7], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_6z[8:2] < in_data[106:100];
  assign celloutsig_1_18z = _01_[9:6] < { celloutsig_1_12z[6:4], celloutsig_1_13z };
  assign celloutsig_0_6z = { celloutsig_0_2z[4], celloutsig_0_2z } < { celloutsig_0_2z[2:1], celloutsig_0_4z };
  assign celloutsig_0_10z = { _00_[1], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_4z } < { celloutsig_0_8z[1], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_8z = { celloutsig_1_1z[3:0], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, celloutsig_1_2z[13:1] };
  assign celloutsig_1_12z = { celloutsig_1_3z, celloutsig_1_1z } % { 1'h1, _01_[8:3], celloutsig_1_7z };
  assign celloutsig_1_6z = celloutsig_1_2z[21:13] * { in_data[134:133], celloutsig_1_1z };
  assign celloutsig_0_4z = { celloutsig_0_2z[4:1], celloutsig_0_1z } * { celloutsig_0_2z[3:0], celloutsig_0_1z };
  assign celloutsig_0_30z = { celloutsig_0_13z[10:7], celloutsig_0_6z } * celloutsig_0_2z[5:1];
  assign celloutsig_0_3z = in_data[17:6] !== { celloutsig_0_0z[7:2], celloutsig_0_2z };
  assign celloutsig_1_13z = | in_data[175:173];
  assign celloutsig_1_3z = ^ in_data[148:118];
  assign celloutsig_1_5z = ^ in_data[149:146];
  assign celloutsig_0_7z = ^ { celloutsig_0_2z[4:3], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_9z = ^ in_data[89:87];
  assign celloutsig_0_8z = in_data[47:45] << in_data[85:83];
  assign celloutsig_0_2z = { celloutsig_0_0z[7:3], celloutsig_0_1z } << in_data[93:88];
  assign celloutsig_1_0z = ~((in_data[167] & in_data[174]) | (in_data[161] & in_data[190]));
  assign celloutsig_1_19z = ~((celloutsig_1_14z[9] & celloutsig_1_14z[0]) | (in_data[151] & celloutsig_1_4z));
  assign { out_data[128], out_data[96], out_data[36:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z };
endmodule
