#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Nov 28 22:42:13 2023
# Process ID: 12204
# Current directory: C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5808 C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\elec3342_prj_tmpl.xpr
# Log file: C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/vivado.log
# Journal file: C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl\vivado.jou
# Running On: LAPTOP-FRV2A7ED, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 14888 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Applications/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP 'clk_wiz_0' shares a common output directory with other IP. It is recommended that each IP be placed in its own directory. * IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2019.2) has a different revision in the IP Catalog. * This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:basys3:part0:1.2' used to customize the IP 'clk_wiz_0' do not match.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1511.281 ; gain = 392.285
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
"xvhdl --incr --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-666] expression has 12 elements; expected 32 [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1548.180 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
"xvhdl --incr --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 1594.586 ; gain = 30.434
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 1594.586 ; gain = 44.344
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 1594.586 ; gain = 44.344
run 10 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1594.586 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg}
set_property INCREMENTAL false [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: xsimkernel Simulation Memory Usage: 33164 KB (Peak: 33164 KB), Simulation CPU Usage: 28546 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2273.195 ; gain = 25.703
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 2273.195 ; gain = 28.562
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 2273.195 ; gain = 28.562
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2273.195 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: xsimkernel Simulation Memory Usage: 33796 KB (Peak: 33796 KB), Simulation CPU Usage: 28858 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2686.105 ; gain = 0.000
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 2686.105 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 2686.105 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2686.105 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 33248 KB (Peak: 33248 KB), Simulation CPU Usage: 29249 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 2686.105 ; gain = 0.000
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2686.105 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 2686.105 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
run 10 ms
ERROR: [Common 17-180] Spawn failed: No error
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2686.105 ; gain = 0.000
ERROR: [Common 17-39] 'run' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: xsimkernel Simulation Memory Usage: 33168 KB (Peak: 33168 KB), Simulation CPU Usage: 26874 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'mcdecoder' remains a black box since it has no binding entity [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/din was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/valid was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/clr was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/clk was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/dout was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/dvalid was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/error was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/state was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/next_state was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/valid_buffer was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/note_byte was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/note_order was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/note_order_buffer was not found in the design.
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2695.754 ; gain = 0.000
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 2695.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 2695.754 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2695.754 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: xsimkernel Simulation Memory Usage: 33200 KB (Peak: 33200 KB), Simulation CPU Usage: 29905 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture rtl of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2695.754 ; gain = 0.000
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 2695.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 2695.754 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
run 10 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2695.754 ; gain = 0.000
open_project {C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/e3342-music-decoder-master.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Applications/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:basys3:part0:1.2' used to customize the IP 'clk_wiz_0' do not match.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Applications/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
INFO: xsimkernel Simulation Memory Usage: 33808 KB (Peak: 33808 KB), Simulation CPU Usage: 29140 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/e3342-music-decoder-master.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/e3342-music-decoder-master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/e3342-music-decoder-master.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/e3342-music-decoder-master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
"xvhdl --incr --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/e3342-music-decoder-master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/e3342-music-decoder-master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {{C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/sim_top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/sim_top_tb_behav.wcfg}
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 2695.754 ; gain = 0.000
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2695.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2695.754 ; gain = 0.000
run 10 ms
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\unmoved working\e3342-music-decoder-master\e3342-music-decoder-master.srcs\sources_1\imports\rtl\mucodec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\unmoved working\e3342-music-decoder-master\e3342-music-decoder-master.srcs\sources_1\imports\rtl\myuart.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\unmoved working\e3342-music-decoder-master\e3342-music-decoder-master.srcs\sources_1\imports\rtl\symb_det.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\unmoved working\e3342-music-decoder-master\e3342-music-decoder-master.srcs\sources_1\imports\rtl\mucodec.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\unmoved working\e3342-music-decoder-master\e3342-music-decoder-master.srcs\sources_1\imports\rtl\myuart.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\unmoved working\e3342-music-decoder-master\e3342-music-decoder-master.srcs\sources_1\imports\rtl\symb_det.vhd:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 29868 KB (Peak: 29868 KB), Simulation CPU Usage: 19687 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/e3342-music-decoder-master.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/e3342-music-decoder-master.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/e3342-music-decoder-master.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/e3342-music-decoder-master.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
"xvhdl --incr --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/e3342-music-decoder-master.srcs/sources_1/imports/rtl/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/e3342-music-decoder-master.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture rtl of entity xil_defaultlib.mucodec [mucodec_default]
Compiling architecture rtl of entity xil_defaultlib.dpop [dpop_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture rtl of entity xil_defaultlib.musiccode_top [musiccode_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/e3342-music-decoder-master.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {{C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/sim_top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/mz239/Desktop/unmoved working/e3342-music-decoder-master/sim_top_tb_behav.wcfg}
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2695.754 ; gain = 0.000
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2695.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2695.754 ; gain = 0.000
run 10 ms
current_project elec3342_prj_tmpl
ERROR: [Simtcl 6-165] Wave configuration has been modified. Use -force to close simulation without saving wave configuration.
current_project e3342-music-decoder-master
close_sim
INFO: xsimkernel Simulation Memory Usage: 30512 KB (Peak: 30512 KB), Simulation CPU Usage: 19968 ms
INFO: [Simtcl 6-16] Simulation closed
close_project
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture rtl of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2695.754 ; gain = 0.000
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 2695.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 2695.754 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2695.754 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: xsimkernel Simulation Memory Usage: 33860 KB (Peak: 33860 KB), Simulation CPU Usage: 28702 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'mcdecoder' remains a black box since it has no binding entity [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/din was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/valid was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/clr was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/clk was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/dout was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/dvalid was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/error was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/state was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/next_state was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/valid_buffer was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/note_byte was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/note_order was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/note_order_buffer was not found in the design.
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 2695.754 ; gain = 0.000
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2695.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 2695.754 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
run 10 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2695.754 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 33804 KB (Peak: 33804 KB), Simulation CPU Usage: 26671 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture rtl of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2695.754 ; gain = 0.000
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 2695.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 2695.754 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2695.754 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
save_wave_config {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 33212 KB (Peak: 33212 KB), Simulation CPU Usage: 28046 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'mcdecoder' remains a black box since it has no binding entity [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd:88]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/din was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/valid was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/clr was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/clk was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/dout was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/dvalid was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/error was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/state was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/next_state was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/valid_buffer was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/note_byte was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/note_order was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/note_order_buffer was not found in the design.
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 2695.754 ; gain = 0.000
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 2695.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 2695.754 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2695.754 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 33756 KB (Peak: 33756 KB), Simulation CPU Usage: 35264 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2695.754 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2695.754 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 2695.754 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 2695.754 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2695.754 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2695.754 ; gain = 0.000
current_wave_config {sim_top_tb_behav.wcfg}
sim_top_tb_behav.wcfg
add_wave {{/sim_top_tb/sim_top_inst/mcdecoder_inst}} 
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 33856 KB (Peak: 33856 KB), Simulation CPU Usage: 32640 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 2695.754 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 2695.754 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 2695.754 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2695.754 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
save_wave_config {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 33828 KB (Peak: 33828 KB), Simulation CPU Usage: 30483 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 2808.914 ; gain = 0.000
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 2808.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 2808.914 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2808.914 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
save_wave_config {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 33228 KB (Peak: 33228 KB), Simulation CPU Usage: 30296 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/bit1 was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/bit2 was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/clkTIME was not found in the design.
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2808.914 ; gain = 0.000
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 2808.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 2808.914 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
run 10 ms
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2808.914 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 33232 KB (Peak: 33232 KB), Simulation CPU Usage: 30780 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
ERROR: [VRFC 10-4982] syntax error near '@' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:58]
ERROR: [VRFC 10-4982] syntax error near 'if' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:60]
ERROR: [VRFC 10-4982] syntax error near 'when' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:63]
ERROR: [VRFC 10-4982] syntax error near 'then' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:64]
ERROR: [VRFC 10-4982] syntax error near 'if' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:67]
ERROR: [VRFC 10-4982] syntax error near 'when' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:70]
ERROR: [VRFC 10-4982] syntax error near ':=' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:76]
ERROR: [VRFC 10-9439] type error near 'to_integer'; expected type ' void' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:76]
ERROR: [VRFC 10-8875] could not find a match for subprogram 'to_integer' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:76]
ERROR: [VRFC 10-4982] syntax error near 'case' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:77]
ERROR: [VRFC 10-4982] syntax error near 'when' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:80]
ERROR: [VRFC 10-4982] syntax error near 'when' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:82]
ERROR: [VRFC 10-4982] syntax error near 'when' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:84]
ERROR: [VRFC 10-4982] syntax error near 'when' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:86]
ERROR: [VRFC 10-4982] syntax error near 'when' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:88]
ERROR: [VRFC 10-4982] syntax error near 'when' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:90]
ERROR: [VRFC 10-4982] syntax error near 'when' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:92]
ERROR: [VRFC 10-4982] syntax error near 'when' [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:94]
ERROR: [VRFC 10-9458] unit 'rtl' is ignored due to previous errors [C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd:17]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg
WARNING: Simulation object /sim_top_tb/sim_top_inst/symb_det_inst/last_data was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/symb_det_inst/clk_count was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/symb_det_inst/total_count was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/symb_det_inst/CLK_MAX was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/bit1 was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/bit2 was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/mcdecoder_inst/clkTIME was not found in the design.
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 2808.914 ; gain = 0.000
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 2808.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 2808.914 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2808.914 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 33260 KB (Peak: 33260 KB), Simulation CPU Usage: 30281 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2808.914 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 2808.914 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 2808.914 ; gain = 0.000
run 10 ms
current_wave_config {sim_top_tb_behav.wcfg}
sim_top_tb_behav.wcfg
add_wave {{/sim_top_tb/sim_top_inst/symb_det_inst}} 
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 33264 KB (Peak: 33264 KB), Simulation CPU Usage: 26265 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 2808.914 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2808.914 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 2808.914 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2808.914 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
save_wave_config {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 33812 KB (Peak: 33812 KB), Simulation CPU Usage: 32358 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/info_wave.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_top_tb_behav -key {Behavioral:sim_1:Functional:sim_top_tb} -tclbatch {sim_top_tb.tcl} -view {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg
WARNING: Simulation object /sim_top_tb/sim_top_inst/symb_det_inst/squared_adc was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/symb_det_inst/note_clk was not found in the design.
WARNING: Simulation object /sim_top_tb/sim_top_inst/symb_det_inst/note_clk_counter was not found in the design.
source sim_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 2808.914 ; gain = 0.000
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 2808.914 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2808.914 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
current_wave_config {sim_top_tb_behav.wcfg}
sim_top_tb_behav.wcfg
add_wave {{/sim_top_tb/sim_top_inst/symb_det_inst}} 
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.914 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 25892 KB (Peak: 25892 KB), Simulation CPU Usage: 30468 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2808.914 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 2808.914 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 2808.914 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2808.914 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 33200 KB (Peak: 33200 KB), Simulation CPU Usage: 29515 ms
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2808.914 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 2808.914 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 2808.914 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 2808.914 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2808.914 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 33788 KB (Peak: 33788 KB), Simulation CPU Usage: 29390 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 2808.914 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 2808.914 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 2808.914 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2808.914 ; gain = 0.000
current_wave_config {sim_top_tb_behav.wcfg}
sim_top_tb_behav.wcfg
add_wave {{/sim_top_tb/sim_top_inst/mcdecoder_inst/dout}} 
run 10 ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2808.914 ; gain = 0.000
current_wave_config {sim_top_tb_behav.wcfg}
sim_top_tb_behav.wcfg
add_wave {{/sim_top_tb/sim_top_inst/mcdecoder_inst}} 
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 33864 KB (Peak: 33864 KB), Simulation CPU Usage: 30702 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:35 . Memory (MB): peak = 2808.914 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 2808.914 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2808.914 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2808.914 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
run 10 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2808.914 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 33184 KB (Peak: 33184 KB), Simulation CPU Usage: 34234 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xvlog --relax -prj sim_top_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj sim_top_tb_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/mcdecoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mcdecoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/myuart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myuart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/sim_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/src_files/symb_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'symb_det'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/tb/sim_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'sim_top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/elec3342_prj_tmpl.sim/sim_1/behav/xsim'
"xelab --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_tb_behav xil_defaultlib.sim_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.symb_det [symb_det_default]
Compiling architecture behavioral of entity xil_defaultlib.mcdecoder [mcdecoder_default]
Compiling architecture rtl of entity xil_defaultlib.myuart [myuart_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top [sim_top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_top_tb
Built simulation snapshot sim_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 2808.914 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 2808.914 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 2808.914 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2808.914 ; gain = 0.000
current_wave_config {sim_top_tb_behav.wcfg}
sim_top_tb_behav.wcfg
add_wave {{/sim_top_tb/sim_top_inst/mcdecoder_inst}} 
run 10 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2996.426 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\symb_det.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\sim_top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\mz239\Desktop\startover\elec3342_prj_tmpl\src_files\mcdecoder.vhd:]
save_wave_config {C:/Users/mz239/Desktop/startover/elec3342_prj_tmpl/sim_top_tb_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 33820 KB (Peak: 33820 KB), Simulation CPU Usage: 29530 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 02:37:32 2023...
