../../rtl/clkgate/cmsdk_mcu_clkctrl.v
../../rtl/clkgate/cmsdk_mcu_stclkctrl.v
../../rtl/core/cortexm0ds_logic.v
../../rtl/core/CORTEXM0INTEGRATION.v
+incdir+../../rtl/memories
../../rtl/memories/cmsdk_ahb_ram.v
../../rtl/memories/cmsdk_ahb_ram_beh.v
../../rtl/memories/cmsdk_ahb_rom.v
../../rtl/subsys/cmsdk_ahb_default_slave/verilog/cmsdk_ahb_default_slave.v
../../rtl/subsys/cmsdk_ahb_gpio/verilog/cmsdk_ahb_gpio.v
../../rtl/subsys/cmsdk_ahb_gpio/verilog/cmsdk_ahb_to_iop.v
../../rtl/subsys/cmsdk_iop_gpio/verilog/cmsdk_iop_gpio.v
../../rtl/subsys/cmsdk_ahb_slave_mux/verilog/cmsdk_ahb_slave_mux.v
../../rtl/subsys/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v
../../rtl/subsys/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v
../../rtl/subsys/cmsdk_apb_subsystem/verilog/cmsdk_apb_subsystem.v
../../rtl/subsys/cmsdk_apb_subsystem/verilog/cmsdk_irq_sync.v
../../rtl/subsys/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v
../../rtl/subsys/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v
+incdir+../../rtl/subsys/cmsdk_apb_watchdog/verilog
../../rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog.v
../../rtl/subsys/cmsdk_apb_watchdog/verilog/cmsdk_apb_watchdog_frc.v
../../rtl/sys/sys.v
