// Seed: 2611389518
module module_0 #(
    parameter id_2 = 32'd18
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  inout wire _id_2;
  output wire id_1;
  logic [1  ==  1 : id_2] id_4;
  ;
  assign id_4 = -1'd0;
endmodule
module module_1 #(
    parameter id_2 = 32'd35,
    parameter id_7 = 32'd21,
    parameter id_9 = 32'd57
) (
    id_1,
    _id_2,
    id_3
);
  inout logic [7:0] id_3;
  input wire _id_2;
  output wire id_1;
  logic [7:0] id_4, id_5, id_6, _id_7, id_8;
  parameter id_9 = 1;
  logic id_10;
  logic [7:0] id_11;
  ;
  module_0 modCall_1 (
      id_1,
      id_9,
      id_10
  );
  assign id_11[id_2] = id_5;
  assign id_8 = id_2;
  wire [{  -1  {  id_9  }  } : id_7] id_12;
endmodule
