// Seed: 1009619658
module module_0 (
    input wor id_0,
    output tri id_1,
    output tri0 id_2,
    input uwire id_3,
    input wand id_4,
    input wand id_5,
    input uwire id_6,
    input wire id_7,
    output supply0 id_8
);
  wire id_10;
  wire id_11;
  always @(id_6 or posedge id_10) begin
    assume #1  (id_0)
    else $display(!id_6 - (id_6), 1'b0, id_7);
  end
  wire id_12;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    output logic id_2,
    input tri1 id_3,
    input wor id_4,
    input wire id_5,
    input supply1 id_6
);
  initial begin
    if (id_5) id_2 <= id_4 + id_4 - 1'h0;
    else id_2 = 1;
  end
  module_0(
      id_3, id_0, id_0, id_3, id_5, id_3, id_1, id_1, id_0
  );
  supply1 id_8 = 1;
  wire id_9;
endmodule
