# FPGA Pin Planner v1.0.0 Release

## ğŸ‰ åˆå›ãƒªãƒªãƒ¼ã‚¹: FPGA Pin Planner VS Code Extension

### ğŸ“¥ ã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ«æ–¹æ³•

#### æ–¹æ³•1: VSIXãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰ã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ«
1. [fpga-pin-planner-1.0.0.vsix](https://github.com/MameMame777/FPGApinPlaner/releases/download/v1.0.0/fpga-pin-planner-1.0.0.vsix) ã‚’ãƒ€ã‚¦ãƒ³ãƒ­ãƒ¼ãƒ‰
2. VS Codeã‚’é–‹ã
3. ã‚³ãƒãƒ³ãƒ‰ãƒ‘ãƒ¬ãƒƒãƒˆï¼ˆ`Ctrl+Shift+P`ï¼‰â†’ "Extensions: Install from VSIX..."
4. ãƒ€ã‚¦ãƒ³ãƒ­ãƒ¼ãƒ‰ã—ãŸVSIXãƒ•ã‚¡ã‚¤ãƒ«ã‚’é¸æŠ

#### æ–¹æ³•2: ã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³ã‹ã‚‰ã‚¤ãƒ³ã‚¹ãƒˆãƒ¼ãƒ«
```bash
code --install-extension fpga-pin-planner-1.0.0.vsix
```

### âœ¨ ä¸»è¦æ©Ÿèƒ½

- ğŸ“¥ **CSV Import**: ãƒ”ãƒ³ãƒ‡ãƒ¼ã‚¿ã®CSVãƒ•ã‚¡ã‚¤ãƒ«ã‚¤ãƒ³ãƒãƒ¼ãƒˆæ©Ÿèƒ½
- ğŸ“¤ **Multi-Format Export**: XDCã€SDCã€QSFå½¢å¼ã§ã®åˆ¶ç´„ãƒ•ã‚¡ã‚¤ãƒ«ã‚¨ã‚¯ã‚¹ãƒãƒ¼ãƒˆ
- âš¡ **Voltage & I/O Standards**: é›»åœ§ãƒ¬ãƒ™ãƒ«ã¨I/Oè¦æ ¼ã®åŒ…æ‹¬çš„ç®¡ç†
- ğŸ” **Pin Validation**: ãƒªã‚¢ãƒ«ã‚¿ã‚¤ãƒ åˆ¶ç´„æ¤œè¨¼ã¨ã‚¨ãƒ©ãƒ¼æ¤œå‡º
- ğŸ“Š **Interactive Interface**: ãƒ¦ãƒ¼ã‚¶ãƒ¼ãƒ•ãƒ¬ãƒ³ãƒ‰ãƒªãƒ¼ãªWebViewã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹

### ğŸš€ ä½¿ç”¨æ–¹æ³•

1. VS Codeã§ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã‚’é–‹ã
2. ã‚³ãƒãƒ³ãƒ‰ãƒ‘ãƒ¬ãƒƒãƒˆï¼ˆ`Ctrl+Shift+P`ï¼‰â†’ "FPGA" ã§æ¤œç´¢
3. "FPGA: Open Pin Planner" ã§ãƒ¡ã‚¤ãƒ³ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ã‚’é–‹å§‹

### ğŸ¯ ã‚³ãƒãƒ³ãƒ‰ä¸€è¦§

- `FPGA: Open Pin Planner` - ãƒ¡ã‚¤ãƒ³ãƒ”ãƒ³ãƒ—ãƒ©ãƒ³ãƒŠãƒ¼ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ã‚’é–‹ã
- `FPGA: Import CSV Pin Data` - CSVãƒ•ã‚¡ã‚¤ãƒ«ã‹ã‚‰ãƒ”ãƒ³å‰²ã‚Šå½“ã¦ã‚’ã‚¤ãƒ³ãƒãƒ¼ãƒˆ
- `FPGA: Export XDC Constraints` - Xilinx Design Constraints (XDC) ã‚’ã‚¨ã‚¯ã‚¹ãƒãƒ¼ãƒˆ
- `FPGA: Export SDC Constraints` - Synopsys Design Constraints (SDC) ã‚’ã‚¨ã‚¯ã‚¹ãƒãƒ¼ãƒˆ
- `FPGA: Export QSF Constraints` - Quartus Settings File (QSF) ã‚’ã‚¨ã‚¯ã‚¹ãƒãƒ¼ãƒˆ
- `FPGA: Load Sample Data` - ã‚µãƒ³ãƒ—ãƒ«ãƒ‡ãƒ¼ã‚¿ã‚’èª­ã¿è¾¼ã¿

### ğŸ›¡ï¸ ã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£

- âœ… Content Security Policy (CSP) å®Ÿè£…æ¸ˆã¿
- âœ… å…¥åŠ›ãƒ‡ãƒ¼ã‚¿ã®å®‰å…¨æ€§æ¤œè¨¼
- âœ… ãƒ­ãƒ¼ã‚«ãƒ«å‡¦ç†ã®ã¿ï¼ˆå¤–éƒ¨é€ä¿¡ãªã—ï¼‰

### ğŸ“‹ ã‚µãƒãƒ¼ãƒˆãƒ•ã‚¡ã‚¤ãƒ«å½¢å¼

**Import**: CSV (Xilinxå…¬å¼ãƒ•ã‚©ãƒ¼ãƒãƒƒãƒˆå¯¾å¿œ)  
**Export**: XDC (Vivado), SDC (Synopsys), QSF (Quartus)  
**Project**: .fpgaprojå½¢å¼ã§ã®çŠ¶æ…‹ä¿å­˜

### ğŸ› Issueå ±å‘Šãƒ»æ©Ÿèƒ½è¦æ±‚

[GitHub Issues](https://github.com/MameMame777/FPGApinPlaner/issues)

### ğŸ“„ ãƒ©ã‚¤ã‚»ãƒ³ã‚¹

MIT License

---

**é–‹ç™ºè€…**: MameMame777  
**ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆ**: [FPGA Pin Planner](https://github.com/MameMame777/FPGApinPlaner)
