
echo_locate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000010c0  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08001254  08001254  00002254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001314  08001314  00003004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001314  08001314  00003004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001314  08001314  00003004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001314  08001314  00002314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001318  08001318  00002318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  0800131c  00003000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000016a8  20000004  08001320  00003004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200016ac  08001320  000036ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000305b  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e45  00000000  00000000  0000608f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00000eb5  00000000  00000000  00006ed4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000002b8  00000000  00000000  00007d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000042e  00000000  00000000  00008048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002511e  00000000  00000000  00008476  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00005343  00000000  00000000  0002d594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00084130  00000000  00000000  000328d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000b6a07  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000077c  00000000  00000000  000b6a4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  000b71c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000004 	.word	0x20000004
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800123c 	.word	0x0800123c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000008 	.word	0x20000008
 80001d0:	0800123c 	.word	0x0800123c

080001d4 <__aeabi_drsub>:
 80001d4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001d8:	e002      	b.n	80001e0 <__adddf3>
 80001da:	bf00      	nop

080001dc <__aeabi_dsub>:
 80001dc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e0 <__adddf3>:
 80001e0:	b530      	push	{r4, r5, lr}
 80001e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ea:	ea94 0f05 	teq	r4, r5
 80001ee:	bf08      	it	eq
 80001f0:	ea90 0f02 	teqeq	r0, r2
 80001f4:	bf1f      	itttt	ne
 80001f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000202:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000206:	f000 80e2 	beq.w	80003ce <__adddf3+0x1ee>
 800020a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000212:	bfb8      	it	lt
 8000214:	426d      	neglt	r5, r5
 8000216:	dd0c      	ble.n	8000232 <__adddf3+0x52>
 8000218:	442c      	add	r4, r5
 800021a:	ea80 0202 	eor.w	r2, r0, r2
 800021e:	ea81 0303 	eor.w	r3, r1, r3
 8000222:	ea82 0000 	eor.w	r0, r2, r0
 8000226:	ea83 0101 	eor.w	r1, r3, r1
 800022a:	ea80 0202 	eor.w	r2, r0, r2
 800022e:	ea81 0303 	eor.w	r3, r1, r3
 8000232:	2d36      	cmp	r5, #54	@ 0x36
 8000234:	bf88      	it	hi
 8000236:	bd30      	pophi	{r4, r5, pc}
 8000238:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800023c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000240:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000244:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000248:	d002      	beq.n	8000250 <__adddf3+0x70>
 800024a:	4240      	negs	r0, r0
 800024c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000250:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000254:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000258:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800025c:	d002      	beq.n	8000264 <__adddf3+0x84>
 800025e:	4252      	negs	r2, r2
 8000260:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000264:	ea94 0f05 	teq	r4, r5
 8000268:	f000 80a7 	beq.w	80003ba <__adddf3+0x1da>
 800026c:	f1a4 0401 	sub.w	r4, r4, #1
 8000270:	f1d5 0e20 	rsbs	lr, r5, #32
 8000274:	db0d      	blt.n	8000292 <__adddf3+0xb2>
 8000276:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027a:	fa22 f205 	lsr.w	r2, r2, r5
 800027e:	1880      	adds	r0, r0, r2
 8000280:	f141 0100 	adc.w	r1, r1, #0
 8000284:	fa03 f20e 	lsl.w	r2, r3, lr
 8000288:	1880      	adds	r0, r0, r2
 800028a:	fa43 f305 	asr.w	r3, r3, r5
 800028e:	4159      	adcs	r1, r3
 8000290:	e00e      	b.n	80002b0 <__adddf3+0xd0>
 8000292:	f1a5 0520 	sub.w	r5, r5, #32
 8000296:	f10e 0e20 	add.w	lr, lr, #32
 800029a:	2a01      	cmp	r2, #1
 800029c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a0:	bf28      	it	cs
 80002a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	18c0      	adds	r0, r0, r3
 80002ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b4:	d507      	bpl.n	80002c6 <__adddf3+0xe6>
 80002b6:	f04f 0e00 	mov.w	lr, #0
 80002ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80002be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ca:	d31b      	bcc.n	8000304 <__adddf3+0x124>
 80002cc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d0:	d30c      	bcc.n	80002ec <__adddf3+0x10c>
 80002d2:	0849      	lsrs	r1, r1, #1
 80002d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002dc:	f104 0401 	add.w	r4, r4, #1
 80002e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002e8:	f080 809a 	bcs.w	8000420 <__adddf3+0x240>
 80002ec:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f0:	bf08      	it	eq
 80002f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f6:	f150 0000 	adcs.w	r0, r0, #0
 80002fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fe:	ea41 0105 	orr.w	r1, r1, r5
 8000302:	bd30      	pop	{r4, r5, pc}
 8000304:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000308:	4140      	adcs	r0, r0
 800030a:	eb41 0101 	adc.w	r1, r1, r1
 800030e:	3c01      	subs	r4, #1
 8000310:	bf28      	it	cs
 8000312:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000316:	d2e9      	bcs.n	80002ec <__adddf3+0x10c>
 8000318:	f091 0f00 	teq	r1, #0
 800031c:	bf04      	itt	eq
 800031e:	4601      	moveq	r1, r0
 8000320:	2000      	moveq	r0, #0
 8000322:	fab1 f381 	clz	r3, r1
 8000326:	bf08      	it	eq
 8000328:	3320      	addeq	r3, #32
 800032a:	f1a3 030b 	sub.w	r3, r3, #11
 800032e:	f1b3 0220 	subs.w	r2, r3, #32
 8000332:	da0c      	bge.n	800034e <__adddf3+0x16e>
 8000334:	320c      	adds	r2, #12
 8000336:	dd08      	ble.n	800034a <__adddf3+0x16a>
 8000338:	f102 0c14 	add.w	ip, r2, #20
 800033c:	f1c2 020c 	rsb	r2, r2, #12
 8000340:	fa01 f00c 	lsl.w	r0, r1, ip
 8000344:	fa21 f102 	lsr.w	r1, r1, r2
 8000348:	e00c      	b.n	8000364 <__adddf3+0x184>
 800034a:	f102 0214 	add.w	r2, r2, #20
 800034e:	bfd8      	it	le
 8000350:	f1c2 0c20 	rsble	ip, r2, #32
 8000354:	fa01 f102 	lsl.w	r1, r1, r2
 8000358:	fa20 fc0c 	lsr.w	ip, r0, ip
 800035c:	bfdc      	itt	le
 800035e:	ea41 010c 	orrle.w	r1, r1, ip
 8000362:	4090      	lslle	r0, r2
 8000364:	1ae4      	subs	r4, r4, r3
 8000366:	bfa2      	ittt	ge
 8000368:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800036c:	4329      	orrge	r1, r5
 800036e:	bd30      	popge	{r4, r5, pc}
 8000370:	ea6f 0404 	mvn.w	r4, r4
 8000374:	3c1f      	subs	r4, #31
 8000376:	da1c      	bge.n	80003b2 <__adddf3+0x1d2>
 8000378:	340c      	adds	r4, #12
 800037a:	dc0e      	bgt.n	800039a <__adddf3+0x1ba>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0220 	rsb	r2, r4, #32
 8000384:	fa20 f004 	lsr.w	r0, r0, r4
 8000388:	fa01 f302 	lsl.w	r3, r1, r2
 800038c:	ea40 0003 	orr.w	r0, r0, r3
 8000390:	fa21 f304 	lsr.w	r3, r1, r4
 8000394:	ea45 0103 	orr.w	r1, r5, r3
 8000398:	bd30      	pop	{r4, r5, pc}
 800039a:	f1c4 040c 	rsb	r4, r4, #12
 800039e:	f1c4 0220 	rsb	r2, r4, #32
 80003a2:	fa20 f002 	lsr.w	r0, r0, r2
 80003a6:	fa01 f304 	lsl.w	r3, r1, r4
 80003aa:	ea40 0003 	orr.w	r0, r0, r3
 80003ae:	4629      	mov	r1, r5
 80003b0:	bd30      	pop	{r4, r5, pc}
 80003b2:	fa21 f004 	lsr.w	r0, r1, r4
 80003b6:	4629      	mov	r1, r5
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	f094 0f00 	teq	r4, #0
 80003be:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c2:	bf06      	itte	eq
 80003c4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003c8:	3401      	addeq	r4, #1
 80003ca:	3d01      	subne	r5, #1
 80003cc:	e74e      	b.n	800026c <__adddf3+0x8c>
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf18      	it	ne
 80003d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d8:	d029      	beq.n	800042e <__adddf3+0x24e>
 80003da:	ea94 0f05 	teq	r4, r5
 80003de:	bf08      	it	eq
 80003e0:	ea90 0f02 	teqeq	r0, r2
 80003e4:	d005      	beq.n	80003f2 <__adddf3+0x212>
 80003e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ea:	bf04      	itt	eq
 80003ec:	4619      	moveq	r1, r3
 80003ee:	4610      	moveq	r0, r2
 80003f0:	bd30      	pop	{r4, r5, pc}
 80003f2:	ea91 0f03 	teq	r1, r3
 80003f6:	bf1e      	ittt	ne
 80003f8:	2100      	movne	r1, #0
 80003fa:	2000      	movne	r0, #0
 80003fc:	bd30      	popne	{r4, r5, pc}
 80003fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000402:	d105      	bne.n	8000410 <__adddf3+0x230>
 8000404:	0040      	lsls	r0, r0, #1
 8000406:	4149      	adcs	r1, r1
 8000408:	bf28      	it	cs
 800040a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000414:	bf3c      	itt	cc
 8000416:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041a:	bd30      	popcc	{r4, r5, pc}
 800041c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000420:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000424:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000428:	f04f 0000 	mov.w	r0, #0
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000432:	bf1a      	itte	ne
 8000434:	4619      	movne	r1, r3
 8000436:	4610      	movne	r0, r2
 8000438:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800043c:	bf1c      	itt	ne
 800043e:	460b      	movne	r3, r1
 8000440:	4602      	movne	r2, r0
 8000442:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000446:	bf06      	itte	eq
 8000448:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800044c:	ea91 0f03 	teqeq	r1, r3
 8000450:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	bf00      	nop

08000458 <__aeabi_ui2d>:
 8000458:	f090 0f00 	teq	r0, #0
 800045c:	bf04      	itt	eq
 800045e:	2100      	moveq	r1, #0
 8000460:	4770      	bxeq	lr
 8000462:	b530      	push	{r4, r5, lr}
 8000464:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000468:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800046c:	f04f 0500 	mov.w	r5, #0
 8000470:	f04f 0100 	mov.w	r1, #0
 8000474:	e750      	b.n	8000318 <__adddf3+0x138>
 8000476:	bf00      	nop

08000478 <__aeabi_i2d>:
 8000478:	f090 0f00 	teq	r0, #0
 800047c:	bf04      	itt	eq
 800047e:	2100      	moveq	r1, #0
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000488:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000490:	bf48      	it	mi
 8000492:	4240      	negmi	r0, r0
 8000494:	f04f 0100 	mov.w	r1, #0
 8000498:	e73e      	b.n	8000318 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_f2d>:
 800049c:	0042      	lsls	r2, r0, #1
 800049e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004aa:	bf1f      	itttt	ne
 80004ac:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004b8:	4770      	bxne	lr
 80004ba:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004be:	bf08      	it	eq
 80004c0:	4770      	bxeq	lr
 80004c2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004c6:	bf04      	itt	eq
 80004c8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004dc:	e71c      	b.n	8000318 <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_ul2d>:
 80004e0:	ea50 0201 	orrs.w	r2, r0, r1
 80004e4:	bf08      	it	eq
 80004e6:	4770      	bxeq	lr
 80004e8:	b530      	push	{r4, r5, lr}
 80004ea:	f04f 0500 	mov.w	r5, #0
 80004ee:	e00a      	b.n	8000506 <__aeabi_l2d+0x16>

080004f0 <__aeabi_l2d>:
 80004f0:	ea50 0201 	orrs.w	r2, r0, r1
 80004f4:	bf08      	it	eq
 80004f6:	4770      	bxeq	lr
 80004f8:	b530      	push	{r4, r5, lr}
 80004fa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004fe:	d502      	bpl.n	8000506 <__aeabi_l2d+0x16>
 8000500:	4240      	negs	r0, r0
 8000502:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000506:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800050e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000512:	f43f aed8 	beq.w	80002c6 <__adddf3+0xe6>
 8000516:	f04f 0203 	mov.w	r2, #3
 800051a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051e:	bf18      	it	ne
 8000520:	3203      	addne	r2, #3
 8000522:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000526:	bf18      	it	ne
 8000528:	3203      	addne	r2, #3
 800052a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052e:	f1c2 0320 	rsb	r3, r2, #32
 8000532:	fa00 fc03 	lsl.w	ip, r0, r3
 8000536:	fa20 f002 	lsr.w	r0, r0, r2
 800053a:	fa01 fe03 	lsl.w	lr, r1, r3
 800053e:	ea40 000e 	orr.w	r0, r0, lr
 8000542:	fa21 f102 	lsr.w	r1, r1, r2
 8000546:	4414      	add	r4, r2
 8000548:	e6bd      	b.n	80002c6 <__adddf3+0xe6>
 800054a:	bf00      	nop

0800054c <__aeabi_dmul>:
 800054c:	b570      	push	{r4, r5, r6, lr}
 800054e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000552:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000556:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055a:	bf1d      	ittte	ne
 800055c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000560:	ea94 0f0c 	teqne	r4, ip
 8000564:	ea95 0f0c 	teqne	r5, ip
 8000568:	f000 f8de 	bleq	8000728 <__aeabi_dmul+0x1dc>
 800056c:	442c      	add	r4, r5
 800056e:	ea81 0603 	eor.w	r6, r1, r3
 8000572:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000576:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057e:	bf18      	it	ne
 8000580:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000584:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000588:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800058c:	d038      	beq.n	8000600 <__aeabi_dmul+0xb4>
 800058e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000592:	f04f 0500 	mov.w	r5, #0
 8000596:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800059e:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a2:	f04f 0600 	mov.w	r6, #0
 80005a6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005aa:	f09c 0f00 	teq	ip, #0
 80005ae:	bf18      	it	ne
 80005b0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b4:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005b8:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005bc:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c0:	d204      	bcs.n	80005cc <__aeabi_dmul+0x80>
 80005c2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c6:	416d      	adcs	r5, r5
 80005c8:	eb46 0606 	adc.w	r6, r6, r6
 80005cc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005dc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e4:	bf88      	it	hi
 80005e6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ea:	d81e      	bhi.n	800062a <__aeabi_dmul+0xde>
 80005ec:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	bd70      	pop	{r4, r5, r6, pc}
 8000600:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000604:	ea46 0101 	orr.w	r1, r6, r1
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	ea81 0103 	eor.w	r1, r1, r3
 8000610:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000614:	bfc2      	ittt	gt
 8000616:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061e:	bd70      	popgt	{r4, r5, r6, pc}
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f04f 0e00 	mov.w	lr, #0
 8000628:	3c01      	subs	r4, #1
 800062a:	f300 80ab 	bgt.w	8000784 <__aeabi_dmul+0x238>
 800062e:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000632:	bfde      	ittt	le
 8000634:	2000      	movle	r0, #0
 8000636:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063a:	bd70      	pople	{r4, r5, r6, pc}
 800063c:	f1c4 0400 	rsb	r4, r4, #0
 8000640:	3c20      	subs	r4, #32
 8000642:	da35      	bge.n	80006b0 <__aeabi_dmul+0x164>
 8000644:	340c      	adds	r4, #12
 8000646:	dc1b      	bgt.n	8000680 <__aeabi_dmul+0x134>
 8000648:	f104 0414 	add.w	r4, r4, #20
 800064c:	f1c4 0520 	rsb	r5, r4, #32
 8000650:	fa00 f305 	lsl.w	r3, r0, r5
 8000654:	fa20 f004 	lsr.w	r0, r0, r4
 8000658:	fa01 f205 	lsl.w	r2, r1, r5
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000664:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000668:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800066c:	fa21 f604 	lsr.w	r6, r1, r4
 8000670:	eb42 0106 	adc.w	r1, r2, r6
 8000674:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000678:	bf08      	it	eq
 800067a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f1c4 040c 	rsb	r4, r4, #12
 8000684:	f1c4 0520 	rsb	r5, r4, #32
 8000688:	fa00 f304 	lsl.w	r3, r0, r4
 800068c:	fa20 f005 	lsr.w	r0, r0, r5
 8000690:	fa01 f204 	lsl.w	r2, r1, r4
 8000694:	ea40 0002 	orr.w	r0, r0, r2
 8000698:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	f141 0100 	adc.w	r1, r1, #0
 80006a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a8:	bf08      	it	eq
 80006aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ae:	bd70      	pop	{r4, r5, r6, pc}
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f205 	lsl.w	r2, r0, r5
 80006b8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006bc:	fa20 f304 	lsr.w	r3, r0, r4
 80006c0:	fa01 f205 	lsl.w	r2, r1, r5
 80006c4:	ea43 0302 	orr.w	r3, r3, r2
 80006c8:	fa21 f004 	lsr.w	r0, r1, r4
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	fa21 f204 	lsr.w	r2, r1, r4
 80006d4:	ea20 0002 	bic.w	r0, r0, r2
 80006d8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e0:	bf08      	it	eq
 80006e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e6:	bd70      	pop	{r4, r5, r6, pc}
 80006e8:	f094 0f00 	teq	r4, #0
 80006ec:	d10f      	bne.n	800070e <__aeabi_dmul+0x1c2>
 80006ee:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f2:	0040      	lsls	r0, r0, #1
 80006f4:	eb41 0101 	adc.w	r1, r1, r1
 80006f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006fc:	bf08      	it	eq
 80006fe:	3c01      	subeq	r4, #1
 8000700:	d0f7      	beq.n	80006f2 <__aeabi_dmul+0x1a6>
 8000702:	ea41 0106 	orr.w	r1, r1, r6
 8000706:	f095 0f00 	teq	r5, #0
 800070a:	bf18      	it	ne
 800070c:	4770      	bxne	lr
 800070e:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000712:	0052      	lsls	r2, r2, #1
 8000714:	eb43 0303 	adc.w	r3, r3, r3
 8000718:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800071c:	bf08      	it	eq
 800071e:	3d01      	subeq	r5, #1
 8000720:	d0f7      	beq.n	8000712 <__aeabi_dmul+0x1c6>
 8000722:	ea43 0306 	orr.w	r3, r3, r6
 8000726:	4770      	bx	lr
 8000728:	ea94 0f0c 	teq	r4, ip
 800072c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000730:	bf18      	it	ne
 8000732:	ea95 0f0c 	teqne	r5, ip
 8000736:	d00c      	beq.n	8000752 <__aeabi_dmul+0x206>
 8000738:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800073c:	bf18      	it	ne
 800073e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000742:	d1d1      	bne.n	80006e8 <__aeabi_dmul+0x19c>
 8000744:	ea81 0103 	eor.w	r1, r1, r3
 8000748:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000756:	bf06      	itte	eq
 8000758:	4610      	moveq	r0, r2
 800075a:	4619      	moveq	r1, r3
 800075c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000760:	d019      	beq.n	8000796 <__aeabi_dmul+0x24a>
 8000762:	ea94 0f0c 	teq	r4, ip
 8000766:	d102      	bne.n	800076e <__aeabi_dmul+0x222>
 8000768:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800076c:	d113      	bne.n	8000796 <__aeabi_dmul+0x24a>
 800076e:	ea95 0f0c 	teq	r5, ip
 8000772:	d105      	bne.n	8000780 <__aeabi_dmul+0x234>
 8000774:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000778:	bf1c      	itt	ne
 800077a:	4610      	movne	r0, r2
 800077c:	4619      	movne	r1, r3
 800077e:	d10a      	bne.n	8000796 <__aeabi_dmul+0x24a>
 8000780:	ea81 0103 	eor.w	r1, r1, r3
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800079e:	bd70      	pop	{r4, r5, r6, pc}

080007a0 <__aeabi_ddiv>:
 80007a0:	b570      	push	{r4, r5, r6, lr}
 80007a2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007a6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ae:	bf1d      	ittte	ne
 80007b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b4:	ea94 0f0c 	teqne	r4, ip
 80007b8:	ea95 0f0c 	teqne	r5, ip
 80007bc:	f000 f8a7 	bleq	800090e <__aeabi_ddiv+0x16e>
 80007c0:	eba4 0405 	sub.w	r4, r4, r5
 80007c4:	ea81 0e03 	eor.w	lr, r1, r3
 80007c8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d0:	f000 8088 	beq.w	80008e4 <__aeabi_ddiv+0x144>
 80007d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d8:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007dc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007ec:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007f8:	429d      	cmp	r5, r3
 80007fa:	bf08      	it	eq
 80007fc:	4296      	cmpeq	r6, r2
 80007fe:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000802:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000806:	d202      	bcs.n	800080e <__aeabi_ddiv+0x6e>
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	1ab6      	subs	r6, r6, r2
 8000810:	eb65 0503 	sbc.w	r5, r5, r3
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800081e:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000822:	ebb6 0e02 	subs.w	lr, r6, r2
 8000826:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082a:	bf22      	ittt	cs
 800082c:	1ab6      	subcs	r6, r6, r2
 800082e:	4675      	movcs	r5, lr
 8000830:	ea40 000c 	orrcs.w	r0, r0, ip
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	ebb6 0e02 	subs.w	lr, r6, r2
 800083e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000842:	bf22      	ittt	cs
 8000844:	1ab6      	subcs	r6, r6, r2
 8000846:	4675      	movcs	r5, lr
 8000848:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	ebb6 0e02 	subs.w	lr, r6, r2
 8000856:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085a:	bf22      	ittt	cs
 800085c:	1ab6      	subcs	r6, r6, r2
 800085e:	4675      	movcs	r5, lr
 8000860:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	ebb6 0e02 	subs.w	lr, r6, r2
 800086e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000872:	bf22      	ittt	cs
 8000874:	1ab6      	subcs	r6, r6, r2
 8000876:	4675      	movcs	r5, lr
 8000878:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800087c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000880:	d018      	beq.n	80008b4 <__aeabi_ddiv+0x114>
 8000882:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000886:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000892:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000896:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089e:	d1c0      	bne.n	8000822 <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a4:	d10b      	bne.n	80008be <__aeabi_ddiv+0x11e>
 80008a6:	ea41 0100 	orr.w	r1, r1, r0
 80008aa:	f04f 0000 	mov.w	r0, #0
 80008ae:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b2:	e7b6      	b.n	8000822 <__aeabi_ddiv+0x82>
 80008b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008b8:	bf04      	itt	eq
 80008ba:	4301      	orreq	r1, r0
 80008bc:	2000      	moveq	r0, #0
 80008be:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c2:	bf88      	it	hi
 80008c4:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008c8:	f63f aeaf 	bhi.w	800062a <__aeabi_dmul+0xde>
 80008cc:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d0:	bf04      	itt	eq
 80008d2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008da:	f150 0000 	adcs.w	r0, r0, #0
 80008de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e2:	bd70      	pop	{r4, r5, r6, pc}
 80008e4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008e8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008ec:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f0:	bfc2      	ittt	gt
 80008f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fa:	bd70      	popgt	{r4, r5, r6, pc}
 80008fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000900:	f04f 0e00 	mov.w	lr, #0
 8000904:	3c01      	subs	r4, #1
 8000906:	e690      	b.n	800062a <__aeabi_dmul+0xde>
 8000908:	ea45 0e06 	orr.w	lr, r5, r6
 800090c:	e68d      	b.n	800062a <__aeabi_dmul+0xde>
 800090e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000912:	ea94 0f0c 	teq	r4, ip
 8000916:	bf08      	it	eq
 8000918:	ea95 0f0c 	teqeq	r5, ip
 800091c:	f43f af3b 	beq.w	8000796 <__aeabi_dmul+0x24a>
 8000920:	ea94 0f0c 	teq	r4, ip
 8000924:	d10a      	bne.n	800093c <__aeabi_ddiv+0x19c>
 8000926:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092a:	f47f af34 	bne.w	8000796 <__aeabi_dmul+0x24a>
 800092e:	ea95 0f0c 	teq	r5, ip
 8000932:	f47f af25 	bne.w	8000780 <__aeabi_dmul+0x234>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e72c      	b.n	8000796 <__aeabi_dmul+0x24a>
 800093c:	ea95 0f0c 	teq	r5, ip
 8000940:	d106      	bne.n	8000950 <__aeabi_ddiv+0x1b0>
 8000942:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000946:	f43f aefd 	beq.w	8000744 <__aeabi_dmul+0x1f8>
 800094a:	4610      	mov	r0, r2
 800094c:	4619      	mov	r1, r3
 800094e:	e722      	b.n	8000796 <__aeabi_dmul+0x24a>
 8000950:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000954:	bf18      	it	ne
 8000956:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095a:	f47f aec5 	bne.w	80006e8 <__aeabi_dmul+0x19c>
 800095e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000962:	f47f af0d 	bne.w	8000780 <__aeabi_dmul+0x234>
 8000966:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096a:	f47f aeeb 	bne.w	8000744 <__aeabi_dmul+0x1f8>
 800096e:	e712      	b.n	8000796 <__aeabi_dmul+0x24a>

08000970 <__aeabi_d2f>:
 8000970:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000974:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000978:	bf24      	itt	cs
 800097a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800097e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000982:	d90d      	bls.n	80009a0 <__aeabi_d2f+0x30>
 8000984:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000988:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800098c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000990:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000994:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000998:	bf08      	it	eq
 800099a:	f020 0001 	biceq.w	r0, r0, #1
 800099e:	4770      	bx	lr
 80009a0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009a4:	d121      	bne.n	80009ea <__aeabi_d2f+0x7a>
 80009a6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009aa:	bfbc      	itt	lt
 80009ac:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009b0:	4770      	bxlt	lr
 80009b2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009b6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ba:	f1c2 0218 	rsb	r2, r2, #24
 80009be:	f1c2 0c20 	rsb	ip, r2, #32
 80009c2:	fa10 f30c 	lsls.w	r3, r0, ip
 80009c6:	fa20 f002 	lsr.w	r0, r0, r2
 80009ca:	bf18      	it	ne
 80009cc:	f040 0001 	orrne.w	r0, r0, #1
 80009d0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009d8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009dc:	ea40 000c 	orr.w	r0, r0, ip
 80009e0:	fa23 f302 	lsr.w	r3, r3, r2
 80009e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009e8:	e7cc      	b.n	8000984 <__aeabi_d2f+0x14>
 80009ea:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009ee:	d107      	bne.n	8000a00 <__aeabi_d2f+0x90>
 80009f0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f4:	bf1e      	ittt	ne
 80009f6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009fa:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80009fe:	4770      	bxne	lr
 8000a00:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a04:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a08:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <sysclock_init>:
}

void sysclock_init(void)
{
	// 16 MHz HSI oscillator is default on reset, but select anyways
	RCC->CR |= RCC_CR_HSION;
 8000a10:	4a1b      	ldr	r2, [pc, #108]	@ (8000a80 <sysclock_init+0x70>)
 8000a12:	6813      	ldr	r3, [r2, #0]
 8000a14:	f043 0301 	orr.w	r3, r3, #1
{
 8000a18:	b410      	push	{r4}
	RCC->CR |= RCC_CR_HSION;
 8000a1a:	6013      	str	r3, [r2, #0]
	// wait for HSI to be ready
	while (!((RCC->CR) & RCC_CR_HSIRDY));
 8000a1c:	6813      	ldr	r3, [r2, #0]
 8000a1e:	0799      	lsls	r1, r3, #30
 8000a20:	d5fc      	bpl.n	8000a1c <sysclock_init+0xc>

	// enable power interface clock for APB1
	RCC->APB1ENR = RCC_APB1ENR_PWREN;

	// configure VCO to scale 2 per CubeMX
	PWR->CR |= PWR_CR_VOS_1;
 8000a22:	4b18      	ldr	r3, [pc, #96]	@ (8000a84 <sysclock_init+0x74>)
	// configure FLASH
	// instruction cache, prefetch enable, and data cache enabled
	uint32_t flash;
	flash = FLASH_ACR_DCEN | FLASH_ACR_ICEN | FLASH_ACR_PRFTEN;
	flash |= 2;		// 2 wait states for flash
	FLASH->ACR = flash;
 8000a24:	4818      	ldr	r0, [pc, #96]	@ (8000a88 <sysclock_init+0x78>)
	RCC->APB1ENR = RCC_APB1ENR_PWREN;
 8000a26:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 8000a2a:	6411      	str	r1, [r2, #64]	@ 0x40
	PWR->CR |= PWR_CR_VOS_1;
 8000a2c:	6819      	ldr	r1, [r3, #0]
 8000a2e:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8000a32:	6019      	str	r1, [r3, #0]
	PWR->CR &= ~PWR_CR_VOS_0;
 8000a34:	6819      	ldr	r1, [r3, #0]
 8000a36:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8000a3a:	6019      	str	r1, [r3, #0]
	FLASH->ACR = flash;
 8000a3c:	f240 7402 	movw	r4, #1794	@ 0x702
	// configure bus prescalers
	uint32_t cfgr = 0;
	cfgr &= ~RCC_CFGR_PPRE2_2;		// APB2 prescaler of 1 (84MHz)
	cfgr |= RCC_CFGR_PPRE1_2;		// APB1 prescaler of 2 (42MHZ)
	cfgr &= ~RCC_CFGR_HPRE;			// AHB prescaler of 1 (84MHz)
	RCC->CFGR = cfgr;
 8000a40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
	FLASH->ACR = flash;
 8000a44:	6004      	str	r4, [r0, #0]
	RCC->CFGR = cfgr;
 8000a46:	6093      	str	r3, [r2, #8]

	// configure main PLL
	uint32_t pll_cfg = RCC->PLLCFGR;
 8000a48:	6851      	ldr	r1, [r2, #4]
	pll_cfg &= ~RCC_PLLCFGR_PLLP;	// main PLL division factor of 2

	pll_cfg &= ~RCC_PLLCFGR_PLLN;
	pll_cfg |= 168UL << 6;	// pll multiplication factor for VCO (x168)

	pll_cfg &= ~RCC_PLLCFGR_PLLM;
 8000a4a:	4810      	ldr	r0, [pc, #64]	@ (8000a8c <sysclock_init+0x7c>)
	pll_cfg |= 16UL << 0;	// pll division factor for main PLL and audio PLL (/16)
 8000a4c:	4b10      	ldr	r3, [pc, #64]	@ (8000a90 <sysclock_init+0x80>)
 8000a4e:	4001      	ands	r1, r0
 8000a50:	430b      	orrs	r3, r1

	RCC->PLLCFGR = pll_cfg;
 8000a52:	6053      	str	r3, [r2, #4]

	// enable PLL and wait for ready
	RCC->CR |= RCC_CR_PLLON;
 8000a54:	6813      	ldr	r3, [r2, #0]
	while (!((RCC->CR) & RCC_CR_PLLRDY));
 8000a56:	490a      	ldr	r1, [pc, #40]	@ (8000a80 <sysclock_init+0x70>)
	RCC->CR |= RCC_CR_PLLON;
 8000a58:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000a5c:	6013      	str	r3, [r2, #0]
	while (!((RCC->CR) & RCC_CR_PLLRDY));
 8000a5e:	680b      	ldr	r3, [r1, #0]
 8000a60:	019a      	lsls	r2, r3, #6
 8000a62:	d5fc      	bpl.n	8000a5e <sysclock_init+0x4e>

	// select clock source
	cfgr = RCC->CFGR;
 8000a64:	688b      	ldr	r3, [r1, #8]
	cfgr |= RCC_CFGR_SW_1;		// select PLL as system clock
	cfgr &= ~RCC_CFGR_SW_0;
	RCC->CFGR = cfgr;

	// wait for PLL clock source to become active
	while (!((RCC->CFGR) & RCC_CFGR_SWS_1));
 8000a66:	4a06      	ldr	r2, [pc, #24]	@ (8000a80 <sysclock_init+0x70>)
 8000a68:	f023 0301 	bic.w	r3, r3, #1
	cfgr &= ~RCC_CFGR_SW_0;
 8000a6c:	f043 0302 	orr.w	r3, r3, #2
	RCC->CFGR = cfgr;
 8000a70:	608b      	str	r3, [r1, #8]
	while (!((RCC->CFGR) & RCC_CFGR_SWS_1));
 8000a72:	6893      	ldr	r3, [r2, #8]
 8000a74:	071b      	lsls	r3, r3, #28
 8000a76:	d5fc      	bpl.n	8000a72 <sysclock_init+0x62>
}
 8000a78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	40023800 	.word	0x40023800
 8000a84:	40007000 	.word	0x40007000
 8000a88:	40023c00 	.word	0x40023c00
 8000a8c:	f0fc8000 	.word	0xf0fc8000
 8000a90:	04002a10 	.word	0x04002a10

08000a94 <compute_envelope>:
	else
		return in;
}

void compute_envelope(struct MicStruct * mics)
{
 8000a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a98:	f500 51fc 	add.w	r1, r0, #8064	@ 0x1f80
 8000a9c:	4605      	mov	r5, r0
 8000a9e:	f500 4041 	add.w	r0, r0, #49408	@ 0xc100
 8000aa2:	3110      	adds	r1, #16
 8000aa4:	30d8      	adds	r0, #216	@ 0xd8
	// square signals and multiply with gain of 2
	for (uint32_t i = 0; i < N_MICS; i++)
 8000aa6:	f243 6418 	movw	r4, #13848	@ 0x3618
		for (uint32_t j = 0; j < N_SAMPLE; j++)
 8000aaa:	f5a1 63f0 	sub.w	r3, r1, #1920	@ 0x780
{
 8000aae:	460a      	mov	r2, r1
			mics[i].envelope[j] = mics[i].samples[j] * mics[i].samples[j] * 2;
 8000ab0:	ecf3 7a01 	vldmia	r3!, {s15}
 8000ab4:	ee67 7aa7 	vmul.f32	s15, s15, s15
		for (uint32_t j = 0; j < N_SAMPLE; j++)
 8000ab8:	428b      	cmp	r3, r1
			mics[i].envelope[j] = mics[i].samples[j] * mics[i].samples[j] * 2;
 8000aba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000abe:	ece2 7a01 	vstmia	r2!, {s15}
		for (uint32_t j = 0; j < N_SAMPLE; j++)
 8000ac2:	d1f5      	bne.n	8000ab0 <compute_envelope+0x1c>
	for (uint32_t i = 0; i < N_MICS; i++)
 8000ac4:	1919      	adds	r1, r3, r4
 8000ac6:	4281      	cmp	r1, r0
 8000ac8:	d1ef      	bne.n	8000aaa <compute_envelope+0x16>
 8000aca:	f505 4622 	add.w	r6, r5, #41472	@ 0xa200
 8000ace:	f105 040c 	add.w	r4, r5, #12
 8000ad2:	3654      	adds	r6, #84	@ 0x54

	// Lowpass filter to remove high frequencies accumulated during scaling
	for (uint32_t i = 0; i < N_MICS; i++)
		arm_fir_f32(&mics[i].lp_hfir, mics[i].envelope, mics[i].envelope, N_SAMPLE);
 8000ad4:	f641 7884 	movw	r8, #8068	@ 0x1f84
	for (uint32_t i = 0; i < N_MICS; i++)
 8000ad8:	f243 6718 	movw	r7, #13848	@ 0x3618
		arm_fir_f32(&mics[i].lp_hfir, mics[i].envelope, mics[i].envelope, N_SAMPLE);
 8000adc:	eb04 0208 	add.w	r2, r4, r8
 8000ae0:	4620      	mov	r0, r4
 8000ae2:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000ae6:	4611      	mov	r1, r2
	for (uint32_t i = 0; i < N_MICS; i++)
 8000ae8:	443c      	add	r4, r7
		arm_fir_f32(&mics[i].lp_hfir, mics[i].envelope, mics[i].envelope, N_SAMPLE);
 8000aea:	f000 f9eb 	bl	8000ec4 <arm_fir_f32>
	for (uint32_t i = 0; i < N_MICS; i++)
 8000aee:	42b4      	cmp	r4, r6
 8000af0:	d1f4      	bne.n	8000adc <compute_envelope+0x48>
 8000af2:	f505 511c 	add.w	r1, r5, #9984	@ 0x2700
 8000af6:	f505 4549 	add.w	r5, r5, #51456	@ 0xc900
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  const float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 8000afa:	2000      	movs	r0, #0
 8000afc:	3110      	adds	r1, #16
 8000afe:	3558      	adds	r5, #88	@ 0x58

	// square root output
	for (uint32_t i = 0; i < N_MICS; i++)
 8000b00:	f243 6418 	movw	r4, #13848	@ 0x3618
		for (uint32_t j = 0; j < N_SAMPLE; j++)
 8000b04:	f5a1 63f0 	sub.w	r3, r1, #1920	@ 0x780
 8000b08:	e005      	b.n	8000b16 <compute_envelope+0x82>
 8000b0a:	428b      	cmp	r3, r1
      *pOut = _sqrtf(in);
#elif defined(__GNUC_PYTHON__)
      *pOut = sqrtf(in);
#elif defined ( __GNUC__ )
  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
 8000b0c:	eef1 7ae7 	vsqrt.f32	s15, s15
 8000b10:	edc2 7a00 	vstr	s15, [r2]
 8000b14:	d00b      	beq.n	8000b2e <compute_envelope+0x9a>
 8000b16:	461a      	mov	r2, r3
			arm_sqrt_f32(mics[i].envelope[j], &mics[i].envelope[j]);
 8000b18:	ecf3 7a01 	vldmia	r3!, {s15}
    if (in >= 0.0f)
 8000b1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b24:	daf1      	bge.n	8000b0a <compute_envelope+0x76>
		for (uint32_t j = 0; j < N_SAMPLE; j++)
 8000b26:	428b      	cmp	r3, r1

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 8000b28:	f843 0c04 	str.w	r0, [r3, #-4]
 8000b2c:	d1f3      	bne.n	8000b16 <compute_envelope+0x82>
	for (uint32_t i = 0; i < N_MICS; i++)
 8000b2e:	1919      	adds	r1, r3, r4
 8000b30:	42a9      	cmp	r1, r5
 8000b32:	d1e7      	bne.n	8000b04 <compute_envelope+0x70>
}
 8000b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000b38 <main>:
{
 8000b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b3c:	ed2d 8b02 	vpush	{d8}
 8000b40:	f5ad 4d22 	sub.w	sp, sp, #41472	@ 0xa200
 8000b44:	b0a3      	sub	sp, #140	@ 0x8c
	sysclock_init();
 8000b46:	f7ff ff63 	bl	8000a10 <sysclock_init>
	for (uint32_t i = 0; i < N_MICS; i++)
 8000b4a:	f50d 4722 	add.w	r7, sp, #41472	@ 0xa200
		arm_fir_init_f32(&mics[i].bp_fir, N_TAPS, lowpass_taps, mics[i].bp_state, N_SAMPLE);
 8000b4e:	4db0      	ldr	r5, [pc, #704]	@ (8000e10 <main+0x2d8>)
 8000b50:	f44f 76f0 	mov.w	r6, #480	@ 0x1e0
 8000b54:	3788      	adds	r7, #136	@ 0x88
	sysclock_init();
 8000b56:	ac10      	add	r4, sp, #64	@ 0x40
		arm_fir_init_f32(&mics[i].bp_fir, N_TAPS, lowpass_taps, mics[i].bp_state, N_SAMPLE);
 8000b58:	f104 0318 	add.w	r3, r4, #24
 8000b5c:	4620      	mov	r0, r4
 8000b5e:	462a      	mov	r2, r5
 8000b60:	2130      	movs	r1, #48	@ 0x30
 8000b62:	9600      	str	r6, [sp, #0]
 8000b64:	f000 f9e8 	bl	8000f38 <arm_fir_init_f32>
		arm_fir_init_f32(&mics[i].lp_hfir, N_TAPS, lowpass_taps, mics[i].lp_state, N_SAMPLE);
 8000b68:	f604 0354 	addw	r3, r4, #2132	@ 0x854
 8000b6c:	f104 000c 	add.w	r0, r4, #12
	for (uint32_t i = 0; i < N_MICS; i++)
 8000b70:	f504 5458 	add.w	r4, r4, #13824	@ 0x3600
		arm_fir_init_f32(&mics[i].lp_hfir, N_TAPS, lowpass_taps, mics[i].lp_state, N_SAMPLE);
 8000b74:	2130      	movs	r1, #48	@ 0x30
 8000b76:	9600      	str	r6, [sp, #0]
 8000b78:	462a      	mov	r2, r5
	for (uint32_t i = 0; i < N_MICS; i++)
 8000b7a:	3418      	adds	r4, #24
		arm_fir_init_f32(&mics[i].lp_hfir, N_TAPS, lowpass_taps, mics[i].lp_state, N_SAMPLE);
 8000b7c:	f000 f9dc 	bl	8000f38 <arm_fir_init_f32>
	for (uint32_t i = 0; i < N_MICS; i++)
 8000b80:	42a7      	cmp	r7, r4
 8000b82:	d1e9      	bne.n	8000b58 <main+0x20>
	uart2_set_fcpu(84000000);
 8000b84:	48a3      	ldr	r0, [pc, #652]	@ (8000e14 <main+0x2dc>)
 8000b86:	4ea4      	ldr	r6, [pc, #656]	@ (8000e18 <main+0x2e0>)
 8000b88:	4da4      	ldr	r5, [pc, #656]	@ (8000e1c <main+0x2e4>)

int32_t thresh_search(float32_t * src, uint32_t len, float32_t thresh)
{
	for (uint32_t i = 0; i < len; i++)
	{
		if (src[i] > thresh)
 8000b8a:	ed9f 8aa5 	vldr	s16, [pc, #660]	@ 8000e20 <main+0x2e8>
		while (!!(DMA2_Stream0->CR & DMA_SxCR_CT) == dma_tgt);		// wait for stream to complete
 8000b8e:	f8df a2a0 	ldr.w	sl, [pc, #672]	@ 8000e30 <main+0x2f8>
	uart2_set_fcpu(84000000);
 8000b92:	f000 f9f5 	bl	8000f80 <uart2_set_fcpu>
	uart2_dma1_config(115200, USART_DATA_8, USART_STOP_1);
 8000b96:	2200      	movs	r2, #0
 8000b98:	4611      	mov	r1, r2
 8000b9a:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 8000b9e:	f000 f9ff 	bl	8000fa0 <uart2_dma1_config>
	RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;				// enable TIM2 clock
 8000ba2:	4aa0      	ldr	r2, [pc, #640]	@ (8000e24 <main+0x2ec>)
	TIM5->CR1 &= ~TIM_CR1_DIR;			// upcounting
 8000ba4:	49a0      	ldr	r1, [pc, #640]	@ (8000e28 <main+0x2f0>)
	RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;				// enable TIM2 clock
 8000ba6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8000ba8:	f043 0308 	orr.w	r3, r3, #8
 8000bac:	6413      	str	r3, [r2, #64]	@ 0x40
	TIM5->CR1 &= ~TIM_CR1_DIR;			// upcounting
 8000bae:	680b      	ldr	r3, [r1, #0]
 8000bb0:	f023 0310 	bic.w	r3, r3, #16
 8000bb4:	600b      	str	r3, [r1, #0]
	TIM5->PSC = 839;					// 100kHz frequency
 8000bb6:	f240 3247 	movw	r2, #839	@ 0x347
	TIM5->ARR = 0xffffffff;
 8000bba:	f04f 33ff 	mov.w	r3, #4294967295
	TIM5->PSC = 839;					// 100kHz frequency
 8000bbe:	628a      	str	r2, [r1, #40]	@ 0x28
	TIM5->ARR = 0xffffffff;
 8000bc0:	62cb      	str	r3, [r1, #44]	@ 0x2c
	TIM5->EGR |= TIM_EGR_UG;			// generate update event
 8000bc2:	694b      	ldr	r3, [r1, #20]
 8000bc4:	460a      	mov	r2, r1
 8000bc6:	f043 0301 	orr.w	r3, r3, #1
	uint8_t triggered = 0;									// has a microphone detected an event?
 8000bca:	2100      	movs	r1, #0
 8000bcc:	9104      	str	r1, [sp, #16]
	TIM5->EGR |= TIM_EGR_UG;			// generate update event
 8000bce:	6153      	str	r3, [r2, #20]
	TIM5->CR1 |= TIM_CR1_CEN;			// enable counter
 8000bd0:	6813      	ldr	r3, [r2, #0]
 8000bd2:	f043 0301 	orr.w	r3, r3, #1
 8000bd6:	6013      	str	r3, [r2, #0]
	uint32_t samples = 0;
 8000bd8:	ab10      	add	r3, sp, #64	@ 0x40
 8000bda:	f503 4341 	add.w	r3, r3, #49408	@ 0xc100
 8000bde:	33d8      	adds	r3, #216	@ 0xd8
 8000be0:	9307      	str	r3, [sp, #28]
				mics[j].raw[ind] = (float32_t) stream0[i + j] - 2048.0 * (1.0f / 2048.0f);		// convert raw ADC sample to range [-1, 1]
 8000be2:	aba2      	add	r3, sp, #648	@ 0x288
 8000be4:	f503 524f 	add.w	r2, r3, #13248	@ 0x33c0
 8000be8:	f5a3 7412 	sub.w	r4, r3, #584	@ 0x248
	uint8_t window_ind = 0;
 8000bec:	9103      	str	r1, [sp, #12]
				mics[j].raw[ind] = (float32_t) stream0[i + j] - 2048.0 * (1.0f / 2048.0f);		// convert raw ADC sample to range [-1, 1]
 8000bee:	3210      	adds	r2, #16
 8000bf0:	f106 0902 	add.w	r9, r6, #2
 8000bf4:	f106 0804 	add.w	r8, r6, #4
 8000bf8:	1caf      	adds	r7, r5, #2
 8000bfa:	f105 0b04 	add.w	fp, r5, #4
 8000bfe:	4621      	mov	r1, r4
		while (!!(DMA2_Stream0->CR & DMA_SxCR_CT) == dma_tgt);		// wait for stream to complete
 8000c00:	4b8a      	ldr	r3, [pc, #552]	@ (8000e2c <main+0x2f4>)
 8000c02:	7818      	ldrb	r0, [r3, #0]
 8000c04:	f8da 3010 	ldr.w	r3, [sl, #16]
 8000c08:	f3c3 43c0 	ubfx	r3, r3, #19, #1
 8000c0c:	4283      	cmp	r3, r0
 8000c0e:	d0f9      	beq.n	8000c04 <main+0xcc>
		ticks = TIM5->CNT;
 8000c10:	4b85      	ldr	r3, [pc, #532]	@ (8000e28 <main+0x2f0>)
		dma_tgt = !dma_tgt;											// switch DMA targets
 8000c12:	4c86      	ldr	r4, [pc, #536]	@ (8000e2c <main+0x2f4>)
		ticks = TIM5->CNT;
 8000c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
		uint32_t ind = i / 3;
 8000c16:	f8df c21c 	ldr.w	ip, [pc, #540]	@ 8000e34 <main+0x2fc>
		dma_tgt = !dma_tgt;											// switch DMA targets
 8000c1a:	2800      	cmp	r0, #0
 8000c1c:	bf0c      	ite	eq
 8000c1e:	2301      	moveq	r3, #1
 8000c20:	2300      	movne	r3, #0
 8000c22:	7023      	strb	r3, [r4, #0]
		DMA2->LIFCR |= DMA_LIFCR_CTCIF0 | DMA_LIFCR_CHTIF0;			// clear transfer complete and half complete flag
 8000c24:	f8da 3008 	ldr.w	r3, [sl, #8]
				mics[j].raw[ind] = (float32_t) stream0[i + j] - 2048.0 * (1.0f / 2048.0f);		// convert raw ADC sample to range [-1, 1]
 8000c28:	f501 44d8 	add.w	r4, r1, #27648	@ 0x6c00
		DMA2->LIFCR |= DMA_LIFCR_CTCIF0 | DMA_LIFCR_CHTIF0;			// clear transfer complete and half complete flag
 8000c2c:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
				mics[j].raw[ind] = (float32_t) stream1[i + j] - 2048.0 * (1.0f / 2048.0f);
 8000c30:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
		DMA2->LIFCR |= DMA_LIFCR_CTCIF0 | DMA_LIFCR_CHTIF0;			// clear transfer complete and half complete flag
 8000c34:	f8ca 3008 	str.w	r3, [sl, #8]
				mics[j].raw[ind] = (float32_t) stream0[i + j] - 2048.0 * (1.0f / 2048.0f);		// convert raw ADC sample to range [-1, 1]
 8000c38:	f104 0430 	add.w	r4, r4, #48	@ 0x30
 8000c3c:	d045      	beq.n	8000cca <main+0x192>
	for (uint32_t i = 0; i < N_BLOCK; i += 3)
 8000c3e:	2000      	movs	r0, #0
				mics[j].raw[ind] = (float32_t) stream1[i + j] - 2048.0 * (1.0f / 2048.0f);
 8000c40:	f836 3010 	ldrh.w	r3, [r6, r0, lsl #1]
 8000c44:	ee06 3a90 	vmov	s13, r3
 8000c48:	f839 3010 	ldrh.w	r3, [r9, r0, lsl #1]
 8000c4c:	ee07 3a10 	vmov	s14, r3
 8000c50:	f838 3010 	ldrh.w	r3, [r8, r0, lsl #1]
 8000c54:	ee07 3a90 	vmov	s15, r3
 8000c58:	eef8 6a66 	vcvt.f32.u32	s13, s13
		uint32_t ind = i / 3;
 8000c5c:	fbac e300 	umull	lr, r3, ip, r0
				mics[j].raw[ind] = (float32_t) stream1[i + j] - 2048.0 * (1.0f / 2048.0f);
 8000c60:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000c64:	eef8 7a67 	vcvt.f32.u32	s15, s15
		uint32_t ind = i / 3;
 8000c68:	085b      	lsrs	r3, r3, #1
				mics[j].raw[ind] = (float32_t) stream1[i + j] - 2048.0 * (1.0f / 2048.0f);
 8000c6a:	f203 4324 	addw	r3, r3, #1060	@ 0x424
 8000c6e:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8000c72:	eb01 0e83 	add.w	lr, r1, r3, lsl #2
 8000c76:	ee37 7a46 	vsub.f32	s14, s14, s12
 8000c7a:	ee77 7ac6 	vsub.f32	s15, s15, s12
	for (uint32_t i = 0; i < N_BLOCK; i += 3)
 8000c7e:	3003      	adds	r0, #3
				mics[j].raw[ind] = (float32_t) stream1[i + j] - 2048.0 * (1.0f / 2048.0f);
 8000c80:	edce 6a00 	vstr	s13, [lr]
	for (uint32_t i = 0; i < N_BLOCK; i += 3)
 8000c84:	f5b0 6fb4 	cmp.w	r0, #1440	@ 0x5a0
				mics[j].raw[ind] = (float32_t) stream1[i + j] - 2048.0 * (1.0f / 2048.0f);
 8000c88:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
				mics[j].raw[ind] = (float32_t) stream0[i + j] - 2048.0 * (1.0f / 2048.0f);		// convert raw ADC sample to range [-1, 1]
 8000c8c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
				mics[j].raw[ind] = (float32_t) stream1[i + j] - 2048.0 * (1.0f / 2048.0f);
 8000c90:	ed8e 7a00 	vstr	s14, [lr]
				mics[j].raw[ind] = (float32_t) stream0[i + j] - 2048.0 * (1.0f / 2048.0f);		// convert raw ADC sample to range [-1, 1]
 8000c94:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t i = 0; i < N_BLOCK; i += 3)
 8000c98:	d1d2      	bne.n	8000c40 <main+0x108>
		compute_envelope(mics);
 8000c9a:	a810      	add	r0, sp, #64	@ 0x40
 8000c9c:	e9cd 1205 	strd	r1, r2, [sp, #20]
 8000ca0:	f7ff fef8 	bl	8000a94 <compute_envelope>
		if (!triggered)			// wait for event detection and some period of time between updates
 8000ca4:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8000ca8:	9a06      	ldr	r2, [sp, #24]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d03b      	beq.n	8000d26 <main+0x1ee>
			last_pos_update = TIM5->CNT * TIME_PERIOD;
 8000cae:	4b5e      	ldr	r3, [pc, #376]	@ (8000e28 <main+0x2f0>)
 8000cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cb2:	9b03      	ldr	r3, [sp, #12]
 8000cb4:	f103 0c01 	add.w	ip, r3, #1
			triggered = 0;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	9304      	str	r3, [sp, #16]
		if (++window_ind == N_WINDOW)
 8000cbc:	fa5f f38c 	uxtb.w	r3, ip
			window_ind = 0;
 8000cc0:	2b02      	cmp	r3, #2
 8000cc2:	bf08      	it	eq
 8000cc4:	2300      	moveq	r3, #0
 8000cc6:	9303      	str	r3, [sp, #12]
 8000cc8:	e79a      	b.n	8000c00 <main+0xc8>
				mics[j].raw[ind] = (float32_t) stream0[i + j] - 2048.0 * (1.0f / 2048.0f);		// convert raw ADC sample to range [-1, 1]
 8000cca:	f835 3010 	ldrh.w	r3, [r5, r0, lsl #1]
 8000cce:	ee06 3a90 	vmov	s13, r3
 8000cd2:	f837 3010 	ldrh.w	r3, [r7, r0, lsl #1]
 8000cd6:	ee07 3a10 	vmov	s14, r3
 8000cda:	f83b 3010 	ldrh.w	r3, [fp, r0, lsl #1]
 8000cde:	ee07 3a90 	vmov	s15, r3
 8000ce2:	eef8 6a66 	vcvt.f32.u32	s13, s13
		uint32_t ind = i / 3;
 8000ce6:	fbac e300 	umull	lr, r3, ip, r0
				mics[j].raw[ind] = (float32_t) stream0[i + j] - 2048.0 * (1.0f / 2048.0f);		// convert raw ADC sample to range [-1, 1]
 8000cea:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000cee:	eef8 7a67 	vcvt.f32.u32	s15, s15
		uint32_t ind = i / 3;
 8000cf2:	085b      	lsrs	r3, r3, #1
				mics[j].raw[ind] = (float32_t) stream0[i + j] - 2048.0 * (1.0f / 2048.0f);		// convert raw ADC sample to range [-1, 1]
 8000cf4:	f203 4324 	addw	r3, r3, #1060	@ 0x424
 8000cf8:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8000cfc:	eb01 0e83 	add.w	lr, r1, r3, lsl #2
 8000d00:	ee37 7a46 	vsub.f32	s14, s14, s12
 8000d04:	ee77 7ac6 	vsub.f32	s15, s15, s12
	for (uint32_t i = 0; i < N_BLOCK; i += 3)
 8000d08:	3003      	adds	r0, #3
				mics[j].raw[ind] = (float32_t) stream0[i + j] - 2048.0 * (1.0f / 2048.0f);		// convert raw ADC sample to range [-1, 1]
 8000d0a:	edce 6a00 	vstr	s13, [lr]
	for (uint32_t i = 0; i < N_BLOCK; i += 3)
 8000d0e:	f5b0 6fb4 	cmp.w	r0, #1440	@ 0x5a0
				mics[j].raw[ind] = (float32_t) stream0[i + j] - 2048.0 * (1.0f / 2048.0f);		// convert raw ADC sample to range [-1, 1]
 8000d12:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 8000d16:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8000d1a:	ed8e 7a00 	vstr	s14, [lr]
 8000d1e:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t i = 0; i < N_BLOCK; i += 3)
 8000d22:	d1d2      	bne.n	8000cca <main+0x192>
 8000d24:	e7b9      	b.n	8000c9a <main+0x162>
 8000d26:	f50d 50fe 	add.w	r0, sp, #8128	@ 0x1fc0
 8000d2a:	3010      	adds	r0, #16
 8000d2c:	ab0d      	add	r3, sp, #52	@ 0x34
 8000d2e:	f10d 0e28 	add.w	lr, sp, #40	@ 0x28
 8000d32:	9305      	str	r3, [sp, #20]
		if (!triggered)			// wait for event detection and some period of time between updates
 8000d34:	4684      	mov	ip, r0
 8000d36:	4664      	mov	r4, ip
	for (uint32_t i = 0; i < len; i++)
 8000d38:	2300      	movs	r3, #0
 8000d3a:	e003      	b.n	8000d44 <main+0x20c>
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000d42:	d048      	beq.n	8000dd6 <main+0x29e>
		if (src[i] > thresh)
 8000d44:	ecf4 7a01 	vldmia	r4!, {s15}
 8000d48:	eef4 7ac8 	vcmpe.f32	s15, s16
 8000d4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d50:	ddf4      	ble.n	8000d3c <main+0x204>
				thresh_ind[i] = thresh_search(mics[i].envelope, N_SAMPLE, ENERGY_THRESH);
 8000d52:	f84e 3b04 	str.w	r3, [lr], #4
			for (uint32_t i = 0; i < N_MICS; i++)
 8000d56:	9b05      	ldr	r3, [sp, #20]
 8000d58:	f50c 5c58 	add.w	ip, ip, #13824	@ 0x3600
 8000d5c:	4573      	cmp	r3, lr
 8000d5e:	f10c 0c18 	add.w	ip, ip, #24
 8000d62:	d1e8      	bne.n	8000d36 <main+0x1fe>
}

void simple_sort3(int32_t * src, int32_t * dst)
{

	if (src[0] <= src[1] && src[0] <= src[2])
 8000d64:	ab0a      	add	r3, sp, #40	@ 0x28
 8000d66:	e9d3 e400 	ldrd	lr, r4, [r3]
 8000d6a:	45a6      	cmp	lr, r4
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	9006      	str	r0, [sp, #24]
 8000d70:	dd34      	ble.n	8000ddc <main+0x2a4>
		{
			dst[1] = src[2];
			dst[2] = src[1];
		}
	}
	else if (src[1] <= src[0] && src[1] <= src[2])
 8000d72:	42a3      	cmp	r3, r4
 8000d74:	46a4      	mov	ip, r4
 8000d76:	db45      	blt.n	8000e04 <main+0x2cc>
	{
		dst[0] = src[1];

		if (src[0] <= src[2])
 8000d78:	4573      	cmp	r3, lr
 8000d7a:	da46      	bge.n	8000e0a <main+0x2d2>
 8000d7c:	4674      	mov	r4, lr
 8000d7e:	469e      	mov	lr, r3
 8000d80:	4663      	mov	r3, ip
 8000d82:	9803      	ldr	r0, [sp, #12]
 8000d84:	f100 0c01 	add.w	ip, r0, #1
			dst[2] = src[2];
 8000d88:	940f      	str	r4, [sp, #60]	@ 0x3c
		dst[0] = src[0];
 8000d8a:	a80d      	add	r0, sp, #52	@ 0x34
				arm_copy_f32(mics[i].envelope, mics[i].buffer + window_ind * N_SAMPLE, N_SAMPLE);
 8000d8c:	ebcc 140c 	rsb	r4, ip, ip, lsl #4
			for (uint32_t i = 0; i < N_MICS; i++)
 8000d90:	e9cd 1208 	strd	r1, r2, [sp, #32]
			dst[1] = src[1];
 8000d94:	e9c0 3e00 	strd	r3, lr, [r0]
				arm_copy_f32(mics[i].envelope, mics[i].buffer + window_ind * N_SAMPLE, N_SAMPLE);
 8000d98:	01e3      	lsls	r3, r4, #7
 8000d9a:	9305      	str	r3, [sp, #20]
			for (uint32_t i = 0; i < N_MICS; i++)
 8000d9c:	9c06      	ldr	r4, [sp, #24]
 8000d9e:	f8cd c018 	str.w	ip, [sp, #24]
 8000da2:	4603      	mov	r3, r0
				arm_copy_f32(mics[i].envelope, mics[i].buffer + window_ind * N_SAMPLE, N_SAMPLE);
 8000da4:	9303      	str	r3, [sp, #12]
 8000da6:	9b05      	ldr	r3, [sp, #20]
 8000da8:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8000dac:	1919      	adds	r1, r3, r4
 8000dae:	4620      	mov	r0, r4
 8000db0:	f000 f8d2 	bl	8000f58 <arm_copy_f32>
				if (thresh_ind_sorted[i] != -1)
 8000db4:	9b03      	ldr	r3, [sp, #12]
 8000db6:	f853 2b04 	ldr.w	r2, [r3], #4
			for (uint32_t i = 0; i < N_MICS; i++)
 8000dba:	f504 5458 	add.w	r4, r4, #13824	@ 0x3600
				if (thresh_ind_sorted[i] != -1)
 8000dbe:	3201      	adds	r2, #1
			for (uint32_t i = 0; i < N_MICS; i++)
 8000dc0:	f104 0418 	add.w	r4, r4, #24
				if (thresh_ind_sorted[i] != -1)
 8000dc4:	d112      	bne.n	8000dec <main+0x2b4>
			for (uint32_t i = 0; i < N_MICS; i++)
 8000dc6:	9a07      	ldr	r2, [sp, #28]
 8000dc8:	4294      	cmp	r4, r2
 8000dca:	d1eb      	bne.n	8000da4 <main+0x26c>
 8000dcc:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8000dd0:	f8dd c018 	ldr.w	ip, [sp, #24]
 8000dd4:	e772      	b.n	8000cbc <main+0x184>
	return -1;
 8000dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dda:	e7ba      	b.n	8000d52 <main+0x21a>
	if (src[0] <= src[1] && src[0] <= src[2])
 8000ddc:	4573      	cmp	r3, lr
 8000dde:	dbd0      	blt.n	8000d82 <main+0x24a>
		if (src[1] <= src[2])
 8000de0:	42a3      	cmp	r3, r4
 8000de2:	da0a      	bge.n	8000dfa <main+0x2c2>
 8000de4:	46f4      	mov	ip, lr
 8000de6:	469e      	mov	lr, r3
 8000de8:	4663      	mov	r3, ip
 8000dea:	e7ca      	b.n	8000d82 <main+0x24a>
					triggered = 1;
 8000dec:	2301      	movs	r3, #1
 8000dee:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8000df2:	f8dd c018 	ldr.w	ip, [sp, #24]
 8000df6:	9304      	str	r3, [sp, #16]
 8000df8:	e760      	b.n	8000cbc <main+0x184>
 8000dfa:	46a4      	mov	ip, r4
 8000dfc:	461c      	mov	r4, r3
 8000dfe:	4673      	mov	r3, lr
 8000e00:	46e6      	mov	lr, ip
 8000e02:	e7be      	b.n	8000d82 <main+0x24a>
	else if (src[1] <= src[0] && src[1] <= src[2])
 8000e04:	4674      	mov	r4, lr
 8000e06:	46e6      	mov	lr, ip
 8000e08:	e7bb      	b.n	8000d82 <main+0x24a>
 8000e0a:	461c      	mov	r4, r3
 8000e0c:	4663      	mov	r3, ip
 8000e0e:	e7b8      	b.n	8000d82 <main+0x24a>
 8000e10:	08001254 	.word	0x08001254
 8000e14:	0501bd00 	.word	0x0501bd00
 8000e18:	20000024 	.word	0x20000024
 8000e1c:	20000b64 	.word	0x20000b64
 8000e20:	45fa0000 	.word	0x45fa0000
 8000e24:	40023800 	.word	0x40023800
 8000e28:	40000c00 	.word	0x40000c00
 8000e2c:	20000020 	.word	0x20000020
 8000e30:	40026400 	.word	0x40026400
 8000e34:	aaaaaaab 	.word	0xaaaaaaab

08000e38 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e38:	e7fe      	b.n	8000e38 <NMI_Handler>
 8000e3a:	bf00      	nop

08000e3c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e3c:	e7fe      	b.n	8000e3c <HardFault_Handler>
 8000e3e:	bf00      	nop

08000e40 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e40:	e7fe      	b.n	8000e40 <MemManage_Handler>
 8000e42:	bf00      	nop

08000e44 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e44:	e7fe      	b.n	8000e44 <BusFault_Handler>
 8000e46:	bf00      	nop

08000e48 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e48:	e7fe      	b.n	8000e48 <UsageFault_Handler>
 8000e4a:	bf00      	nop

08000e4c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop

08000e50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop

08000e54 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop

08000e58 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e58:	f000 b886 	b.w	8000f68 <HAL_IncTick>

08000e5c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e5c:	4a03      	ldr	r2, [pc, #12]	@ (8000e6c <SystemInit+0x10>)
 8000e5e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8000e62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e66:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e6a:	4770      	bx	lr
 8000e6c:	e000ed00 	.word	0xe000ed00

08000e70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e70:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ea8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e74:	f7ff fff2 	bl	8000e5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e78:	480c      	ldr	r0, [pc, #48]	@ (8000eac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e7a:	490d      	ldr	r1, [pc, #52]	@ (8000eb0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000eb4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e80:	e002      	b.n	8000e88 <LoopCopyDataInit>

08000e82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e86:	3304      	adds	r3, #4

08000e88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e8c:	d3f9      	bcc.n	8000e82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e90:	4c0a      	ldr	r4, [pc, #40]	@ (8000ebc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e94:	e001      	b.n	8000e9a <LoopFillZerobss>

08000e96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e98:	3204      	adds	r2, #4

08000e9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e9c:	d3fb      	bcc.n	8000e96 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000e9e:	f000 f9a9 	bl	80011f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ea2:	f7ff fe49 	bl	8000b38 <main>
  bx  lr    
 8000ea6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ea8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000eac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eb0:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000eb4:	0800131c 	.word	0x0800131c
  ldr r2, =_sbss
 8000eb8:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000ebc:	200016ac 	.word	0x200016ac

08000ec0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ec0:	e7fe      	b.n	8000ec0 <ADC_IRQHandler>
	...

08000ec4 <arm_fir_f32>:
ARM_DSP_ATTRIBUTE void arm_fir_f32(
  const arm_fir_instance_f32 * S,
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t blockSize)
{
 8000ec4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000ec8:	4690      	mov	r8, r2
  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
        float32_t *pStateCurnt;                        /* Points to the current sample of the state */
        float32_t *px;                                 /* Temporary pointer for state buffer */
  const float32_t *pb;                                 /* Temporary pointer for coefficient buffer */
        float32_t acc0;                                /* Accumulator */
        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 8000eca:	8802      	ldrh	r2, [r0, #0]
        float32_t *pState = S->pState;                 /* State pointer */
 8000ecc:	6846      	ldr	r6, [r0, #4]
  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 8000ece:	f8d0 9008 	ldr.w	r9, [r0, #8]
        float32_t c0;                                           /* Temporary variable to hold coefficient value */
#endif

  /* S->pState points to state array which contains previous frame (numTaps - 1) samples */
  /* pStateCurnt points to the location where the new input data should be written */
  pStateCurnt = &(S->pState[(numTaps - 1U)]);
 8000ed2:	f102 4080 	add.w	r0, r2, #1073741824	@ 0x40000000
 8000ed6:	3801      	subs	r0, #1
 8000ed8:	eb06 0580 	add.w	r5, r6, r0, lsl #2
  /* Initialize blkCnt with number of taps */
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 8000edc:	b33b      	cbz	r3, 8000f2e <arm_fir_f32+0x6a>
 8000ede:	460f      	mov	r7, r1
 8000ee0:	461c      	mov	r4, r3
  blkCnt = blockSize;
 8000ee2:	4619      	mov	r1, r3
        float32_t *pState = S->pState;                 /* State pointer */
 8000ee4:	4633      	mov	r3, r6
  {
    /* Copy one sample at a time into state buffer */
    *pStateCurnt++ = *pSrc++;
 8000ee6:	f857 0b04 	ldr.w	r0, [r7], #4
 8000eea:	f845 0b04 	str.w	r0, [r5], #4

    /* Set the accumulator to zero */
    acc0 = 0.0f;
 8000eee:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8000f34 <arm_fir_f32+0x70>
    pb = pCoeffs;

    i = numTaps;

    /* Perform the multiply-accumulates */
    while (i > 0U)
 8000ef2:	b152      	cbz	r2, 8000f0a <arm_fir_f32+0x46>
    i = numTaps;
 8000ef4:	4610      	mov	r0, r2
    pb = pCoeffs;
 8000ef6:	46ce      	mov	lr, r9
    px = pState;
 8000ef8:	469c      	mov	ip, r3
    {
      /* acc =  b[numTaps-1] * x[n-numTaps-1] + b[numTaps-2] * x[n-numTaps-2] + b[numTaps-3] * x[n-numTaps-3] +...+ b[0] * x[0] */
      acc0 += *px++ * *pb++;
 8000efa:	ecfc 6a01 	vldmia	ip!, {s13}
 8000efe:	ecbe 7a01 	vldmia	lr!, {s14}
    while (i > 0U)
 8000f02:	3801      	subs	r0, #1
      acc0 += *px++ * *pb++;
 8000f04:	eee6 7a87 	vfma.f32	s15, s13, s14
    while (i > 0U)
 8000f08:	d1f7      	bne.n	8000efa <arm_fir_f32+0x36>
  while (blkCnt > 0U)
 8000f0a:	3901      	subs	r1, #1

      i--;
    }

    /* Store result in destination buffer. */
    *pDst++ = acc0;
 8000f0c:	ece8 7a01 	vstmia	r8!, {s15}

    /* Advance state pointer by 1 for the next sample */
    pState = pState + 1U;
 8000f10:	f103 0304 	add.w	r3, r3, #4
  while (blkCnt > 0U)
 8000f14:	d1e7      	bne.n	8000ee6 <arm_fir_f32+0x22>
 8000f16:	eb06 0184 	add.w	r1, r6, r4, lsl #2
  tapCnt = (numTaps - 1U);

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  /* Copy remaining data */
  while (tapCnt > 0U)
 8000f1a:	1e53      	subs	r3, r2, #1
 8000f1c:	d005      	beq.n	8000f2a <arm_fir_f32+0x66>
  {
    *pStateCurnt++ = *pState++;
 8000f1e:	f851 2b04 	ldr.w	r2, [r1], #4
 8000f22:	f846 2b04 	str.w	r2, [r6], #4
  while (tapCnt > 0U)
 8000f26:	3b01      	subs	r3, #1
 8000f28:	d1f9      	bne.n	8000f1e <arm_fir_f32+0x5a>

    /* Decrement loop counter */
    tapCnt--;
  }

}
 8000f2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        float32_t *pState = S->pState;                 /* State pointer */
 8000f2e:	4631      	mov	r1, r6
 8000f30:	e7f3      	b.n	8000f1a <arm_fir_f32+0x56>
 8000f32:	bf00      	nop
 8000f34:	00000000 	.word	0x00000000

08000f38 <arm_fir_init_f32>:
        arm_fir_instance_f32 * S,
        uint16_t numTaps,
  const float32_t * pCoeffs,
        float32_t * pState,
        uint32_t blockSize)
{
 8000f38:	b510      	push	{r4, lr}
 8000f3a:	4604      	mov	r4, r0

  /* Clear state buffer. The size is always (blockSize + numTaps - 1) */
#if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  memset(pState, 0, (numTaps + (blockSize - 1U) + blockSize) * sizeof(float32_t));
#else
  memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 8000f3c:	9802      	ldr	r0, [sp, #8]
  S->numTaps = numTaps;
 8000f3e:	8021      	strh	r1, [r4, #0]
  memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 8000f40:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f44:	448c      	add	ip, r1
  S->pCoeffs = pCoeffs;
 8000f46:	60a2      	str	r2, [r4, #8]
  memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 8000f48:	2100      	movs	r1, #0
 8000f4a:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 f948 	bl	80011e4 <memset>
#endif
  /* Assign state pointer */
  S->pState = pState;
 8000f54:	6060      	str	r0, [r4, #4]
}
 8000f56:	bd10      	pop	{r4, pc}

08000f58 <arm_copy_f32>:
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 8000f58:	b12a      	cbz	r2, 8000f66 <arm_copy_f32+0xe>
  {
    /* C = A */

    /* Copy and store result in destination buffer */
    *pDst++ = *pSrc++;
 8000f5a:	f850 3b04 	ldr.w	r3, [r0], #4
 8000f5e:	f841 3b04 	str.w	r3, [r1], #4
  while (blkCnt > 0U)
 8000f62:	3a01      	subs	r2, #1
 8000f64:	d1f9      	bne.n	8000f5a <arm_copy_f32+0x2>

    /* Decrement loop counter */
    blkCnt--;
  }
}
 8000f66:	4770      	bx	lr

08000f68 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f68:	4a03      	ldr	r2, [pc, #12]	@ (8000f78 <HAL_IncTick+0x10>)
 8000f6a:	4b04      	ldr	r3, [pc, #16]	@ (8000f7c <HAL_IncTick+0x14>)
 8000f6c:	6811      	ldr	r1, [r2, #0]
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	440b      	add	r3, r1
 8000f72:	6013      	str	r3, [r2, #0]
}
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	200016a4 	.word	0x200016a4
 8000f7c:	20000000 	.word	0x20000000

08000f80 <uart2_set_fcpu>:

unsigned long f_cpu;

/** Functions ----------------------------------------------------------------*/
void uart2_set_fcpu(unsigned long freq)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
	f_cpu = freq;
 8000f88:	4a04      	ldr	r2, [pc, #16]	@ (8000f9c <uart2_set_fcpu+0x1c>)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6013      	str	r3, [r2, #0]
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	200016a8 	.word	0x200016a8

08000fa0 <uart2_dma1_config>:

	return USART_OK;
}

uart_err_type_t uart2_dma1_config(uint32_t baud, uart_data_type_t ndata, uart_stop_type_t nstop)
{
 8000fa0:	b5b0      	push	{r4, r5, r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	460b      	mov	r3, r1
 8000faa:	72fb      	strb	r3, [r7, #11]
 8000fac:	4613      	mov	r3, r2
 8000fae:	72bb      	strb	r3, [r7, #10]
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN;	// enable UART2 clock
 8000fb0:	4b85      	ldr	r3, [pc, #532]	@ (80011c8 <uart2_dma1_config+0x228>)
 8000fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb4:	4a84      	ldr	r2, [pc, #528]	@ (80011c8 <uart2_dma1_config+0x228>)
 8000fb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fba:	6413      	str	r3, [r2, #64]	@ 0x40
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;	// enable GPIOA clock
 8000fbc:	4b82      	ldr	r3, [pc, #520]	@ (80011c8 <uart2_dma1_config+0x228>)
 8000fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc0:	4a81      	ldr	r2, [pc, #516]	@ (80011c8 <uart2_dma1_config+0x228>)
 8000fc2:	f043 0301 	orr.w	r3, r3, #1
 8000fc6:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA1EN;		// enable DMA1 clock
 8000fc8:	4b7f      	ldr	r3, [pc, #508]	@ (80011c8 <uart2_dma1_config+0x228>)
 8000fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fcc:	4a7e      	ldr	r2, [pc, #504]	@ (80011c8 <uart2_dma1_config+0x228>)
 8000fce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fd2:	6313      	str	r3, [r2, #48]	@ 0x30

	/* Setup DMA1 for transmission */
	// disable DMA1 to configure
	DMA1_Stream6->CR &= ~DMA_SxCR_EN;
 8000fd4:	4b7d      	ldr	r3, [pc, #500]	@ (80011cc <uart2_dma1_config+0x22c>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a7c      	ldr	r2, [pc, #496]	@ (80011cc <uart2_dma1_config+0x22c>)
 8000fda:	f023 0301 	bic.w	r3, r3, #1
 8000fde:	6013      	str	r3, [r2, #0]
	while (DMA1_Stream6->CR & DMA_SxCR_EN);
 8000fe0:	bf00      	nop
 8000fe2:	4b7a      	ldr	r3, [pc, #488]	@ (80011cc <uart2_dma1_config+0x22c>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d1f9      	bne.n	8000fe2 <uart2_dma1_config+0x42>

	// select stream 6, channel 4 for USART2_TX
	DMA1_Stream6->CR &= ~DMA_SxCR_CHSEL;
 8000fee:	4b77      	ldr	r3, [pc, #476]	@ (80011cc <uart2_dma1_config+0x22c>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a76      	ldr	r2, [pc, #472]	@ (80011cc <uart2_dma1_config+0x22c>)
 8000ff4:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8000ff8:	6013      	str	r3, [r2, #0]
	DMA1_Stream6->CR |= DMA_SxCR_CHSEL_2;
 8000ffa:	4b74      	ldr	r3, [pc, #464]	@ (80011cc <uart2_dma1_config+0x22c>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4a73      	ldr	r2, [pc, #460]	@ (80011cc <uart2_dma1_config+0x22c>)
 8001000:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001004:	6013      	str	r3, [r2, #0]

	// disable direct mode
	DMA1_Stream6->FCR |= DMA_SxFCR_DMDIS;
 8001006:	4b71      	ldr	r3, [pc, #452]	@ (80011cc <uart2_dma1_config+0x22c>)
 8001008:	695b      	ldr	r3, [r3, #20]
 800100a:	4a70      	ldr	r2, [pc, #448]	@ (80011cc <uart2_dma1_config+0x22c>)
 800100c:	f043 0304 	orr.w	r3, r3, #4
 8001010:	6153      	str	r3, [r2, #20]

	// normal mode, low priority, 1 byte data size (memory and peripheral)
	DMA1_Stream6->CR &= ~(DMA_SxCR_DBM | DMA_SxCR_PL | DMA_SxCR_MSIZE | DMA_SxCR_PSIZE);
 8001012:	4b6e      	ldr	r3, [pc, #440]	@ (80011cc <uart2_dma1_config+0x22c>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a6d      	ldr	r2, [pc, #436]	@ (80011cc <uart2_dma1_config+0x22c>)
 8001018:	f423 23ef 	bic.w	r3, r3, #489472	@ 0x77800
 800101c:	6013      	str	r3, [r2, #0]

	// memory increment mode
	DMA1_Stream6->CR |= DMA_SxCR_MINC;
 800101e:	4b6b      	ldr	r3, [pc, #428]	@ (80011cc <uart2_dma1_config+0x22c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a6a      	ldr	r2, [pc, #424]	@ (80011cc <uart2_dma1_config+0x22c>)
 8001024:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001028:	6013      	str	r3, [r2, #0]

	// fixed peripheral pointer
	DMA1_Stream6->CR &= ~DMA_SxCR_PINC;
 800102a:	4b68      	ldr	r3, [pc, #416]	@ (80011cc <uart2_dma1_config+0x22c>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a67      	ldr	r2, [pc, #412]	@ (80011cc <uart2_dma1_config+0x22c>)
 8001030:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001034:	6013      	str	r3, [r2, #0]

	// disable circular mode
	DMA1_Stream6->CR &= ~DMA_SxCR_CIRC;
 8001036:	4b65      	ldr	r3, [pc, #404]	@ (80011cc <uart2_dma1_config+0x22c>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a64      	ldr	r2, [pc, #400]	@ (80011cc <uart2_dma1_config+0x22c>)
 800103c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001040:	6013      	str	r3, [r2, #0]

	// memory to peripheral mode
	DMA1_Stream6->CR &= ~DMA_SxCR_DIR_1;
 8001042:	4b62      	ldr	r3, [pc, #392]	@ (80011cc <uart2_dma1_config+0x22c>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a61      	ldr	r2, [pc, #388]	@ (80011cc <uart2_dma1_config+0x22c>)
 8001048:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800104c:	6013      	str	r3, [r2, #0]
	DMA1_Stream6->CR |= DMA_SxCR_DIR_0;
 800104e:	4b5f      	ldr	r3, [pc, #380]	@ (80011cc <uart2_dma1_config+0x22c>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a5e      	ldr	r2, [pc, #376]	@ (80011cc <uart2_dma1_config+0x22c>)
 8001054:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001058:	6013      	str	r3, [r2, #0]

	// peripheral address is USART2_DR
	DMA1_Stream6->PAR = (uint32_t)&(USART2->DR);
 800105a:	4b5c      	ldr	r3, [pc, #368]	@ (80011cc <uart2_dma1_config+0x22c>)
 800105c:	4a5c      	ldr	r2, [pc, #368]	@ (80011d0 <uart2_dma1_config+0x230>)
 800105e:	609a      	str	r2, [r3, #8]

	/* Setup UART2 for transmission using DMA1 */
	// alternate function mode on TX (PA2) and RX (PA3)
	GPIOA->MODER |= GPIO_MODER_MODER2_1 | GPIO_MODER_MODER3_1;
 8001060:	4b5c      	ldr	r3, [pc, #368]	@ (80011d4 <uart2_dma1_config+0x234>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a5b      	ldr	r2, [pc, #364]	@ (80011d4 <uart2_dma1_config+0x234>)
 8001066:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 800106a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(GPIO_MODER_MODER2_0 | GPIO_MODER_MODER3_0);
 800106c:	4b59      	ldr	r3, [pc, #356]	@ (80011d4 <uart2_dma1_config+0x234>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a58      	ldr	r2, [pc, #352]	@ (80011d4 <uart2_dma1_config+0x234>)
 8001072:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8001076:	6013      	str	r3, [r2, #0]

	// select alternate function mode 7 for each
	GPIOA->AFR[0] &= ~(GPIO_AFRL_AFRL2 | GPIO_AFRL_AFRL3);
 8001078:	4b56      	ldr	r3, [pc, #344]	@ (80011d4 <uart2_dma1_config+0x234>)
 800107a:	6a1b      	ldr	r3, [r3, #32]
 800107c:	4a55      	ldr	r2, [pc, #340]	@ (80011d4 <uart2_dma1_config+0x234>)
 800107e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001082:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= GPIO_AFRL_AFRL2_0 | GPIO_AFRL_AFRL3_0 |
 8001084:	4b53      	ldr	r3, [pc, #332]	@ (80011d4 <uart2_dma1_config+0x234>)
 8001086:	6a1b      	ldr	r3, [r3, #32]
 8001088:	4a52      	ldr	r2, [pc, #328]	@ (80011d4 <uart2_dma1_config+0x234>)
 800108a:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 800108e:	6213      	str	r3, [r2, #32]
					GPIO_AFRL_AFRL2_1 | GPIO_AFRL_AFRL3_1 |
					GPIO_AFRL_AFRL2_2 | GPIO_AFRL_AFRL3_2;

	USART2->CR1 |= USART_CR1_UE;			// UART2 enable
 8001090:	4b51      	ldr	r3, [pc, #324]	@ (80011d8 <uart2_dma1_config+0x238>)
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	4a50      	ldr	r2, [pc, #320]	@ (80011d8 <uart2_dma1_config+0x238>)
 8001096:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800109a:	60d3      	str	r3, [r2, #12]

	if (ndata == USART_DATA_8)
 800109c:	7afb      	ldrb	r3, [r7, #11]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d106      	bne.n	80010b0 <uart2_dma1_config+0x110>
	{
		USART2->CR1 &= ~USART_CR1_M;		// 1 start, 8 data, n stop
 80010a2:	4b4d      	ldr	r3, [pc, #308]	@ (80011d8 <uart2_dma1_config+0x238>)
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	4a4c      	ldr	r2, [pc, #304]	@ (80011d8 <uart2_dma1_config+0x238>)
 80010a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80010ac:	60d3      	str	r3, [r2, #12]
 80010ae:	e00b      	b.n	80010c8 <uart2_dma1_config+0x128>
	}
	else if (ndata == USART_DATA_9)
 80010b0:	7afb      	ldrb	r3, [r7, #11]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d106      	bne.n	80010c4 <uart2_dma1_config+0x124>
	{
		USART2->CR1 |= USART_CR1_M;			// 1 start, 9 data, n stop
 80010b6:	4b48      	ldr	r3, [pc, #288]	@ (80011d8 <uart2_dma1_config+0x238>)
 80010b8:	68db      	ldr	r3, [r3, #12]
 80010ba:	4a47      	ldr	r2, [pc, #284]	@ (80011d8 <uart2_dma1_config+0x238>)
 80010bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010c0:	60d3      	str	r3, [r2, #12]
 80010c2:	e001      	b.n	80010c8 <uart2_dma1_config+0x128>
	}
	else
	{
		return USART_INVALID_NDATA;
 80010c4:	2302      	movs	r3, #2
 80010c6:	e07b      	b.n	80011c0 <uart2_dma1_config+0x220>
	}

	if (nstop == USART_STOP_1)
 80010c8:	7abb      	ldrb	r3, [r7, #10]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d106      	bne.n	80010dc <uart2_dma1_config+0x13c>
	{
		USART2->CR2 &= ~USART_CR2_STOP;		// 1 stop bit
 80010ce:	4b42      	ldr	r3, [pc, #264]	@ (80011d8 <uart2_dma1_config+0x238>)
 80010d0:	691b      	ldr	r3, [r3, #16]
 80010d2:	4a41      	ldr	r2, [pc, #260]	@ (80011d8 <uart2_dma1_config+0x238>)
 80010d4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80010d8:	6113      	str	r3, [r2, #16]
 80010da:	e021      	b.n	8001120 <uart2_dma1_config+0x180>
	}
	else if (nstop == USART_STOP_HALF)
 80010dc:	7abb      	ldrb	r3, [r7, #10]
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d10c      	bne.n	80010fc <uart2_dma1_config+0x15c>
	{
		USART2->CR2 &= ~USART_CR2_STOP;		// half stop bit
 80010e2:	4b3d      	ldr	r3, [pc, #244]	@ (80011d8 <uart2_dma1_config+0x238>)
 80010e4:	691b      	ldr	r3, [r3, #16]
 80010e6:	4a3c      	ldr	r2, [pc, #240]	@ (80011d8 <uart2_dma1_config+0x238>)
 80010e8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80010ec:	6113      	str	r3, [r2, #16]
		USART2->CR2 |= USART_CR2_STOP_0;
 80010ee:	4b3a      	ldr	r3, [pc, #232]	@ (80011d8 <uart2_dma1_config+0x238>)
 80010f0:	691b      	ldr	r3, [r3, #16]
 80010f2:	4a39      	ldr	r2, [pc, #228]	@ (80011d8 <uart2_dma1_config+0x238>)
 80010f4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010f8:	6113      	str	r3, [r2, #16]
 80010fa:	e011      	b.n	8001120 <uart2_dma1_config+0x180>
	}
	else if (nstop == USART_STOP_2)
 80010fc:	7abb      	ldrb	r3, [r7, #10]
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d10c      	bne.n	800111c <uart2_dma1_config+0x17c>
	{
		USART2->CR2 &= ~USART_CR2_STOP;		// 2 stop bits
 8001102:	4b35      	ldr	r3, [pc, #212]	@ (80011d8 <uart2_dma1_config+0x238>)
 8001104:	691b      	ldr	r3, [r3, #16]
 8001106:	4a34      	ldr	r2, [pc, #208]	@ (80011d8 <uart2_dma1_config+0x238>)
 8001108:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800110c:	6113      	str	r3, [r2, #16]
		USART2->CR2 |= USART_CR2_STOP_1;
 800110e:	4b32      	ldr	r3, [pc, #200]	@ (80011d8 <uart2_dma1_config+0x238>)
 8001110:	691b      	ldr	r3, [r3, #16]
 8001112:	4a31      	ldr	r2, [pc, #196]	@ (80011d8 <uart2_dma1_config+0x238>)
 8001114:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001118:	6113      	str	r3, [r2, #16]
 800111a:	e001      	b.n	8001120 <uart2_dma1_config+0x180>
	}
	else
	{
		return USART_INVALID_NSTOP;
 800111c:	2301      	movs	r3, #1
 800111e:	e04f      	b.n	80011c0 <uart2_dma1_config+0x220>
	}

	// pg. 519 STM32F401RE reference
	float usart_div = f_cpu / (2 * 16.0 * baud);		// APB1 bus is 1/2 clock speed of f_cpu
 8001120:	4b2e      	ldr	r3, [pc, #184]	@ (80011dc <uart2_dma1_config+0x23c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4618      	mov	r0, r3
 8001126:	f7ff f997 	bl	8000458 <__aeabi_ui2d>
 800112a:	4604      	mov	r4, r0
 800112c:	460d      	mov	r5, r1
 800112e:	68f8      	ldr	r0, [r7, #12]
 8001130:	f7ff f992 	bl	8000458 <__aeabi_ui2d>
 8001134:	f04f 0200 	mov.w	r2, #0
 8001138:	4b29      	ldr	r3, [pc, #164]	@ (80011e0 <uart2_dma1_config+0x240>)
 800113a:	f7ff fa07 	bl	800054c <__aeabi_dmul>
 800113e:	4602      	mov	r2, r0
 8001140:	460b      	mov	r3, r1
 8001142:	4620      	mov	r0, r4
 8001144:	4629      	mov	r1, r5
 8001146:	f7ff fb2b 	bl	80007a0 <__aeabi_ddiv>
 800114a:	4602      	mov	r2, r0
 800114c:	460b      	mov	r3, r1
 800114e:	4610      	mov	r0, r2
 8001150:	4619      	mov	r1, r3
 8001152:	f7ff fc0d 	bl	8000970 <__aeabi_d2f>
 8001156:	4603      	mov	r3, r0
 8001158:	617b      	str	r3, [r7, #20]
	uint16_t mantissa = (uint16_t) usart_div;
 800115a:	edd7 7a05 	vldr	s15, [r7, #20]
 800115e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001162:	ee17 3a90 	vmov	r3, s15
 8001166:	827b      	strh	r3, [r7, #18]
	uint8_t fraction = (uint8_t) ((usart_div - mantissa) * 16);
 8001168:	8a7b      	ldrh	r3, [r7, #18]
 800116a:	ee07 3a90 	vmov	s15, r3
 800116e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001172:	ed97 7a05 	vldr	s14, [r7, #20]
 8001176:	ee77 7a67 	vsub.f32	s15, s14, s15
 800117a:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 800117e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001182:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001186:	edc7 7a01 	vstr	s15, [r7, #4]
 800118a:	793b      	ldrb	r3, [r7, #4]
 800118c:	747b      	strb	r3, [r7, #17]
	USART2->BRR = mantissa << 4 | fraction;
 800118e:	8a7b      	ldrh	r3, [r7, #18]
 8001190:	011a      	lsls	r2, r3, #4
 8001192:	7c7b      	ldrb	r3, [r7, #17]
 8001194:	431a      	orrs	r2, r3
 8001196:	4b10      	ldr	r3, [pc, #64]	@ (80011d8 <uart2_dma1_config+0x238>)
 8001198:	609a      	str	r2, [r3, #8]

	USART2->CR3 |= USART_CR3_DMAT;		// enable DMA transmitter
 800119a:	4b0f      	ldr	r3, [pc, #60]	@ (80011d8 <uart2_dma1_config+0x238>)
 800119c:	695b      	ldr	r3, [r3, #20]
 800119e:	4a0e      	ldr	r2, [pc, #56]	@ (80011d8 <uart2_dma1_config+0x238>)
 80011a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011a4:	6153      	str	r3, [r2, #20]

	USART2->CR1 |= USART_CR1_TE;		// transmitter enable
 80011a6:	4b0c      	ldr	r3, [pc, #48]	@ (80011d8 <uart2_dma1_config+0x238>)
 80011a8:	68db      	ldr	r3, [r3, #12]
 80011aa:	4a0b      	ldr	r2, [pc, #44]	@ (80011d8 <uart2_dma1_config+0x238>)
 80011ac:	f043 0308 	orr.w	r3, r3, #8
 80011b0:	60d3      	str	r3, [r2, #12]
	USART2->CR1 |= USART_CR1_RE;		// receiver enable
 80011b2:	4b09      	ldr	r3, [pc, #36]	@ (80011d8 <uart2_dma1_config+0x238>)
 80011b4:	68db      	ldr	r3, [r3, #12]
 80011b6:	4a08      	ldr	r2, [pc, #32]	@ (80011d8 <uart2_dma1_config+0x238>)
 80011b8:	f043 0304 	orr.w	r3, r3, #4
 80011bc:	60d3      	str	r3, [r2, #12]

	return USART_OK;
 80011be:	2300      	movs	r3, #0
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3718      	adds	r7, #24
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bdb0      	pop	{r4, r5, r7, pc}
 80011c8:	40023800 	.word	0x40023800
 80011cc:	400260a0 	.word	0x400260a0
 80011d0:	40004404 	.word	0x40004404
 80011d4:	40020000 	.word	0x40020000
 80011d8:	40004400 	.word	0x40004400
 80011dc:	200016a8 	.word	0x200016a8
 80011e0:	40400000 	.word	0x40400000

080011e4 <memset>:
 80011e4:	4402      	add	r2, r0
 80011e6:	4603      	mov	r3, r0
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d100      	bne.n	80011ee <memset+0xa>
 80011ec:	4770      	bx	lr
 80011ee:	f803 1b01 	strb.w	r1, [r3], #1
 80011f2:	e7f9      	b.n	80011e8 <memset+0x4>

080011f4 <__libc_init_array>:
 80011f4:	b570      	push	{r4, r5, r6, lr}
 80011f6:	4d0d      	ldr	r5, [pc, #52]	@ (800122c <__libc_init_array+0x38>)
 80011f8:	4c0d      	ldr	r4, [pc, #52]	@ (8001230 <__libc_init_array+0x3c>)
 80011fa:	1b64      	subs	r4, r4, r5
 80011fc:	10a4      	asrs	r4, r4, #2
 80011fe:	2600      	movs	r6, #0
 8001200:	42a6      	cmp	r6, r4
 8001202:	d109      	bne.n	8001218 <__libc_init_array+0x24>
 8001204:	4d0b      	ldr	r5, [pc, #44]	@ (8001234 <__libc_init_array+0x40>)
 8001206:	4c0c      	ldr	r4, [pc, #48]	@ (8001238 <__libc_init_array+0x44>)
 8001208:	f000 f818 	bl	800123c <_init>
 800120c:	1b64      	subs	r4, r4, r5
 800120e:	10a4      	asrs	r4, r4, #2
 8001210:	2600      	movs	r6, #0
 8001212:	42a6      	cmp	r6, r4
 8001214:	d105      	bne.n	8001222 <__libc_init_array+0x2e>
 8001216:	bd70      	pop	{r4, r5, r6, pc}
 8001218:	f855 3b04 	ldr.w	r3, [r5], #4
 800121c:	4798      	blx	r3
 800121e:	3601      	adds	r6, #1
 8001220:	e7ee      	b.n	8001200 <__libc_init_array+0xc>
 8001222:	f855 3b04 	ldr.w	r3, [r5], #4
 8001226:	4798      	blx	r3
 8001228:	3601      	adds	r6, #1
 800122a:	e7f2      	b.n	8001212 <__libc_init_array+0x1e>
 800122c:	08001314 	.word	0x08001314
 8001230:	08001314 	.word	0x08001314
 8001234:	08001314 	.word	0x08001314
 8001238:	08001318 	.word	0x08001318

0800123c <_init>:
 800123c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800123e:	bf00      	nop
 8001240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001242:	bc08      	pop	{r3}
 8001244:	469e      	mov	lr, r3
 8001246:	4770      	bx	lr

08001248 <_fini>:
 8001248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800124a:	bf00      	nop
 800124c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800124e:	bc08      	pop	{r3}
 8001250:	469e      	mov	lr, r3
 8001252:	4770      	bx	lr
